
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-116-generic) on Thu Aug 15 16:00:45 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenBitNew/gemver_double_2021'
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Opening project '/home/spouget/CodeGenBitNew/gemver_double_2021/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Opening solution '/home/spouget/CodeGenBitNew/gemver_double_2021/kernel_nlp/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -disable_deadlock_detection=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_nlp
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 251.547 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': code_generated.cpp:379:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': code_generated.cpp:380:34
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: code_generated.cpp:401:9
WARNING: [HLS 207-5301] unused parameter 'print': /mnt/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'alpha': code_generated.cpp:296:103
WARNING: [HLS 207-5301] unused parameter 'beta': code_generated.cpp:296:117
WARNING: [HLS 207-5301] unused parameter 'vA': code_generated.cpp:296:132
WARNING: [HLS 207-5301] unused parameter 'vu1': code_generated.cpp:296:152
WARNING: [HLS 207-5301] unused parameter 've1': code_generated.cpp:296:170
WARNING: [HLS 207-5301] unused parameter 'vu2': code_generated.cpp:296:188
WARNING: [HLS 207-5301] unused parameter 've2': code_generated.cpp:296:206
WARNING: [HLS 207-5301] unused parameter 'vw': code_generated.cpp:296:224
WARNING: [HLS 207-5301] unused parameter 'vx': code_generated.cpp:296:241
WARNING: [HLS 207-5301] unused parameter 'vy': code_generated.cpp:296:258
WARNING: [HLS 207-5301] unused parameter 'vz': code_generated.cpp:296:275
WARNING: [HLS 207-5301] unused parameter 'alpha': code_generated.cpp:318:69
WARNING: [HLS 207-5301] unused parameter 'vA': code_generated.cpp:318:98
WARNING: [HLS 207-5301] unused parameter 'vu1': code_generated.cpp:318:118
WARNING: [HLS 207-5301] unused parameter 've1': code_generated.cpp:318:136
WARNING: [HLS 207-5301] unused parameter 'vu2': code_generated.cpp:318:154
WARNING: [HLS 207-5301] unused parameter 've2': code_generated.cpp:318:172
WARNING: [HLS 207-5301] unused parameter 'vw': code_generated.cpp:318:190
WARNING: [HLS 207-5301] unused parameter 'vx': code_generated.cpp:318:207
WARNING: [HLS 207-5301] unused parameter 'vy': code_generated.cpp:318:224
WARNING: [HLS 207-5301] unused parameter 'vz': code_generated.cpp:318:241
WARNING: [HLS 207-5301] unused parameter 'alpha': code_generated.cpp:340:49
WARNING: [HLS 207-5301] unused parameter 'beta': code_generated.cpp:340:63
WARNING: [HLS 207-5301] unused parameter 'vA': code_generated.cpp:340:78
WARNING: [HLS 207-5301] unused parameter 'vu1': code_generated.cpp:340:98
WARNING: [HLS 207-5301] unused parameter 've1': code_generated.cpp:340:116
WARNING: [HLS 207-5301] unused parameter 'vu2': code_generated.cpp:340:134
WARNING: [HLS 207-5301] unused parameter 've2': code_generated.cpp:340:152
WARNING: [HLS 207-5301] unused parameter 'vw': code_generated.cpp:340:170
WARNING: [HLS 207-5301] unused parameter 'vx': code_generated.cpp:340:187
WARNING: [HLS 207-5301] unused parameter 'vy': code_generated.cpp:340:204
WARNING: [HLS 207-5301] unused parameter 'vz': code_generated.cpp:340:221
WARNING: [HLS 207-5301] unused parameter 'beta': code_generated.cpp:355:83
WARNING: [HLS 207-5301] unused parameter 'vA': code_generated.cpp:355:98
WARNING: [HLS 207-5301] unused parameter 'vu1': code_generated.cpp:355:118
WARNING: [HLS 207-5301] unused parameter 've1': code_generated.cpp:355:136
WARNING: [HLS 207-5301] unused parameter 'vu2': code_generated.cpp:355:154
WARNING: [HLS 207-5301] unused parameter 've2': code_generated.cpp:355:172
WARNING: [HLS 207-5301] unused parameter 'vw': code_generated.cpp:355:190
WARNING: [HLS 207-5301] unused parameter 'vx': code_generated.cpp:355:207
WARNING: [HLS 207-5301] unused parameter 'vy': code_generated.cpp:355:224
WARNING: [HLS 207-5301] unused parameter 'vz': code_generated.cpp:355:241
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': code_generated.cpp:379:34
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': code_generated.cpp:380:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.9 seconds. Elapsed time: 24.12 seconds; current allocated memory: 253.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::pragma() const' into 'hls::vector<double, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:17:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:18:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:19:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:20:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:21:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:22:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:23:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:24:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:25:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:26:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:27:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:28:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:29:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:30:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:31:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:32:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:40:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:41:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:42:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:43:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:44:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:47:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:48:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:49:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:50:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:51:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:53:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:54:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e1(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:55:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:64:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:65:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:66:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:67:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:68:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:69:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:70:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:71:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:72:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:73:29)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:74:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:75:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:76:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:77:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:78:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:79:30)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:88:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:89:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:90:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:91:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:96:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:97:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:98:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:99:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:100:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:101:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:102:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_u2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:103:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:111:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:120:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:121:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:122:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:123:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:124:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:125:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_e2(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:126:23)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:134:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:135:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:136:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:137:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:138:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:139:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:140:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:141:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:142:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:143:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:144:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:145:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:146:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:147:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:148:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_y(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:149:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:157:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:158:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:159:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:160:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:161:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:162:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:163:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:164:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:165:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:166:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:167:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:168:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:169:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:170:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:171:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:172:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:180:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:181:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:182:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:183:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:184:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:185:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:186:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:187:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:188:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:189:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:191:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:192:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:193:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_z(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:195:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:203:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:204:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:205:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:206:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:207:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:208:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:209:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:210:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:211:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:212:21)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:213:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:214:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:215:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:216:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:217:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'load_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:218:22)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:227:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:228:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:229:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:230:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:231:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:232:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:233:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:234:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:235:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:237:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:238:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:239:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:240:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:241:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_A(double (*) [400], hls::vector<double, 16ul>*)' (code_generated.cpp:242:13)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:252:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:254:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:255:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:256:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:257:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:258:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:259:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:260:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:261:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:262:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:263:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:264:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:265:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:266:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_x(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:267:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:276:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:277:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:278:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:279:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:280:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:281:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:282:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:283:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:284:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:285:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:286:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:287:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:288:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:289:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:290:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<double, 16ul>::operator[](unsigned long)' into 'store_w(double*, hls::vector<double, 16ul>*)' (code_generated.cpp:291:9)
INFO: [HLS 214-131] Inlining function 'load_u1(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:424:2)
INFO: [HLS 214-131] Inlining function 'load_e1(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:425:5)
INFO: [HLS 214-131] Inlining function 'load_A(double (*) [400], hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:426:5)
INFO: [HLS 214-131] Inlining function 'load_u2(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:427:5)
INFO: [HLS 214-131] Inlining function 'load_e2(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:428:5)
INFO: [HLS 214-131] Inlining function 'load_y(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:429:5)
INFO: [HLS 214-131] Inlining function 'load_x(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:430:5)
INFO: [HLS 214-131] Inlining function 'load_z(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:431:5)
INFO: [HLS 214-131] Inlining function 'load_w(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:432:5)
INFO: [HLS 214-131] Inlining function 'task0(double*, double*, double (*) [400], double*, double*, double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:433:5)
INFO: [HLS 214-131] Inlining function 'task1(double*, double (*) [400], double*, double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:434:5)
INFO: [HLS 214-131] Inlining function 'task2(double*, double*, double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:435:5)
INFO: [HLS 214-131] Inlining function 'task3(double*, double (*) [400], double*, double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:436:5)
INFO: [HLS 214-131] Inlining function 'store_A(double (*) [400], hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:437:5)
INFO: [HLS 214-131] Inlining function 'store_x(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:438:5)
INFO: [HLS 214-131] Inlining function 'store_w(double*, hls::vector<double, 16ul>*)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:439:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_363_4' (code_generated.cpp:363:20) in function 'kernel_nlp' completely with a factor of 1 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_365_5' (code_generated.cpp:365:20) in function 'kernel_nlp' completely with a factor of 40 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_3' (code_generated.cpp:346:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_4' (code_generated.cpp:326:20) in function 'kernel_nlp' completely with a factor of 80 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_5' (code_generated.cpp:328:20) in function 'kernel_nlp' completely with a factor of 2 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_4' (code_generated.cpp:304:20) in function 'kernel_nlp' completely with a factor of 1 (code_generated.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_5' (code_generated.cpp:306:20) in function 'kernel_nlp' completely with a factor of 40 (code_generated.cpp:377:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 16ul>::_S_ref(double const (&) [16], unsigned long)' into 'std::array<double, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 16ul>::operator[](unsigned long)' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with non-compact mode in 1024-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vu1' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 've1' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vu2' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 've2' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vw' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vz' with non-compact mode in 1024-bits (code_generated.cpp:377:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on port 'kernel_u1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) has been inferred on port 'kernel_e1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 1024 in loop 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) has been inferred on port 'kernel_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:60:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on port 'kernel_u2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_108_1'(code_generated.cpp:108:20) has been inferred on port 'kernel_e2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:108:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_131_1'(code_generated.cpp:131:20) has been inferred on port 'kernel_y'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_154_1'(code_generated.cpp:154:20) has been inferred on port 'kernel_x'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:154:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_177_1'(code_generated.cpp:177:20) has been inferred on port 'kernel_z'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:177:20)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 1024 in loop 'VITIS_LOOP_200_1'(code_generated.cpp:200:20) has been inferred on port 'kernel_w'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:200:20)
INFO: [HLS 214-115] Multiple burst writes of length 10000 and bit width 1024 in loop 'VITIS_LOOP_223_1'(code_generated.cpp:223:20) has been inferred on port 'kernel_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:223:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 1024 in loop 'VITIS_LOOP_249_1'(code_generated.cpp:249:20) has been inferred on port 'kernel_x'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:249:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 1024 in loop 'VITIS_LOOP_273_1'(code_generated.cpp:273:20) has been inferred on port 'kernel_w'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:273:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16f64' into '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:16:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:292:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:292:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:268:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:268:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:243:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_class.hls::vectors' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:243:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:202:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:179:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:156:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:133:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:110:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:87:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:63:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.std::arrays.i1024.1' into 'kernel_nlp(double, double, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*, hls::vector<double, 16ul>*)' (code_generated.cpp:39:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.73 seconds. CPU system time: 0.84 seconds. Elapsed time: 39.88 seconds; current allocated memory: 279.959 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 279.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 287.530 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 285.145 MB.
INFO: [XFORM 203-101] Partitioning array 'y' (code_generated.cpp:403) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'u1' (code_generated.cpp:404) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'w' (code_generated.cpp:405) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'e1' (code_generated.cpp:406) in dimension 1 with a cyclic factor 40.
INFO: [XFORM 203-101] Partitioning array 'A' (code_generated.cpp:407) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'z' (code_generated.cpp:408) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'u2' (code_generated.cpp:409) in dimension 1 with a cyclic factor 8.
WARNING: [HLS 200-914] Completely partitioning array 'x' (code_generated.cpp:410) accessed through non-constant indices on dimension 1 (code_generated.cpp:267:21), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'x' (code_generated.cpp:410) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'e2' (code_generated.cpp:411) accessed through non-constant indices on dimension 1 (code_generated.cpp:111:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'e2' (code_generated.cpp:411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A' (code_generated.cpp:407) in dimension 2 with a cyclic factor 160.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:304:29) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:310:34) to (code_generated.cpp:310:33) in function 'kernel_nlp'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:326:29) in function 'kernel_nlp'... converting 491 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:363:29) to (code_generated.cpp:369:30) in function 'kernel_nlp'... converting 441 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (code_generated.cpp:224:36) to (code_generated.cpp:228:24) in function 'kernel_nlp'... converting 24 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_nlp' (code_generated.cpp:14:20)...85 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.44 seconds. CPU system time: 0.13 seconds. Elapsed time: 36.62 seconds; current allocated memory: 387.690 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (code_generated.cpp:61:35) in function 'kernel_nlp'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (code_generated.cpp:302:40) in function 'kernel_nlp' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_322_1' (code_generated.cpp:323:36) in function 'kernel_nlp' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_360_2' (code_generated.cpp:361:40) in function 'kernel_nlp' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_1' (code_generated.cpp:224:36) in function 'kernel_nlp'.
INFO: [HLS 200-472] Inferring partial write operation for 'u2[0]' (code_generated.cpp:88:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[1]' (code_generated.cpp:89:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[2]' (code_generated.cpp:90:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[3]' (code_generated.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[4]' (code_generated.cpp:92:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[5]' (code_generated.cpp:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[6]' (code_generated.cpp:94:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[7]' (code_generated.cpp:95:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[0]' (code_generated.cpp:96:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[1]' (code_generated.cpp:97:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[2]' (code_generated.cpp:98:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[3]' (code_generated.cpp:99:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[4]' (code_generated.cpp:100:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[5]' (code_generated.cpp:101:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[6]' (code_generated.cpp:102:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u2[7]' (code_generated.cpp:103:21)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][15]' (code_generated.cpp:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][14]' (code_generated.cpp:78:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][13]' (code_generated.cpp:77:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][12]' (code_generated.cpp:76:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][11]' (code_generated.cpp:75:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][10]' (code_generated.cpp:74:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][9]' (code_generated.cpp:73:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][8]' (code_generated.cpp:72:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][7]' (code_generated.cpp:71:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][6]' (code_generated.cpp:70:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][5]' (code_generated.cpp:69:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][4]' (code_generated.cpp:68:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][3]' (code_generated.cpp:67:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][2]' (code_generated.cpp:66:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][1]' (code_generated.cpp:65:27)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][0]' (code_generated.cpp:64:27)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[0]' (code_generated.cpp:40:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[1]' (code_generated.cpp:41:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[2]' (code_generated.cpp:42:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[3]' (code_generated.cpp:43:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[4]' (code_generated.cpp:44:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[5]' (code_generated.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[6]' (code_generated.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[7]' (code_generated.cpp:47:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[8]' (code_generated.cpp:48:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[9]' (code_generated.cpp:49:20)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[10]' (code_generated.cpp:50:21)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[11]' (code_generated.cpp:51:21)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[12]' (code_generated.cpp:52:21)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[13]' (code_generated.cpp:53:21)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[14]' (code_generated.cpp:54:21)
INFO: [HLS 200-472] Inferring partial write operation for 'e1[15]' (code_generated.cpp:55:21)
INFO: [HLS 200-472] Inferring partial write operation for 'w[0]' (code_generated.cpp:369:30)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0][39]' (code_generated.cpp:310:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w[0]' (code_generated.cpp:203:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[1]' (code_generated.cpp:204:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[2]' (code_generated.cpp:205:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[3]' (code_generated.cpp:206:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[4]' (code_generated.cpp:207:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[5]' (code_generated.cpp:208:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[6]' (code_generated.cpp:209:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[7]' (code_generated.cpp:210:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[0]' (code_generated.cpp:211:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[1]' (code_generated.cpp:212:19)
INFO: [HLS 200-472] Inferring partial write operation for 'w[2]' (code_generated.cpp:213:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w[3]' (code_generated.cpp:214:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w[4]' (code_generated.cpp:215:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w[5]' (code_generated.cpp:216:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w[6]' (code_generated.cpp:217:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w[7]' (code_generated.cpp:218:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z[0]' (code_generated.cpp:180:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[1]' (code_generated.cpp:181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[2]' (code_generated.cpp:182:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[3]' (code_generated.cpp:183:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[4]' (code_generated.cpp:184:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[5]' (code_generated.cpp:185:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[6]' (code_generated.cpp:186:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[7]' (code_generated.cpp:187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[0]' (code_generated.cpp:188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[1]' (code_generated.cpp:189:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z[2]' (code_generated.cpp:190:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z[3]' (code_generated.cpp:191:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z[4]' (code_generated.cpp:192:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z[5]' (code_generated.cpp:193:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z[6]' (code_generated.cpp:194:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z[7]' (code_generated.cpp:195:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[0]' (code_generated.cpp:17:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[1]' (code_generated.cpp:18:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[2]' (code_generated.cpp:19:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[3]' (code_generated.cpp:20:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[4]' (code_generated.cpp:21:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[5]' (code_generated.cpp:22:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[6]' (code_generated.cpp:23:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[7]' (code_generated.cpp:24:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[0]' (code_generated.cpp:25:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[1]' (code_generated.cpp:26:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[2]' (code_generated.cpp:27:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[3]' (code_generated.cpp:28:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[4]' (code_generated.cpp:29:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[5]' (code_generated.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[6]' (code_generated.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'u1[7]' (code_generated.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'y[0]' (code_generated.cpp:134:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[1]' (code_generated.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[2]' (code_generated.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[3]' (code_generated.cpp:137:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[4]' (code_generated.cpp:138:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[5]' (code_generated.cpp:139:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[6]' (code_generated.cpp:140:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[7]' (code_generated.cpp:141:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[0]' (code_generated.cpp:142:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[1]' (code_generated.cpp:143:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y[2]' (code_generated.cpp:144:20)
INFO: [HLS 200-472] Inferring partial write operation for 'y[3]' (code_generated.cpp:145:20)
INFO: [HLS 200-472] Inferring partial write operation for 'y[4]' (code_generated.cpp:146:20)
INFO: [HLS 200-472] Inferring partial write operation for 'y[5]' (code_generated.cpp:147:20)
INFO: [HLS 200-472] Inferring partial write operation for 'y[6]' (code_generated.cpp:148:20)
INFO: [HLS 200-472] Inferring partial write operation for 'y[7]' (code_generated.cpp:149:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 77.25 seconds. CPU system time: 0.27 seconds. Elapsed time: 78.92 seconds; current allocated memory: 783.601 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 13.08 seconds; current allocated memory: 810.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 810.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 811.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 813.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.22 seconds; current allocated memory: 818.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 20.06 seconds; current allocated memory: 831.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 831.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 838.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 868.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 868.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 869.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 875.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 905.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 905.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 905.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 906.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 906.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_302_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' (loop 'VITIS_LOOP_302_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('A_0_0_addr_write_ln310', code_generated.cpp:310) of variable 'add22_i', code_generated.cpp:310 on array 'A_0_0' and 'load' operation ('A_0_0_load', code_generated.cpp:310) on array 'A_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' (loop 'VITIS_LOOP_302_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('A_0_0_addr_write_ln310', code_generated.cpp:310) of variable 'add22_i', code_generated.cpp:310 on array 'A_0_0' and 'load' operation ('A_0_0_load', code_generated.cpp:310) on array 'A_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' (loop 'VITIS_LOOP_302_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('A_0_0_addr_write_ln310', code_generated.cpp:310) of variable 'add22_i', code_generated.cpp:310 on array 'A_0_0' and 'load' operation ('A_0_0_load', code_generated.cpp:310) on array 'A_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' (loop 'VITIS_LOOP_302_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('A_0_0_addr_write_ln310', code_generated.cpp:310) of variable 'add22_i', code_generated.cpp:310 on array 'A_0_0' and 'load' operation ('A_0_0_load', code_generated.cpp:310) on array 'A_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' (loop 'VITIS_LOOP_302_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('A_0_0_addr_write_ln310', code_generated.cpp:310) of variable 'add22_i', code_generated.cpp:310 on array 'A_0_0' and 'load' operation ('A_0_0_load', code_generated.cpp:310) on array 'A_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 21, loop 'VITIS_LOOP_302_3'
WARNING: [HLS 200-871] Estimated clock period (5.74ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' consists of the following:	'load' operation ('A_0_122_load', code_generated.cpp:310) on array 'A_0_122' [1284]  (1.2 ns)
	'select' operation ('select_ln310_14', code_generated.cpp:310) [1288]  (0 ns)
	'select' operation ('select_ln310_15', code_generated.cpp:310) [1289]  (0.411 ns)
	'select' operation ('select_ln310_16', code_generated.cpp:310) [1290]  (0 ns)
	'select' operation ('select_ln310_17', code_generated.cpp:310) [1291]  (0.411 ns)
	'select' operation ('select_ln310_18', code_generated.cpp:310) [1292]  (0 ns)
	'select' operation ('select_ln310_19', code_generated.cpp:310) [1293]  (0.411 ns)
	'select' operation ('select_ln310_20', code_generated.cpp:310) [1294]  (0.411 ns)
	'dadd' operation ('add22_i641_2', code_generated.cpp:310) [1298]  (2.9 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.48 seconds; current allocated memory: 916.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.87 seconds; current allocated memory: 935.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' (loop 'VITIS_LOOP_324_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('x_70_write_ln332', code_generated.cpp:332) of variable 'add17_i_70_1', code_generated.cpp:332 on local variable 'x[70]' and 'load' operation ('x_70_load', code_generated.cpp:332) on local variable 'x[70]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' (loop 'VITIS_LOOP_324_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('x_70_write_ln332', code_generated.cpp:332) of variable 'add17_i_70_1', code_generated.cpp:332 on local variable 'x[70]' and 'load' operation ('x_70_load', code_generated.cpp:332) on local variable 'x[70]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' (loop 'VITIS_LOOP_324_3'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('x_70_write_ln332', code_generated.cpp:332) of variable 'add17_i_70_1', code_generated.cpp:332 on local variable 'x[70]' and 'load' operation ('x_70_load', code_generated.cpp:332) on local variable 'x[70]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' (loop 'VITIS_LOOP_324_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('x_70_write_ln332', code_generated.cpp:332) of variable 'add17_i_70_1', code_generated.cpp:332 on local variable 'x[70]' and 'load' operation ('x_70_load', code_generated.cpp:332) on local variable 'x[70]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 8, Depth = 28, loop 'VITIS_LOOP_324_3'
WARNING: [HLS 200-871] Estimated clock period (5.792ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' consists of the following:	'dadd' operation ('tmp_8', code_generated.cpp:332) [1757]  (2.9 ns)
	'dadd' operation ('add17_i_1_1', code_generated.cpp:332) [1758]  (2.9 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 22.33 seconds; current allocated memory: 943.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.44 seconds; current allocated memory: 955.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_344_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' (loop 'VITIS_LOOP_344_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('x_2_write_ln349', code_generated.cpp:349) of variable 'x[2]', code_generated.cpp:349 on local variable 'x[2]' and 'load' operation ('x_2_load_1', code_generated.cpp:349) on local variable 'x[2]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' (loop 'VITIS_LOOP_344_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('x_2_write_ln349', code_generated.cpp:349) of variable 'x[2]', code_generated.cpp:349 on local variable 'x[2]' and 'load' operation ('x_2_load_1', code_generated.cpp:349) on local variable 'x[2]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' (loop 'VITIS_LOOP_344_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('x_2_write_ln349', code_generated.cpp:349) of variable 'x[2]', code_generated.cpp:349 on local variable 'x[2]' and 'load' operation ('x_2_load_1', code_generated.cpp:349) on local variable 'x[2]'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_344_2'
WARNING: [HLS 200-871] Estimated clock period (43.996ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' consists of the following:	'load' operation ('x_3_load_1', code_generated.cpp:349) on local variable 'x[3]' [3245]  (0 ns)
	'select' operation ('select_ln349', code_generated.cpp:349) [3445]  (0 ns)
	'select' operation ('select_ln349_1', code_generated.cpp:349) [3446]  (0.411 ns)
	'select' operation ('select_ln349_2', code_generated.cpp:349) [3447]  (0 ns)
	'select' operation ('select_ln349_3', code_generated.cpp:349) [3448]  (0.411 ns)
	'select' operation ('select_ln349_4', code_generated.cpp:349) [3449]  (0 ns)
	'select' operation ('select_ln349_5', code_generated.cpp:349) [3450]  (0.411 ns)
	'select' operation ('select_ln349_6', code_generated.cpp:349) [3451]  (0 ns)
	'select' operation ('select_ln349_7', code_generated.cpp:349) [3452]  (0.411 ns)
	'select' operation ('select_ln349_8', code_generated.cpp:349) [3453]  (0 ns)
	'select' operation ('select_ln349_9', code_generated.cpp:349) [3454]  (0.411 ns)
	'select' operation ('select_ln349_10', code_generated.cpp:349) [3455]  (0 ns)
	'select' operation ('select_ln349_11', code_generated.cpp:349) [3456]  (0.411 ns)
	'select' operation ('select_ln349_12', code_generated.cpp:349) [3457]  (0 ns)
	'select' operation ('select_ln349_13', code_generated.cpp:349) [3458]  (0.411 ns)
	'select' operation ('select_ln349_14', code_generated.cpp:349) [3459]  (0 ns)
	'select' operation ('select_ln349_15', code_generated.cpp:349) [3460]  (0.411 ns)
	'select' operation ('select_ln349_16', code_generated.cpp:349) [3461]  (0 ns)
	'select' operation ('select_ln349_17', code_generated.cpp:349) [3462]  (0.411 ns)
	'select' operation ('select_ln349_18', code_generated.cpp:349) [3463]  (0 ns)
	'select' operation ('select_ln349_19', code_generated.cpp:349) [3464]  (0.411 ns)
	'select' operation ('select_ln349_20', code_generated.cpp:349) [3465]  (0 ns)
	'select' operation ('select_ln349_21', code_generated.cpp:349) [3466]  (0.411 ns)
	'select' operation ('select_ln349_22', code_generated.cpp:349) [3467]  (0 ns)
	'select' operation ('select_ln349_23', code_generated.cpp:349) [3468]  (0.411 ns)
	'select' operation ('select_ln349_24', code_generated.cpp:349) [3469]  (0 ns)
	'select' operation ('select_ln349_25', code_generated.cpp:349) [3470]  (0.411 ns)
	'select' operation ('select_ln349_26', code_generated.cpp:349) [3471]  (0 ns)
	'select' operation ('select_ln349_27', code_generated.cpp:349) [3472]  (0.411 ns)
	'select' operation ('select_ln349_28', code_generated.cpp:349) [3473]  (0 ns)
	'select' operation ('select_ln349_29', code_generated.cpp:349) [3474]  (0.411 ns)
	'select' operation ('select_ln349_30', code_generated.cpp:349) [3475]  (0 ns)
	'select' operation ('select_ln349_31', code_generated.cpp:349) [3476]  (0.411 ns)
	'select' operation ('select_ln349_32', code_generated.cpp:349) [3477]  (0 ns)
	'select' operation ('select_ln349_33', code_generated.cpp:349) [3478]  (0.411 ns)
	'select' operation ('select_ln349_34', code_generated.cpp:349) [3479]  (0 ns)
	'select' operation ('select_ln349_35', code_generated.cpp:349) [3480]  (0.411 ns)
	'select' operation ('select_ln349_36', code_generated.cpp:349) [3481]  (0 ns)
	'select' operation ('select_ln349_37', code_generated.cpp:349) [3482]  (0.411 ns)
	'select' operation ('select_ln349_38', code_generated.cpp:349) [3483]  (0 ns)
	'select' operation ('select_ln349_39', code_generated.cpp:349) [3484]  (0.411 ns)
	'select' operation ('select_ln349_40', code_generated.cpp:349) [3485]  (0 ns)
	'select' operation ('select_ln349_41', code_generated.cpp:349) [3486]  (0.411 ns)
	'select' operation ('select_ln349_42', code_generated.cpp:349) [3487]  (0 ns)
	'select' operation ('select_ln349_43', code_generated.cpp:349) [3488]  (0.411 ns)
	'select' operation ('select_ln349_44', code_generated.cpp:349) [3489]  (0 ns)
	'select' operation ('select_ln349_45', code_generated.cpp:349) [3490]  (0.411 ns)
	'select' operation ('select_ln349_46', code_generated.cpp:349) [3491]  (0 ns)
	'select' operation ('select_ln349_47', code_generated.cpp:349) [3492]  (0.411 ns)
	'select' operation ('select_ln349_48', code_generated.cpp:349) [3493]  (0 ns)
	'select' operation ('select_ln349_49', code_generated.cpp:349) [3494]  (0.411 ns)
	'select' operation ('select_ln349_50', code_generated.cpp:349) [3495]  (0 ns)
	'select' operation ('select_ln349_51', code_generated.cpp:349) [3496]  (0.411 ns)
	'select' operation ('select_ln349_52', code_generated.cpp:349) [3497]  (0 ns)
	'select' operation ('select_ln349_53', code_generated.cpp:349) [3498]  (0.411 ns)
	'select' operation ('select_ln349_54', code_generated.cpp:349) [3499]  (0 ns)
	'select' operation ('select_ln349_55', code_generated.cpp:349) [3500]  (0.411 ns)
	'select' operation ('select_ln349_56', code_generated.cpp:349) [3501]  (0 ns)
	'select' operation ('select_ln349_57', code_generated.cpp:349) [3502]  (0.411 ns)
	'select' operation ('select_ln349_58', code_generated.cpp:349) [3503]  (0 ns)
	'select' operation ('select_ln349_59', code_generated.cpp:349) [3504]  (0.411 ns)
	'select' operation ('select_ln349_60', code_generated.cpp:349) [3505]  (0 ns)
	'select' operation ('select_ln349_61', code_generated.cpp:349) [3506]  (0.411 ns)
	'select' operation ('select_ln349_62', code_generated.cpp:349) [3507]  (0 ns)
	'select' operation ('select_ln349_63', code_generated.cpp:349) [3508]  (0.411 ns)
	'select' operation ('select_ln349_64', code_generated.cpp:349) [3509]  (0 ns)
	'select' operation ('select_ln349_65', code_generated.cpp:349) [3510]  (0.411 ns)
	'select' operation ('select_ln349_66', code_generated.cpp:349) [3511]  (0 ns)
	'select' operation ('select_ln349_67', code_generated.cpp:349) [3512]  (0.411 ns)
	'select' operation ('select_ln349_68', code_generated.cpp:349) [3513]  (0 ns)
	'select' operation ('select_ln349_69', code_generated.cpp:349) [3514]  (0.411 ns)
	'select' operation ('select_ln349_70', code_generated.cpp:349) [3515]  (0 ns)
	'select' operation ('select_ln349_71', code_generated.cpp:349) [3516]  (0.411 ns)
	'select' operation ('select_ln349_72', code_generated.cpp:349) [3517]  (0 ns)
	'select' operation ('select_ln349_73', code_generated.cpp:349) [3518]  (0.411 ns)
	'select' operation ('select_ln349_74', code_generated.cpp:349) [3519]  (0 ns)
	'select' operation ('select_ln349_75', code_generated.cpp:349) [3520]  (0.411 ns)
	'select' operation ('select_ln349_76', code_generated.cpp:349) [3521]  (0 ns)
	'select' operation ('select_ln349_77', code_generated.cpp:349) [3522]  (0.411 ns)
	'select' operation ('select_ln349_78', code_generated.cpp:349) [3523]  (0 ns)
	'select' operation ('select_ln349_79', code_generated.cpp:349) [3524]  (0.411 ns)
	'select' operation ('select_ln349_80', code_generated.cpp:349) [3525]  (0 ns)
	'select' operation ('select_ln349_81', code_generated.cpp:349) [3526]  (0.411 ns)
	'select' operation ('select_ln349_82', code_generated.cpp:349) [3527]  (0 ns)
	'select' operation ('select_ln349_83', code_generated.cpp:349) [3528]  (0.411 ns)
	'select' operation ('select_ln349_84', code_generated.cpp:349) [3529]  (0 ns)
	'select' operation ('select_ln349_85', code_generated.cpp:349) [3530]  (0.411 ns)
	'select' operation ('select_ln349_86', code_generated.cpp:349) [3531]  (0 ns)
	'select' operation ('select_ln349_87', code_generated.cpp:349) [3532]  (0.411 ns)
	'select' operation ('select_ln349_88', code_generated.cpp:349) [3533]  (0 ns)
	'select' operation ('select_ln349_89', code_generated.cpp:349) [3534]  (0.411 ns)
	'select' operation ('select_ln349_90', code_generated.cpp:349) [3535]  (0 ns)
	'select' operation ('select_ln349_91', code_generated.cpp:349) [3536]  (0.411 ns)
	'select' operation ('select_ln349_92', code_generated.cpp:349) [3537]  (0 ns)
	'select' operation ('select_ln349_93', code_generated.cpp:349) [3538]  (0.411 ns)
	'select' operation ('select_ln349_94', code_generated.cpp:349) [3539]  (0 ns)
	'select' operation ('select_ln349_95', code_generated.cpp:349) [3540]  (0.411 ns)
	'select' operation ('select_ln349_96', code_generated.cpp:349) [3541]  (0 ns)
	'select' operation ('select_ln349_97', code_generated.cpp:349) [3542]  (0.411 ns)
	'select' operation ('select_ln349_98', code_generated.cpp:349) [3543]  (0 ns)
	'select' operation ('select_ln349_99', code_generated.cpp:349) [3544]  (0.411 ns)
	'select' operation ('select_ln349_100', code_generated.cpp:349) [3545]  (0 ns)
	'select' operation ('select_ln349_101', code_generated.cpp:349) [3546]  (0.411 ns)
	'select' operation ('select_ln349_102', code_generated.cpp:349) [3547]  (0 ns)
	'select' operation ('select_ln349_103', code_generated.cpp:349) [3548]  (0.411 ns)
	'select' operation ('select_ln349_104', code_generated.cpp:349) [3549]  (0 ns)
	'select' operation ('select_ln349_105', code_generated.cpp:349) [3550]  (0.411 ns)
	'select' operation ('select_ln349_106', code_generated.cpp:349) [3551]  (0 ns)
	'select' operation ('select_ln349_107', code_generated.cpp:349) [3552]  (0.411 ns)
	'select' operation ('select_ln349_108', code_generated.cpp:349) [3553]  (0 ns)
	'select' operation ('select_ln349_109', code_generated.cpp:349) [3554]  (0.411 ns)
	'select' operation ('select_ln349_110', code_generated.cpp:349) [3555]  (0 ns)
	'select' operation ('select_ln349_111', code_generated.cpp:349) [3556]  (0.411 ns)
	'select' operation ('select_ln349_112', code_generated.cpp:349) [3557]  (0 ns)
	'select' operation ('select_ln349_113', code_generated.cpp:349) [3558]  (0.411 ns)
	'select' operation ('select_ln349_114', code_generated.cpp:349) [3559]  (0 ns)
	'select' operation ('select_ln349_115', code_generated.cpp:349) [3560]  (0.411 ns)
	'select' operation ('select_ln349_116', code_generated.cpp:349) [3561]  (0 ns)
	'select' operation ('select_ln349_117', code_generated.cpp:349) [3562]  (0.411 ns)
	'select' operation ('select_ln349_118', code_generated.cpp:349) [3563]  (0 ns)
	'select' operation ('select_ln349_119', code_generated.cpp:349) [3564]  (0.411 ns)
	'select' operation ('select_ln349_120', code_generated.cpp:349) [3565]  (0 ns)
	'select' operation ('select_ln349_121', code_generated.cpp:349) [3566]  (0.411 ns)
	'select' operation ('select_ln349_122', code_generated.cpp:349) [3567]  (0 ns)
	'select' operation ('select_ln349_123', code_generated.cpp:349) [3568]  (0.411 ns)
	'select' operation ('select_ln349_124', code_generated.cpp:349) [3569]  (0 ns)
	'select' operation ('select_ln349_125', code_generated.cpp:349) [3570]  (0.411 ns)
	'select' operation ('select_ln349_126', code_generated.cpp:349) [3571]  (0 ns)
	'select' operation ('select_ln349_127', code_generated.cpp:349) [3572]  (0.411 ns)
	'select' operation ('select_ln349_128', code_generated.cpp:349) [3573]  (0 ns)
	'select' operation ('select_ln349_129', code_generated.cpp:349) [3574]  (0.411 ns)
	'select' operation ('select_ln349_130', code_generated.cpp:349) [3575]  (0 ns)
	'select' operation ('select_ln349_131', code_generated.cpp:349) [3576]  (0.411 ns)
	'select' operation ('select_ln349_132', code_generated.cpp:349) [3577]  (0 ns)
	'select' operation ('select_ln349_133', code_generated.cpp:349) [3578]  (0.411 ns)
	'select' operation ('select_ln349_134', code_generated.cpp:349) [3579]  (0 ns)
	'select' operation ('select_ln349_135', code_generated.cpp:349) [3580]  (0.411 ns)
	'select' operation ('select_ln349_136', code_generated.cpp:349) [3581]  (0 ns)
	'select' operation ('select_ln349_137', code_generated.cpp:349) [3582]  (0.411 ns)
	'select' operation ('select_ln349_138', code_generated.cpp:349) [3583]  (0 ns)
	'select' operation ('select_ln349_139', code_generated.cpp:349) [3584]  (0.411 ns)
	'select' operation ('select_ln349_140', code_generated.cpp:349) [3585]  (0 ns)
	'select' operation ('select_ln349_141', code_generated.cpp:349) [3586]  (0.411 ns)
	'select' operation ('select_ln349_142', code_generated.cpp:349) [3587]  (0 ns)
	'select' operation ('select_ln349_143', code_generated.cpp:349) [3588]  (0.411 ns)
	'select' operation ('select_ln349_144', code_generated.cpp:349) [3589]  (0 ns)
	'select' operation ('select_ln349_145', code_generated.cpp:349) [3590]  (0.411 ns)
	'select' operation ('select_ln349_146', code_generated.cpp:349) [3591]  (0 ns)
	'select' operation ('select_ln349_147', code_generated.cpp:349) [3592]  (0.411 ns)
	'select' operation ('select_ln349_148', code_generated.cpp:349) [3593]  (0 ns)
	'select' operation ('select_ln349_149', code_generated.cpp:349) [3594]  (0.411 ns)
	'select' operation ('select_ln349_150', code_generated.cpp:349) [3595]  (0 ns)
	'select' operation ('select_ln349_151', code_generated.cpp:349) [3596]  (0.411 ns)
	'select' operation ('select_ln349_152', code_generated.cpp:349) [3597]  (0 ns)
	'select' operation ('select_ln349_153', code_generated.cpp:349) [3598]  (0.411 ns)
	'select' operation ('select_ln349_154', code_generated.cpp:349) [3599]  (0 ns)
	'select' operation ('select_ln349_155', code_generated.cpp:349) [3600]  (0.411 ns)
	'select' operation ('select_ln349_156', code_generated.cpp:349) [3601]  (0 ns)
	'select' operation ('select_ln349_157', code_generated.cpp:349) [3602]  (0.411 ns)
	'select' operation ('select_ln349_158', code_generated.cpp:349) [3603]  (0 ns)
	'select' operation ('select_ln349_159', code_generated.cpp:349) [3604]  (0.411 ns)
	'select' operation ('select_ln349_160', code_generated.cpp:349) [3605]  (0 ns)
	'select' operation ('select_ln349_161', code_generated.cpp:349) [3606]  (0.411 ns)
	'select' operation ('select_ln349_162', code_generated.cpp:349) [3607]  (0 ns)
	'select' operation ('select_ln349_163', code_generated.cpp:349) [3608]  (0.411 ns)
	'select' operation ('select_ln349_164', code_generated.cpp:349) [3609]  (0 ns)
	'select' operation ('select_ln349_165', code_generated.cpp:349) [3610]  (0.411 ns)
	'select' operation ('select_ln349_166', code_generated.cpp:349) [3611]  (0 ns)
	'select' operation ('select_ln349_167', code_generated.cpp:349) [3612]  (0.411 ns)
	'select' operation ('select_ln349_168', code_generated.cpp:349) [3613]  (0 ns)
	'select' operation ('select_ln349_169', code_generated.cpp:349) [3614]  (0.411 ns)
	'select' operation ('select_ln349_170', code_generated.cpp:349) [3615]  (0 ns)
	'select' operation ('select_ln349_171', code_generated.cpp:349) [3616]  (0.411 ns)
	'select' operation ('select_ln349_172', code_generated.cpp:349) [3617]  (0 ns)
	'select' operation ('select_ln349_173', code_generated.cpp:349) [3618]  (0.411 ns)
	'select' operation ('select_ln349_174', code_generated.cpp:349) [3619]  (0 ns)
	'select' operation ('select_ln349_175', code_generated.cpp:349) [3620]  (0.411 ns)
	'select' operation ('select_ln349_176', code_generated.cpp:349) [3621]  (0 ns)
	'select' operation ('select_ln349_177', code_generated.cpp:349) [3622]  (0.411 ns)
	'select' operation ('select_ln349_178', code_generated.cpp:349) [3623]  (0 ns)
	'select' operation ('select_ln349_179', code_generated.cpp:349) [3624]  (0.411 ns)
	'select' operation ('select_ln349_180', code_generated.cpp:349) [3625]  (0 ns)
	'select' operation ('select_ln349_181', code_generated.cpp:349) [3626]  (0.411 ns)
	'select' operation ('select_ln349_182', code_generated.cpp:349) [3627]  (0 ns)
	'select' operation ('select_ln349_183', code_generated.cpp:349) [3628]  (0.411 ns)
	'select' operation ('select_ln349_184', code_generated.cpp:349) [3629]  (0 ns)
	'select' operation ('select_ln349_185', code_generated.cpp:349) [3630]  (0.411 ns)
	'select' operation ('select_ln349_186', code_generated.cpp:349) [3631]  (0 ns)
	'select' operation ('select_ln349_187', code_generated.cpp:349) [3632]  (0.411 ns)
	'select' operation ('select_ln349_188', code_generated.cpp:349) [3633]  (0 ns)
	'select' operation ('select_ln349_189', code_generated.cpp:349) [3634]  (0.411 ns)
	'select' operation ('select_ln349_190', code_generated.cpp:349) [3635]  (0 ns)
	'select' operation ('select_ln349_191', code_generated.cpp:349) [3636]  (0.411 ns)
	'select' operation ('select_ln349_192', code_generated.cpp:349) [3637]  (0 ns)
	'select' operation ('select_ln349_193', code_generated.cpp:349) [3638]  (0.411 ns)
	'select' operation ('select_ln349_194', code_generated.cpp:349) [3639]  (0 ns)
	'select' operation ('select_ln349_195', code_generated.cpp:349) [3640]  (0.411 ns)
	'select' operation ('select_ln349_196', code_generated.cpp:349) [3641]  (0 ns)
	'select' operation ('select_ln349_197', code_generated.cpp:349) [3642]  (0.411 ns)
	'select' operation ('select_ln349_198', code_generated.cpp:349) [3643]  (0.411 ns)
	'dadd' operation ('x[3]', code_generated.cpp:349) [3663]  (2.9 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.27 seconds; current allocated memory: 975.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.63 seconds; current allocated memory: 992.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_361_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' (loop 'VITIS_LOOP_361_3'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('w_0_addr_write_ln369', code_generated.cpp:369) of variable 'add17_i702_s', code_generated.cpp:369 on array 'w_0' and 'load' operation ('w_0_load', code_generated.cpp:369) on array 'w_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 18, Depth = 48, loop 'VITIS_LOOP_361_3'
WARNING: [HLS 200-871] Estimated clock period (5.028ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' consists of the following:	'dadd' operation ('tmp51', code_generated.cpp:369) [1726]  (2.51 ns)
	'dadd' operation ('tmp58', code_generated.cpp:369) [1733]  (2.51 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 31.03 seconds; current allocated memory: 997.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.03 seconds; current allocated memory: 1004.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1_VITIS_LOOP_224_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_223_1_VITIS_LOOP_224_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.3 seconds; current allocated memory: 1009.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 26.68 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp_Pipeline_VITIS_LOOP_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_273_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.33 seconds. Elapsed time: 41.06 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.71 seconds. CPU system time: 0.29 seconds. Elapsed time: 15.73 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_u1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.73 seconds. CPU system time: 0.29 seconds. Elapsed time: 20.49 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_e1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_7ns_6_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.59 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' is 23824 from HDL expression: ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.37 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_u2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_e2_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_108_1' is 25600 from HDL expression: ((icmp_ln108_fu_6114_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_y_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_154_1' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_154_1/m_axi_kernel_x_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_154_1' is 25600 from HDL expression: ((icmp_ln154_fu_6114_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_177_1' pipeline 'VITIS_LOOP_177_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_177_1/m_axi_kernel_z_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_200_1' pipeline 'VITIS_LOOP_200_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_200_1/m_axi_kernel_w_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' pipeline 'VITIS_LOOP_302_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_302_3' is 5060 from HDL expression: ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_302_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' pipeline 'VITIS_LOOP_324_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_324_3' is 5120 from HDL expression: ((1'b0 == ap_block_pp0_stage3_01001) & (icmp_ln324_reg_14195_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_324_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.68 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' pipeline 'VITIS_LOOP_344_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp_Pipeline_VITIS_LOOP_344_2' is 25608 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_344_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.02 seconds. CPU system time: 0.13 seconds. Elapsed time: 9.63 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_361_3' pipeline 'VITIS_LOOP_361_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_361_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.99 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2' pipeline 'VITIS_LOOP_223_1_VITIS_LOOP_224_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2/m_axi_kernel_A_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.87 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.71 seconds; current allocated memory: 1.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_249_1/m_axi_kernel_x_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp_Pipeline_VITIS_LOOP_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_nlp_Pipeline_VITIS_LOOP_273_1' pipeline 'VITIS_LOOP_273_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_nlp_Pipeline_VITIS_LOOP_273_1/m_axi_kernel_w_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp_Pipeline_VITIS_LOOP_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.18 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_u1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_e1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_u2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_e2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_w' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_z' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vu2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/ve2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vA', 'vu1', 've1', 'vu2', 've2', 'vw', 'vx', 'vy', 'vz' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 25603 from HDL expression: ((1'b1 == ap_CS_fsm_state75) & (icmp_ln301_fu_20558_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_8_13_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.06 seconds; current allocated memory: 1.660 GB.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_y_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_w_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_e1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_0_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_0_80_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 53.64 seconds. CPU system time: 0.68 seconds. Elapsed time: 67.28 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 14.79 seconds. CPU system time: 0.17 seconds. Elapsed time: 16.45 seconds; current allocated memory: 1.858 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 22.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 322.14 seconds. CPU system time: 6.16 seconds. Elapsed time: 620.72 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2537.820 ; gain = 0.000 ; free physical = 189585 ; free virtual = 427761
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_nlp_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_nlp_dadd_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_dadd_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_nlp_dmul_64ns_64ns_64_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
generate_target: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:06 . Memory (MB): peak = 2581.102 ; gain = 0.000 ; free physical = 189541 ; free virtual = 427722
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 16:13:33 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 64.03 seconds. CPU system time: 3.03 seconds. Elapsed time: 154.42 seconds; current allocated memory: 1.877 GB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 388.62 seconds. Total CPU system time: 10.25 seconds. Total elapsed time: 782.62 seconds; peak allocated memory: 1.858 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Aug 15 16:13:48 2024...
