/**
 * Codasip s.r.o.
 *
 * CONFIDENTIAL
 *
 * Copyright 2022 Codasip s.r.o.
 *
 * All Rights Reserved.
 *
 * NOTICE: All information contained in this file, is and shall remain the property of
 * Codasip s.r.o. and its suppliers, if any.
 *
 * The intellectual and technical concepts contained herein are confidential and proprietary to
 * Codasip s.r.o. and are protected by trade secret and copyright law.  In addition, elements of the
 * technical concepts may be patent pending.
 *
 * This file is part of the Codasip Studio product. No part of the Studio product, including this
 * file, may be use, copied, modified, or distributed except in accordance with the terms contained
 * in Codasip license agreement under which you obtained this file.
 *
 *  \file   ca_defines.hcodal
 *  \author Codasip
 *  \date   09.02.2022
 *  \brief  cycle accurate model
 */


#ifndef CA_DEFINES_HCODAL
#define CA_DEFINES_HCODAL

#include "config.hcodal"

// -------------------------------------------------------------------------------------------------
// Signal size
// -------------------------------------------------------------------------------------------------

#define ALUOP_W        bitsizeof(enum aluop)
#define REGWRITE_W     bitsizeof(enum regwrite)
#define SRC2_W         bitsizeof(enum src2)
#define HALT_W         bitsizeof(enum halt)

#define RFF1_W         bitsizeof(enum rff1_sel)
#define RFF2_W         bitsizeof(enum rff2_sel)

#define FWDA_W         bitsizeof(enum fwdA_sel)
#define FWDB_W         bitsizeof(enum fwdB_sel)

#define ALU_SRC1_W     bitsizeof(enum alu_src1_sel)
#define BRANCHOP_W     bitsizeof(enum branchop)
#define RFWT_W         bitsizeof(enum rfwt_sel)
#define IMMSEL_W       bitsizeof(enum immed_sel)
#define BNCH_SEL       bitsizeof(enum branch_targ_sel)
#define MEM_OP_W       bitsizeof(enum mem_ops)
// -------------------------------------------------------------------------------------------------
// Enumerations
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// IF stage
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// ID stage
// -------------------------------------------------------------------------------------------------

enum rff1_sel{
    REG1_SRC,
    DATA_RESULT,
};

enum rff2_sel{
    REG2_SRC,
    DATA_RESULT2,
};

enum immed_sel{
    IMM_NONE,
    IMM_ITYPE,
    IMM_BTYPE,
    IMM_JTYPE,
    IMM_UTYPE,
    IMM_STYPE,
};

enum branchop{
    BRANCH_FALSE,
    BRANCH_TRUE,
    BRANCH_COND_TRUE,
    BRANCH_COND_FALSE,
};

// -------------------------------------------------------------------------------------------------
// EX stage
// -------------------------------------------------------------------------------------------------

// ALU function codes
enum aluop
{
    ALU_NOP,
    ALU_ADD,
    ALU_AND,
    ALU_SUB,
    ALU_OR,
    ALU_XOR,
    ALU_SLT,
    ALU_SLTU,
    ALU_SLL,
    ALU_SRL,
    ALU_SRA,
};

enum mem_ops
{
    MEM_NOP,
    MEM_LB,
    MEM_LBU,
    MEM_LH,
    MEM_LHU,
    MEM_LW,
    MEM_SB,
    MEM_SH,
    MEM_SW,
};

enum regwrite
{
    WE_FALSE,
    WE_TRUE,
};

enum src2
{
    ALU2_REG,
    ALU2_IMM,
};

enum halt
{
    HALT_NOHALT,
    HALT_HALT,
};

enum fwdA_sel{
    EX_REG1,
    MEM_ALU1,
    WB_ALU1
};

enum fwdB_sel{
    EX_REG2,
    MEM_ALU2,
    WB_ALU2,
};

enum alu_src1_sel{
    ALU_SRC1_REG,
    ALU_SRC1_ZERO,
    ALU_SRC1_PC,
};

enum branch_targ_sel{
    BRADD_ADDR,
    BRADD_ALU,
};

// -------------------------------------------------------------------------------------------------
// ME stage
// -------------------------------------------------------------------------------------------------

// -------------------------------------------------------------------------------------------------
// WB stage
// -------------------------------------------------------------------------------------------------

enum rfwt_sel{
    RFWT_ALU,
    RFWT_PC,
    RFWT_MEM,
};

// -------------------------------------------------------------------------------------------------
// Auxiliary definitions
// -------------------------------------------------------------------------------------------------

#define DONT_CARE           0
#define NOP_INSTRUCTION     ITYPE_ADDI
#endif // CA_DEFINES_HCODAL

