#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002447e97df50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002447e992b00 .scope module, "mult_tb" "mult_tb" 3 4;
 .timescale -9 -12;
v000002447e992c90_0 .var/s "A", 15 0;
v000002447e97eec0_0 .var/s "B", 15 0;
v000002447e992d30_0 .var/s "C", 31 0;
v000002447e992dd0_0 .var/s "D", 15 0;
v000002447e992e70_0 .var "clk", 0 0;
    .scope S_000002447e992b00;
T_0 ;
    %delay 10000, 0;
    %load/vec4 v000002447e992e70_0;
    %nor/r;
    %store/vec4 v000002447e992e70_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002447e992b00;
T_1 ;
    %vpi_call/w 3 18 "$dumpfile", "mult_tb.vcd" {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002447e992b00 {0 0 0};
    %vpi_call/w 3 20 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 15564, 0, 16;
    %store/vec4 v000002447e992c90_0, 0, 16;
    %pushi/vec4 15564, 0, 16;
    %store/vec4 v000002447e97eec0_0, 0, 16;
    %pushi/vec4 12921, 0, 16;
    %store/vec4 v000002447e992dd0_0, 0, 16;
    %load/vec4 v000002447e992c90_0;
    %pad/s 32;
    %load/vec4 v000002447e97eec0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v000002447e992d30_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 3 30 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    ".\mult_tb.sv";
