begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Landon Fuller<landonf@FreeBSD.org>  *  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<dev/bhnd/bhnd.h>
end_include

begin_include
include|#
directive|include
file|<dev/bhnd/cores/chipc/chipcreg.h>
end_include

begin_include
include|#
directive|include
file|<dev/bhnd/cores/chipc/pwrctl/bhnd_pwrctlvar.h>
end_include

begin_include
include|#
directive|include
file|<dev/bhnd/cores/pmu/bhnd_pmureg.h>
end_include

begin_include
include|#
directive|include
file|<dev/bhnd/cores/pmu/bhnd_pmuvar.h>
end_include

begin_include
include|#
directive|include
file|"bcm_machdep.h"
end_include

begin_function_decl
specifier|static
name|struct
name|bhnd_pmu_query
modifier|*
name|bcm_get_pmu
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|bool
name|bcm_has_pmu
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|uint32_t
name|bcm_pmu_read4
parameter_list|(
name|bus_size_t
name|reg
parameter_list|,
name|void
modifier|*
name|ctx
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|bcm_pmu_write4
parameter_list|(
name|bus_size_t
name|reg
parameter_list|,
name|uint32_t
name|val
parameter_list|,
name|void
modifier|*
name|ctx
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|uint32_t
name|bcm_pmu_read_chipst
parameter_list|(
name|void
modifier|*
name|ctx
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|const
name|struct
name|bhnd_pmu_io
name|bcm_pmu_soc_io
init|=
block|{
operator|.
name|rd4
operator|=
name|bcm_pmu_read4
block|,
operator|.
name|wr4
operator|=
name|bcm_pmu_write4
block|,
operator|.
name|rd_chipst
operator|=
name|bcm_pmu_read_chipst
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * Supported UART clock sources.  */
end_comment

begin_typedef
typedef|typedef
enum|enum
block|{
name|BCM_UART_RCLK_PLL_T1
init|=
literal|0
block|,
comment|/**< UART uses PLL m2 (mii/uart/mipsref) with no divisor */
name|BCM_UART_RCLK_ALP
init|=
literal|1
block|,
comment|/**< UART uses ALP rclk with no divisor */
name|BCM_UART_RCLK_EXT
init|=
literal|2
block|,
comment|/**< UART uses 1.8423 MHz external clock */
name|BCM_UART_RCLK_SI
init|=
literal|3
block|,
comment|/**< UART uses backplane clock with divisor of two */
name|BCM_UART_RCLK_FIXED
init|=
literal|4
block|,
comment|/**< UART uses fixed 88Mhz backplane clock with a divisor of 48 */
block|}
name|bcm_uart_clksrc
typedef|;
end_typedef

begin_comment
comment|/**  * UART clock configuration.  */
end_comment

begin_struct
struct|struct
name|bcm_uart_clkcfg
block|{
name|bcm_uart_clksrc
name|src
decl_stmt|;
comment|/**< clock source */
name|uint32_t
name|div
decl_stmt|;
comment|/**< clock divisor */
name|uint32_t
name|freq
decl_stmt|;
comment|/**< clock frequency (Hz) */
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|BCM_UART_RCLK_PLL_T1_DIV
value|1
end_define

begin_define
define|#
directive|define
name|BCM_UART_RCLK_ALP_DIV
value|1
end_define

begin_define
define|#
directive|define
name|BCM_UART_RCLK_EXT_HZ
value|1842300
end_define

begin_comment
comment|/* 1.8423MHz */
end_comment

begin_define
define|#
directive|define
name|BCM_UART_RCLK_EXT_DIV
value|1
end_define

begin_define
define|#
directive|define
name|BCM_UART_RCLK_FIXED_HZ
value|88000000
end_define

begin_comment
comment|/* 88MHz */
end_comment

begin_define
define|#
directive|define
name|BCM_UART_RCLK_FIXED_DIV
value|48
end_define

begin_comment
comment|/* Fetch PLL type from ChipCommon capability flags */
end_comment

begin_define
define|#
directive|define
name|BCM_PMU_PLL_TYPE
parameter_list|(
name|_bp
parameter_list|)
define|\
value|CHIPC_GET_BITS(_bp->cc_caps, CHIPC_CAP_PLL)
end_define

begin_comment
comment|/**  * Return the PMU instance, or NULL if no PMU.  */
end_comment

begin_function
specifier|static
name|struct
name|bhnd_pmu_query
modifier|*
name|bcm_get_pmu
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
if|if
condition|(
operator|!
name|bcm_has_pmu
argument_list|(
name|bp
argument_list|)
condition|)
return|return
operator|(
name|NULL
operator|)
return|;
return|return
operator|(
operator|&
name|bp
operator|->
name|pmu
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  * Return true if a PMU is available, false otherwise.  */
end_comment

begin_function
specifier|static
name|bool
name|bcm_has_pmu
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
return|return
operator|(
name|bp
operator|->
name|pmu_addr
operator|!=
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  * Determine the UART clock source for @p bp and return the  * corresponding clock configuration, if any.  */
end_comment

begin_function
specifier|static
name|struct
name|bcm_uart_clkcfg
name|bcm_get_uart_clkcfg
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
name|struct
name|bcm_uart_clkcfg
name|cfg
decl_stmt|;
name|struct
name|bhnd_core_info
modifier|*
name|cc_id
decl_stmt|;
name|cc_id
operator|=
operator|&
name|bp
operator|->
name|cc_id
expr_stmt|;
comment|/* These tests are ordered by precedence. */
comment|/* PLL M2 clock source? */
if|if
condition|(
operator|!
name|bcm_has_pmu
argument_list|(
name|bp
argument_list|)
operator|&&
name|BCM_PMU_PLL_TYPE
argument_list|(
name|bp
argument_list|)
operator|==
name|CHIPC_PLL_TYPE1
condition|)
block|{
name|uint32_t
name|n
decl_stmt|,
name|m
decl_stmt|;
name|n
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|CHIPC_CLKC_N
argument_list|)
expr_stmt|;
name|m
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|CHIPC_CLKC_M2
argument_list|)
expr_stmt|;
name|cfg
operator|=
operator|(
expr|struct
name|bcm_uart_clkcfg
operator|)
block|{
name|BCM_UART_RCLK_PLL_T1
block|,
name|BCM_UART_RCLK_PLL_T1_DIV
block|,
name|bhnd_pwrctl_clock_rate
argument_list|(
argument|BCM_PMU_PLL_TYPE(bp)
argument_list|,
argument|n
argument_list|,
argument|m
argument_list|)
block|}
expr_stmt|;
return|return
operator|(
name|cfg
operator|)
return|;
block|}
comment|/* ALP clock source? */
if|if
condition|(
name|cc_id
operator|->
name|hwrev
operator|!=
literal|15
operator|&&
name|cc_id
operator|->
name|hwrev
operator|>=
literal|11
condition|)
block|{
name|cfg
operator|=
operator|(
expr|struct
name|bcm_uart_clkcfg
operator|)
block|{
name|BCM_UART_RCLK_ALP
block|,
name|BCM_UART_RCLK_ALP_DIV
block|,
name|bcm_get_alpfreq
argument_list|(
argument|bp
argument_list|)
block|}
expr_stmt|;
return|return
operator|(
name|cfg
operator|)
return|;
block|}
comment|/* External clock? */
if|if
condition|(
name|CHIPC_HWREV_HAS_CORECTRL
argument_list|(
name|cc_id
operator|->
name|hwrev
argument_list|)
condition|)
block|{
name|uint32_t
name|corectrl
decl_stmt|,
name|uclksel
decl_stmt|;
name|bool
name|uintclk0
decl_stmt|;
comment|/* Fetch UART clock support flag */
name|uclksel
operator|=
name|CHIPC_GET_BITS
argument_list|(
name|bp
operator|->
name|cc_caps
argument_list|,
name|CHIPC_CAP_UCLKSEL
argument_list|)
expr_stmt|;
comment|/* Is UART using internal clock? */
name|corectrl
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|CHIPC_CORECTRL
argument_list|)
expr_stmt|;
name|uintclk0
operator|=
name|CHIPC_GET_FLAG
argument_list|(
name|corectrl
argument_list|,
name|CHIPC_UARTCLKO
argument_list|)
expr_stmt|;
if|if
condition|(
name|uintclk0
operator|&&
name|uclksel
operator|==
name|CHIPC_CAP_UCLKSEL_UINTCLK
condition|)
block|{
name|cfg
operator|=
operator|(
expr|struct
name|bcm_uart_clkcfg
operator|)
block|{
name|BCM_UART_RCLK_EXT
block|,
name|BCM_UART_RCLK_EXT_DIV
block|,
name|BCM_UART_RCLK_EXT_HZ
block|}
expr_stmt|;
return|return
operator|(
name|cfg
operator|)
return|;
block|}
block|}
comment|/* UART uses backplane clock? */
if|if
condition|(
name|cc_id
operator|->
name|hwrev
operator|==
literal|15
operator|||
operator|(
name|cc_id
operator|->
name|hwrev
operator|>=
literal|3
operator|&&
name|cc_id
operator|->
name|hwrev
operator|<=
literal|10
operator|)
condition|)
block|{
name|cfg
operator|=
operator|(
expr|struct
name|bcm_uart_clkcfg
operator|)
block|{
name|BCM_UART_RCLK_SI
block|,
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|CHIPC_CLKDIV
argument_list|)
operator|&
name|CHIPC_CLKD_UART
block|,
name|bcm_get_sifreq
argument_list|(
argument|bp
argument_list|)
block|}
expr_stmt|;
return|return
operator|(
name|cfg
operator|)
return|;
block|}
comment|/* UART uses fixed clock? */
if|if
condition|(
name|cc_id
operator|->
name|hwrev
operator|<=
literal|2
condition|)
block|{
name|cfg
operator|=
operator|(
expr|struct
name|bcm_uart_clkcfg
operator|)
block|{
name|BCM_UART_RCLK_FIXED
block|,
name|BCM_UART_RCLK_FIXED_DIV
block|,
name|BCM_UART_RCLK_FIXED_HZ
block|}
expr_stmt|;
return|return
operator|(
name|cfg
operator|)
return|;
block|}
comment|/* All cases must be accounted for above */
name|panic
argument_list|(
literal|"unreachable - no clock config"
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**  * Return the UART reference clock frequency (in Hz).  */
end_comment

begin_function
name|u_int
name|bcm_get_uart_rclk
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
name|struct
name|bcm_uart_clkcfg
name|cfg
decl_stmt|;
name|cfg
operator|=
name|bcm_get_uart_clkcfg
argument_list|(
name|bp
argument_list|)
expr_stmt|;
return|return
operator|(
name|cfg
operator|.
name|freq
operator|/
name|cfg
operator|.
name|div
operator|)
return|;
block|}
end_function

begin_comment
comment|/** ALP clock frequency (in Hz) */
end_comment

begin_function
name|uint64_t
name|bcm_get_alpfreq
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
if|if
condition|(
operator|!
name|bcm_has_pmu
argument_list|(
name|bp
argument_list|)
condition|)
return|return
operator|(
name|BHND_PMU_ALP_CLOCK
operator|)
return|;
return|return
operator|(
name|bhnd_pmu_alp_clock
argument_list|(
name|bcm_get_pmu
argument_list|(
name|bp
argument_list|)
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/** ILP clock frequency (in Hz) */
end_comment

begin_function
name|uint64_t
name|bcm_get_ilpfreq
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
if|if
condition|(
operator|!
name|bcm_has_pmu
argument_list|(
name|bp
argument_list|)
condition|)
return|return
operator|(
name|BHND_PMU_ILP_CLOCK
operator|)
return|;
return|return
operator|(
name|bhnd_pmu_ilp_clock
argument_list|(
name|bcm_get_pmu
argument_list|(
name|bp
argument_list|)
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/** CPU clock frequency (in Hz) */
end_comment

begin_function
name|uint64_t
name|bcm_get_cpufreq
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
name|uint32_t
name|fixed_hz
decl_stmt|;
name|uint32_t
name|n
decl_stmt|,
name|m
decl_stmt|;
name|bus_size_t
name|mreg
decl_stmt|;
name|uint8_t
name|pll_type
decl_stmt|;
comment|/* PMU support */
if|if
condition|(
name|bcm_has_pmu
argument_list|(
name|bp
argument_list|)
condition|)
return|return
operator|(
name|bhnd_pmu_cpu_clock
argument_list|(
name|bcm_get_pmu
argument_list|(
name|bp
argument_list|)
argument_list|)
operator|)
return|;
comment|/* 	 * PWRCTL support 	 */
name|pll_type
operator|=
name|CHIPC_GET_BITS
argument_list|(
name|bp
operator|->
name|cc_caps
argument_list|,
name|CHIPC_CAP_PLL
argument_list|)
expr_stmt|;
name|mreg
operator|=
name|bhnd_pwrctl_cpu_clkreg_m
argument_list|(
operator|&
name|bp
operator|->
name|cid
argument_list|,
name|pll_type
argument_list|,
operator|&
name|fixed_hz
argument_list|)
expr_stmt|;
if|if
condition|(
name|mreg
operator|==
literal|0
condition|)
return|return
operator|(
name|fixed_hz
operator|)
return|;
name|n
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|CHIPC_CLKC_N
argument_list|)
expr_stmt|;
name|m
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|mreg
argument_list|)
expr_stmt|;
return|return
operator|(
name|bhnd_pwrctl_cpu_clock_rate
argument_list|(
operator|&
name|bp
operator|->
name|cid
argument_list|,
name|pll_type
argument_list|,
name|n
argument_list|,
name|m
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/** Backplane clock frequency (in Hz) */
end_comment

begin_function
name|uint64_t
name|bcm_get_sifreq
parameter_list|(
name|struct
name|bcm_platform
modifier|*
name|bp
parameter_list|)
block|{
name|uint32_t
name|fixed_hz
decl_stmt|;
name|uint32_t
name|n
decl_stmt|,
name|m
decl_stmt|;
name|bus_size_t
name|mreg
decl_stmt|;
name|uint8_t
name|pll_type
decl_stmt|;
comment|/* PMU support */
if|if
condition|(
name|bcm_has_pmu
argument_list|(
name|bp
argument_list|)
condition|)
return|return
operator|(
name|bhnd_pmu_si_clock
argument_list|(
name|bcm_get_pmu
argument_list|(
name|bp
argument_list|)
argument_list|)
operator|)
return|;
comment|/* 	 * PWRCTL support 	 */
name|pll_type
operator|=
name|CHIPC_GET_BITS
argument_list|(
name|bp
operator|->
name|cc_caps
argument_list|,
name|CHIPC_CAP_PLL
argument_list|)
expr_stmt|;
name|mreg
operator|=
name|bhnd_pwrctl_si_clkreg_m
argument_list|(
operator|&
name|bp
operator|->
name|cid
argument_list|,
name|pll_type
argument_list|,
operator|&
name|fixed_hz
argument_list|)
expr_stmt|;
if|if
condition|(
name|mreg
operator|==
literal|0
condition|)
return|return
operator|(
name|fixed_hz
operator|)
return|;
name|n
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|CHIPC_CLKC_N
argument_list|)
expr_stmt|;
name|m
operator|=
name|BCM_CHIPC_READ_4
argument_list|(
name|bp
argument_list|,
name|mreg
argument_list|)
expr_stmt|;
return|return
operator|(
name|bhnd_pwrctl_si_clock_rate
argument_list|(
operator|&
name|bp
operator|->
name|cid
argument_list|,
name|pll_type
argument_list|,
name|n
argument_list|,
name|m
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|bcm_pmu_read4
parameter_list|(
name|bus_size_t
name|reg
parameter_list|,
name|void
modifier|*
name|ctx
parameter_list|)
block|{
name|struct
name|bcm_platform
modifier|*
name|bp
init|=
name|ctx
decl_stmt|;
return|return
operator|(
name|readl
argument_list|(
name|BCM_SOC_ADDR
argument_list|(
name|bp
operator|->
name|pmu_addr
argument_list|,
name|reg
argument_list|)
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|bcm_pmu_write4
parameter_list|(
name|bus_size_t
name|reg
parameter_list|,
name|uint32_t
name|val
parameter_list|,
name|void
modifier|*
name|ctx
parameter_list|)
block|{
name|struct
name|bcm_platform
modifier|*
name|bp
init|=
name|ctx
decl_stmt|;
name|writel
argument_list|(
name|BCM_SOC_ADDR
argument_list|(
name|bp
operator|->
name|pmu_addr
argument_list|,
name|reg
argument_list|)
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|bcm_pmu_read_chipst
parameter_list|(
name|void
modifier|*
name|ctx
parameter_list|)
block|{
name|struct
name|bcm_platform
modifier|*
name|bp
init|=
name|ctx
decl_stmt|;
return|return
operator|(
name|readl
argument_list|(
name|BCM_SOC_ADDR
argument_list|(
name|bp
operator|->
name|cc_addr
argument_list|,
name|CHIPC_CHIPST
argument_list|)
argument_list|)
operator|)
return|;
block|}
end_function

end_unit

