#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Oct 02 21:52:03 2016
# Process ID: 5928
# Current directory: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8492 C:\Users\dilsizk\Desktop\ECE 491 labs\Lab04\project_4\project_4.xpr
# Log file: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
set_property top ReceiverTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top receiver [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
ERROR: [VRFC 10-91] SIXTEENBAUD is not declared [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv:31]
ERROR: [VRFC 10-1040] module ReceiverTest ignored due to previous errors [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=400000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=400000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000000)
Compiling module xil_defaultlib.receiver(BAUD=25000000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ECE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/dilsizk/Desktop/ECE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 02 21:54:57 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ReceiverTest_behav -key {Behavioral:sim_1:Functional:ReceiverTest} -tclbatch {ReceiverTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ReceiverTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ReceiverTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
run 10 us
launch_runs impl_1
[Sun Oct 02 23:31:35 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/synth_1/runme.log
[Sun Oct 02 23:31:35 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Oct 02 23:32:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Oct 02 23:39:50 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/seven_seg.sv}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Manchester transmitter/nexys4DDR.sv" into library work [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Manchester transmitter/nexys4DDR.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "receiver", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'nexys4DDR' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/nexys4DDR.sv
	Duplicate found at line 22 of file C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Manchester transmitter/nexys4DDR.sv
[Sun Oct 02 23:54:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Oct 02 23:55:42 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
set_property top nexys4DDR [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/nexys4DDR.sv} [current_fileset]
update_compile_order -fileset sources_1
set_property top_file {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Manchester transmitter/nexys4DDR.sv} [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Oct 02 23:57:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/synth_1/runme.log
[Sun Oct 02 23:57:11 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
add_files -fileset constrs_1 -norecurse {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Manchester transmitter/nexys4DDR.xdc}}
reset_run synth_1
launch_runs impl_1
[Mon Oct 03 01:03:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/synth_1/runme.log
[Mon Oct 03 01:03:50 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Oct 03 01:13:00 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/synth_1/runme.log
[Mon Oct 03 01:13:00 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1
[Mon Oct 03 01:15:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ECE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/dilsizk/Desktop/ECE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 03 01:21:44 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ReceiverTest_behav -key {Behavioral:sim_1:Functional:ReceiverTest} -tclbatch {ReceiverTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ReceiverTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ReceiverTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ReceiverTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj ReceiverTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b8c1bf82a9b544e98b02b5111cccf547 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceiverTest_behav xil_defaultlib.ReceiverTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=40000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=40000000)
Compiling module xil_defaultlib.receiver(BAUD=2500000)
Compiling module xil_defaultlib.ReceiverTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceiverTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
save_wave_config {C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/ReceiverTest_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/ReceiverTest_behav.wcfg}}
set_property xsim.view {{C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/ReceiverTest_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 03 01:41:11 2016...
