# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do pratica2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/ifetch.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ifetch
# 
# Top level modules:
# 	ifetch
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/tlb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tlb
# 
# Top level modules:
# 	tlb
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/pratica2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2
# 
# Top level modules:
# 	pratica2
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/dec3to5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/proc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/upcount.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module upcount
# -- Compiling module upcount_5
# 
# Top level modules:
# 	upcount
# 	upcount_5
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/regn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/multiplex.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module multiplex
# 
# Top level modules:
# 	multiplex
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/romlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module romlpm
# 
# Top level modules:
# 	romlpm
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/counterlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counterlpm
# 
# Top level modules:
# 	counterlpm
# 
vsim +altera -L altera_mf_ver -L lpm_ver -do pratica2_run_msim_rtl_verilog.do -l msim_transcript -gui work.pratica2
# vsim +altera -L altera_mf_ver -L lpm_ver -do pratica2_run_msim_rtl_verilog.do -l msim_transcript -gui work.pratica2 
# Loading work.pratica2
# Loading work.ifetch
# Loading work.romlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.tlb
# Loading work.ramlpm
# Loading work.proc
# Loading work.dec3to8
# Loading work.upcount
# Loading work.regn
# Loading work.counterlpm
# Loading lpm_ver.lpm_counter
# Loading work.alu
# Loading work.multiplex
# do pratica2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/ifetch.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ifetch
# 
# Top level modules:
# 	ifetch
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/tlb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tlb
# 
# Top level modules:
# 	tlb
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/pratica2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2
# 
# Top level modules:
# 	pratica2
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/dec3to5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/proc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/upcount.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module upcount
# -- Compiling module upcount_5
# 
# Top level modules:
# 	upcount
# 	upcount_5
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/regn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/multiplex.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module multiplex
# 
# Top level modules:
# 	multiplex
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/romlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module romlpm
# 
# Top level modules:
# 	romlpm
# vlog -vlog01compat -work work +incdir+C:/Users/erick/Downloads/aoc2-cefet-main\ (1)/Pratica2/code {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/counterlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counterlpm
# 
# Top level modules:
# 	counterlpm
# 
do {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# 0
add wave -position end  sim:/pratica2/proc/Xreg
add wave -position end  sim:/pratica2/proc/Yreg
add wave -position end  sim:/pratica2/proc/R0
add wave -position end  sim:/pratica2/proc/R1
add wave -position end  sim:/pratica2/proc/R2
add wave -position end  sim:/pratica2/proc/R3
add wave -position end  sim:/pratica2/proc/R4
add wave -position end  sim:/pratica2/proc/R5
add wave -position end  sim:/pratica2/proc/R6
add wave -position end  sim:/pratica2/proc/R7
add wave -position end  sim:/pratica2/proc/A
add wave -position end  sim:/pratica2/proc/I
run
# ** Warning: (vsim-PLI-3412) Memory address read on line 129 of file "memoryMif.ver" is out of bounds specified for readmem command.  (Current address [64], address range [0:63])    : C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /pratica2/memory/altsyncram_component
run
run
run
run
run
run
run
run
run
run
restart -f
# Loading work.pratica2
# Loading work.ifetch
# Loading work.romlpm
# Loading work.tlb
# Loading work.ramlpm
# Loading work.proc
# Loading work.dec3to8
# Loading work.upcount
# Loading work.regn
# Loading work.counterlpm
# Loading work.alu
# Loading work.multiplex
wave create -driver freeze -pattern clock -initialvalue 0 -period 50ps -dutycycle 50 -starttime 0ps -endtime 100000ps sim:/pratica2/MClock
add wave -position 1 -format Logic -height 17 -editable 2 Edit:/pratica2/MClock
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/pratica2/MClock
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 100000ps sim:/pratica2/PClock
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/pratica2/PClock
run
# ** Warning: (vsim-PLI-3412) Memory address read on line 129 of file "memoryMif.ver" is out of bounds specified for readmem command.  (Current address [64], address range [0:63])    : C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /pratica2/memory/altsyncram_component
run
run
run
run
run
run
run
run
run
run
wave editwrite -file {C:/Users/erick/Downloads/aoc2-cefet-main (1)/Pratica2/code/simulation/modelsim/wave.do}
