0.6
2019.1
May 24 2019
15:06:07
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sim_1/new/testbench.v,1633512755,verilog,,,,testbench,,,,,,,,
,,,,,,data_ram;data_ram_blk_mem_gen_generic_cstr;data_ram_blk_mem_gen_prim_width;data_ram_blk_mem_gen_prim_wrapper;data_ram_blk_mem_gen_top;data_ram_blk_mem_gen_v8_4_3;data_ram_blk_mem_gen_v8_4_3_synth,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1633514178,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/adder.v,,inst_ram,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/adder.v,1622609288,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu.v,,adder,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu.v,1622859210,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v,,alu_always,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/alu_dec.v,1622806332,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/branch_predict.v,,alu_dec,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/branch_predict.v,1633512619,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v,,branch_predict,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/controller.v,1633536131,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v,,controller,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/datapath.v,1633535930,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v,,datapath,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/floprc.v,1623426118,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v,,floprc,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/hazard.v,1633534423,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/main_decoder.v,,hazard,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/main_decoder.v,1622997658,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v,,main_decoder,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mips.v,1633509452,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v,,mips,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux2.v,1622610316,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/mux3.v,1623076568,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/pc.v,,mux3,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/pc.v,1623487980,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v,,pc,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/regfile.v,1623427078,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/shift_2.v,,regfile,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/shift_2.v,1622625440,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/sign_extend.v,,sl2,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/sign_extend.v,1622610714,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v,,sign_extend,,,,,,,,
C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/top.v,1633512420,verilog,,C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sim_1/new/testbench.v,,top,,,,,,,,
