Loading plugins phase: Elapsed time ==> 0s.410ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -d CY8C5888LTI-LP097 -s C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0029: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'vminus' of '\ADC_DelSig:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_30\PSoC5\ADC_DelSig_v3_30.cysch (Instance:DSM)
 * C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_3)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.479ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  practiceKitCtrlApp.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -dcpsoc3 practiceKitCtrlApp.v -verilog
======================================================================

======================================================================
Compiling:  practiceKitCtrlApp.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -dcpsoc3 practiceKitCtrlApp.v -verilog
======================================================================

======================================================================
Compiling:  practiceKitCtrlApp.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -dcpsoc3 -verilog practiceKitCtrlApp.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 10 14:23:31 2019


======================================================================
Compiling:  practiceKitCtrlApp.v
Program  :   vpp
Options  :    -yv2 -q10 practiceKitCtrlApp.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 10 14:23:32 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'practiceKitCtrlApp.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  practiceKitCtrlApp.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -dcpsoc3 -verilog practiceKitCtrlApp.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 10 14:23:32 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\codegentemp\practiceKitCtrlApp.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\codegentemp\practiceKitCtrlApp.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  practiceKitCtrlApp.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -dcpsoc3 -verilog practiceKitCtrlApp.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 10 14:23:33 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\codegentemp\practiceKitCtrlApp.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\codegentemp\practiceKitCtrlApp.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TIA:Net_52\ to \TIA:Net_37\
Aliasing \TIA:Net_38\ to \TIA:Net_37\
Aliasing \TIA:Net_39\ to \TIA:Net_37\
Aliasing zero to \TIA:Net_37\
Aliasing one to tmpOE__Rcv_in_net_0
Aliasing \Mixer:Net_134\ to \TIA:Net_37\
Aliasing \Mixer:Net_145\ to \TIA:Net_37\
Aliasing \ADC_DelSig:Net_482\ to \TIA:Net_37\
Aliasing \ADC_DelSig:Net_252\ to \TIA:Net_37\
Aliasing \ADC_DelSig:soc\ to tmpOE__Rcv_in_net_0
Aliasing \Filter:Net_1\ to \TIA:Net_37\
Aliasing \Filter:Net_4\ to \TIA:Net_37\
Aliasing \Filter:Net_5\ to \TIA:Net_37\
Removing Lhs of wire \TIA:Net_52\[4] = \TIA:Net_37\[3]
Removing Lhs of wire \TIA:Net_38\[5] = \TIA:Net_37\[3]
Removing Lhs of wire \TIA:Net_39\[6] = \TIA:Net_37\[3]
Removing Rhs of wire zero[11] = \TIA:Net_37\[3]
Removing Lhs of wire one[15] = tmpOE__Rcv_in_net_0[10]
Removing Rhs of wire \Mixer:Net_110\[29] = \Mixer:Net_160\[35]
Removing Lhs of wire \Mixer:Net_134\[30] = zero[11]
Removing Lhs of wire \Mixer:Net_145\[31] = zero[11]
Removing Rhs of wire \ADC_DelSig:Net_488\[45] = \ADC_DelSig:Net_250\[81]
Removing Lhs of wire \ADC_DelSig:Net_481\[47] = zero[11]
Removing Lhs of wire \ADC_DelSig:Net_482\[48] = zero[11]
Removing Lhs of wire \ADC_DelSig:Net_252\[83] = zero[11]
Removing Lhs of wire \ADC_DelSig:soc\[85] = tmpOE__Rcv_in_net_0[10]
Removing Lhs of wire \Filter:Net_1\[91] = zero[11]
Removing Lhs of wire \Filter:Net_4\[93] = zero[11]
Removing Lhs of wire \Filter:Net_5\[94] = zero[11]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -dcpsoc3 practiceKitCtrlApp.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.292ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 10 April 2019 14:23:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fresi\Documents\GitHub\Laser-Tag-Project\PSoC\practiceKitCtrlApp.cydsn\practiceKitCtrlApp.cyprj -d CY8C5888LTI-LP097 practiceKitCtrlApp.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
    Analog  Clock 1: Automatic-assigning  clock 'Mixer_aclk'. Fanout=2, Signal=\Mixer:Net_110\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rcv_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rcv_in(0)__PA ,
            analog_term => Net_1 ,
            pad => Rcv_in(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_DelSig
        PORT MAP (
            dmareq => Net_26 ,
            termin => zero ,
            termout => Net_28 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_Filter
        PORT MAP (
            dmareq => Net_34 ,
            termin => zero ,
            termout => Net_36 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_26 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_filter
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    1 :    0 :    1 : 100.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    4 :   44 :   48 :  8.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :  191 :  192 :  0.52 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.032ms
Tech Mapping phase: Elapsed time ==> 0s.142ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : Rcv_in(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
SC[3]@[FFB(SC,3)] : \Mixer:SC\
SC[0]@[FFB(SC,0)] : \TIA:SC\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 27% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 78% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : Rcv_in(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
SC[2]@[FFB(SC,2)] : \Mixer:SC\
SC[3]@[FFB(SC,3)] : \TIA:SC\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 2s.317ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1 {
    sc_3_vin
    agr7_x_sc_3_vin
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_19 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_2 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_vidac_2_vout
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_sc_2_vref
    sc_2_vref
    agl5_x_agr5
    agr5
    agr5_x_sc_3_vref
    sc_3_vref
    agl5_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: Net_15 {
    sc_3_vout
    sc_2_vin_x_sc_3_vout
    sc_2_vin
  }
}
Map of item to net {
  sc_3_vin                                         -> Net_1
  agr7_x_sc_3_vin                                  -> Net_1
  agr7                                             -> Net_1
  agr7_x_p3_3                                      -> Net_1
  p3_3                                             -> Net_1
  sc_2_vout                                        -> Net_19
  agl6_x_sc_2_vout                                 -> Net_19
  agl6                                             -> Net_19
  agl6_x_dsm_0_vplus                               -> Net_19
  dsm_0_vplus                                      -> Net_19
  common_Vdda/2                                    -> Net_2
  common_Vdda/2_x_comp_vref_vdda                   -> Net_2
  comp_vref_vdda                                   -> Net_2
  abusl0_x_comp_vref_vdda                          -> Net_2
  abusl0                                           -> Net_2
  abusl0_x_vidac_2_vout                            -> Net_2
  vidac_2_vout                                     -> Net_2
  agl5_x_vidac_2_vout                              -> Net_2
  agl5                                             -> Net_2
  agl5_x_sc_2_vref                                 -> Net_2
  sc_2_vref                                        -> Net_2
  agl5_x_agr5                                      -> Net_2
  agr5                                             -> Net_2
  agr5_x_sc_3_vref                                 -> Net_2
  sc_3_vref                                        -> Net_2
  agl5_x_dsm_0_vminus                              -> Net_2
  dsm_0_vminus                                     -> Net_2
  sc_3_vout                                        -> Net_15
  sc_2_vin_x_sc_3_vout                             -> Net_15
  sc_2_vin                                         -> Net_15
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_filter
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_26 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(8)] 
    drqcell: Name =DMA_Filter
        PORT MAP (
            dmareq => Net_34 ,
            termin => zero ,
            termout => Net_36 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA_DelSig
        PORT MAP (
            dmareq => Net_26 ,
            termin => zero ,
            termout => Net_28 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Rcv_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rcv_in(0)__PA ,
        analog_term => Net_1 ,
        pad => Rcv_in(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ ,
            aclk_glb_1 => \Mixer:Net_110\ ,
            aclk_1 => \Mixer:Net_110_local\ ,
            clk_a_dig_glb_1 => \Mixer:Net_110_adig\ ,
            clk_a_dig_1 => \Mixer:Net_110_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: 
    DFB Block @ F(DFB,0): 
    dfbcell: Name =\Filter:DFB\
        PORT MAP (
            out_1 => \Filter:Net_8\ ,
            out_2 => \Filter:Net_9\ ,
            dmareq_1 => Net_34 ,
            dmareq_2 => Net_32 ,
            interrupt => Net_33 );
        Properties:
        {
            cy_registers = ""
        }
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_19 ,
            vminus => Net_2 ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_26 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\Mixer:SC\
        PORT MAP (
            vref => Net_2 ,
            vin => Net_15 ,
            aclk => \Mixer:Net_110\ ,
            clk_udb => \Mixer:Net_110_local\ ,
            modout => \Mixer:Net_144\ ,
            vout => Net_19 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_2 ,
            vin => Net_1 ,
            modout => \TIA:Net_60\ ,
            vout => Net_15 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_2 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+--------------
   3 |   3 |     * |      NONE |      HI_Z_ANALOG | Rcv_in(0) | Analog(Net_1)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.019ms
Digital Placement phase: Elapsed time ==> 1s.847ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "practiceKitCtrlApp_r.vh2" --pcf-path "practiceKitCtrlApp.pco" --des-name "practiceKitCtrlApp" --dsf-path "practiceKitCtrlApp.dsf" --sdc-path "practiceKitCtrlApp.sdc" --lib-path "practiceKitCtrlApp_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in practiceKitCtrlApp_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.004ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.004ms
API generation phase: Elapsed time ==> 10s.086ms
Dependency generation phase: Elapsed time ==> 0s.069ms
Cleanup phase: Elapsed time ==> 0s.000ms
