Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jun 19 09:33:35 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                               Logical Path                                                               | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |         Start Point Pin        |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------+
| Path #1   | 10.000      | 9.523      | 0.518(6%)   | 9.005(94%) | -0.139     | 0.222 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #2   | 10.000      | 9.642      | 0.518(6%)   | 9.124(94%) | -0.052     | 0.224 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #3   | 10.000      | 9.609      | 0.642(7%)   | 8.967(93%) | -0.128     | 0.258 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #4   | 10.000      | 9.735      | 0.715(8%)   | 9.020(92%) | -0.045     | 0.264 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | shadow_reg[2]/D          |
| Path #5   | 10.000      | 9.334      | 0.419(5%)   | 8.915(95%) | -0.135     | 0.277 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #6   | 10.000      | 9.351      | 0.419(5%)   | 8.932(95%) | -0.136     | 0.293 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #7   | 10.000      | 9.298      | 0.419(5%)   | 8.879(95%) | -0.052     | 0.350 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | xsdb_reg_reg[2]/D        |
| Path #8   | 10.000      | 9.293      | 0.419(5%)   | 8.874(95%) | -0.051     | 0.386 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #9   | 10.000      | 9.557      | 0.642(7%)   | 8.915(93%) | -0.050     | 0.390 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #10  | 10.000      | 9.288      | 0.419(5%)   | 8.869(95%) | -0.049     | 0.394 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #11  | 10.000      | 9.352      | 0.518(6%)   | 8.834(94%) | -0.136     | 0.410 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #12  | 10.000      | 9.355      | 0.518(6%)   | 8.837(94%) | -0.135     | 0.414 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #13  | 10.000      | 9.181      | 0.419(5%)   | 8.762(95%) | -0.132     | 0.417 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #14  | 10.000      | 9.165      | 0.419(5%)   | 8.746(95%) | -0.136     | 0.433 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #15  | 10.000      | 9.406      | 0.642(7%)   | 8.764(93%) | -0.129     | 0.458 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #16  | 5.000       | 4.507      | 0.518(12%)  | 3.989(88%) | 0.000      | 0.493 | 0.000             | Safely Timed       | Same Group        | 0            | 2      | FDPE/C-(57)-PHY_CONTROL/RESET                                                                                                            | clk_pll_i         |                 | None      |               | 0            | 0                | 0             | 0       | 57          | 0          | 0          | FDPE/C                    | PHY_CONTROL/RESET       | rstdiv0_sync_r1_reg_rep/C      | phy_control_i/RESET      |
| Path #17  | 10.000      | 9.360      | 2.273(25%)  | 7.087(75%) | -0.035     | 0.502 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][18]/D  |
| Path #18  | 10.000      | 9.346      | 2.589(28%)  | 6.757(72%) | -0.030     | 0.522 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][27]/D  |
| Path #19  | 10.000      | 9.051      | 0.419(5%)   | 8.632(95%) | -0.134     | 0.526 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #20  | 10.000      | 9.320      | 2.589(28%)  | 6.731(72%) | -0.030     | 0.533 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][27]/D |
| Path #21  | 10.000      | 9.229      | 0.518(6%)   | 8.711(94%) | -0.137     | 0.539 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #22  | 10.000      | 9.177      | 0.518(6%)   | 8.659(94%) | -0.135     | 0.561 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #23  | 10.000      | 9.283      | 0.456(5%)   | 8.827(95%) | -0.051     | 0.569 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[8]/C  | xsdb_reg_reg[8]/D        |
| Path #24  | 10.000      | 9.333      | 2.589(28%)  | 6.744(72%) | -0.030     | 0.571 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][27]/D |
| Path #25  | 10.000      | 9.051      | 0.419(5%)   | 8.632(95%) | -0.134     | 0.577 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #26  | 10.000      | 9.286      | 2.589(28%)  | 6.697(72%) | -0.029     | 0.583 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][27]/D |
| Path #27  | 10.000      | 9.203      | 0.518(6%)   | 8.685(94%) | -0.136     | 0.598 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #28  | 10.000      | 9.242      | 2.273(25%)  | 6.969(75%) | -0.039     | 0.603 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][18]/D |
| Path #29  | 10.000      | 9.167      | 2.335(26%)  | 6.832(74%) | -0.127     | 0.607 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[9][8]/D   |
| Path #30  | 10.000      | 9.050      | 0.419(5%)   | 8.631(95%) | -0.052     | 0.624 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | xsdb_reg_reg[2]/D        |
| Path #31  | 10.000      | 9.238      | 0.642(7%)   | 8.596(93%) | -0.127     | 0.631 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #32  | 10.000      | 9.227      | 2.273(25%)  | 6.954(75%) | -0.036     | 0.634 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][18]/D  |
| Path #33  | 10.000      | 9.215      | 0.518(6%)   | 8.697(94%) | -0.052     | 0.640 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D       |
| Path #34  | 10.000      | 9.205      | 2.273(25%)  | 6.932(75%) | -0.039     | 0.653 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][18]/D  |
| Path #35  | 10.000      | 9.214      | 0.715(8%)   | 8.499(92%) | -0.126     | 0.656 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | shadow_reg[7]/D          |
| Path #36  | 10.000      | 9.201      | 2.273(25%)  | 6.928(75%) | -0.039     | 0.658 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][18]/D |
| Path #37  | 10.000      | 9.195      | 2.273(25%)  | 6.922(75%) | -0.039     | 0.663 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][18]/D |
| Path #38  | 10.000      | 9.189      | 0.642(7%)   | 8.547(93%) | -0.128     | 0.678 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[13]/C | shadow_reg[13]/D         |
| Path #39  | 10.000      | 9.316      | 0.580(7%)   | 8.736(93%) | -0.048     | 0.680 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[9]/C  | shadow_reg[9]/D          |
| Path #40  | 10.000      | 9.169      | 2.335(26%)  | 6.834(74%) | -0.046     | 0.683 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[10][8]/D  |
| Path #41  | 10.000      | 9.204      | 2.589(29%)  | 6.615(71%) | -0.034     | 0.698 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][27]/D  |
| Path #42  | 10.000      | 9.151      | 2.589(29%)  | 6.562(71%) | -0.030     | 0.717 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][27]/D  |
| Path #43  | 10.000      | 9.224      | 0.580(7%)   | 8.644(93%) | -0.054     | 0.718 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[9]/C  | shadow_reg[9]/D          |
| Path #44  | 10.000      | 9.145      | 0.642(8%)   | 8.503(92%) | -0.129     | 0.719 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[13]/C | shadow_reg[13]/D         |
| Path #45  | 10.000      | 8.844      | 0.419(5%)   | 8.425(95%) | -0.134     | 0.721 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | xsdb_reg_reg[2]/D        |
| Path #46  | 10.000      | 9.135      | 2.335(26%)  | 6.800(74%) | -0.046     | 0.725 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[4][8]/D   |
| Path #47  | 10.000      | 9.223      | 0.642(7%)   | 8.581(93%) | -0.047     | 0.726 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #48  | 10.000      | 8.873      | 0.419(5%)   | 8.454(95%) | -0.133     | 0.729 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | xsdb_reg_reg[7]/D        |
| Path #49  | 10.000      | 9.115      | 0.580(7%)   | 8.535(93%) | -0.149     | 0.733 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[9]/C  | shadow_reg[9]/D          |
| Path #50  | 10.000      | 9.120      | 2.703(30%)  | 6.417(70%) | -0.043     | 0.734 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[8][16]/D  |
| Path #51  | 10.000      | 9.107      | 2.713(30%)  | 6.394(70%) | -0.037     | 0.739 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][29]/D |
| Path #52  | 10.000      | 9.249      | 0.580(7%)   | 8.669(93%) | -0.053     | 0.741 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[9]/C  | shadow_reg[9]/D          |
| Path #53  | 10.000      | 9.099      | 2.362(26%)  | 6.737(74%) | -0.042     | 0.743 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][17]/D |
| Path #54  | 10.000      | 9.036      | 2.703(30%)  | 6.333(70%) | -0.119     | 0.743 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[6][16]/D  |
| Path #55  | 10.000      | 9.158      | 2.589(29%)  | 6.569(71%) | -0.030     | 0.746 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][27]/D |
| Path #56  | 10.000      | 9.107      | 2.362(26%)  | 6.745(74%) | -0.041     | 0.749 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][17]/D  |
| Path #57  | 10.000      | 9.027      | 2.703(30%)  | 6.324(70%) | -0.119     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[7][16]/D  |
| Path #58  | 10.000      | 9.190      | 0.580(7%)   | 8.610(93%) | -0.048     | 0.759 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[9]/C  | shadow_reg[9]/D          |
| Path #59  | 10.000      | 9.013      | 2.703(30%)  | 6.310(70%) | -0.120     | 0.765 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[9][16]/D  |
| Path #60  | 10.000      | 9.094      | 2.713(30%)  | 6.381(70%) | -0.038     | 0.766 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][29]/D |
| Path #61  | 10.000      | 9.007      | 2.703(31%)  | 6.304(69%) | -0.120     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[5][16]/D  |
| Path #62  | 10.000      | 9.090      | 2.713(30%)  | 6.377(70%) | -0.036     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][29]/D |
| Path #63  | 10.000      | 9.092      | 2.713(30%)  | 6.379(70%) | -0.035     | 0.780 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][29]/D  |
| Path #64  | 10.000      | 8.991      | 2.703(31%)  | 6.288(69%) | -0.122     | 0.785 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[4][16]/D  |
| Path #65  | 10.000      | 8.874      | 0.419(5%)   | 8.455(95%) | -0.054     | 0.797 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | xsdb_reg_reg[2]/D        |
| Path #66  | 10.000      | 8.975      | 2.703(31%)  | 6.272(69%) | -0.122     | 0.801 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[10][16]/D |
| Path #67  | 10.000      | 9.046      | 3.064(34%)  | 5.982(66%) | -0.031     | 0.806 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[5][28]/D  |
| Path #68  | 10.000      | 9.092      | 2.713(30%)  | 6.379(70%) | -0.035     | 0.810 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][29]/D  |
| Path #69  | 10.000      | 9.040      | 2.703(30%)  | 6.337(70%) | -0.044     | 0.814 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[11][16]/D |
| Path #70  | 10.000      | 8.744      | 0.419(5%)   | 8.325(95%) | -0.134     | 0.833 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | xsdb_reg_reg[2]/D        |
| Path #71  | 10.000      | 9.039      | 2.273(26%)  | 6.766(74%) | -0.041     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][18]/D |
| Path #72  | 10.000      | 9.046      | 3.064(34%)  | 5.982(66%) | -0.031     | 0.842 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[4][28]/D  |
| Path #73  | 10.000      | 9.022      | 2.370(27%)  | 6.652(73%) | -0.039     | 0.842 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(40)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[6][15]/D  |
| Path #74  | 10.000      | 9.029      | 2.369(27%)  | 6.660(73%) | -0.046     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 8            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[5][6]/D   |
| Path #75  | 10.000      | 9.003      | 3.197(36%)  | 5.806(64%) | -0.036     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[9][29]/D  |
| Path #76  | 10.000      | 9.006      | 0.456(6%)   | 8.550(94%) | -0.051     | 0.847 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[8]/C  | xsdb_reg_reg[8]/D        |
| Path #77  | 10.000      | 9.013      | 2.956(33%)  | 6.057(67%) | -0.032     | 0.849 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[4][25]/D  |
| Path #78  | 10.000      | 9.007      | 2.335(26%)  | 6.672(74%) | -0.031     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[11][8]/D  |
| Path #79  | 10.000      | 9.002      | 2.335(26%)  | 6.667(74%) | -0.033     | 0.863 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[3][8]/D   |
| Path #80  | 10.000      | 9.003      | 2.598(29%)  | 6.405(71%) | -0.031     | 0.863 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][28]/D |
| Path #81  | 10.000      | 9.077      | 0.580(7%)   | 8.497(93%) | -0.055     | 0.863 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[9]/C  | shadow_reg[9]/D          |
| Path #82  | 10.000      | 9.082      | 0.580(7%)   | 8.502(93%) | -0.043     | 0.870 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[8]/C  | shadow_reg[8]/D          |
| Path #83  | 10.000      | 8.985      | 2.362(27%)  | 6.623(73%) | -0.041     | 0.871 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][17]/D |
| Path #84  | 10.000      | 8.997      | 0.715(8%)   | 8.282(92%) | -0.124     | 0.875 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[7]/C  | shadow_reg[7]/D          |
| Path #85  | 10.000      | 8.970      | 3.064(35%)  | 5.906(65%) | -0.034     | 0.879 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[8][28]/D  |
| Path #86  | 10.000      | 8.962      | 2.362(27%)  | 6.600(73%) | -0.041     | 0.880 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][17]/D |
| Path #87  | 10.000      | 9.001      | 2.709(31%)  | 6.292(69%) | -0.036     | 0.881 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 7           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[0][21]/D  |
| Path #88  | 10.000      | 8.973      | 2.362(27%)  | 6.611(73%) | -0.042     | 0.882 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][17]/D  |
| Path #89  | 10.000      | 9.025      | 0.642(8%)   | 8.383(92%) | -0.135     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #90  | 10.000      | 9.006      | 2.703(31%)  | 6.303(69%) | -0.044     | 0.884 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[3][16]/D  |
| Path #91  | 10.000      | 8.957      | 2.362(27%)  | 6.595(73%) | -0.041     | 0.886 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][17]/D  |
| Path #92  | 10.000      | 8.980      | 2.598(29%)  | 6.382(71%) | -0.028     | 0.890 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][28]/D |
| Path #93  | 10.000      | 8.972      | 2.369(27%)  | 6.603(73%) | -0.043     | 0.891 | 0.035             | Safely Timed       | Same Clock        | 8            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[10][6]/D  |
| Path #94  | 10.000      | 8.959      | 3.071(35%)  | 5.888(65%) | -0.031     | 0.893 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[8][26]/D  |
| Path #95  | 10.000      | 9.007      | 2.335(26%)  | 6.672(74%) | -0.031     | 0.896 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(2)-LUT6-(37)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[5][8]/D   |
| Path #96  | 10.000      | 9.003      | 2.598(29%)  | 6.405(71%) | -0.031     | 0.899 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][28]/D |
| Path #97  | 10.000      | 8.985      | 3.064(35%)  | 5.921(65%) | -0.034     | 0.901 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[6][28]/D  |
| Path #98  | 10.000      | 8.985      | 2.362(27%)  | 6.623(73%) | -0.041     | 0.907 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][17]/D |
| Path #99  | 10.000      | 8.956      | 3.053(35%)  | 5.903(65%) | -0.036     | 0.912 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][1]/C        | r_register_reg[9][30]/D  |
| Path #100 | 10.000      | 8.951      | 3.064(35%)  | 5.887(65%) | -0.034     | 0.912 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C               | r_register_reg[9][28]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+-----+----+----+----+-----+-----+----+----+----+----+----+----+----+----+
|  End Point Clock  | Requirement |  0  |  1 |  2 |  3 |  6  |  7  |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+-----+----+----+----+-----+-----+----+----+----+----+----+----+----+----+
| (none)            | 5.000ns     |   1 |  0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     |   0 | 11 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 122 | 97 | 27 | 15 | 108 | 166 | 53 | 73 | 94 | 55 | 66 | 42 | 53 | 17 |
+-------------------+-------------+-----+----+----+----+-----+-----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


