-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_xfft2real is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    din_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    dout_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    ap_start : IN STD_LOGIC;
    din_TVALID : IN STD_LOGIC;
    din_TREADY : OUT STD_LOGIC;
    dout_TVALID : OUT STD_LOGIC;
    dout_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of hls_xfft2real is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hls_xfft2real_hls_xfft2real,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.911688,HLS_SYN_LAT=1307,HLS_SYN_TPT=512,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=2254,HLS_SYN_LUT=8034,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal descramble_buf_M_real_V_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_real_V_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_real_V_1_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_real_V_1_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_imag_V_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_imag_V_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_imag_V_1_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal descramble_buf_M_imag_V_1_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_spectrum_hi_buf_M_real_V_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_spectrum_hi_buf_M_real_V_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_spectrum_hi_buf_M_imag_V_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal real_spectrum_hi_buf_M_imag_V_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal twid_rom_M_real_V_i_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal twid_rom_M_real_V_t_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal twid_rom_M_imag_V_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal twid_rom_M_imag_V_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_start : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_idle : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_ce0 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_we0 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_ce1 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_we1 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1 : STD_LOGIC_VECTOR (14 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_we0 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce1 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_we1 : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_twid_rom_M_imag_V : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_twid_rom_M_imag_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_twid_rom_M_imag_V : STD_LOGIC;
    signal ap_channel_done_twid_rom_M_real_V : STD_LOGIC;
    signal Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_twid_rom_M_real_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_twid_rom_M_real_V : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_ap_start : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_ap_done : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_ap_continue : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_ap_idle : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_ap_ready : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_din_TREADY : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_we0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_ce0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_we0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_descramble_buf_M_imag_V_1 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_descramble_buf_M_imag_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_descramble_buf_M_imag_V_1 : STD_LOGIC;
    signal ap_channel_done_descramble_buf_M_imag_V : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_descramble_buf_M_imag_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_descramble_buf_M_imag_V : STD_LOGIC;
    signal ap_channel_done_descramble_buf_M_real_V_1 : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_descramble_buf_M_real_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_descramble_buf_M_real_V_1 : STD_LOGIC;
    signal ap_channel_done_descramble_buf_M_real_V : STD_LOGIC;
    signal Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_descramble_buf_M_real_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_descramble_buf_M_real_V : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_ap_start : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_ap_done : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_ap_continue : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_ap_idle : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_ap_ready : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_start_out : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_start_write : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_write : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_we0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_twid_rom_M_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_twid_rom_M_real_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_twid_rom_M_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_descramble_proc2_U0_twid_rom_M_imag_V_ce0 : STD_LOGIC;
    signal ap_channel_done_real_spectrum_hi_buf_M_imag_V : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V : STD_LOGIC;
    signal ap_channel_done_real_spectrum_hi_buf_M_real_V : STD_LOGIC;
    signal Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_real_spectrum_hi_buf_M_real_V : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_ap_start : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_ap_done : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_ap_continue : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_ap_idle : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_write : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_real_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0 : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_ap_start : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_ap_done : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_ap_continue : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_ap_idle : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_ap_ready : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_real_spectrum_lo_i_read : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_real_spectrum_hi_i_read : STD_LOGIC;
    signal Loop_realfft_be_stream_output_proc4_U0_dout_TDATA : STD_LOGIC_VECTOR (47 downto 0);
    signal Loop_realfft_be_stream_output_proc4_U0_dout_TVALID : STD_LOGIC;
    signal twid_rom_M_real_V_i_full_n : STD_LOGIC;
    signal twid_rom_M_real_V_t_empty_n : STD_LOGIC;
    signal twid_rom_M_imag_V_i_full_n : STD_LOGIC;
    signal twid_rom_M_imag_V_t_empty_n : STD_LOGIC;
    signal descramble_buf_M_real_V_i_full_n : STD_LOGIC;
    signal descramble_buf_M_real_V_t_empty_n : STD_LOGIC;
    signal descramble_buf_M_real_V_1_i_full_n : STD_LOGIC;
    signal descramble_buf_M_real_V_1_t_empty_n : STD_LOGIC;
    signal descramble_buf_M_imag_V_i_full_n : STD_LOGIC;
    signal descramble_buf_M_imag_V_t_empty_n : STD_LOGIC;
    signal descramble_buf_M_imag_V_1_i_full_n : STD_LOGIC;
    signal descramble_buf_M_imag_V_1_t_empty_n : STD_LOGIC;
    signal real_spectrum_hi_buf_M_real_V_i_full_n : STD_LOGIC;
    signal real_spectrum_hi_buf_M_real_V_t_empty_n : STD_LOGIC;
    signal real_spectrum_hi_buf_M_imag_V_i_full_n : STD_LOGIC;
    signal real_spectrum_hi_buf_M_imag_V_t_empty_n : STD_LOGIC;
    signal real_spectrum_lo_i_full_n : STD_LOGIC;
    signal real_spectrum_lo_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal real_spectrum_lo_i_empty_n : STD_LOGIC;
    signal real_spectrum_hi_i_full_n : STD_LOGIC;
    signal real_spectrum_hi_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal real_spectrum_hi_i_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready : STD_LOGIC;
    signal start_for_Loop_realfft_be_stream_output_proc4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_realfft_be_stream_output_proc4_U0_full_n : STD_LOGIC;
    signal start_for_Loop_realfft_be_stream_output_proc4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_realfft_be_stream_output_proc4_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        twid_rom_M_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        twid_rom_M_real_V_ce0 : OUT STD_LOGIC;
        twid_rom_M_real_V_we0 : OUT STD_LOGIC;
        twid_rom_M_real_V_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        twid_rom_M_real_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        twid_rom_M_real_V_ce1 : OUT STD_LOGIC;
        twid_rom_M_real_V_we1 : OUT STD_LOGIC;
        twid_rom_M_real_V_d1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        twid_rom_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        twid_rom_M_imag_V_ce0 : OUT STD_LOGIC;
        twid_rom_M_imag_V_we0 : OUT STD_LOGIC;
        twid_rom_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        twid_rom_M_imag_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        twid_rom_M_imag_V_ce1 : OUT STD_LOGIC;
        twid_rom_M_imag_V_we1 : OUT STD_LOGIC;
        twid_rom_M_imag_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_xfft2real_Loop_realfft_be_buffer_proc1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        din_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        din_TVALID : IN STD_LOGIC;
        din_TREADY : OUT STD_LOGIC;
        descramble_buf_M_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_real_V_ce0 : OUT STD_LOGIC;
        descramble_buf_M_real_V_we0 : OUT STD_LOGIC;
        descramble_buf_M_real_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        descramble_buf_M_real_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_real_V_1_ce0 : OUT STD_LOGIC;
        descramble_buf_M_real_V_1_we0 : OUT STD_LOGIC;
        descramble_buf_M_real_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        descramble_buf_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_imag_V_ce0 : OUT STD_LOGIC;
        descramble_buf_M_imag_V_we0 : OUT STD_LOGIC;
        descramble_buf_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        descramble_buf_M_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_imag_V_1_ce0 : OUT STD_LOGIC;
        descramble_buf_M_imag_V_1_we0 : OUT STD_LOGIC;
        descramble_buf_M_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_xfft2real_Loop_realfft_be_descramble_proc2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        descramble_buf_M_real_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_real_V_1_ce0 : OUT STD_LOGIC;
        descramble_buf_M_real_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        descramble_buf_M_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_imag_V_1_ce0 : OUT STD_LOGIC;
        descramble_buf_M_imag_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        real_spectrum_lo_i_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        real_spectrum_lo_i_full_n : IN STD_LOGIC;
        real_spectrum_lo_i_write : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        real_spectrum_hi_buf_M_real_V_ce0 : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_real_V_we0 : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_real_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        real_spectrum_hi_buf_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        real_spectrum_hi_buf_M_imag_V_ce0 : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_imag_V_we0 : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        descramble_buf_M_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_real_V_ce0 : OUT STD_LOGIC;
        descramble_buf_M_real_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        descramble_buf_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        descramble_buf_M_imag_V_ce0 : OUT STD_LOGIC;
        descramble_buf_M_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        twid_rom_M_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        twid_rom_M_real_V_ce0 : OUT STD_LOGIC;
        twid_rom_M_real_V_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        twid_rom_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        twid_rom_M_imag_V_ce0 : OUT STD_LOGIC;
        twid_rom_M_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        real_spectrum_hi_i_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        real_spectrum_hi_i_full_n : IN STD_LOGIC;
        real_spectrum_hi_i_write : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        real_spectrum_hi_buf_M_real_V_ce0 : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_real_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        real_spectrum_hi_buf_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        real_spectrum_hi_buf_M_imag_V_ce0 : OUT STD_LOGIC;
        real_spectrum_hi_buf_M_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_xfft2real_Loop_realfft_be_stream_output_proc4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        real_spectrum_lo_i_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        real_spectrum_lo_i_empty_n : IN STD_LOGIC;
        real_spectrum_lo_i_read : OUT STD_LOGIC;
        real_spectrum_hi_i_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        real_spectrum_hi_i_empty_n : IN STD_LOGIC;
        real_spectrum_hi_i_read : OUT STD_LOGIC;
        dout_TREADY : IN STD_LOGIC;
        dout_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_TVALID : OUT STD_LOGIC );
    end component;


    component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (14 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (14 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component hls_xfft2real_fifo_w32_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    descramble_buf_M_real_V_U : component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_address0,
        i_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_ce0,
        i_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_we0,
        i_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_d0,
        i_q0 => descramble_buf_M_real_V_i_q0,
        t_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_address0,
        t_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => descramble_buf_M_real_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => descramble_buf_M_real_V_i_full_n,
        i_write => ap_channel_done_descramble_buf_M_real_V,
        t_empty_n => descramble_buf_M_real_V_t_empty_n,
        t_read => Loop_realfft_be_descramble_proc2_U0_ap_ready);

    descramble_buf_M_real_V_1_U : component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_address0,
        i_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_ce0,
        i_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_we0,
        i_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0,
        i_q0 => descramble_buf_M_real_V_1_i_q0,
        t_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_address0,
        t_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => descramble_buf_M_real_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => descramble_buf_M_real_V_1_i_full_n,
        i_write => ap_channel_done_descramble_buf_M_real_V_1,
        t_empty_n => descramble_buf_M_real_V_1_t_empty_n,
        t_read => Loop_realfft_be_descramble_proc2_U0_ap_ready);

    descramble_buf_M_imag_V_U : component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_address0,
        i_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_ce0,
        i_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
        i_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_d0,
        i_q0 => descramble_buf_M_imag_V_i_q0,
        t_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_address0,
        t_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => descramble_buf_M_imag_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => descramble_buf_M_imag_V_i_full_n,
        i_write => ap_channel_done_descramble_buf_M_imag_V,
        t_empty_n => descramble_buf_M_imag_V_t_empty_n,
        t_read => Loop_realfft_be_descramble_proc2_U0_ap_ready);

    descramble_buf_M_imag_V_1_U : component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0,
        i_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
        i_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
        i_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0,
        i_q0 => descramble_buf_M_imag_V_1_i_q0,
        t_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_address0,
        t_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => descramble_buf_M_imag_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => descramble_buf_M_imag_V_1_i_full_n,
        i_write => ap_channel_done_descramble_buf_M_imag_V_1,
        t_empty_n => descramble_buf_M_imag_V_1_t_empty_n,
        t_read => Loop_realfft_be_descramble_proc2_U0_ap_ready);

    real_spectrum_hi_buf_M_real_V_U : component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_address0,
        i_ce0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_ce0,
        i_we0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_we0,
        i_d0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_d0,
        i_q0 => real_spectrum_hi_buf_M_real_V_i_q0,
        t_address0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_real_V_address0,
        t_ce0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_real_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => real_spectrum_hi_buf_M_real_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => real_spectrum_hi_buf_M_real_V_i_full_n,
        i_write => ap_channel_done_real_spectrum_hi_buf_M_real_V,
        t_empty_n => real_spectrum_hi_buf_M_real_V_t_empty_n,
        t_read => Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready);

    real_spectrum_hi_buf_M_imag_V_U : component hls_xfft2real_descramble_buf_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0,
        i_ce0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_ce0,
        i_we0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
        i_d0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_d0,
        i_q0 => real_spectrum_hi_buf_M_imag_V_i_q0,
        t_address0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_address0,
        t_ce0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => real_spectrum_hi_buf_M_imag_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => real_spectrum_hi_buf_M_imag_V_i_full_n,
        i_write => ap_channel_done_real_spectrum_hi_buf_M_imag_V,
        t_empty_n => real_spectrum_hi_buf_M_imag_V_t_empty_n,
        t_read => Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready);

    twid_rom_M_real_V_U : component hls_xfft2real_twid_rom_M_real_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 15,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_address0,
        i_ce0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_ce0,
        i_we0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_we0,
        i_d0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0,
        i_q0 => twid_rom_M_real_V_i_q0,
        i_address1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_address1,
        i_ce1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_ce1,
        i_we1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_we1,
        i_d1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1,
        t_address0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_real_V_address0,
        t_ce0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_real_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv15_0,
        t_q0 => twid_rom_M_real_V_t_q0,
        t_address1 => ap_const_lv8_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv15_0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => twid_rom_M_real_V_i_full_n,
        i_write => ap_channel_done_twid_rom_M_real_V,
        t_empty_n => twid_rom_M_real_V_t_empty_n,
        t_read => Loop_realfft_be_descramble_proc2_U0_ap_ready);

    twid_rom_M_imag_V_U : component hls_xfft2real_twid_rom_M_imag_V_RAM_AUTO_2R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0,
        i_ce0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
        i_we0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_we0,
        i_d0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0,
        i_q0 => twid_rom_M_imag_V_i_q0,
        i_address1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address1,
        i_ce1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce1,
        i_we1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_we1,
        i_d1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1,
        t_address0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_imag_V_address0,
        t_ce0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_imag_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => twid_rom_M_imag_V_t_q0,
        t_address1 => ap_const_lv8_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv16_0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => twid_rom_M_imag_V_i_full_n,
        i_write => ap_channel_done_twid_rom_M_imag_V,
        t_empty_n => twid_rom_M_imag_V_t_empty_n,
        t_read => Loop_realfft_be_descramble_proc2_U0_ap_ready);

    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0 : component hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_start,
        ap_done => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done,
        ap_continue => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue,
        ap_idle => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_idle,
        ap_ready => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready,
        twid_rom_M_real_V_address0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_address0,
        twid_rom_M_real_V_ce0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_ce0,
        twid_rom_M_real_V_we0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_we0,
        twid_rom_M_real_V_d0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d0,
        twid_rom_M_real_V_address1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_address1,
        twid_rom_M_real_V_ce1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_ce1,
        twid_rom_M_real_V_we1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_we1,
        twid_rom_M_real_V_d1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_d1,
        twid_rom_M_imag_V_address0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address0,
        twid_rom_M_imag_V_ce0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce0,
        twid_rom_M_imag_V_we0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_we0,
        twid_rom_M_imag_V_d0 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d0,
        twid_rom_M_imag_V_address1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_address1,
        twid_rom_M_imag_V_ce1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_ce1,
        twid_rom_M_imag_V_we1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_we1,
        twid_rom_M_imag_V_d1 => Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_d1);

    Loop_realfft_be_buffer_proc1_U0 : component hls_xfft2real_Loop_realfft_be_buffer_proc1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_realfft_be_buffer_proc1_U0_ap_start,
        ap_done => Loop_realfft_be_buffer_proc1_U0_ap_done,
        ap_continue => Loop_realfft_be_buffer_proc1_U0_ap_continue,
        ap_idle => Loop_realfft_be_buffer_proc1_U0_ap_idle,
        ap_ready => Loop_realfft_be_buffer_proc1_U0_ap_ready,
        din_TDATA => din_TDATA,
        din_TVALID => din_TVALID,
        din_TREADY => Loop_realfft_be_buffer_proc1_U0_din_TREADY,
        descramble_buf_M_real_V_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_address0,
        descramble_buf_M_real_V_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_ce0,
        descramble_buf_M_real_V_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_we0,
        descramble_buf_M_real_V_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_d0,
        descramble_buf_M_real_V_1_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_address0,
        descramble_buf_M_real_V_1_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_ce0,
        descramble_buf_M_real_V_1_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_we0,
        descramble_buf_M_real_V_1_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_d0,
        descramble_buf_M_imag_V_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_address0,
        descramble_buf_M_imag_V_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_ce0,
        descramble_buf_M_imag_V_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_we0,
        descramble_buf_M_imag_V_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_d0,
        descramble_buf_M_imag_V_1_address0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_address0,
        descramble_buf_M_imag_V_1_ce0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_ce0,
        descramble_buf_M_imag_V_1_we0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_we0,
        descramble_buf_M_imag_V_1_d0 => Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_d0);

    Loop_realfft_be_descramble_proc2_U0 : component hls_xfft2real_Loop_realfft_be_descramble_proc2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_realfft_be_descramble_proc2_U0_ap_start,
        start_full_n => start_for_Loop_realfft_be_stream_output_proc4_U0_full_n,
        ap_done => Loop_realfft_be_descramble_proc2_U0_ap_done,
        ap_continue => Loop_realfft_be_descramble_proc2_U0_ap_continue,
        ap_idle => Loop_realfft_be_descramble_proc2_U0_ap_idle,
        ap_ready => Loop_realfft_be_descramble_proc2_U0_ap_ready,
        start_out => Loop_realfft_be_descramble_proc2_U0_start_out,
        start_write => Loop_realfft_be_descramble_proc2_U0_start_write,
        descramble_buf_M_real_V_1_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_address0,
        descramble_buf_M_real_V_1_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_1_ce0,
        descramble_buf_M_real_V_1_q0 => descramble_buf_M_real_V_1_t_q0,
        descramble_buf_M_imag_V_1_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_address0,
        descramble_buf_M_imag_V_1_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_1_ce0,
        descramble_buf_M_imag_V_1_q0 => descramble_buf_M_imag_V_1_t_q0,
        real_spectrum_lo_i_din => Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_din,
        real_spectrum_lo_i_full_n => real_spectrum_lo_i_full_n,
        real_spectrum_lo_i_write => Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_write,
        real_spectrum_hi_buf_M_real_V_address0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_address0,
        real_spectrum_hi_buf_M_real_V_ce0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_ce0,
        real_spectrum_hi_buf_M_real_V_we0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_we0,
        real_spectrum_hi_buf_M_real_V_d0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_d0,
        real_spectrum_hi_buf_M_imag_V_address0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_address0,
        real_spectrum_hi_buf_M_imag_V_ce0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_ce0,
        real_spectrum_hi_buf_M_imag_V_we0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_we0,
        real_spectrum_hi_buf_M_imag_V_d0 => Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_d0,
        descramble_buf_M_real_V_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_address0,
        descramble_buf_M_real_V_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_real_V_ce0,
        descramble_buf_M_real_V_q0 => descramble_buf_M_real_V_t_q0,
        descramble_buf_M_imag_V_address0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_address0,
        descramble_buf_M_imag_V_ce0 => Loop_realfft_be_descramble_proc2_U0_descramble_buf_M_imag_V_ce0,
        descramble_buf_M_imag_V_q0 => descramble_buf_M_imag_V_t_q0,
        twid_rom_M_real_V_address0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_real_V_address0,
        twid_rom_M_real_V_ce0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_real_V_ce0,
        twid_rom_M_real_V_q0 => twid_rom_M_real_V_t_q0,
        twid_rom_M_imag_V_address0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_imag_V_address0,
        twid_rom_M_imag_V_ce0 => Loop_realfft_be_descramble_proc2_U0_twid_rom_M_imag_V_ce0,
        twid_rom_M_imag_V_q0 => twid_rom_M_imag_V_t_q0);

    Loop_realfft_be_rev_real_hi_proc3_U0 : component hls_xfft2real_Loop_realfft_be_rev_real_hi_proc3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_realfft_be_rev_real_hi_proc3_U0_ap_start,
        ap_done => Loop_realfft_be_rev_real_hi_proc3_U0_ap_done,
        ap_continue => Loop_realfft_be_rev_real_hi_proc3_U0_ap_continue,
        ap_idle => Loop_realfft_be_rev_real_hi_proc3_U0_ap_idle,
        ap_ready => Loop_realfft_be_rev_real_hi_proc3_U0_ap_ready,
        real_spectrum_hi_i_din => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_din,
        real_spectrum_hi_i_full_n => real_spectrum_hi_i_full_n,
        real_spectrum_hi_i_write => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_write,
        real_spectrum_hi_buf_M_real_V_address0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_real_V_address0,
        real_spectrum_hi_buf_M_real_V_ce0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_real_V_ce0,
        real_spectrum_hi_buf_M_real_V_q0 => real_spectrum_hi_buf_M_real_V_t_q0,
        real_spectrum_hi_buf_M_imag_V_address0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_address0,
        real_spectrum_hi_buf_M_imag_V_ce0 => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_buf_M_imag_V_ce0,
        real_spectrum_hi_buf_M_imag_V_q0 => real_spectrum_hi_buf_M_imag_V_t_q0);

    Loop_realfft_be_stream_output_proc4_U0 : component hls_xfft2real_Loop_realfft_be_stream_output_proc4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_realfft_be_stream_output_proc4_U0_ap_start,
        ap_done => Loop_realfft_be_stream_output_proc4_U0_ap_done,
        ap_continue => Loop_realfft_be_stream_output_proc4_U0_ap_continue,
        ap_idle => Loop_realfft_be_stream_output_proc4_U0_ap_idle,
        ap_ready => Loop_realfft_be_stream_output_proc4_U0_ap_ready,
        real_spectrum_lo_i_dout => real_spectrum_lo_i_dout,
        real_spectrum_lo_i_empty_n => real_spectrum_lo_i_empty_n,
        real_spectrum_lo_i_read => Loop_realfft_be_stream_output_proc4_U0_real_spectrum_lo_i_read,
        real_spectrum_hi_i_dout => real_spectrum_hi_i_dout,
        real_spectrum_hi_i_empty_n => real_spectrum_hi_i_empty_n,
        real_spectrum_hi_i_read => Loop_realfft_be_stream_output_proc4_U0_real_spectrum_hi_i_read,
        dout_TREADY => dout_TREADY,
        dout_TDATA => Loop_realfft_be_stream_output_proc4_U0_dout_TDATA,
        dout_TVALID => Loop_realfft_be_stream_output_proc4_U0_dout_TVALID);

    real_spectrum_lo_i_U : component hls_xfft2real_fifo_w32_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_din,
        if_full_n => real_spectrum_lo_i_full_n,
        if_write => Loop_realfft_be_descramble_proc2_U0_real_spectrum_lo_i_write,
        if_dout => real_spectrum_lo_i_dout,
        if_empty_n => real_spectrum_lo_i_empty_n,
        if_read => Loop_realfft_be_stream_output_proc4_U0_real_spectrum_lo_i_read);

    real_spectrum_hi_i_U : component hls_xfft2real_fifo_w32_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_din,
        if_full_n => real_spectrum_hi_i_full_n,
        if_write => Loop_realfft_be_rev_real_hi_proc3_U0_real_spectrum_hi_i_write,
        if_dout => real_spectrum_hi_i_dout,
        if_empty_n => real_spectrum_hi_i_empty_n,
        if_read => Loop_realfft_be_stream_output_proc4_U0_real_spectrum_hi_i_read);

    start_for_Loop_realfft_be_stream_output_proc4_U0_U : component hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_realfft_be_stream_output_proc4_U0_din,
        if_full_n => start_for_Loop_realfft_be_stream_output_proc4_U0_full_n,
        if_write => Loop_realfft_be_descramble_proc2_U0_start_write,
        if_dout => start_for_Loop_realfft_be_stream_output_proc4_U0_dout,
        if_empty_n => start_for_Loop_realfft_be_stream_output_proc4_U0_empty_n,
        if_read => Loop_realfft_be_stream_output_proc4_U0_ap_ready);





    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready <= ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready <= ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_descramble_buf_M_imag_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_descramble_buf_M_imag_V <= ap_const_logic_0;
            else
                if (((Loop_realfft_be_buffer_proc1_U0_ap_done and Loop_realfft_be_buffer_proc1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_descramble_buf_M_imag_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_descramble_buf_M_imag_V <= ap_sync_channel_write_descramble_buf_M_imag_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_descramble_buf_M_imag_V_1 <= ap_const_logic_0;
            else
                if (((Loop_realfft_be_buffer_proc1_U0_ap_done and Loop_realfft_be_buffer_proc1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_descramble_buf_M_imag_V_1 <= ap_sync_channel_write_descramble_buf_M_imag_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_descramble_buf_M_real_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_descramble_buf_M_real_V <= ap_const_logic_0;
            else
                if (((Loop_realfft_be_buffer_proc1_U0_ap_done and Loop_realfft_be_buffer_proc1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_descramble_buf_M_real_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_descramble_buf_M_real_V <= ap_sync_channel_write_descramble_buf_M_real_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_descramble_buf_M_real_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_descramble_buf_M_real_V_1 <= ap_const_logic_0;
            else
                if (((Loop_realfft_be_buffer_proc1_U0_ap_done and Loop_realfft_be_buffer_proc1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_descramble_buf_M_real_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_descramble_buf_M_real_V_1 <= ap_sync_channel_write_descramble_buf_M_real_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V <= ap_const_logic_0;
            else
                if (((Loop_realfft_be_descramble_proc2_U0_ap_done and Loop_realfft_be_descramble_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V <= ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V <= ap_const_logic_0;
            else
                if (((Loop_realfft_be_descramble_proc2_U0_ap_done and Loop_realfft_be_descramble_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V <= ap_sync_channel_write_real_spectrum_hi_buf_M_real_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_twid_rom_M_imag_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_twid_rom_M_imag_V <= ap_const_logic_0;
            else
                if (((Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_twid_rom_M_imag_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_twid_rom_M_imag_V <= ap_sync_channel_write_twid_rom_M_imag_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_twid_rom_M_real_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_twid_rom_M_real_V <= ap_const_logic_0;
            else
                if (((Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_twid_rom_M_real_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_twid_rom_M_real_V <= ap_sync_channel_write_twid_rom_M_real_V;
                end if; 
            end if;
        end if;
    end process;

    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue <= (ap_sync_channel_write_twid_rom_M_real_V and ap_sync_channel_write_twid_rom_M_imag_V);
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_start <= ((ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_full_n <= twid_rom_M_imag_V_i_full_n;
    Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_full_n <= twid_rom_M_real_V_i_full_n;
    Loop_realfft_be_buffer_proc1_U0_ap_continue <= (ap_sync_channel_write_descramble_buf_M_real_V_1 and ap_sync_channel_write_descramble_buf_M_real_V and ap_sync_channel_write_descramble_buf_M_imag_V_1 and ap_sync_channel_write_descramble_buf_M_imag_V);
    Loop_realfft_be_buffer_proc1_U0_ap_start <= ((ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_full_n <= descramble_buf_M_imag_V_1_i_full_n;
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_full_n <= descramble_buf_M_imag_V_i_full_n;
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_full_n <= descramble_buf_M_real_V_1_i_full_n;
    Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_full_n <= descramble_buf_M_real_V_i_full_n;
    Loop_realfft_be_descramble_proc2_U0_ap_continue <= (ap_sync_channel_write_real_spectrum_hi_buf_M_real_V and ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V);
    Loop_realfft_be_descramble_proc2_U0_ap_start <= (twid_rom_M_real_V_t_empty_n and twid_rom_M_imag_V_t_empty_n and descramble_buf_M_real_V_t_empty_n and descramble_buf_M_real_V_1_t_empty_n and descramble_buf_M_imag_V_t_empty_n and descramble_buf_M_imag_V_1_t_empty_n);
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_full_n <= real_spectrum_hi_buf_M_imag_V_i_full_n;
    Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_full_n <= real_spectrum_hi_buf_M_real_V_i_full_n;
    Loop_realfft_be_rev_real_hi_proc3_U0_ap_continue <= ap_const_logic_1;
    Loop_realfft_be_rev_real_hi_proc3_U0_ap_start <= (real_spectrum_hi_buf_M_real_V_t_empty_n and real_spectrum_hi_buf_M_imag_V_t_empty_n);
    Loop_realfft_be_stream_output_proc4_U0_ap_continue <= ap_const_logic_1;
    Loop_realfft_be_stream_output_proc4_U0_ap_start <= start_for_Loop_realfft_be_stream_output_proc4_U0_empty_n;
    ap_channel_done_descramble_buf_M_imag_V <= ((ap_sync_reg_channel_write_descramble_buf_M_imag_V xor ap_const_logic_1) and Loop_realfft_be_buffer_proc1_U0_ap_done);
    ap_channel_done_descramble_buf_M_imag_V_1 <= ((ap_sync_reg_channel_write_descramble_buf_M_imag_V_1 xor ap_const_logic_1) and Loop_realfft_be_buffer_proc1_U0_ap_done);
    ap_channel_done_descramble_buf_M_real_V <= ((ap_sync_reg_channel_write_descramble_buf_M_real_V xor ap_const_logic_1) and Loop_realfft_be_buffer_proc1_U0_ap_done);
    ap_channel_done_descramble_buf_M_real_V_1 <= ((ap_sync_reg_channel_write_descramble_buf_M_real_V_1 xor ap_const_logic_1) and Loop_realfft_be_buffer_proc1_U0_ap_done);
    ap_channel_done_real_spectrum_hi_buf_M_imag_V <= ((ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V xor ap_const_logic_1) and Loop_realfft_be_descramble_proc2_U0_ap_done);
    ap_channel_done_real_spectrum_hi_buf_M_real_V <= ((ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V xor ap_const_logic_1) and Loop_realfft_be_descramble_proc2_U0_ap_done);
    ap_channel_done_twid_rom_M_imag_V <= ((ap_sync_reg_channel_write_twid_rom_M_imag_V xor ap_const_logic_1) and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done);
    ap_channel_done_twid_rom_M_real_V <= ((ap_sync_reg_channel_write_twid_rom_M_real_V xor ap_const_logic_1) and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_done);
    ap_done <= Loop_realfft_be_stream_output_proc4_U0_ap_done;
    ap_idle <= ((real_spectrum_hi_buf_M_imag_V_t_empty_n xor ap_const_logic_1) and (real_spectrum_hi_buf_M_real_V_t_empty_n xor ap_const_logic_1) and (descramble_buf_M_imag_V_1_t_empty_n xor ap_const_logic_1) and (descramble_buf_M_imag_V_t_empty_n xor ap_const_logic_1) and (descramble_buf_M_real_V_1_t_empty_n xor ap_const_logic_1) and (descramble_buf_M_real_V_t_empty_n xor ap_const_logic_1) and (twid_rom_M_imag_V_t_empty_n xor ap_const_logic_1) and (twid_rom_M_real_V_t_empty_n xor ap_const_logic_1) and Loop_realfft_be_stream_output_proc4_U0_ap_idle and Loop_realfft_be_rev_real_hi_proc3_U0_ap_idle and Loop_realfft_be_descramble_proc2_U0_ap_idle and Loop_realfft_be_buffer_proc1_U0_ap_idle and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_idle);
    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready <= (ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready or Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready);
    ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready <= (ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready or Loop_realfft_be_buffer_proc1_U0_ap_ready);
    ap_sync_channel_write_descramble_buf_M_imag_V <= ((ap_channel_done_descramble_buf_M_imag_V and Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_full_n) or ap_sync_reg_channel_write_descramble_buf_M_imag_V);
    ap_sync_channel_write_descramble_buf_M_imag_V_1 <= ((ap_channel_done_descramble_buf_M_imag_V_1 and Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_imag_V_1_full_n) or ap_sync_reg_channel_write_descramble_buf_M_imag_V_1);
    ap_sync_channel_write_descramble_buf_M_real_V <= ((ap_channel_done_descramble_buf_M_real_V and Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_full_n) or ap_sync_reg_channel_write_descramble_buf_M_real_V);
    ap_sync_channel_write_descramble_buf_M_real_V_1 <= ((ap_channel_done_descramble_buf_M_real_V_1 and Loop_realfft_be_buffer_proc1_U0_descramble_buf_M_real_V_1_full_n) or ap_sync_reg_channel_write_descramble_buf_M_real_V_1);
    ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V <= ((ap_channel_done_real_spectrum_hi_buf_M_imag_V and Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_imag_V_full_n) or ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V);
    ap_sync_channel_write_real_spectrum_hi_buf_M_real_V <= ((ap_channel_done_real_spectrum_hi_buf_M_real_V and Loop_realfft_be_descramble_proc2_U0_real_spectrum_hi_buf_M_real_V_full_n) or ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V);
    ap_sync_channel_write_twid_rom_M_imag_V <= ((ap_channel_done_twid_rom_M_imag_V and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_imag_V_full_n) or ap_sync_reg_channel_write_twid_rom_M_imag_V);
    ap_sync_channel_write_twid_rom_M_real_V <= ((ap_channel_done_twid_rom_M_real_V and Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_twid_rom_M_real_V_full_n) or ap_sync_reg_channel_write_twid_rom_M_real_V);
    ap_sync_ready <= (ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready and ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready);
    din_TREADY <= Loop_realfft_be_buffer_proc1_U0_din_TREADY;
    dout_TDATA <= Loop_realfft_be_stream_output_proc4_U0_dout_TDATA;
    dout_TVALID <= Loop_realfft_be_stream_output_proc4_U0_dout_TVALID;
    start_for_Loop_realfft_be_stream_output_proc4_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
