0.6
2019.1
May 24 2019
15:06:07
C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.srcs/sim_1/new/tb_coder.sv,1665256551,systemVerilog,,,,tb_coder,,,,,,,,
C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.srcs/sim_1/new/tb_decoder.sv,1665259895,systemVerilog,,,,tb_decoder,,,,,,,,
C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.srcs/sources_1/new/coder.sv,1665255836,systemVerilog,,C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.srcs/sources_1/new/decoder.sv,,coder,,,,,,,,
C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.srcs/sources_1/new/decoder.sv,1665259774,systemVerilog,,C:/Users/02dan/myInterfaceLabs/Lab1/Lab1.srcs/sim_1/new/tb_decoder.sv,,decoder,,,,,,,,
