Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 30 12:41:48 2020
| Host         : HTC219-714-SPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_level_wrapper_control_sets_placed.rpt
| Design       : system_top_level_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            2 |
| No           | No                    | Yes                    |             140 |           46 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |              54 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                  |                                Enable Signal                                |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     | system_top_level_i/synthesizer_0/U0/i_aud/data_out_r                        | system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]_0         |                1 |              1 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_1_n_0 | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0 |                2 |              4 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             | system_top_level_i/i2c_config_0/inst/param_counter_r[3]_i_1_n_0             | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0 |                2 |              4 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             | system_top_level_i/i2c_config_0/inst/param_status_out[3]_i_1_n_0            | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0 |                2 |              4 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     | system_top_level_i/synthesizer_0/U0/i_aud/bit_index_r[4]_i_1_n_0            | system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]_0         |                2 |              5 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             | system_top_level_i/i2c_config_0/inst/bit_counter_r[4]_i_1_n_0               | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0 |                2 |              5 |
|  system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_0_en_clk |                                                                             |                                                                             |                1 |              8 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_0_en_clk |                                                                             |                                                                             |                1 |              8 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             | system_top_level_i/util_vector_logic_1/Res[0]                               |                                                                             |                5 |             14 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             | system_top_level_i/i2c_config_0/inst/data_r[18]_i_1_n_0                     | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0 |                5 |             15 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     | system_top_level_i/synthesizer_0/U0/i_aud/left_sample_r_0                   | system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]_0         |                4 |             16 |
|  system_top_level_i/i2c_config_0/inst/clk_IBUF_BUFG                             |                                                                             | system_top_level_i/i2c_config_0/inst/FSM_sequential_curr_state_r[3]_i_3_n_0 |                9 |             17 |
|  system_top_level_i/clk_wiz_0/inst/clk_out2                                     |                                                                             | system_top_level_i/synthesizer_0/U0/i_mul/sum_adder/result_reg[0]_0         |               37 |            123 |
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 5      |                     2 |
| 8      |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


