library ieee;
use ieee.std_logic_1164.all;

entity MemorySubsystem_3Bus is
port		(
					MemDataIn, MemAddrIn : in std_logic_vector(31 downto 0);
					MemDataOut : out std_logic_vector(31 downto 0);
					reset, clock, MAR_en, MDR_en, WR_en : in std_logic
			);
end entity;

architecture yolo of MemorySubsystem_3Bus is

component RamMemory
	PORT
	(
		address		: IN STD_LOGIC_VECTOR (8 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		wren		: IN STD_LOGIC ;
		q		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
end component;

COMPONENT MemDataReg
	PORT
	(
		BusMuxOut		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		MDataIn		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		read_sel		:	 IN STD_LOGIC;
		clear		:	 IN STD_LOGIC;
		clk		:	 IN STD_LOGIC;
		mdr_en		:	 IN STD_LOGIC;
		MDR_out		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;

begin

TheMemory : RamMemory port map (
				




end architecture;