Warning (10268): Verilog HDL information at dvbs2_phyframer_q11.v(179): always construct contains both blocking and non-blocking assignments File: /home/spex/Downloads/hdl/fpga/ip/rit/dvbs2_phyframer_q11.v Line: 179
Warning (10268): Verilog HDL information at dvbs2_output_sync.v(221): always construct contains both blocking and non-blocking assignments File: /home/spex/Downloads/hdl/fpga/ip/rit/dvbs2_output_sync.v Line: 221
Warning (10268): Verilog HDL information at dvbs2_ldpcencoder.v(404): always construct contains both blocking and non-blocking assignments File: /home/spex/Downloads/hdl/fpga/ip/rit/dvbs2_ldpcencoder.v Line: 404
Warning (10268): Verilog HDL information at dvbs2_bchencoder.v(98): always construct contains both blocking and non-blocking assignments File: /home/spex/Downloads/hdl/fpga/ip/rit/dvbs2_bchencoder.v Line: 98
Warning (10268): Verilog HDL information at dvbs2_bbheader.v(200): always construct contains both blocking and non-blocking assignments File: /home/spex/Downloads/hdl/fpga/ip/rit/dvbs2_bbheader.v Line: 200
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/spex/Downloads/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
