\doxysection{GPIOx\+\_\+\+Config\+\_\+t Struct Reference}
\hypertarget{struct_g_p_i_ox___config__t}{}\label{struct_g_p_i_ox___config__t}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}}


GPIO Configuration Structure.  




{\ttfamily \#include $<$stm32f407xx\+\_\+gpio.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___config__t_abec5d159383522318eeaf3483fe0d59f}{GPIO\+\_\+\+PIN\+\_\+\+NUMBER}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___config__t_a2d2975ab95a428fccf3285a24c4fd8e2}{GPIO\+\_\+\+MODE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___config__t_ab2e10b90fc7e80cc4a14c6cb80e08ee0}{GPIO\+\_\+\+OP\+\_\+\+TYPE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___config__t_addfcf63ac9c75696ad9ff04afe7c45ba}{GPIO\+\_\+\+PU\+\_\+\+PD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___config__t_a1c233fdedf6811ed531077825b58f35d}{GPIO\+\_\+\+SPEED}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___config__t_a3526e2226cbdccf1493e2ab80ae140b3}{GPIO\+\_\+\+ALT\+\_\+\+FUNC}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO Configuration Structure. 

This structure holds the configuration settings for a GPIO pin. It is used to initialize the GPIO peripheral in the desired mode.

\begin{DoxyNote}{Note}
Each member corresponds to a hardware field in the GPIO registers. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00132}{132}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_g_p_i_ox___config__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_g_p_i_ox___config__t_a3526e2226cbdccf1493e2ab80ae140b3}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}!GPIO\_ALT\_FUNC@{GPIO\_ALT\_FUNC}}
\index{GPIO\_ALT\_FUNC@{GPIO\_ALT\_FUNC}!GPIOx\_Config\_t@{GPIOx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{GPIO\_ALT\_FUNC}{GPIO\_ALT\_FUNC}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___config__t_a3526e2226cbdccf1493e2ab80ae140b3} 
uint8\+\_\+t GPIOx\+\_\+\+Config\+\_\+t\+::\+GPIO\+\_\+\+ALT\+\_\+\+FUNC}

Alternate function mode (AF0–\+AF15). Value must be from \doxylink{group___g_p_i_o___a_l_t_e_r_n_a_t_e___f_u_n_c_t_i_o_n_s}{GPIO Alternate Function Options}. 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00148}{148}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{struct_g_p_i_ox___config__t_a2d2975ab95a428fccf3285a24c4fd8e2}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}!GPIO\_MODE@{GPIO\_MODE}}
\index{GPIO\_MODE@{GPIO\_MODE}!GPIOx\_Config\_t@{GPIOx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE}{GPIO\_MODE}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___config__t_a2d2975ab95a428fccf3285a24c4fd8e2} 
uint8\+\_\+t GPIOx\+\_\+\+Config\+\_\+t\+::\+GPIO\+\_\+\+MODE}

Specifies the mode of the pin. Value must be from \doxylink{group___g_p_i_o___m_o_d_e_s}{GPIO Pin Modes}. 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00136}{136}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{struct_g_p_i_ox___config__t_ab2e10b90fc7e80cc4a14c6cb80e08ee0}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}!GPIO\_OP\_TYPE@{GPIO\_OP\_TYPE}}
\index{GPIO\_OP\_TYPE@{GPIO\_OP\_TYPE}!GPIOx\_Config\_t@{GPIOx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{GPIO\_OP\_TYPE}{GPIO\_OP\_TYPE}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___config__t_ab2e10b90fc7e80cc4a14c6cb80e08ee0} 
uint8\+\_\+t GPIOx\+\_\+\+Config\+\_\+t\+::\+GPIO\+\_\+\+OP\+\_\+\+TYPE}

Specifies the output type (Push-\/pull/\+Open-\/drain). Value must be from GPIO\+\_\+\+OUTPUT\+\_\+\+TYPES. 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00139}{139}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{struct_g_p_i_ox___config__t_abec5d159383522318eeaf3483fe0d59f}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}!GPIO\_PIN\_NUMBER@{GPIO\_PIN\_NUMBER}}
\index{GPIO\_PIN\_NUMBER@{GPIO\_PIN\_NUMBER}!GPIOx\_Config\_t@{GPIOx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{GPIO\_PIN\_NUMBER}{GPIO\_PIN\_NUMBER}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___config__t_abec5d159383522318eeaf3483fe0d59f} 
uint8\+\_\+t GPIOx\+\_\+\+Config\+\_\+t\+::\+GPIO\+\_\+\+PIN\+\_\+\+NUMBER}

Specifies the GPIO pin number (0–15). GPIO\+\_\+\+PIN\+\_\+\+NUMBERS 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00133}{133}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{struct_g_p_i_ox___config__t_addfcf63ac9c75696ad9ff04afe7c45ba}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}!GPIO\_PU\_PD@{GPIO\_PU\_PD}}
\index{GPIO\_PU\_PD@{GPIO\_PU\_PD}!GPIOx\_Config\_t@{GPIOx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{GPIO\_PU\_PD}{GPIO\_PU\_PD}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___config__t_addfcf63ac9c75696ad9ff04afe7c45ba} 
uint8\+\_\+t GPIOx\+\_\+\+Config\+\_\+t\+::\+GPIO\+\_\+\+PU\+\_\+\+PD}

Select Pull-\/up/\+Pull-\/down mode. Value must be from \doxylink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n}{GPIO Pull-\/\+Up/\+Pull-\/\+Down Options}. 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00142}{142}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{struct_g_p_i_ox___config__t_a1c233fdedf6811ed531077825b58f35d}\index{GPIOx\_Config\_t@{GPIOx\_Config\_t}!GPIO\_SPEED@{GPIO\_SPEED}}
\index{GPIO\_SPEED@{GPIO\_SPEED}!GPIOx\_Config\_t@{GPIOx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{GPIO\_SPEED}{GPIO\_SPEED}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___config__t_a1c233fdedf6811ed531077825b58f35d} 
uint8\+\_\+t GPIOx\+\_\+\+Config\+\_\+t\+::\+GPIO\+\_\+\+SPEED}

Specifies GPIO output speed. Value must be from \doxylink{group___g_p_i_o___s_p_e_e_d_s}{GPIO Speed Options}. 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source_l00145}{145}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
STM32\+F4xx\+\_\+\+DRIVERS/\+Inc/\mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h}{stm32f407xx\+\_\+gpio.\+h}}\item 
Projects/003\+\_\+\+Testing\+\_\+stm32f407xx\+\_\+drivers/\+Drivers/\+Inc/\mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx__gpio_8h}{stm32f407xx\+\_\+gpio.\+h}}\end{DoxyCompactItemize}
