
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.443691                       # Number of seconds simulated
sim_ticks                                1443690930500                       # Number of ticks simulated
final_tick                               1443690930500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34261                       # Simulator instruction rate (inst/s)
host_op_rate                                    60046                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98923640                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825116                       # Number of bytes of host memory used
host_seconds                                 14593.99                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       877041664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          877109248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    155882752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155882752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3425944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3426208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        608917                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             608917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              46813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          607499601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             607546414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         46813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            46813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       107975155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107975155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       107975155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             46813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         607499601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715521569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3426208                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     608917                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13704832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2435668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              871521536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5587712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               155708288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               877109248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155882752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  87308                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2707                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2812941                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            841277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            843737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            848720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            975510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            842798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            842838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            858798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            809481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            801798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            813833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           844409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           824130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           863138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           872257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           877750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           857050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            151825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            153674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            150728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            186448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            165088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            144304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            161208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            142185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            142085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            137998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           142603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           150643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           149989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           152258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           152858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149048                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1443689903500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13704832                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2435668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3406594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3403697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3403647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3403586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  82791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  84854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  95578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 129336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 130727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 130735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 130661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 130686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 130711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 130721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 131123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 131127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 131267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 130780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 121923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 119979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3650453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.397904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.950537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   132.423585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        75996      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        80191      2.20%      4.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3236849     88.67%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9834      0.27%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       138673      3.80%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3230      0.09%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28062      0.77%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2787      0.08%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74831      2.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3650453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       130500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.348812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.586345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        115023     88.14%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511        11639      8.92%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2914      2.23%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          653      0.50%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          172      0.13%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           56      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           21      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        130500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       130500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.643234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.546832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.867022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38192     29.27%     29.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1188      0.91%     30.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12161      9.32%     39.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2841      2.18%     41.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            73071     55.99%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1895      1.45%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               99      0.08%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.02%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              982      0.75%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        130500                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 444043064500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            699371639500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                68087620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32608.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51358.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       603.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    607.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 10526455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1873558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     357780.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              13974969960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7625231625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             53532640200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8135380800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          94294652400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         689336556885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         261531483750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1128430915620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            781.630851                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 430618908250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   48207900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  964860995500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              13622454720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7432887000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             52684047000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             7630083360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          94294652400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         685399391325                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         264985137750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1126048653555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.980728                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 436291636500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   48207900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  959188267250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       2887381861                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2887381861                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          11317830                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.848307                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           282448699                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11318342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.954954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1120712500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.848307                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         598852424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        598852424                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    210208611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       210208611                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72240088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72240088                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     282448699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        282448699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    282448699                       # number of overall hits
system.cpu.dcache.overall_hits::total       282448699                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     11079872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11079872                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238470                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     11318342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11318342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     11318342                       # number of overall misses
system.cpu.dcache.overall_misses::total      11318342                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 474429488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 474429488500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9419320000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9419320000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 483848808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 483848808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 483848808500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 483848808500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221288483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221288483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293767041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293767041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293767041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293767041                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.050070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050070                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003290                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003290                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038528                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42819.040554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42819.040554                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39498.972617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39498.972617                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42749.088912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42749.088912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42749.088912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42749.088912                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2628059                       # number of writebacks
system.cpu.dcache.writebacks::total           2628059                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     11079872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11079872                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238470                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     11318342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11318342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     11318342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11318342                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 463349616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 463349616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9180850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9180850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 472530466500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 472530466500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 472530466500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 472530466500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.038528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038528                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41819.040554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41819.040554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38498.972617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38498.972617                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 41749.088912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41749.088912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 41749.088912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41749.088912                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                26                       # number of replacements
system.cpu.icache.tags.tagsinuse           226.593135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317681                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               265                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2555915.777358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   226.593135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.442565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.442565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636157                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636157                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317681                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317681                       # number of overall hits
system.cpu.icache.overall_hits::total       677317681                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          265                       # number of overall misses
system.cpu.icache.overall_misses::total           265                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27750000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27750000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 104716.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104716.981132                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 104716.981132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104716.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 104716.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104716.981132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27485000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27485000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27485000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27485000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27485000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27485000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 103716.981132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103716.981132                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 103716.981132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103716.981132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 103716.981132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103716.981132                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3561306                       # number of replacements
system.l2.tags.tagsinuse                  4022.820782                       # Cycle average of tags in use
system.l2.tags.total_refs                    18067074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3565381                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.067361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              322819355500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      761.777825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.655983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3260.386973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.185981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.795993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          550                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994873                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26440313                       # Number of tag accesses
system.l2.tags.data_accesses                 26440313                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2628059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2628059                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           26                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               26                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             168118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                168118                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7724280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7724280                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7892398                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7892399                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              7892398                       # number of overall hits
system.l2.overall_hits::total                 7892399                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            70352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70352                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      3355592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3355592                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             3425944                       # number of demand (read+write) misses
system.l2.demand_misses::total                3426208                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                264                       # number of overall misses
system.l2.overall_misses::cpu.data            3425944                       # number of overall misses
system.l2.overall_misses::total               3426208                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   7056717500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7056717500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27061000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27061000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 365561321000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 365561321000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  372618038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     372645099500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27061000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 372618038500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    372645099500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2628059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2628059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           26                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           26                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     11079872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11079872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               265                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          11318342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11318607                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              265                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         11318342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11318607                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.295014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295014                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996226                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.302855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.302855                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.302690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.302706                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.302690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.302706                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 100305.854844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100305.854844                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 102503.787879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102503.787879                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108940.932330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108940.932330                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 102503.787879                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 108763.610409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108763.128070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 102503.787879                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 108763.610409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108763.128070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               608917                       # number of writebacks
system.l2.writebacks::total                    608917                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       765328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        765328                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        70352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70352                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      3355592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3355592                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        3425944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3426208                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       3425944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3426208                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6353197500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6353197500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     24421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 332005401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 332005401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     24421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 338358598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 338383019500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     24421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 338358598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 338383019500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.295014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.302855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.302855                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.302690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.302690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302706                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 90305.854844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90305.854844                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 92503.787879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92503.787879                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 98940.932330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98940.932330                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 92503.787879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98763.610409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98763.128070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 92503.787879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98763.610409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98763.128070                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            3355856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       608917                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2812941                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70352                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3355856                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10274274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10274274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10274274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1032992000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1032992000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1032992000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           6848066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6848066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6848066                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16604630000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        60273991000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     22636463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11317856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         904776                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       904776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          11080137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3236976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11642159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           238470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          238470                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11079872                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33954513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33955069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3570278656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3570353152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3561306                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14879913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060805                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13975136     93.92%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 904777      6.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14879913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21830571500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1192500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50932539000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
