/******************************************************************************
**          Copyright (c) by HASE (Chengdu) Technology Center.
**
**          CONFIDENTIAL and PROPRIETARY
**          UNPUBLISHED SOURCE CODE
**          Disclosure, use or reproduction without authorization of
**          HASE (Chengdu) Technology Center is prohibited.
*******************************************************************************
**
**          File  : Nvm_cfg.c
**          Modifly:brown
**			author: Stephen Du
**          Date  : 2017
**          
**          History:
**          1. Date:2017-06-20
**             Author:weltry wang
**             Modification:
**
******************************************************************************/

/*====================[V E R S I O N  I N F O R M A T I O N]====================*/

/*====================[I N C L U D E S]====================*/
#include "NvM_Types.h"
#include "NvM.h"  
#include "MemMap.h"
#include "NvM_Cfg.h" 
#include "dtcApp_cfg.h"

/* FlagGroup:
 * Bit 0:NvmWriteBlockOnce
 * Bit 1:NvmBlockUseCrc
 * Bit 2:NvmBlockWriteProt
 * Bit 3:NvmCalcRamBlockCrc
 * Bit 4:NvmResistantToChangedSw
 * Bit 5:NvmSelectBlockForReadall
 * Bit 6:NvmSelectBlockForWriteall 
 */
#define NVM_WRITE_BLOCK_ONCE 		1
#define NVM_BLOCK_USE_CRC    		2
#define NVM_BLOCK_WRITE_PROT   		4
#define NVM_CALC_RAM_BLOCK_CRC 		8
#define NVM_RESISTANT2CHANGEDSW 	16
#define NVM_SELCT_BLOCK_4READALL	32
#define NVM_SELCT_BLOCK_4WRITEALL	64

NVM_SEC_VAR_UNSPECIFIED uint8 TestID = 0X55u;
NVM_SEC_VAR_UNSPECIFIED uint16 NvM_ConfigureId = NVM_COMPILED_CONFIG_ID;


/*** Start , DO NOT MODIFY THIS TEXT!!! ***/
/*** Don't write any code pass this line, or it will be deleted during code generation. ***/
/*** ***********************The below lines is generated by tool*********************** ***/
#include  "odo.h"
#include  "odo.h"
#include  "odo.h"
#include  "Vel_cfg.h"  //NVM configration excel
#include  "VEL_LT_cfg.h"
#include  "MaintainServiceCfg.h"
#include  "unit.h"
#include  "sys_setting.h"
#include  "odo.h"
#include  "dtcApp_cfg.h"
#include  "dtcCore_cfg.h"
#include  "diagAppWllr_cfg.h"
#include "main.h"
#include "gyroacc_service.h"
#include "sid0x22_cfg.h"
#include "main.h"

const uint8 NVM_BLOCK_NUM_ALL = 144;
uint8 NvM_NvDataBuffer[NVM_MAX_LENGTH_NV_BLOCK + NVM_NV_CRC_MAX_LENGTH];
NvM_AdminBlockType NvM_AdminBlock[NVM_BLOCK_NUM_ALL_DF + 1]={{0}};

const NvM_BlockDescriptorType NvM_BlockDescriptor[NVM_BLOCK_NUM_ALL_DF + 1] =
{
    {0,/*it not used,start with block1*/
        NVM_BLOCK_NATIVE,
    #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        255,
    #endif
        0,NVM_CRC16,0,0,0,0,NULL_PTR,NULL_PTR,NULL_PTR 
    },
    {/*Block 1*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        1,/* NvmNvBlockBaseNumber */
        2,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&NvM_ConfigureId,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 2*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_REDUNDANT,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        2,/* NvmNvBlockBaseNumber */
        2,/* NvmNvBlockLength */
        2,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&TestID,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 3*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        4,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&(g_odo_Odo),   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 4*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        5,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&(g_odo_back),   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 5*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        6,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_odo_para,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 6*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        7,/* NvmNvBlockBaseNumber */
        10,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_VEL_Coding,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 7*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        8,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_VEL_LT_Config,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 8*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        9,/* NvmNvBlockBaseNumber */
        8,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_SERV_Coding,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 9*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        10,/* NvmNvBlockBaseNumber */
        2,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_Unit_Coding,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 10*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        11,/* NvmNvBlockBaseNumber */
        30,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_sys_setting,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 11*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        12,/* NvmNvBlockBaseNumber */
        1,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gEnableTpTraceByCanFlag,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 12*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        13,/* NvmNvBlockBaseNumber */
        20,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&socSerialNum[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 13*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        14,/* NvmNvBlockBaseNumber */
        17,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_IVI_VIN[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 14*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        15,/* NvmNvBlockBaseNumber */
        1,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gIVI_PKI_CERTIFICATE[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 15*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        16,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&(g_odo_back1),   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 16*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        17,/* NvmNvBlockBaseNumber */
        30,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gIVICanFaultBitFlagArray[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 17*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        18,/* NvmNvBlockBaseNumber */
        32,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gIcCanFaultBitFlagArray[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 18*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        19,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 19*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        20,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 20*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        21,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 21*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        22,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 22*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        23,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 23*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        24,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 24*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        25,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 25*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        26,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 26*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        27,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 27*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        28,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 28*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        29,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 29*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        30,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[11],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 30*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        31,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[12],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 31*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        32,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[13],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 32*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        33,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[14],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 33*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        34,/* NvmNvBlockBaseNumber */
        4,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IVI[15],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 34*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        35,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 35*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        36,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 36*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        37,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 37*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        38,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 38*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        39,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 39*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        40,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 40*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        41,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 41*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        42,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 42*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        43,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 43*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        44,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 44*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        45,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 45*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        46,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[11],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 46*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        47,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[12],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 47*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        48,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[13],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 48*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        49,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[14],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 49*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        50,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IVI[15],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 50*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        51,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 51*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        52,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 52*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        53,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 53*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        54,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 54*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        55,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 55*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        56,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 56*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        57,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 57*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        58,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 58*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        59,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 59*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        60,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 60*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        61,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 61*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        62,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[11],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 62*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        63,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[12],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 63*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        64,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[13],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 64*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        0,
        NVM_CRC16,/* NvmBlockCRCType */
        65,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_IC[14],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        /* NvmSingleBlockCallback */
    },
    {/*Block 65*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        66,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 66*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        67,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 67*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        68,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 68*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        69,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 69*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        70,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 70*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        71,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 71*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        72,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 72*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        73,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 73*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        74,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 74*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        75,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 75*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        76,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 76*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        77,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[11],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 77*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        78,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[12],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 78*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        79,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[13],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 79*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        0,
        NVM_CRC16,/* NvmBlockCRCType */
        80,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_IC[14],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        /* NvmSingleBlockCallback */
    },
    {/*Block 80*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        81,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 81*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        82,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 82*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        83,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 83*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        84,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 84*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        85,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 85*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        86,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 86*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        87,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 87*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        88,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 88*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        89,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 89*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        90,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_AVM[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 90*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        91,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 91*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        92,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 92*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        93,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 93*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        94,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 94*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        95,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 95*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        96,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 96*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        97,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 97*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        98,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 98*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        99,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 99*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        100,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_AVM[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 100*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        101,/* NvmNvBlockBaseNumber */
        16,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gAvmCanFaultBitFlagArray[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 101*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        102,/* NvmNvBlockBaseNumber */
        8,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gpsInfoFromSoc[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 102*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        103,/* NvmNvBlockBaseNumber */
        7,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&rtcStoredData[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 103*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        104,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 104*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        105,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 105*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        106,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 106*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        107,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[15],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 107*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        108,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[20],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 108*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        109,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[25],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 109*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        110,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[30],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 110*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        111,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[35],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 111*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        112,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[40],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 112*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        113,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[45],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 113*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        114,/* NvmNvBlockBaseNumber */
        40,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[50],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 114*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        115,/* NvmNvBlockBaseNumber */
        32,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gWarningLampLightingRecords[55],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 115*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        116,/* NvmNvBlockBaseNumber */
        1,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&g_AVM_ProductionLine[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 116*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        117,/* NvmNvBlockBaseNumber */
        32,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gCrashRegisterRecord[0],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 117*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        118,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 118*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        119,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 119*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        120,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 120*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        121,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 121*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        122,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 122*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        123,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 123*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        124,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 124*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        125,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 125*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        126,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 126*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        127,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 127*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        128,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 128*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        129,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[11],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 129*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        130,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[12],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 130*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        131,/* NvmNvBlockBaseNumber */
        3,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gRuntimeSnapshot_HUD[13],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 131*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        132,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[0]/**/,   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 132*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        133,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[1],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 133*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        134,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[2],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 134*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        135,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[3],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 135*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        136,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[4],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 136*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        137,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[5],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 137*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        138,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[6],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 138*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        139,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[7],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 139*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        140,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[8],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 140*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        141,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[9],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 141*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        142,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[10],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 142*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        143,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[11],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 143*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        144,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[12],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },
    {/*Block 144*/
        0, /* NvmNvramDeviceId */
        NVM_BLOCK_NATIVE,    /* NvmBlockManagementType */
        #if ((NVM_API_CONFIG_CLASS_1!=NVM_API_CONFIG_CLASS)&&(STD_ON==NVM_JOB_PRIORITIZATION))
        0,/* NvmBlockJobPriority */
        #endif
        NVM_SELCT_BLOCK_4READALL|NVM_SELCT_BLOCK_4WRITEALL|NVM_CALC_RAM_BLOCK_CRC|NVM_BLOCK_USE_CRC|0,
        NVM_CRC16,/* NvmBlockCRCType */
        145,/* NvmNvBlockBaseNumber */
        6,/* NvmNvBlockLength */
        1,/*NvmNvBlockNum*/
        0,/* NvmRomBlockNum */
        (uint8*)&gDtcStatusAndExtInfor_HUD[13],   /* NvmRamBlockDataAddress */
        NULL_PTR, /* NvmInitBlockCallback */
        NULL_PTR/* NvmSingleBlockCallback */
    },

};
/*** Generation data:2020-02-17 11:10 ***/
/*** The above lines is generated by tool ***/
/*** End , DO NOT MODIFY THIS TEXT!!! ***/

