
*** Running vivado
    with args -log basketball_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basketball_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source basketball_top.tcl -notrace
Command: synth_design -top basketball_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.684 ; gain = 98.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basketball_top' [D:/Basketball/basketball_top.v:7]
	Parameter twenty_four bound to: 24 - type: integer 
	Parameter sixty bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div' [D:/Basketball/div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'div' (1#1) [D:/Basketball/div.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Basketball/counter.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter times bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/Basketball/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/Basketball/counter.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter times bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [D:/Basketball/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [D:/Basketball/bin_to_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (3#1) [D:/Basketball/bin_to_bcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'score' [D:/Basketball/score.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score' (4#1) [D:/Basketball/score.v:1]
INFO: [Synth 8-6157] synthesizing module 'key' [D:/Basketball/key.v:1]
	Parameter zero bound to: 3'b000 
	Parameter wait1_1 bound to: 3'b001 
	Parameter wait1_2 bound to: 3'b010 
	Parameter wait1_3 bound to: 3'b011 
	Parameter one bound to: 3'b100 
	Parameter wait0_1 bound to: 3'b101 
	Parameter wait0_2 bound to: 3'b110 
	Parameter wait0_3 bound to: 3'b111 
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Basketball/key.v:36]
INFO: [Synth 8-6155] done synthesizing module 'key' (5#1) [D:/Basketball/key.v:1]
INFO: [Synth 8-6157] synthesizing module 'Nixie_scan' [D:/Basketball/Nixie_scan.v:1]
	Parameter C bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Nixie_scan' (6#1) [D:/Basketball/Nixie_scan.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_scan' [D:/NI/Verilog/Basketball/key_scan.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_scan' (7#1) [D:/NI/Verilog/Basketball/key_scan.v:1]
INFO: [Synth 8-6157] synthesizing module 'count_8' [D:/NI/Verilog/Basketball/count_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'count_8' (8#1) [D:/NI/Verilog/Basketball/count_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/NI/UART/uart_tx.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND_START bound to: 1 - type: integer 
	Parameter SEND_DATA bound to: 2 - type: integer 
	Parameter SEND_END bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (9#1) [D:/NI/UART/uart_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/NI/UART/clk_div.v:1]
	Parameter Baud_Rate bound to: 9600 - type: integer 
	Parameter div_num bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (10#1) [D:/NI/UART/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd1602' [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/sources_1/new/lcd1602.v:1]
	Parameter MODE_SET bound to: 8'b00110001 
	Parameter CUROSR_SET bound to: 8'b00001100 
	Parameter ADDRESS_SET bound to: 8'b00000110 
	Parameter CLEAR_SET bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'clk_self_clr' [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/sources_1/new/clk_self_clr.v:1]
	Parameter NUM bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_self_clr' (11#1) [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/sources_1/new/clk_self_clr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd1602' (12#1) [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/sources_1/new/lcd1602.v:1]
INFO: [Synth 8-6155] done synthesizing module 'basketball_top' (13#1) [D:/Basketball/basketball_top.v:7]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out5[3]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out5[2]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out5[1]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out5[0]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out4[3]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out4[2]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out4[1]
WARNING: [Synth 8-3331] design lcd1602 has unconnected port hex_out4[0]
WARNING: [Synth 8-3331] design uart_tx has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.121 ; gain = 155.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.121 ; gain = 155.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.121 ; gain = 155.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NI/Basketball_scoreboard/project_1/project_1.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basketball_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basketball_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.129 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.129 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 817.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 817.129 ; gain = 485.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 817.129 ; gain = 485.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 817.129 ; gain = 485.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1Hz_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'key'
INFO: [Synth 8-5544] ROM "key_mark" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_100Hz_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "LED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_o_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd1602'
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_sys_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lcd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_sys_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lcd_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                         00000001 |                              000
                 wait1_1 |                         00000010 |                              001
                 wait1_2 |                         00000100 |                              010
                 wait1_3 |                         00001000 |                              011
                     one |                         00010000 |                              100
                 wait0_1 |                         00100000 |                              101
                 wait0_2 |                         01000000 |                              110
                 wait0_3 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'key'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0000
              SEND_START |                             0010 |                             0001
               SEND_DATA |                             0100 |                             0010
                SEND_END |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000000 |                           000000
                 iSTATE0 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                iSTATE39 |                           000011 |                           000011
                iSTATE29 |                           000100 |                           000100
                iSTATE27 |                           000101 |                           000101
                iSTATE25 |                           000110 |                           000110
                iSTATE22 |                           000111 |                           000111
                iSTATE28 |                           001000 |                           001000
                iSTATE26 |                           001001 |                           001001
                iSTATE23 |                           001010 |                           001010
                iSTATE20 |                           001011 |                           001011
                iSTATE17 |                           001100 |                           001100
                iSTATE16 |                           001101 |                           001101
                iSTATE15 |                           001110 |                           001110
                iSTATE12 |                           001111 |                           001111
                iSTATE24 |                           010000 |                           010000
                iSTATE21 |                           010001 |                           010001
                iSTATE19 |                           010010 |                           010010
                iSTATE18 |                           010011 |                           010011
                iSTATE13 |                           010100 |                           010100
                 iSTATE9 |                           010101 |                           010101
                 iSTATE7 |                           010110 |                           010110
                 iSTATE4 |                           010111 |                           010111
                iSTATE10 |                           011000 |                           011000
                 iSTATE8 |                           011001 |                           011001
                 iSTATE5 |                           011010 |                           011010
                 iSTATE2 |                           011011 |                           011011
                iSTATE37 |                           011100 |                           011100
                iSTATE34 |                           011101 |                           011101
                iSTATE32 |                           011110 |                           011110
                iSTATE30 |                           011111 |                           011111
                iSTATE14 |                           100000 |                           100000
                iSTATE11 |                           100001 |                           100001
                 iSTATE6 |                           100010 |                           100010
                 iSTATE3 |                           100011 |                           100011
                iSTATE38 |                           100100 |                           100100
                iSTATE36 |                           100101 |                           100101
                iSTATE33 |                           100110 |                           100110
                iSTATE31 |                           100111 |                           100111
                iSTATE35 |                           101000 |                           101000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lcd1602'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 817.129 ; gain = 485.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 20    
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 38    
	   5 Input      8 Bit        Muxes := 1     
	  41 Input      8 Bit        Muxes := 1     
	  41 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bin_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
Module score 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module key 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module Nixie_scan 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module key_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module count_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_self_clr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lcd1602 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  41 Input      8 Bit        Muxes := 1     
	  41 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "my_div/clk_1Hz_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_div/clk_1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "count_24/cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_60/cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "my_key_scan/clk_100Hz_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_key_scan/clk_100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_div/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mylcd/u1/clk_self" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mylcd/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mylcd/lcd_sys_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design basketball_top has port smg_duan1[7] driven by constant 0
WARNING: [Synth 8-3917] design basketball_top has port smg_duan2[7] driven by constant 0
WARNING: [Synth 8-3917] design basketball_top has port bla driven by constant 1
WARNING: [Synth 8-3917] design basketball_top has port blk driven by constant 0
WARNING: [Synth 8-3917] design basketball_top has port lcd_rw driven by constant 0
WARNING: [Synth 8-3917] design basketball_top has port GND driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 817.129 ; gain = 485.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 822.402 ; gain = 490.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 823.074 ; gain = 491.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    12|
|4     |LUT2   |    34|
|5     |LUT3   |    35|
|6     |LUT4   |    90|
|7     |LUT5   |   101|
|8     |LUT6   |   112|
|9     |MUXF7  |     1|
|10    |FDCE   |   122|
|11    |FDPE   |     6|
|12    |FDRE   |   166|
|13    |FDSE   |     6|
|14    |IBUF   |    13|
|15    |OBUF   |    51|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------------------+------+
|      |Instance      |Module                  |Cells |
+------+--------------+------------------------+------+
|1     |top           |                        |   796|
|2     |  clk_div     |clk_div                 |    27|
|3     |  count_24    |counter                 |    41|
|4     |  count_60    |counter__parameterized0 |    41|
|5     |  my_div      |div                     |    52|
|6     |  my_key1     |key                     |    55|
|7     |  my_key2     |key_0                   |    18|
|8     |  my_key3     |key_1                   |    20|
|9     |  my_key4     |key_2                   |    17|
|10    |  my_key_scan |key_scan                |    52|
|11    |  my_scan2    |Nixie_scan              |    29|
|12    |  my_score    |score                   |    83|
|13    |  mylcd       |lcd1602                 |   256|
|14    |    u1        |clk_self_clr            |    78|
|15    |  uart_tx     |uart_tx                 |    39|
+------+--------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 856.781 ; gain = 195.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 856.781 ; gain = 525.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 856.781 ; gain = 538.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NI/Basketball_scoreboard/project_1/project_1.runs/synth_1/basketball_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basketball_top_utilization_synth.rpt -pb basketball_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  4 16:22:10 2022...
