// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// not both assign types
assign out=in;
assign out=inI;
assign out=SEL;
endmodule
