0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yujiarui/Downloads/Lab3_CacheSrcCode_cache.sv,1588942349,systemVerilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache1,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sim_1/imports/CacheSrcCode/cache_tb.sv,1588430442,systemVerilog,,,,cache_tb,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sim_1/imports/Testbench/cpu_tb.v,1589033794,verilog,,,,cpu_tb,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/CacheSrcCode/cache.sv,1589035818,systemVerilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,1588946067,systemVerilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/CacheSrcCode/mem.sv,1589036871,systemVerilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sim_1/imports/CacheSrcCode/cache_tb.sv,,mem,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ALU.v,1587190753,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Parameters.v,ALU,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/BranchDecision.v,1587008975,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_ALU.v,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Parameters.v,BranchDecision,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Cache/InstructionCacheMat.v,1588965856,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/NPCGenerator.v,,InstructionCache,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ControllerDecoder.v,1587193809,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Parameters.v,ControllerDecoder,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/DataExtend.v,1587009887,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/GeneralRegister.v,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Parameters.v,DataExtend,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/GeneralRegister.v,1587184972,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Hazard.v,,RegisterFile,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Hazard.v,1588944963,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v,,HarzardUnit,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/BranchDecision.v,,BR_Target_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v,1587010981,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v,,Op1_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/PC.v,,Op2_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v,1588438860,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ImmExtend.v,,IR_ID,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/RV32ICore.v,,PC_ID,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ImmExtend.v,1586935175,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Cache/InstructionCacheMat.v,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Parameters.v,ImmExtend,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v,1586794712,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/GeneralRegister.v,,Ctrl_WB,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v,1589037301,verilog,,,,WB_Data_WB,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/NPCGenerator.v,1587042480,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/PC.v,1586006706,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/Parameters.v,1587190731,verilog,,,,,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/RV32ICore.v,1589033688,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_ALU.v,1587141325,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_EX.v,,CSR_ALU,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_EX.v,1587180107,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_MEM.v,,CSR_EX,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_MEM.v,1587188797,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_RegisterFile.v,,CSR_MEM,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_RegisterFile.v,1587183987,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_WB.v,,CSR_RegisterFile,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_WB.v,1587141589,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_immExtend.v,,CSR_WB,,,,,,,,
D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/new/CSR_immExtend.v,1587135598,verilog,,D:/GithubLocalRepo/CODLAB/Lab9/Lab9.srcs/sources_1/imports/SourceCode/ControllerDecoder.v,,CSR_immExtend,,,,,,,,
