
C8T6_SSD1306.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fa8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b50  080060b8  080060b8  000160b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007c08  08007c08  00017c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007c10  08007c10  00017c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007c14  08007c14  00017c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000698  20000000  08007c18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000238  20000698  080082b0  00020698  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200008d0  080082b0  000208d0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020698  2**0
                  CONTENTS, READONLY
 10 .debug_info   000371a8  00000000  00000000  000206c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004276  00000000  00000000  00057869  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000c925  00000000  00000000  0005badf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001008  00000000  00000000  00068408  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000014c0  00000000  00000000  00069410  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007ec1  00000000  00000000  0006a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008337  00000000  00000000  00072791  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007aac8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000038d4  00000000  00000000  0007ab44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000698 	.word	0x20000698
 800012c:	00000000 	.word	0x00000000
 8000130:	080060a0 	.word	0x080060a0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000069c 	.word	0x2000069c
 800014c:	080060a0 	.word	0x080060a0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_uldivmod>:
 8000a80:	b953      	cbnz	r3, 8000a98 <__aeabi_uldivmod+0x18>
 8000a82:	b94a      	cbnz	r2, 8000a98 <__aeabi_uldivmod+0x18>
 8000a84:	2900      	cmp	r1, #0
 8000a86:	bf08      	it	eq
 8000a88:	2800      	cmpeq	r0, #0
 8000a8a:	bf1c      	itt	ne
 8000a8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000a90:	f04f 30ff 	movne.w	r0, #4294967295
 8000a94:	f000 b97a 	b.w	8000d8c <__aeabi_idiv0>
 8000a98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa0:	f000 f806 	bl	8000ab0 <__udivmoddi4>
 8000aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aac:	b004      	add	sp, #16
 8000aae:	4770      	bx	lr

08000ab0 <__udivmoddi4>:
 8000ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	460e      	mov	r6, r1
 8000ab8:	4604      	mov	r4, r0
 8000aba:	9d08      	ldr	r5, [sp, #32]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d150      	bne.n	8000b62 <__udivmoddi4+0xb2>
 8000ac0:	428a      	cmp	r2, r1
 8000ac2:	4617      	mov	r7, r2
 8000ac4:	d96c      	bls.n	8000ba0 <__udivmoddi4+0xf0>
 8000ac6:	fab2 fe82 	clz	lr, r2
 8000aca:	f1be 0f00 	cmp.w	lr, #0
 8000ace:	d00b      	beq.n	8000ae8 <__udivmoddi4+0x38>
 8000ad0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ad4:	fa01 f60e 	lsl.w	r6, r1, lr
 8000ad8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000adc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ae0:	ea4c 0c06 	orr.w	ip, ip, r6
 8000ae4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ae8:	0c3a      	lsrs	r2, r7, #16
 8000aea:	fbbc f9f2 	udiv	r9, ip, r2
 8000aee:	b2bb      	uxth	r3, r7
 8000af0:	fb02 cc19 	mls	ip, r2, r9, ip
 8000af4:	fb09 fa03 	mul.w	sl, r9, r3
 8000af8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000afc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000b00:	45b2      	cmp	sl, r6
 8000b02:	d90a      	bls.n	8000b1a <__udivmoddi4+0x6a>
 8000b04:	19f6      	adds	r6, r6, r7
 8000b06:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b0a:	f080 8125 	bcs.w	8000d58 <__udivmoddi4+0x2a8>
 8000b0e:	45b2      	cmp	sl, r6
 8000b10:	f240 8122 	bls.w	8000d58 <__udivmoddi4+0x2a8>
 8000b14:	f1a9 0902 	sub.w	r9, r9, #2
 8000b18:	443e      	add	r6, r7
 8000b1a:	eba6 060a 	sub.w	r6, r6, sl
 8000b1e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000b22:	fb02 6610 	mls	r6, r2, r0, r6
 8000b26:	fb00 f303 	mul.w	r3, r0, r3
 8000b2a:	b2a4      	uxth	r4, r4
 8000b2c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000b30:	42a3      	cmp	r3, r4
 8000b32:	d909      	bls.n	8000b48 <__udivmoddi4+0x98>
 8000b34:	19e4      	adds	r4, r4, r7
 8000b36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3a:	f080 810b 	bcs.w	8000d54 <__udivmoddi4+0x2a4>
 8000b3e:	42a3      	cmp	r3, r4
 8000b40:	f240 8108 	bls.w	8000d54 <__udivmoddi4+0x2a4>
 8000b44:	3802      	subs	r0, #2
 8000b46:	443c      	add	r4, r7
 8000b48:	2100      	movs	r1, #0
 8000b4a:	1ae4      	subs	r4, r4, r3
 8000b4c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b50:	2d00      	cmp	r5, #0
 8000b52:	d062      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b54:	2300      	movs	r3, #0
 8000b56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b5a:	602c      	str	r4, [r5, #0]
 8000b5c:	606b      	str	r3, [r5, #4]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d907      	bls.n	8000b76 <__udivmoddi4+0xc6>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d055      	beq.n	8000c16 <__udivmoddi4+0x166>
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000b70:	4608      	mov	r0, r1
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	f040 808f 	bne.w	8000c9e <__udivmoddi4+0x1ee>
 8000b80:	42b3      	cmp	r3, r6
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xda>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80fc 	bhi.w	8000d82 <__udivmoddi4+0x2d2>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	46b4      	mov	ip, r6
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d040      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba0:	b912      	cbnz	r2, 8000ba8 <__udivmoddi4+0xf8>
 8000ba2:	2701      	movs	r7, #1
 8000ba4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ba8:	fab7 fe87 	clz	lr, r7
 8000bac:	f1be 0f00 	cmp.w	lr, #0
 8000bb0:	d135      	bne.n	8000c1e <__udivmoddi4+0x16e>
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	1bf6      	subs	r6, r6, r7
 8000bb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000bba:	fa1f f887 	uxth.w	r8, r7
 8000bbe:	fbb6 f2fc 	udiv	r2, r6, ip
 8000bc2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000bc6:	fb08 f002 	mul.w	r0, r8, r2
 8000bca:	0c23      	lsrs	r3, r4, #16
 8000bcc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d907      	bls.n	8000be4 <__udivmoddi4+0x134>
 8000bd4:	19f6      	adds	r6, r6, r7
 8000bd6:	f102 33ff 	add.w	r3, r2, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x132>
 8000bdc:	42b0      	cmp	r0, r6
 8000bde:	f200 80d2 	bhi.w	8000d86 <__udivmoddi4+0x2d6>
 8000be2:	461a      	mov	r2, r3
 8000be4:	1a36      	subs	r6, r6, r0
 8000be6:	fbb6 f0fc 	udiv	r0, r6, ip
 8000bea:	fb0c 6610 	mls	r6, ip, r0, r6
 8000bee:	fb08 f800 	mul.w	r8, r8, r0
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000bf8:	45a0      	cmp	r8, r4
 8000bfa:	d907      	bls.n	8000c0c <__udivmoddi4+0x15c>
 8000bfc:	19e4      	adds	r4, r4, r7
 8000bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x15a>
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	f200 80b9 	bhi.w	8000d7c <__udivmoddi4+0x2cc>
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	eba4 0408 	sub.w	r4, r4, r8
 8000c10:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c14:	e79c      	b.n	8000b50 <__udivmoddi4+0xa0>
 8000c16:	4629      	mov	r1, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c22:	f1ce 0320 	rsb	r3, lr, #32
 8000c26:	fa26 f203 	lsr.w	r2, r6, r3
 8000c2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c2e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000c32:	fa1f f887 	uxth.w	r8, r7
 8000c36:	fb0c 2211 	mls	r2, ip, r1, r2
 8000c3a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c3e:	fa20 f303 	lsr.w	r3, r0, r3
 8000c42:	fb01 f908 	mul.w	r9, r1, r8
 8000c46:	4333      	orrs	r3, r6
 8000c48:	0c1e      	lsrs	r6, r3, #16
 8000c4a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c4e:	45b1      	cmp	r9, r6
 8000c50:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x1ba>
 8000c56:	19f6      	adds	r6, r6, r7
 8000c58:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c5c:	f080 808c 	bcs.w	8000d78 <__udivmoddi4+0x2c8>
 8000c60:	45b1      	cmp	r9, r6
 8000c62:	f240 8089 	bls.w	8000d78 <__udivmoddi4+0x2c8>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443e      	add	r6, r7
 8000c6a:	eba6 0609 	sub.w	r6, r6, r9
 8000c6e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c72:	fb0c 6210 	mls	r2, ip, r0, r6
 8000c76:	fb00 f908 	mul.w	r9, r0, r8
 8000c7a:	b29e      	uxth	r6, r3
 8000c7c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c80:	45b1      	cmp	r9, r6
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x1e4>
 8000c84:	19f6      	adds	r6, r6, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d271      	bcs.n	8000d70 <__udivmoddi4+0x2c0>
 8000c8c:	45b1      	cmp	r9, r6
 8000c8e:	d96f      	bls.n	8000d70 <__udivmoddi4+0x2c0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443e      	add	r6, r7
 8000c94:	eba6 0609 	sub.w	r6, r6, r9
 8000c98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9c:	e78f      	b.n	8000bbe <__udivmoddi4+0x10e>
 8000c9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ca2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	ea48 0303 	orr.w	r3, r8, r3
 8000cac:	fa26 f407 	lsr.w	r4, r6, r7
 8000cb0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000cb4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cb8:	fa1f fc83 	uxth.w	ip, r3
 8000cbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cc0:	408e      	lsls	r6, r1
 8000cc2:	fa20 f807 	lsr.w	r8, r0, r7
 8000cc6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000cca:	ea48 0806 	orr.w	r8, r8, r6
 8000cce:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000cd2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000cd6:	45a2      	cmp	sl, r4
 8000cd8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cdc:	fa00 f601 	lsl.w	r6, r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x244>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce8:	d244      	bcs.n	8000d74 <__udivmoddi4+0x2c4>
 8000cea:	45a2      	cmp	sl, r4
 8000cec:	d942      	bls.n	8000d74 <__udivmoddi4+0x2c4>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	441c      	add	r4, r3
 8000cf4:	eba4 040a 	sub.w	r4, r4, sl
 8000cf8:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cfc:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d00:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d04:	fa1f f888 	uxth.w	r8, r8
 8000d08:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x270>
 8000d10:	18e4      	adds	r4, r4, r3
 8000d12:	f100 3eff 	add.w	lr, r0, #4294967295
 8000d16:	d229      	bcs.n	8000d6c <__udivmoddi4+0x2bc>
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d927      	bls.n	8000d6c <__udivmoddi4+0x2bc>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	441c      	add	r4, r3
 8000d20:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d24:	fba0 8902 	umull	r8, r9, r0, r2
 8000d28:	eba4 0c0c 	sub.w	ip, r4, ip
 8000d2c:	45cc      	cmp	ip, r9
 8000d2e:	46c2      	mov	sl, r8
 8000d30:	46ce      	mov	lr, r9
 8000d32:	d315      	bcc.n	8000d60 <__udivmoddi4+0x2b0>
 8000d34:	d012      	beq.n	8000d5c <__udivmoddi4+0x2ac>
 8000d36:	b155      	cbz	r5, 8000d4e <__udivmoddi4+0x29e>
 8000d38:	ebb6 030a 	subs.w	r3, r6, sl
 8000d3c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000d40:	fa06 f707 	lsl.w	r7, r6, r7
 8000d44:	40cb      	lsrs	r3, r1
 8000d46:	431f      	orrs	r7, r3
 8000d48:	40ce      	lsrs	r6, r1
 8000d4a:	602f      	str	r7, [r5, #0]
 8000d4c:	606e      	str	r6, [r5, #4]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	4610      	mov	r0, r2
 8000d56:	e6f7      	b.n	8000b48 <__udivmoddi4+0x98>
 8000d58:	4689      	mov	r9, r1
 8000d5a:	e6de      	b.n	8000b1a <__udivmoddi4+0x6a>
 8000d5c:	4546      	cmp	r6, r8
 8000d5e:	d2ea      	bcs.n	8000d36 <__udivmoddi4+0x286>
 8000d60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d64:	eb69 0e03 	sbc.w	lr, r9, r3
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7e4      	b.n	8000d36 <__udivmoddi4+0x286>
 8000d6c:	4670      	mov	r0, lr
 8000d6e:	e7d7      	b.n	8000d20 <__udivmoddi4+0x270>
 8000d70:	4618      	mov	r0, r3
 8000d72:	e78f      	b.n	8000c94 <__udivmoddi4+0x1e4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7bd      	b.n	8000cf4 <__udivmoddi4+0x244>
 8000d78:	4611      	mov	r1, r2
 8000d7a:	e776      	b.n	8000c6a <__udivmoddi4+0x1ba>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	443c      	add	r4, r7
 8000d80:	e744      	b.n	8000c0c <__udivmoddi4+0x15c>
 8000d82:	4608      	mov	r0, r1
 8000d84:	e706      	b.n	8000b94 <__udivmoddi4+0xe4>
 8000d86:	3a02      	subs	r2, #2
 8000d88:	443e      	add	r6, r7
 8000d8a:	e72b      	b.n	8000be4 <__udivmoddi4+0x134>

08000d8c <__aeabi_idiv0>:
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_InitTick+0x24>)
{
 8000d92:	b510      	push	{r4, lr}
 8000d94:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d96:	6818      	ldr	r0, [r3, #0]
 8000d98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000da0:	f000 f88c 	bl	8000ebc <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000da4:	2200      	movs	r2, #0
 8000da6:	4621      	mov	r1, r4
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f000 f846 	bl	8000e3c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000db0:	2000      	movs	r0, #0
 8000db2:	bd10      	pop	{r4, pc}
 8000db4:	2000000c 	.word	0x2000000c

08000db8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4a07      	ldr	r2, [pc, #28]	; (8000dd8 <HAL_Init+0x20>)
{
 8000dba:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dbe:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc0:	f043 0310 	orr.w	r3, r3, #16
 8000dc4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc6:	f000 f827 	bl	8000e18 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff ffe0 	bl	8000d90 <HAL_InitTick>
  HAL_MspInit();
 8000dd0:	f001 fcaa 	bl	8002728 <HAL_MspInit>
}
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	bd08      	pop	{r3, pc}
 8000dd8:	40022000 	.word	0x40022000

08000ddc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ddc:	4a02      	ldr	r2, [pc, #8]	; (8000de8 <HAL_IncTick+0xc>)
 8000dde:	6813      	ldr	r3, [r2, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	20000770 	.word	0x20000770

08000dec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000dec:	4b01      	ldr	r3, [pc, #4]	; (8000df4 <HAL_GetTick+0x8>)
 8000dee:	6818      	ldr	r0, [r3, #0]
}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	20000770 	.word	0x20000770

08000df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000dfa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dfc:	f7ff fff6 	bl	8000dec <HAL_GetTick>
 8000e00:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 8000e02:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e04:	1c63      	adds	r3, r4, #1
  {
     wait++;
 8000e06:	bf18      	it	ne
 8000e08:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e0a:	f7ff ffef 	bl	8000dec <HAL_GetTick>
 8000e0e:	1b40      	subs	r0, r0, r5
 8000e10:	42a0      	cmp	r0, r4
 8000e12:	d3fa      	bcc.n	8000e0a <HAL_Delay+0x12>
  {
  }
}
 8000e14:	b003      	add	sp, #12
 8000e16:	bd30      	pop	{r4, r5, pc}

08000e18 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e18:	4a07      	ldr	r2, [pc, #28]	; (8000e38 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e1a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e1c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e1e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e22:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e26:	041b      	lsls	r3, r3, #16
 8000e28:	0c1b      	lsrs	r3, r3, #16
 8000e2a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000e32:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e34:	60d3      	str	r3, [r2, #12]
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e3c:	4b17      	ldr	r3, [pc, #92]	; (8000e9c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e3e:	b530      	push	{r4, r5, lr}
 8000e40:	68dc      	ldr	r4, [r3, #12]
 8000e42:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e46:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e4a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	2b04      	cmp	r3, #4
 8000e4e:	bf28      	it	cs
 8000e50:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e52:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e58:	bf98      	it	ls
 8000e5a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	fa05 f303 	lsl.w	r3, r5, r3
 8000e60:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e64:	bf88      	it	hi
 8000e66:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4019      	ands	r1, r3
 8000e6a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e6c:	fa05 f404 	lsl.w	r4, r5, r4
 8000e70:	3c01      	subs	r4, #1
 8000e72:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000e74:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e76:	ea42 0201 	orr.w	r2, r2, r1
 8000e7a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7e:	bfaf      	iteee	ge
 8000e80:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e84:	4b06      	ldrlt	r3, [pc, #24]	; (8000ea0 <HAL_NVIC_SetPriority+0x64>)
 8000e86:	f000 000f 	andlt.w	r0, r0, #15
 8000e8a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8c:	bfa5      	ittet	ge
 8000e8e:	b2d2      	uxtbge	r2, r2
 8000e90:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e94:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e96:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000e9a:	bd30      	pop	{r4, r5, pc}
 8000e9c:	e000ed00 	.word	0xe000ed00
 8000ea0:	e000ed14 	.word	0xe000ed14

08000ea4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	0942      	lsrs	r2, r0, #5
 8000ea8:	f000 001f 	and.w	r0, r0, #31
 8000eac:	fa03 f000 	lsl.w	r0, r3, r0
 8000eb0:	4b01      	ldr	r3, [pc, #4]	; (8000eb8 <HAL_NVIC_EnableIRQ+0x14>)
 8000eb2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000eb6:	4770      	bx	lr
 8000eb8:	e000e100 	.word	0xe000e100

08000ebc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ebc:	3801      	subs	r0, #1
 8000ebe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ec2:	d20a      	bcs.n	8000eda <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	4a06      	ldr	r2, [pc, #24]	; (8000ee4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eca:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ecc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000eda:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000eea:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	bf0c      	ite	eq
 8000ef0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ef4:	f022 0204 	bicne.w	r2, r2, #4
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	4770      	bx	lr
 8000efc:	e000e010 	.word	0xe000e010

08000f00 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f00:	4770      	bx	lr

08000f02 <HAL_SYSTICK_IRQHandler>:
{
 8000f02:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000f04:	f7ff fffc 	bl	8000f00 <HAL_SYSTICK_Callback>
 8000f08:	bd08      	pop	{r3, pc}
	...

08000f0c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f0c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000f10:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d003      	beq.n	8000f1e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f16:	2304      	movs	r3, #4
 8000f18:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f1e:	6803      	ldr	r3, [r0, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	f022 020e 	bic.w	r2, r2, #14
 8000f26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	f022 0201 	bic.w	r2, r2, #1
 8000f2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f30:	4a18      	ldr	r2, [pc, #96]	; (8000f94 <HAL_DMA_Abort_IT+0x88>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d01f      	beq.n	8000f76 <HAL_DMA_Abort_IT+0x6a>
 8000f36:	3214      	adds	r2, #20
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d01e      	beq.n	8000f7a <HAL_DMA_Abort_IT+0x6e>
 8000f3c:	3214      	adds	r2, #20
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d01d      	beq.n	8000f7e <HAL_DMA_Abort_IT+0x72>
 8000f42:	3214      	adds	r2, #20
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d01d      	beq.n	8000f84 <HAL_DMA_Abort_IT+0x78>
 8000f48:	3214      	adds	r2, #20
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d01d      	beq.n	8000f8a <HAL_DMA_Abort_IT+0x7e>
 8000f4e:	3214      	adds	r2, #20
 8000f50:	4293      	cmp	r3, r2
 8000f52:	bf0c      	ite	eq
 8000f54:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000f58:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000f5c:	4a0e      	ldr	r2, [pc, #56]	; (8000f98 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f5e:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f60:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000f62:	2301      	movs	r3, #1
 8000f64:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000f68:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000f6a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000f6e:	b17b      	cbz	r3, 8000f90 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000f70:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000f72:	4620      	mov	r0, r4
 8000f74:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f76:	2301      	movs	r3, #1
 8000f78:	e7f0      	b.n	8000f5c <HAL_DMA_Abort_IT+0x50>
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	e7ee      	b.n	8000f5c <HAL_DMA_Abort_IT+0x50>
 8000f7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f82:	e7eb      	b.n	8000f5c <HAL_DMA_Abort_IT+0x50>
 8000f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f88:	e7e8      	b.n	8000f5c <HAL_DMA_Abort_IT+0x50>
 8000f8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f8e:	e7e5      	b.n	8000f5c <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000f90:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000f92:	bd10      	pop	{r4, pc}
 8000f94:	40020008 	.word	0x40020008
 8000f98:	40020000 	.word	0x40020000

08000f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000fa0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000fa2:	4616      	mov	r6, r2
 8000fa4:	4b65      	ldr	r3, [pc, #404]	; (800113c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000fa6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800114c <HAL_GPIO_Init+0x1b0>
 8000faa:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001150 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000fae:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fb2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000fb4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fb8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000fbc:	45a0      	cmp	r8, r4
 8000fbe:	d17f      	bne.n	80010c0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000fc0:	684d      	ldr	r5, [r1, #4]
 8000fc2:	2d12      	cmp	r5, #18
 8000fc4:	f000 80af 	beq.w	8001126 <HAL_GPIO_Init+0x18a>
 8000fc8:	f200 8088 	bhi.w	80010dc <HAL_GPIO_Init+0x140>
 8000fcc:	2d02      	cmp	r5, #2
 8000fce:	f000 80a7 	beq.w	8001120 <HAL_GPIO_Init+0x184>
 8000fd2:	d87c      	bhi.n	80010ce <HAL_GPIO_Init+0x132>
 8000fd4:	2d00      	cmp	r5, #0
 8000fd6:	f000 808e 	beq.w	80010f6 <HAL_GPIO_Init+0x15a>
 8000fda:	2d01      	cmp	r5, #1
 8000fdc:	f000 809e 	beq.w	800111c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000fe0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000fe4:	2cff      	cmp	r4, #255	; 0xff
 8000fe6:	bf93      	iteet	ls
 8000fe8:	4682      	movls	sl, r0
 8000fea:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000fee:	3d08      	subhi	r5, #8
 8000ff0:	f8d0 b000 	ldrls.w	fp, [r0]
 8000ff4:	bf92      	itee	ls
 8000ff6:	00b5      	lslls	r5, r6, #2
 8000ff8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000ffc:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000ffe:	fa09 f805 	lsl.w	r8, r9, r5
 8001002:	ea2b 0808 	bic.w	r8, fp, r8
 8001006:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800100a:	bf88      	it	hi
 800100c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001010:	ea48 0505 	orr.w	r5, r8, r5
 8001014:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001018:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800101c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001020:	d04e      	beq.n	80010c0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001022:	4d47      	ldr	r5, [pc, #284]	; (8001140 <HAL_GPIO_Init+0x1a4>)
 8001024:	4f46      	ldr	r7, [pc, #280]	; (8001140 <HAL_GPIO_Init+0x1a4>)
 8001026:	69ad      	ldr	r5, [r5, #24]
 8001028:	f026 0803 	bic.w	r8, r6, #3
 800102c:	f045 0501 	orr.w	r5, r5, #1
 8001030:	61bd      	str	r5, [r7, #24]
 8001032:	69bd      	ldr	r5, [r7, #24]
 8001034:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001038:	f005 0501 	and.w	r5, r5, #1
 800103c:	9501      	str	r5, [sp, #4]
 800103e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001042:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001046:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001048:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800104c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001050:	fa09 f90b 	lsl.w	r9, r9, fp
 8001054:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001058:	4d3a      	ldr	r5, [pc, #232]	; (8001144 <HAL_GPIO_Init+0x1a8>)
 800105a:	42a8      	cmp	r0, r5
 800105c:	d068      	beq.n	8001130 <HAL_GPIO_Init+0x194>
 800105e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001062:	42a8      	cmp	r0, r5
 8001064:	d066      	beq.n	8001134 <HAL_GPIO_Init+0x198>
 8001066:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800106a:	42a8      	cmp	r0, r5
 800106c:	d064      	beq.n	8001138 <HAL_GPIO_Init+0x19c>
 800106e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001072:	42a8      	cmp	r0, r5
 8001074:	bf0c      	ite	eq
 8001076:	2503      	moveq	r5, #3
 8001078:	2504      	movne	r5, #4
 800107a:	fa05 f50b 	lsl.w	r5, r5, fp
 800107e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001082:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001086:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001088:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 800108c:	bf14      	ite	ne
 800108e:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001090:	43a5      	biceq	r5, r4
 8001092:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001094:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001096:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 800109a:	bf14      	ite	ne
 800109c:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 800109e:	43a5      	biceq	r5, r4
 80010a0:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80010a2:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010a4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 80010a8:	bf14      	ite	ne
 80010aa:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80010ac:	43a5      	biceq	r5, r4
 80010ae:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80010b0:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010b2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 80010b6:	bf14      	ite	ne
 80010b8:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80010ba:	ea25 0404 	biceq.w	r4, r5, r4
 80010be:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80010c0:	3601      	adds	r6, #1
 80010c2:	2e10      	cmp	r6, #16
 80010c4:	f47f af73 	bne.w	8000fae <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80010c8:	b003      	add	sp, #12
 80010ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80010ce:	2d03      	cmp	r5, #3
 80010d0:	d022      	beq.n	8001118 <HAL_GPIO_Init+0x17c>
 80010d2:	2d11      	cmp	r5, #17
 80010d4:	d184      	bne.n	8000fe0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010d6:	68ca      	ldr	r2, [r1, #12]
 80010d8:	3204      	adds	r2, #4
          break;
 80010da:	e781      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80010dc:	4f1a      	ldr	r7, [pc, #104]	; (8001148 <HAL_GPIO_Init+0x1ac>)
 80010de:	42bd      	cmp	r5, r7
 80010e0:	d009      	beq.n	80010f6 <HAL_GPIO_Init+0x15a>
 80010e2:	d812      	bhi.n	800110a <HAL_GPIO_Init+0x16e>
 80010e4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001154 <HAL_GPIO_Init+0x1b8>
 80010e8:	454d      	cmp	r5, r9
 80010ea:	d004      	beq.n	80010f6 <HAL_GPIO_Init+0x15a>
 80010ec:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80010f0:	454d      	cmp	r5, r9
 80010f2:	f47f af75 	bne.w	8000fe0 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80010f6:	688a      	ldr	r2, [r1, #8]
 80010f8:	b1c2      	cbz	r2, 800112c <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 80010fa:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80010fc:	bf0c      	ite	eq
 80010fe:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001102:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001106:	2208      	movs	r2, #8
 8001108:	e76a      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800110a:	4575      	cmp	r5, lr
 800110c:	d0f3      	beq.n	80010f6 <HAL_GPIO_Init+0x15a>
 800110e:	4565      	cmp	r5, ip
 8001110:	d0f1      	beq.n	80010f6 <HAL_GPIO_Init+0x15a>
 8001112:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001158 <HAL_GPIO_Init+0x1bc>
 8001116:	e7eb      	b.n	80010f0 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001118:	2200      	movs	r2, #0
 800111a:	e761      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800111c:	68ca      	ldr	r2, [r1, #12]
          break;
 800111e:	e75f      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001120:	68ca      	ldr	r2, [r1, #12]
 8001122:	3208      	adds	r2, #8
          break;
 8001124:	e75c      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001126:	68ca      	ldr	r2, [r1, #12]
 8001128:	320c      	adds	r2, #12
          break;
 800112a:	e759      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800112c:	2204      	movs	r2, #4
 800112e:	e757      	b.n	8000fe0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001130:	2500      	movs	r5, #0
 8001132:	e7a2      	b.n	800107a <HAL_GPIO_Init+0xde>
 8001134:	2501      	movs	r5, #1
 8001136:	e7a0      	b.n	800107a <HAL_GPIO_Init+0xde>
 8001138:	2502      	movs	r5, #2
 800113a:	e79e      	b.n	800107a <HAL_GPIO_Init+0xde>
 800113c:	40010400 	.word	0x40010400
 8001140:	40021000 	.word	0x40021000
 8001144:	40010800 	.word	0x40010800
 8001148:	10210000 	.word	0x10210000
 800114c:	10310000 	.word	0x10310000
 8001150:	10320000 	.word	0x10320000
 8001154:	10110000 	.word	0x10110000
 8001158:	10220000 	.word	0x10220000

0800115c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800115c:	b10a      	cbz	r2, 8001162 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800115e:	6101      	str	r1, [r0, #16]
 8001160:	4770      	bx	lr
 8001162:	0409      	lsls	r1, r1, #16
 8001164:	e7fb      	b.n	800115e <HAL_GPIO_WritePin+0x2>

08001166 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001166:	68c3      	ldr	r3, [r0, #12]
 8001168:	4059      	eors	r1, r3
 800116a:	60c1      	str	r1, [r0, #12]
 800116c:	4770      	bx	lr
	...

08001170 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001170:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001174:	6959      	ldr	r1, [r3, #20]
 8001176:	4201      	tst	r1, r0
 8001178:	d002      	beq.n	8001180 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800117a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800117c:	f001 f856 	bl	800222c <HAL_GPIO_EXTI_Callback>
 8001180:	bd08      	pop	{r3, pc}
 8001182:	bf00      	nop
 8001184:	40010400 	.word	0x40010400

08001188 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001188:	6803      	ldr	r3, [r0, #0]
{
 800118a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800118e:	07db      	lsls	r3, r3, #31
{
 8001190:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001192:	d410      	bmi.n	80011b6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001194:	682b      	ldr	r3, [r5, #0]
 8001196:	079f      	lsls	r7, r3, #30
 8001198:	d45e      	bmi.n	8001258 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800119a:	682b      	ldr	r3, [r5, #0]
 800119c:	0719      	lsls	r1, r3, #28
 800119e:	f100 8095 	bmi.w	80012cc <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011a2:	682b      	ldr	r3, [r5, #0]
 80011a4:	075a      	lsls	r2, r3, #29
 80011a6:	f100 80bf 	bmi.w	8001328 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011aa:	69ea      	ldr	r2, [r5, #28]
 80011ac:	2a00      	cmp	r2, #0
 80011ae:	f040 812d 	bne.w	800140c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80011b2:	2000      	movs	r0, #0
 80011b4:	e014      	b.n	80011e0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011b6:	4c90      	ldr	r4, [pc, #576]	; (80013f8 <HAL_RCC_OscConfig+0x270>)
 80011b8:	6863      	ldr	r3, [r4, #4]
 80011ba:	f003 030c 	and.w	r3, r3, #12
 80011be:	2b04      	cmp	r3, #4
 80011c0:	d007      	beq.n	80011d2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011c2:	6863      	ldr	r3, [r4, #4]
 80011c4:	f003 030c 	and.w	r3, r3, #12
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	d10c      	bne.n	80011e6 <HAL_RCC_OscConfig+0x5e>
 80011cc:	6863      	ldr	r3, [r4, #4]
 80011ce:	03de      	lsls	r6, r3, #15
 80011d0:	d509      	bpl.n	80011e6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d2:	6823      	ldr	r3, [r4, #0]
 80011d4:	039c      	lsls	r4, r3, #14
 80011d6:	d5dd      	bpl.n	8001194 <HAL_RCC_OscConfig+0xc>
 80011d8:	686b      	ldr	r3, [r5, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1da      	bne.n	8001194 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80011de:	2001      	movs	r0, #1
}
 80011e0:	b002      	add	sp, #8
 80011e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e6:	686b      	ldr	r3, [r5, #4]
 80011e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ec:	d110      	bne.n	8001210 <HAL_RCC_OscConfig+0x88>
 80011ee:	6823      	ldr	r3, [r4, #0]
 80011f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011f6:	f7ff fdf9 	bl	8000dec <HAL_GetTick>
 80011fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011fc:	6823      	ldr	r3, [r4, #0]
 80011fe:	0398      	lsls	r0, r3, #14
 8001200:	d4c8      	bmi.n	8001194 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001202:	f7ff fdf3 	bl	8000dec <HAL_GetTick>
 8001206:	1b80      	subs	r0, r0, r6
 8001208:	2864      	cmp	r0, #100	; 0x64
 800120a:	d9f7      	bls.n	80011fc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800120c:	2003      	movs	r0, #3
 800120e:	e7e7      	b.n	80011e0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001210:	b99b      	cbnz	r3, 800123a <HAL_RCC_OscConfig+0xb2>
 8001212:	6823      	ldr	r3, [r4, #0]
 8001214:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001218:	6023      	str	r3, [r4, #0]
 800121a:	6823      	ldr	r3, [r4, #0]
 800121c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001220:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001222:	f7ff fde3 	bl	8000dec <HAL_GetTick>
 8001226:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001228:	6823      	ldr	r3, [r4, #0]
 800122a:	0399      	lsls	r1, r3, #14
 800122c:	d5b2      	bpl.n	8001194 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800122e:	f7ff fddd 	bl	8000dec <HAL_GetTick>
 8001232:	1b80      	subs	r0, r0, r6
 8001234:	2864      	cmp	r0, #100	; 0x64
 8001236:	d9f7      	bls.n	8001228 <HAL_RCC_OscConfig+0xa0>
 8001238:	e7e8      	b.n	800120c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800123a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800123e:	6823      	ldr	r3, [r4, #0]
 8001240:	d103      	bne.n	800124a <HAL_RCC_OscConfig+0xc2>
 8001242:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001246:	6023      	str	r3, [r4, #0]
 8001248:	e7d1      	b.n	80011ee <HAL_RCC_OscConfig+0x66>
 800124a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800124e:	6023      	str	r3, [r4, #0]
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001256:	e7cd      	b.n	80011f4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001258:	4c67      	ldr	r4, [pc, #412]	; (80013f8 <HAL_RCC_OscConfig+0x270>)
 800125a:	6863      	ldr	r3, [r4, #4]
 800125c:	f013 0f0c 	tst.w	r3, #12
 8001260:	d007      	beq.n	8001272 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001262:	6863      	ldr	r3, [r4, #4]
 8001264:	f003 030c 	and.w	r3, r3, #12
 8001268:	2b08      	cmp	r3, #8
 800126a:	d110      	bne.n	800128e <HAL_RCC_OscConfig+0x106>
 800126c:	6863      	ldr	r3, [r4, #4]
 800126e:	03da      	lsls	r2, r3, #15
 8001270:	d40d      	bmi.n	800128e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001272:	6823      	ldr	r3, [r4, #0]
 8001274:	079b      	lsls	r3, r3, #30
 8001276:	d502      	bpl.n	800127e <HAL_RCC_OscConfig+0xf6>
 8001278:	692b      	ldr	r3, [r5, #16]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d1af      	bne.n	80011de <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800127e:	6823      	ldr	r3, [r4, #0]
 8001280:	696a      	ldr	r2, [r5, #20]
 8001282:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001286:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800128a:	6023      	str	r3, [r4, #0]
 800128c:	e785      	b.n	800119a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800128e:	692a      	ldr	r2, [r5, #16]
 8001290:	4b5a      	ldr	r3, [pc, #360]	; (80013fc <HAL_RCC_OscConfig+0x274>)
 8001292:	b16a      	cbz	r2, 80012b0 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001294:	2201      	movs	r2, #1
 8001296:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001298:	f7ff fda8 	bl	8000dec <HAL_GetTick>
 800129c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800129e:	6823      	ldr	r3, [r4, #0]
 80012a0:	079f      	lsls	r7, r3, #30
 80012a2:	d4ec      	bmi.n	800127e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff fda2 	bl	8000dec <HAL_GetTick>
 80012a8:	1b80      	subs	r0, r0, r6
 80012aa:	2802      	cmp	r0, #2
 80012ac:	d9f7      	bls.n	800129e <HAL_RCC_OscConfig+0x116>
 80012ae:	e7ad      	b.n	800120c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80012b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012b2:	f7ff fd9b 	bl	8000dec <HAL_GetTick>
 80012b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	0798      	lsls	r0, r3, #30
 80012bc:	f57f af6d 	bpl.w	800119a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012c0:	f7ff fd94 	bl	8000dec <HAL_GetTick>
 80012c4:	1b80      	subs	r0, r0, r6
 80012c6:	2802      	cmp	r0, #2
 80012c8:	d9f6      	bls.n	80012b8 <HAL_RCC_OscConfig+0x130>
 80012ca:	e79f      	b.n	800120c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012cc:	69aa      	ldr	r2, [r5, #24]
 80012ce:	4c4a      	ldr	r4, [pc, #296]	; (80013f8 <HAL_RCC_OscConfig+0x270>)
 80012d0:	4b4b      	ldr	r3, [pc, #300]	; (8001400 <HAL_RCC_OscConfig+0x278>)
 80012d2:	b1da      	cbz	r2, 800130c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80012d4:	2201      	movs	r2, #1
 80012d6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80012d8:	f7ff fd88 	bl	8000dec <HAL_GetTick>
 80012dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012e0:	079b      	lsls	r3, r3, #30
 80012e2:	d50d      	bpl.n	8001300 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012e4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80012e8:	4b46      	ldr	r3, [pc, #280]	; (8001404 <HAL_RCC_OscConfig+0x27c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80012f0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80012f2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80012f4:	9b01      	ldr	r3, [sp, #4]
 80012f6:	1e5a      	subs	r2, r3, #1
 80012f8:	9201      	str	r2, [sp, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f9      	bne.n	80012f2 <HAL_RCC_OscConfig+0x16a>
 80012fe:	e750      	b.n	80011a2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001300:	f7ff fd74 	bl	8000dec <HAL_GetTick>
 8001304:	1b80      	subs	r0, r0, r6
 8001306:	2802      	cmp	r0, #2
 8001308:	d9e9      	bls.n	80012de <HAL_RCC_OscConfig+0x156>
 800130a:	e77f      	b.n	800120c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800130c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800130e:	f7ff fd6d 	bl	8000dec <HAL_GetTick>
 8001312:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001314:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001316:	079f      	lsls	r7, r3, #30
 8001318:	f57f af43 	bpl.w	80011a2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800131c:	f7ff fd66 	bl	8000dec <HAL_GetTick>
 8001320:	1b80      	subs	r0, r0, r6
 8001322:	2802      	cmp	r0, #2
 8001324:	d9f6      	bls.n	8001314 <HAL_RCC_OscConfig+0x18c>
 8001326:	e771      	b.n	800120c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001328:	4c33      	ldr	r4, [pc, #204]	; (80013f8 <HAL_RCC_OscConfig+0x270>)
 800132a:	69e3      	ldr	r3, [r4, #28]
 800132c:	00d8      	lsls	r0, r3, #3
 800132e:	d424      	bmi.n	800137a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001330:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	69e3      	ldr	r3, [r4, #28]
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001338:	61e3      	str	r3, [r4, #28]
 800133a:	69e3      	ldr	r3, [r4, #28]
 800133c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001344:	4e30      	ldr	r6, [pc, #192]	; (8001408 <HAL_RCC_OscConfig+0x280>)
 8001346:	6833      	ldr	r3, [r6, #0]
 8001348:	05d9      	lsls	r1, r3, #23
 800134a:	d518      	bpl.n	800137e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800134c:	68eb      	ldr	r3, [r5, #12]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d126      	bne.n	80013a0 <HAL_RCC_OscConfig+0x218>
 8001352:	6a23      	ldr	r3, [r4, #32]
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800135a:	f7ff fd47 	bl	8000dec <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001362:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001364:	6a23      	ldr	r3, [r4, #32]
 8001366:	079b      	lsls	r3, r3, #30
 8001368:	d53f      	bpl.n	80013ea <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800136a:	2f00      	cmp	r7, #0
 800136c:	f43f af1d 	beq.w	80011aa <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001370:	69e3      	ldr	r3, [r4, #28]
 8001372:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001376:	61e3      	str	r3, [r4, #28]
 8001378:	e717      	b.n	80011aa <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800137a:	2700      	movs	r7, #0
 800137c:	e7e2      	b.n	8001344 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800137e:	6833      	ldr	r3, [r6, #0]
 8001380:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001384:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001386:	f7ff fd31 	bl	8000dec <HAL_GetTick>
 800138a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800138c:	6833      	ldr	r3, [r6, #0]
 800138e:	05da      	lsls	r2, r3, #23
 8001390:	d4dc      	bmi.n	800134c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001392:	f7ff fd2b 	bl	8000dec <HAL_GetTick>
 8001396:	eba0 0008 	sub.w	r0, r0, r8
 800139a:	2864      	cmp	r0, #100	; 0x64
 800139c:	d9f6      	bls.n	800138c <HAL_RCC_OscConfig+0x204>
 800139e:	e735      	b.n	800120c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013a0:	b9ab      	cbnz	r3, 80013ce <HAL_RCC_OscConfig+0x246>
 80013a2:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013a8:	f023 0301 	bic.w	r3, r3, #1
 80013ac:	6223      	str	r3, [r4, #32]
 80013ae:	6a23      	ldr	r3, [r4, #32]
 80013b0:	f023 0304 	bic.w	r3, r3, #4
 80013b4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80013b6:	f7ff fd19 	bl	8000dec <HAL_GetTick>
 80013ba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013bc:	6a23      	ldr	r3, [r4, #32]
 80013be:	0798      	lsls	r0, r3, #30
 80013c0:	d5d3      	bpl.n	800136a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013c2:	f7ff fd13 	bl	8000dec <HAL_GetTick>
 80013c6:	1b80      	subs	r0, r0, r6
 80013c8:	4540      	cmp	r0, r8
 80013ca:	d9f7      	bls.n	80013bc <HAL_RCC_OscConfig+0x234>
 80013cc:	e71e      	b.n	800120c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ce:	2b05      	cmp	r3, #5
 80013d0:	6a23      	ldr	r3, [r4, #32]
 80013d2:	d103      	bne.n	80013dc <HAL_RCC_OscConfig+0x254>
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	6223      	str	r3, [r4, #32]
 80013da:	e7ba      	b.n	8001352 <HAL_RCC_OscConfig+0x1ca>
 80013dc:	f023 0301 	bic.w	r3, r3, #1
 80013e0:	6223      	str	r3, [r4, #32]
 80013e2:	6a23      	ldr	r3, [r4, #32]
 80013e4:	f023 0304 	bic.w	r3, r3, #4
 80013e8:	e7b6      	b.n	8001358 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ea:	f7ff fcff 	bl	8000dec <HAL_GetTick>
 80013ee:	eba0 0008 	sub.w	r0, r0, r8
 80013f2:	42b0      	cmp	r0, r6
 80013f4:	d9b6      	bls.n	8001364 <HAL_RCC_OscConfig+0x1dc>
 80013f6:	e709      	b.n	800120c <HAL_RCC_OscConfig+0x84>
 80013f8:	40021000 	.word	0x40021000
 80013fc:	42420000 	.word	0x42420000
 8001400:	42420480 	.word	0x42420480
 8001404:	2000000c 	.word	0x2000000c
 8001408:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800140c:	4c22      	ldr	r4, [pc, #136]	; (8001498 <HAL_RCC_OscConfig+0x310>)
 800140e:	6863      	ldr	r3, [r4, #4]
 8001410:	f003 030c 	and.w	r3, r3, #12
 8001414:	2b08      	cmp	r3, #8
 8001416:	f43f aee2 	beq.w	80011de <HAL_RCC_OscConfig+0x56>
 800141a:	2300      	movs	r3, #0
 800141c:	4e1f      	ldr	r6, [pc, #124]	; (800149c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800141e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001420:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001422:	d12b      	bne.n	800147c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001424:	f7ff fce2 	bl	8000dec <HAL_GetTick>
 8001428:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800142a:	6823      	ldr	r3, [r4, #0]
 800142c:	0199      	lsls	r1, r3, #6
 800142e:	d41f      	bmi.n	8001470 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001430:	6a2b      	ldr	r3, [r5, #32]
 8001432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001436:	d105      	bne.n	8001444 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001438:	6862      	ldr	r2, [r4, #4]
 800143a:	68a9      	ldr	r1, [r5, #8]
 800143c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001440:	430a      	orrs	r2, r1
 8001442:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001444:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001446:	6862      	ldr	r2, [r4, #4]
 8001448:	430b      	orrs	r3, r1
 800144a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800144e:	4313      	orrs	r3, r2
 8001450:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001452:	2301      	movs	r3, #1
 8001454:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001456:	f7ff fcc9 	bl	8000dec <HAL_GetTick>
 800145a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800145c:	6823      	ldr	r3, [r4, #0]
 800145e:	019a      	lsls	r2, r3, #6
 8001460:	f53f aea7 	bmi.w	80011b2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001464:	f7ff fcc2 	bl	8000dec <HAL_GetTick>
 8001468:	1b40      	subs	r0, r0, r5
 800146a:	2802      	cmp	r0, #2
 800146c:	d9f6      	bls.n	800145c <HAL_RCC_OscConfig+0x2d4>
 800146e:	e6cd      	b.n	800120c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001470:	f7ff fcbc 	bl	8000dec <HAL_GetTick>
 8001474:	1bc0      	subs	r0, r0, r7
 8001476:	2802      	cmp	r0, #2
 8001478:	d9d7      	bls.n	800142a <HAL_RCC_OscConfig+0x2a2>
 800147a:	e6c7      	b.n	800120c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800147c:	f7ff fcb6 	bl	8000dec <HAL_GetTick>
 8001480:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001482:	6823      	ldr	r3, [r4, #0]
 8001484:	019b      	lsls	r3, r3, #6
 8001486:	f57f ae94 	bpl.w	80011b2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148a:	f7ff fcaf 	bl	8000dec <HAL_GetTick>
 800148e:	1b40      	subs	r0, r0, r5
 8001490:	2802      	cmp	r0, #2
 8001492:	d9f6      	bls.n	8001482 <HAL_RCC_OscConfig+0x2fa>
 8001494:	e6ba      	b.n	800120c <HAL_RCC_OscConfig+0x84>
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000
 800149c:	42420060 	.word	0x42420060

080014a0 <HAL_RCC_GetSysClockFreq>:
{
 80014a0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014a2:	4b1a      	ldr	r3, [pc, #104]	; (800150c <HAL_RCC_GetSysClockFreq+0x6c>)
{
 80014a4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014a6:	ac02      	add	r4, sp, #8
 80014a8:	f103 0510 	add.w	r5, r3, #16
 80014ac:	4622      	mov	r2, r4
 80014ae:	6818      	ldr	r0, [r3, #0]
 80014b0:	6859      	ldr	r1, [r3, #4]
 80014b2:	3308      	adds	r3, #8
 80014b4:	c203      	stmia	r2!, {r0, r1}
 80014b6:	42ab      	cmp	r3, r5
 80014b8:	4614      	mov	r4, r2
 80014ba:	d1f7      	bne.n	80014ac <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014bc:	2301      	movs	r3, #1
 80014be:	f88d 3004 	strb.w	r3, [sp, #4]
 80014c2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80014c4:	4912      	ldr	r1, [pc, #72]	; (8001510 <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014c6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80014ca:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80014cc:	f003 020c 	and.w	r2, r3, #12
 80014d0:	2a08      	cmp	r2, #8
 80014d2:	d118      	bne.n	8001506 <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014d4:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014d8:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014da:	bf48      	it	mi
 80014dc:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014de:	a806      	add	r0, sp, #24
 80014e0:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014e2:	bf48      	it	mi
 80014e4:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014e8:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014ec:	bf41      	itttt	mi
 80014ee:	aa06      	addmi	r2, sp, #24
 80014f0:	189b      	addmi	r3, r3, r2
 80014f2:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80014f6:	4b07      	ldrmi	r3, [pc, #28]	; (8001514 <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014f8:	bf54      	ite	pl
 80014fa:	4b07      	ldrpl	r3, [pc, #28]	; (8001518 <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80014fc:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001500:	4358      	muls	r0, r3
}
 8001502:	b007      	add	sp, #28
 8001504:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8001506:	4803      	ldr	r0, [pc, #12]	; (8001514 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8001508:	e7fb      	b.n	8001502 <HAL_RCC_GetSysClockFreq+0x62>
 800150a:	bf00      	nop
 800150c:	080060b8 	.word	0x080060b8
 8001510:	40021000 	.word	0x40021000
 8001514:	007a1200 	.word	0x007a1200
 8001518:	003d0900 	.word	0x003d0900

0800151c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800151c:	4a4d      	ldr	r2, [pc, #308]	; (8001654 <HAL_RCC_ClockConfig+0x138>)
{
 800151e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001522:	6813      	ldr	r3, [r2, #0]
{
 8001524:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	428b      	cmp	r3, r1
{
 800152c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800152e:	d328      	bcc.n	8001582 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001530:	682a      	ldr	r2, [r5, #0]
 8001532:	0791      	lsls	r1, r2, #30
 8001534:	d432      	bmi.n	800159c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001536:	07d2      	lsls	r2, r2, #31
 8001538:	d438      	bmi.n	80015ac <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800153a:	4a46      	ldr	r2, [pc, #280]	; (8001654 <HAL_RCC_ClockConfig+0x138>)
 800153c:	6813      	ldr	r3, [r2, #0]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	429e      	cmp	r6, r3
 8001544:	d373      	bcc.n	800162e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001546:	682a      	ldr	r2, [r5, #0]
 8001548:	4c43      	ldr	r4, [pc, #268]	; (8001658 <HAL_RCC_ClockConfig+0x13c>)
 800154a:	f012 0f04 	tst.w	r2, #4
 800154e:	d179      	bne.n	8001644 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001550:	0713      	lsls	r3, r2, #28
 8001552:	d506      	bpl.n	8001562 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001554:	6863      	ldr	r3, [r4, #4]
 8001556:	692a      	ldr	r2, [r5, #16]
 8001558:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800155c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001560:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001562:	f7ff ff9d 	bl	80014a0 <HAL_RCC_GetSysClockFreq>
 8001566:	6863      	ldr	r3, [r4, #4]
 8001568:	4a3c      	ldr	r2, [pc, #240]	; (800165c <HAL_RCC_ClockConfig+0x140>)
 800156a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800156e:	5cd3      	ldrb	r3, [r2, r3]
 8001570:	40d8      	lsrs	r0, r3
 8001572:	4b3b      	ldr	r3, [pc, #236]	; (8001660 <HAL_RCC_ClockConfig+0x144>)
 8001574:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff fc0a 	bl	8000d90 <HAL_InitTick>
  return HAL_OK;
 800157c:	2000      	movs	r0, #0
}
 800157e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001582:	6813      	ldr	r3, [r2, #0]
 8001584:	f023 0307 	bic.w	r3, r3, #7
 8001588:	430b      	orrs	r3, r1
 800158a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800158c:	6813      	ldr	r3, [r2, #0]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	4299      	cmp	r1, r3
 8001594:	d0cc      	beq.n	8001530 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001596:	2001      	movs	r0, #1
 8001598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800159c:	492e      	ldr	r1, [pc, #184]	; (8001658 <HAL_RCC_ClockConfig+0x13c>)
 800159e:	68a8      	ldr	r0, [r5, #8]
 80015a0:	684b      	ldr	r3, [r1, #4]
 80015a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80015a6:	4303      	orrs	r3, r0
 80015a8:	604b      	str	r3, [r1, #4]
 80015aa:	e7c4      	b.n	8001536 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ac:	686a      	ldr	r2, [r5, #4]
 80015ae:	4c2a      	ldr	r4, [pc, #168]	; (8001658 <HAL_RCC_ClockConfig+0x13c>)
 80015b0:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015b4:	d11c      	bne.n	80015f0 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ba:	d0ec      	beq.n	8001596 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015bc:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015be:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015c2:	f023 0303 	bic.w	r3, r3, #3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80015ca:	f7ff fc0f 	bl	8000dec <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ce:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80015d0:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d114      	bne.n	8001600 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80015d6:	6863      	ldr	r3, [r4, #4]
 80015d8:	f003 030c 	and.w	r3, r3, #12
 80015dc:	2b04      	cmp	r3, #4
 80015de:	d0ac      	beq.n	800153a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e0:	f7ff fc04 	bl	8000dec <HAL_GetTick>
 80015e4:	1bc0      	subs	r0, r0, r7
 80015e6:	4540      	cmp	r0, r8
 80015e8:	d9f5      	bls.n	80015d6 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80015ea:	2003      	movs	r0, #3
 80015ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015f0:	2a02      	cmp	r2, #2
 80015f2:	d102      	bne.n	80015fa <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015f4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80015f8:	e7df      	b.n	80015ba <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fa:	f013 0f02 	tst.w	r3, #2
 80015fe:	e7dc      	b.n	80015ba <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001600:	2b02      	cmp	r3, #2
 8001602:	d10f      	bne.n	8001624 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001604:	6863      	ldr	r3, [r4, #4]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	2b08      	cmp	r3, #8
 800160c:	d095      	beq.n	800153a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800160e:	f7ff fbed 	bl	8000dec <HAL_GetTick>
 8001612:	1bc0      	subs	r0, r0, r7
 8001614:	4540      	cmp	r0, r8
 8001616:	d9f5      	bls.n	8001604 <HAL_RCC_ClockConfig+0xe8>
 8001618:	e7e7      	b.n	80015ea <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800161a:	f7ff fbe7 	bl	8000dec <HAL_GetTick>
 800161e:	1bc0      	subs	r0, r0, r7
 8001620:	4540      	cmp	r0, r8
 8001622:	d8e2      	bhi.n	80015ea <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001624:	6863      	ldr	r3, [r4, #4]
 8001626:	f013 0f0c 	tst.w	r3, #12
 800162a:	d1f6      	bne.n	800161a <HAL_RCC_ClockConfig+0xfe>
 800162c:	e785      	b.n	800153a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800162e:	6813      	ldr	r3, [r2, #0]
 8001630:	f023 0307 	bic.w	r3, r3, #7
 8001634:	4333      	orrs	r3, r6
 8001636:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001638:	6813      	ldr	r3, [r2, #0]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	429e      	cmp	r6, r3
 8001640:	d1a9      	bne.n	8001596 <HAL_RCC_ClockConfig+0x7a>
 8001642:	e780      	b.n	8001546 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001644:	6863      	ldr	r3, [r4, #4]
 8001646:	68e9      	ldr	r1, [r5, #12]
 8001648:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800164c:	430b      	orrs	r3, r1
 800164e:	6063      	str	r3, [r4, #4]
 8001650:	e77e      	b.n	8001550 <HAL_RCC_ClockConfig+0x34>
 8001652:	bf00      	nop
 8001654:	40022000 	.word	0x40022000
 8001658:	40021000 	.word	0x40021000
 800165c:	08006175 	.word	0x08006175
 8001660:	2000000c 	.word	0x2000000c

08001664 <HAL_RCC_GetHCLKFreq>:
}
 8001664:	4b01      	ldr	r3, [pc, #4]	; (800166c <HAL_RCC_GetHCLKFreq+0x8>)
 8001666:	6818      	ldr	r0, [r3, #0]
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	2000000c 	.word	0x2000000c

08001670 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001670:	4b04      	ldr	r3, [pc, #16]	; (8001684 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001672:	4a05      	ldr	r2, [pc, #20]	; (8001688 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800167a:	5cd3      	ldrb	r3, [r2, r3]
 800167c:	4a03      	ldr	r2, [pc, #12]	; (800168c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800167e:	6810      	ldr	r0, [r2, #0]
}    
 8001680:	40d8      	lsrs	r0, r3
 8001682:	4770      	bx	lr
 8001684:	40021000 	.word	0x40021000
 8001688:	08006185 	.word	0x08006185
 800168c:	2000000c 	.word	0x2000000c

08001690 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001690:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800169a:	5cd3      	ldrb	r3, [r2, r3]
 800169c:	4a03      	ldr	r2, [pc, #12]	; (80016ac <HAL_RCC_GetPCLK2Freq+0x1c>)
 800169e:	6810      	ldr	r0, [r2, #0]
} 
 80016a0:	40d8      	lsrs	r0, r3
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000
 80016a8:	08006185 	.word	0x08006185
 80016ac:	2000000c 	.word	0x2000000c

080016b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80016b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016b4:	4604      	mov	r4, r0
 80016b6:	4688      	mov	r8, r1
 80016b8:	4617      	mov	r7, r2
 80016ba:	461d      	mov	r5, r3
 80016bc:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80016be:	6822      	ldr	r2, [r4, #0]
 80016c0:	6893      	ldr	r3, [r2, #8]
 80016c2:	ea38 0303 	bics.w	r3, r8, r3
 80016c6:	bf0c      	ite	eq
 80016c8:	2301      	moveq	r3, #1
 80016ca:	2300      	movne	r3, #0
 80016cc:	429f      	cmp	r7, r3
 80016ce:	d102      	bne.n	80016d6 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80016d0:	2000      	movs	r0, #0
}
 80016d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80016d6:	1c6b      	adds	r3, r5, #1
 80016d8:	d0f2      	beq.n	80016c0 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80016da:	bb55      	cbnz	r5, 8001732 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80016e4:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80016e6:	6862      	ldr	r2, [r4, #4]
 80016e8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80016ec:	d10a      	bne.n	8001704 <SPI_WaitFlagStateUntilTimeout+0x54>
 80016ee:	68a2      	ldr	r2, [r4, #8]
 80016f0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80016f4:	d002      	beq.n	80016fc <SPI_WaitFlagStateUntilTimeout+0x4c>
 80016f6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80016fa:	d103      	bne.n	8001704 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001702:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001704:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001706:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800170a:	d109      	bne.n	8001720 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001712:	0412      	lsls	r2, r2, #16
 8001714:	0c12      	lsrs	r2, r2, #16
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800171e:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8001720:	2301      	movs	r3, #1
 8001722:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001726:	2300      	movs	r3, #0
 8001728:	2003      	movs	r0, #3
 800172a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800172e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001732:	f7ff fb5b 	bl	8000dec <HAL_GetTick>
 8001736:	1b80      	subs	r0, r0, r6
 8001738:	4285      	cmp	r5, r0
 800173a:	d8c0      	bhi.n	80016be <SPI_WaitFlagStateUntilTimeout+0xe>
 800173c:	e7ce      	b.n	80016dc <SPI_WaitFlagStateUntilTimeout+0x2c>

0800173e <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800173e:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001740:	460b      	mov	r3, r1
 8001742:	9200      	str	r2, [sp, #0]
 8001744:	2180      	movs	r1, #128	; 0x80
 8001746:	2200      	movs	r2, #0
{
 8001748:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800174a:	f7ff ffb1 	bl	80016b0 <SPI_WaitFlagStateUntilTimeout>
 800174e:	b120      	cbz	r0, 800175a <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001750:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001752:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001754:	f043 0320 	orr.w	r3, r3, #32
 8001758:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 800175a:	b002      	add	sp, #8
 800175c:	bd10      	pop	{r4, pc}

0800175e <HAL_SPI_Transmit>:
{
 800175e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001762:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001764:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001768:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800176a:	2b01      	cmp	r3, #1
{
 800176c:	460d      	mov	r5, r1
 800176e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001770:	f000 809c 	beq.w	80018ac <HAL_SPI_Transmit+0x14e>
 8001774:	2301      	movs	r3, #1
 8001776:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800177a:	f7ff fb37 	bl	8000dec <HAL_GetTick>
 800177e:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001780:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001784:	b2c0      	uxtb	r0, r0
 8001786:	2801      	cmp	r0, #1
 8001788:	f040 808e 	bne.w	80018a8 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 800178c:	2d00      	cmp	r5, #0
 800178e:	d04e      	beq.n	800182e <HAL_SPI_Transmit+0xd0>
 8001790:	f1b8 0f00 	cmp.w	r8, #0
 8001794:	d04b      	beq.n	800182e <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001796:	2303      	movs	r3, #3
 8001798:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800179c:	2300      	movs	r3, #0
 800179e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80017a0:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80017a2:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 80017a6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80017a8:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80017aa:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 80017ac:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017ae:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80017b0:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b6:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 80017b8:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 80017bc:	bf02      	ittt	eq
 80017be:	681a      	ldreq	r2, [r3, #0]
 80017c0:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 80017c4:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80017ca:	bf5e      	ittt	pl
 80017cc:	681a      	ldrpl	r2, [r3, #0]
 80017ce:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80017d2:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017d4:	68e2      	ldr	r2, [r4, #12]
 80017d6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80017da:	6862      	ldr	r2, [r4, #4]
 80017dc:	d138      	bne.n	8001850 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80017de:	b11a      	cbz	r2, 80017e8 <HAL_SPI_Transmit+0x8a>
 80017e0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80017e2:	b292      	uxth	r2, r2
 80017e4:	2a01      	cmp	r2, #1
 80017e6:	d106      	bne.n	80017f6 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 80017e8:	f835 2b02 	ldrh.w	r2, [r5], #2
 80017ec:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 80017ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80017f0:	3b01      	subs	r3, #1
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80017f6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	b993      	cbnz	r3, 8001822 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80017fc:	9700      	str	r7, [sp, #0]
 80017fe:	4633      	mov	r3, r6
 8001800:	2201      	movs	r2, #1
 8001802:	2102      	movs	r1, #2
 8001804:	4620      	mov	r0, r4
 8001806:	f7ff ff53 	bl	80016b0 <SPI_WaitFlagStateUntilTimeout>
 800180a:	b978      	cbnz	r0, 800182c <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800180c:	463a      	mov	r2, r7
 800180e:	4631      	mov	r1, r6
 8001810:	4620      	mov	r0, r4
 8001812:	f7ff ff94 	bl	800173e <SPI_CheckFlag_BSY>
 8001816:	2800      	cmp	r0, #0
 8001818:	d038      	beq.n	800188c <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800181a:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 800181c:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800181e:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8001820:	e005      	b.n	800182e <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001822:	6823      	ldr	r3, [r4, #0]
 8001824:	689a      	ldr	r2, [r3, #8]
 8001826:	0790      	lsls	r0, r2, #30
 8001828:	d4de      	bmi.n	80017e8 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800182a:	b94e      	cbnz	r6, 8001840 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 800182c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800182e:	2301      	movs	r3, #1
 8001830:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001834:	2300      	movs	r3, #0
 8001836:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800183a:	b004      	add	sp, #16
 800183c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001840:	1c71      	adds	r1, r6, #1
 8001842:	d0d8      	beq.n	80017f6 <HAL_SPI_Transmit+0x98>
 8001844:	f7ff fad2 	bl	8000dec <HAL_GetTick>
 8001848:	1bc0      	subs	r0, r0, r7
 800184a:	4286      	cmp	r6, r0
 800184c:	d8d3      	bhi.n	80017f6 <HAL_SPI_Transmit+0x98>
 800184e:	e7ed      	b.n	800182c <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8001850:	b11a      	cbz	r2, 800185a <HAL_SPI_Transmit+0xfc>
 8001852:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001854:	b292      	uxth	r2, r2
 8001856:	2a01      	cmp	r2, #1
 8001858:	d106      	bne.n	8001868 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800185a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800185e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001860:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001862:	3b01      	subs	r3, #1
 8001864:	b29b      	uxth	r3, r3
 8001866:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001868:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800186a:	b29b      	uxth	r3, r3
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0c5      	beq.n	80017fc <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001870:	6823      	ldr	r3, [r4, #0]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	0792      	lsls	r2, r2, #30
 8001876:	d4f0      	bmi.n	800185a <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001878:	2e00      	cmp	r6, #0
 800187a:	d0d7      	beq.n	800182c <HAL_SPI_Transmit+0xce>
 800187c:	1c73      	adds	r3, r6, #1
 800187e:	d0f3      	beq.n	8001868 <HAL_SPI_Transmit+0x10a>
 8001880:	f7ff fab4 	bl	8000dec <HAL_GetTick>
 8001884:	1bc0      	subs	r0, r0, r7
 8001886:	4286      	cmp	r6, r0
 8001888:	d8ee      	bhi.n	8001868 <HAL_SPI_Transmit+0x10a>
 800188a:	e7cf      	b.n	800182c <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800188c:	68a3      	ldr	r3, [r4, #8]
 800188e:	b933      	cbnz	r3, 800189e <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001890:	9303      	str	r3, [sp, #12]
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	68da      	ldr	r2, [r3, #12]
 8001896:	9203      	str	r2, [sp, #12]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	9303      	str	r3, [sp, #12]
 800189c:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800189e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80018a0:	3000      	adds	r0, #0
 80018a2:	bf18      	it	ne
 80018a4:	2001      	movne	r0, #1
 80018a6:	e7c2      	b.n	800182e <HAL_SPI_Transmit+0xd0>
 80018a8:	2002      	movs	r0, #2
 80018aa:	e7c0      	b.n	800182e <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 80018ac:	2002      	movs	r0, #2
 80018ae:	e7c4      	b.n	800183a <HAL_SPI_Transmit+0xdc>

080018b0 <HAL_SPI_GetState>:
  return hspi->State;
 80018b0:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 80018b4:	4770      	bx	lr

080018b6 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80018b6:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80018b8:	4604      	mov	r4, r0
 80018ba:	2800      	cmp	r0, #0
 80018bc:	d034      	beq.n	8001928 <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80018c2:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80018c6:	b90b      	cbnz	r3, 80018cc <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80018c8:	f000 ff76 	bl	80027b8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80018cc:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80018ce:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80018d0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80018d4:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80018d6:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80018d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80018dc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80018de:	6863      	ldr	r3, [r4, #4]
 80018e0:	69a2      	ldr	r2, [r4, #24]
 80018e2:	4303      	orrs	r3, r0
 80018e4:	68e0      	ldr	r0, [r4, #12]
 80018e6:	4303      	orrs	r3, r0
 80018e8:	6920      	ldr	r0, [r4, #16]
 80018ea:	4303      	orrs	r3, r0
 80018ec:	6960      	ldr	r0, [r4, #20]
 80018ee:	4303      	orrs	r3, r0
 80018f0:	69e0      	ldr	r0, [r4, #28]
 80018f2:	4303      	orrs	r3, r0
 80018f4:	6a20      	ldr	r0, [r4, #32]
 80018f6:	4303      	orrs	r3, r0
 80018f8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80018fa:	4303      	orrs	r3, r0
 80018fc:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001900:	4303      	orrs	r3, r0
 8001902:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001904:	0c12      	lsrs	r2, r2, #16
 8001906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001908:	f002 0204 	and.w	r2, r2, #4
 800190c:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800190e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001910:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001912:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001914:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001916:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001918:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800191c:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 800191e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001920:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001922:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8001926:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001928:	2001      	movs	r0, #1
}
 800192a:	bd10      	pop	{r4, pc}

0800192c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800192c:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 800192e:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	f042 0201 	orr.w	r2, r2, #1
 8001936:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	f042 0201 	orr.w	r2, r2, #1
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	4770      	bx	lr

08001942 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001942:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001946:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001948:	2b01      	cmp	r3, #1
 800194a:	f04f 0302 	mov.w	r3, #2
 800194e:	d01c      	beq.n	800198a <HAL_TIM_ConfigClockSource+0x48>
 8001950:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 8001952:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001956:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001958:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800195c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800195e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001962:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001966:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001968:	680a      	ldr	r2, [r1, #0]
 800196a:	2a40      	cmp	r2, #64	; 0x40
 800196c:	d079      	beq.n	8001a62 <HAL_TIM_ConfigClockSource+0x120>
 800196e:	d819      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x62>
 8001970:	2a10      	cmp	r2, #16
 8001972:	f000 8093 	beq.w	8001a9c <HAL_TIM_ConfigClockSource+0x15a>
 8001976:	d80a      	bhi.n	800198e <HAL_TIM_ConfigClockSource+0x4c>
 8001978:	2a00      	cmp	r2, #0
 800197a:	f000 8089 	beq.w	8001a90 <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 800197e:	2301      	movs	r3, #1
 8001980:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001984:	2300      	movs	r3, #0
 8001986:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800198a:	4618      	mov	r0, r3

  return HAL_OK;
}
 800198c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800198e:	2a20      	cmp	r2, #32
 8001990:	f000 808a 	beq.w	8001aa8 <HAL_TIM_ConfigClockSource+0x166>
 8001994:	2a30      	cmp	r2, #48	; 0x30
 8001996:	d1f2      	bne.n	800197e <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001998:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800199a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800199e:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80019a2:	e036      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80019a4:	2a70      	cmp	r2, #112	; 0x70
 80019a6:	d036      	beq.n	8001a16 <HAL_TIM_ConfigClockSource+0xd4>
 80019a8:	d81b      	bhi.n	80019e2 <HAL_TIM_ConfigClockSource+0xa0>
 80019aa:	2a50      	cmp	r2, #80	; 0x50
 80019ac:	d042      	beq.n	8001a34 <HAL_TIM_ConfigClockSource+0xf2>
 80019ae:	2a60      	cmp	r2, #96	; 0x60
 80019b0:	d1e5      	bne.n	800197e <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019b2:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019b4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019b6:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019ba:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019bc:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019be:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80019c0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80019c2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80019c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80019ca:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80019ce:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80019d2:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80019d4:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80019d6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019dc:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80019e0:	e017      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80019e2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80019e6:	d011      	beq.n	8001a0c <HAL_TIM_ConfigClockSource+0xca>
 80019e8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80019ec:	d1c7      	bne.n	800197e <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80019ee:	688a      	ldr	r2, [r1, #8]
 80019f0:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80019f2:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80019f4:	68c9      	ldr	r1, [r1, #12]
 80019f6:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019f8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80019fc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a00:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a02:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a0a:	e002      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	e7b3      	b.n	800197e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a16:	688a      	ldr	r2, [r1, #8]
 8001a18:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001a1a:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a1c:	68c9      	ldr	r1, [r1, #12]
 8001a1e:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a20:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a24:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a28:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001a2a:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001a2c:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a2e:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001a32:	e7ee      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a34:	684c      	ldr	r4, [r1, #4]
 8001a36:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001a38:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a3a:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a3c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a40:	f025 0501 	bic.w	r5, r5, #1
 8001a44:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a46:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001a48:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a4a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a4e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a54:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001a56:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a58:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a5c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001a60:	e7d7      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a62:	684c      	ldr	r4, [r1, #4]
 8001a64:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001a66:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a68:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a6a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a6e:	f025 0501 	bic.w	r5, r5, #1
 8001a72:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a74:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001a76:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a78:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a7c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001a80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a82:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001a84:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a86:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a8a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001a8e:	e7c0      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001a90:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a96:	f042 0207 	orr.w	r2, r2, #7
 8001a9a:	e7ba      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001a9c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001aa2:	f042 0217 	orr.w	r2, r2, #23
 8001aa6:	e7b4      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001aa8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001aaa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001aae:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001ab2:	e7ae      	b.n	8001a12 <HAL_TIM_ConfigClockSource+0xd0>

08001ab4 <HAL_TIM_OC_DelayElapsedCallback>:
 8001ab4:	4770      	bx	lr

08001ab6 <HAL_TIM_IC_CaptureCallback>:
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001ab8:	4770      	bx	lr

08001aba <HAL_TIM_TriggerCallback>:
 8001aba:	4770      	bx	lr

08001abc <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001abc:	6803      	ldr	r3, [r0, #0]
{
 8001abe:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ac0:	691a      	ldr	r2, [r3, #16]
{
 8001ac2:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ac4:	0791      	lsls	r1, r2, #30
 8001ac6:	d50e      	bpl.n	8001ae6 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	0792      	lsls	r2, r2, #30
 8001acc:	d50b      	bpl.n	8001ae6 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ace:	f06f 0202 	mvn.w	r2, #2
 8001ad2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad4:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ad6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad8:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ada:	079b      	lsls	r3, r3, #30
 8001adc:	d077      	beq.n	8001bce <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001ade:	f7ff ffea 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ae6:	6823      	ldr	r3, [r4, #0]
 8001ae8:	691a      	ldr	r2, [r3, #16]
 8001aea:	0750      	lsls	r0, r2, #29
 8001aec:	d510      	bpl.n	8001b10 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	0751      	lsls	r1, r2, #29
 8001af2:	d50d      	bpl.n	8001b10 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001af4:	f06f 0204 	mvn.w	r2, #4
 8001af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001afa:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001afc:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001afe:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b00:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001b04:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b06:	d068      	beq.n	8001bda <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b08:	f7ff ffd5 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b10:	6823      	ldr	r3, [r4, #0]
 8001b12:	691a      	ldr	r2, [r3, #16]
 8001b14:	0712      	lsls	r2, r2, #28
 8001b16:	d50f      	bpl.n	8001b38 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	0710      	lsls	r0, r2, #28
 8001b1c:	d50c      	bpl.n	8001b38 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b1e:	f06f 0208 	mvn.w	r2, #8
 8001b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b24:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b26:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b28:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b2a:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001b2c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b2e:	d05a      	beq.n	8001be6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b30:	f7ff ffc1 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b34:	2300      	movs	r3, #0
 8001b36:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	691a      	ldr	r2, [r3, #16]
 8001b3c:	06d2      	lsls	r2, r2, #27
 8001b3e:	d510      	bpl.n	8001b62 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001b40:	68da      	ldr	r2, [r3, #12]
 8001b42:	06d0      	lsls	r0, r2, #27
 8001b44:	d50d      	bpl.n	8001b62 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b46:	f06f 0210 	mvn.w	r2, #16
 8001b4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b4c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b4e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b50:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b52:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001b56:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b58:	d04b      	beq.n	8001bf2 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b5a:	f7ff ffac 	bl	8001ab6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	691a      	ldr	r2, [r3, #16]
 8001b66:	07d1      	lsls	r1, r2, #31
 8001b68:	d508      	bpl.n	8001b7c <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001b6a:	68da      	ldr	r2, [r3, #12]
 8001b6c:	07d2      	lsls	r2, r2, #31
 8001b6e:	d505      	bpl.n	8001b7c <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b70:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b74:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b76:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b78:	f000 fb4c 	bl	8002214 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b7c:	6823      	ldr	r3, [r4, #0]
 8001b7e:	691a      	ldr	r2, [r3, #16]
 8001b80:	0610      	lsls	r0, r2, #24
 8001b82:	d508      	bpl.n	8001b96 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001b84:	68da      	ldr	r2, [r3, #12]
 8001b86:	0611      	lsls	r1, r2, #24
 8001b88:	d505      	bpl.n	8001b96 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001b8e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b90:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001b92:	f000 f8aa 	bl	8001cea <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b96:	6823      	ldr	r3, [r4, #0]
 8001b98:	691a      	ldr	r2, [r3, #16]
 8001b9a:	0652      	lsls	r2, r2, #25
 8001b9c:	d508      	bpl.n	8001bb0 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	0650      	lsls	r0, r2, #25
 8001ba2:	d505      	bpl.n	8001bb0 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ba4:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001ba8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001baa:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001bac:	f7ff ff85 	bl	8001aba <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001bb0:	6823      	ldr	r3, [r4, #0]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	0691      	lsls	r1, r2, #26
 8001bb6:	d522      	bpl.n	8001bfe <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001bb8:	68da      	ldr	r2, [r3, #12]
 8001bba:	0692      	lsls	r2, r2, #26
 8001bbc:	d51f      	bpl.n	8001bfe <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001bbe:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001bc2:	4620      	mov	r0, r4
}
 8001bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001bc8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001bca:	f000 b88d 	b.w	8001ce8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bce:	f7ff ff71 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd2:	4620      	mov	r0, r4
 8001bd4:	f7ff ff70 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001bd8:	e783      	b.n	8001ae2 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bda:	f7ff ff6b 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bde:	4620      	mov	r0, r4
 8001be0:	f7ff ff6a 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001be4:	e792      	b.n	8001b0c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001be6:	f7ff ff65 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bea:	4620      	mov	r0, r4
 8001bec:	f7ff ff64 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001bf0:	e7a0      	b.n	8001b34 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bf2:	f7ff ff5f 	bl	8001ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bf6:	4620      	mov	r0, r4
 8001bf8:	f7ff ff5e 	bl	8001ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001bfc:	e7af      	b.n	8001b5e <HAL_TIM_IRQHandler+0xa2>
 8001bfe:	bd10      	pop	{r4, pc}

08001c00 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c00:	4a1a      	ldr	r2, [pc, #104]	; (8001c6c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001c02:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c04:	4290      	cmp	r0, r2
 8001c06:	d00a      	beq.n	8001c1e <TIM_Base_SetConfig+0x1e>
 8001c08:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001c0c:	d007      	beq.n	8001c1e <TIM_Base_SetConfig+0x1e>
 8001c0e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001c12:	4290      	cmp	r0, r2
 8001c14:	d003      	beq.n	8001c1e <TIM_Base_SetConfig+0x1e>
 8001c16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c1a:	4290      	cmp	r0, r2
 8001c1c:	d115      	bne.n	8001c4a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001c1e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001c24:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c26:	4a11      	ldr	r2, [pc, #68]	; (8001c6c <TIM_Base_SetConfig+0x6c>)
 8001c28:	4290      	cmp	r0, r2
 8001c2a:	d00a      	beq.n	8001c42 <TIM_Base_SetConfig+0x42>
 8001c2c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001c30:	d007      	beq.n	8001c42 <TIM_Base_SetConfig+0x42>
 8001c32:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001c36:	4290      	cmp	r0, r2
 8001c38:	d003      	beq.n	8001c42 <TIM_Base_SetConfig+0x42>
 8001c3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c3e:	4290      	cmp	r0, r2
 8001c40:	d103      	bne.n	8001c4a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c42:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c48:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001c4a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001c4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001c50:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001c52:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c54:	688b      	ldr	r3, [r1, #8]
 8001c56:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001c58:	680b      	ldr	r3, [r1, #0]
 8001c5a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <TIM_Base_SetConfig+0x6c>)
 8001c5e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001c60:	bf04      	itt	eq
 8001c62:	690b      	ldreq	r3, [r1, #16]
 8001c64:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001c66:	2301      	movs	r3, #1
 8001c68:	6143      	str	r3, [r0, #20]
 8001c6a:	4770      	bx	lr
 8001c6c:	40012c00 	.word	0x40012c00

08001c70 <HAL_TIM_Base_Init>:
{
 8001c70:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001c72:	4604      	mov	r4, r0
 8001c74:	b1a0      	cbz	r0, 8001ca0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c76:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c7e:	b91b      	cbnz	r3, 8001c88 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c80:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001c84:	f000 fdba 	bl	80027fc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c8a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001c8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c90:	1d21      	adds	r1, r4, #4
 8001c92:	f7ff ffb5 	bl	8001c00 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001c96:	2301      	movs	r3, #1
  return HAL_OK;
 8001c98:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001c9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c9e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ca0:	2001      	movs	r0, #1
}
 8001ca2:	bd10      	pop	{r4, pc}

08001ca4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001ca4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001ca8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	f04f 0302 	mov.w	r3, #2
 8001cb0:	d018      	beq.n	8001ce4 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001cb2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001cb6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001cb8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001cba:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001cbc:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001cbe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001cc2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	4322      	orrs	r2, r4
 8001cc8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cd0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001ce4:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001ce6:	bd10      	pop	{r4, pc}

08001ce8 <HAL_TIMEx_CommutationCallback>:
 8001ce8:	4770      	bx	lr

08001cea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cea:	4770      	bx	lr

08001cec <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cec:	6803      	ldr	r3, [r0, #0]
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001cf4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cf6:	695a      	ldr	r2, [r3, #20]
 8001cf8:	f022 0201 	bic.w	r2, r2, #1
 8001cfc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cfe:	2320      	movs	r3, #32
 8001d00:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001d04:	4770      	bx	lr
	...

08001d08 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d0c:	6805      	ldr	r5, [r0, #0]
 8001d0e:	68c2      	ldr	r2, [r0, #12]
 8001d10:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d12:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d1c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001d1e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d20:	430b      	orrs	r3, r1
 8001d22:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001d24:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001d28:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001d2c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d32:	696b      	ldr	r3, [r5, #20]
 8001d34:	6982      	ldr	r2, [r0, #24]
 8001d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001d3e:	4b40      	ldr	r3, [pc, #256]	; (8001e40 <UART_SetConfig+0x138>)
{
 8001d40:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001d42:	429d      	cmp	r5, r3
 8001d44:	f04f 0419 	mov.w	r4, #25
 8001d48:	d146      	bne.n	8001dd8 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001d4a:	f7ff fca1 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
 8001d4e:	fb04 f300 	mul.w	r3, r4, r0
 8001d52:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001d56:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001d5a:	00b6      	lsls	r6, r6, #2
 8001d5c:	fbb3 f3f6 	udiv	r3, r3, r6
 8001d60:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d64:	011e      	lsls	r6, r3, #4
 8001d66:	f7ff fc93 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
 8001d6a:	4360      	muls	r0, r4
 8001d6c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	fbb0 f7f3 	udiv	r7, r0, r3
 8001d76:	f7ff fc8b 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
 8001d7a:	4360      	muls	r0, r4
 8001d7c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d86:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d8a:	fb08 7313 	mls	r3, r8, r3, r7
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	3332      	adds	r3, #50	; 0x32
 8001d92:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d96:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001d9a:	f7ff fc79 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
 8001d9e:	4360      	muls	r0, r4
 8001da0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001da4:	0092      	lsls	r2, r2, #2
 8001da6:	fbb0 faf2 	udiv	sl, r0, r2
 8001daa:	f7ff fc71 	bl	8001690 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001dae:	4360      	muls	r0, r4
 8001db0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dba:	fbb3 f3f8 	udiv	r3, r3, r8
 8001dbe:	fb08 a313 	mls	r3, r8, r3, sl
 8001dc2:	011b      	lsls	r3, r3, #4
 8001dc4:	3332      	adds	r3, #50	; 0x32
 8001dc6:	fbb3 f3f8 	udiv	r3, r3, r8
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	433b      	orrs	r3, r7
 8001dd0:	4433      	add	r3, r6
 8001dd2:	60ab      	str	r3, [r5, #8]
 8001dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001dd8:	f7ff fc4a 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8001ddc:	fb04 f300 	mul.w	r3, r4, r0
 8001de0:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001de4:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001de8:	00b6      	lsls	r6, r6, #2
 8001dea:	fbb3 f3f6 	udiv	r3, r3, r6
 8001dee:	fbb3 f3f8 	udiv	r3, r3, r8
 8001df2:	011e      	lsls	r6, r3, #4
 8001df4:	f7ff fc3c 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8001df8:	4360      	muls	r0, r4
 8001dfa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	fbb0 f7f3 	udiv	r7, r0, r3
 8001e04:	f7ff fc34 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8001e08:	4360      	muls	r0, r4
 8001e0a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e14:	fbb3 f3f8 	udiv	r3, r3, r8
 8001e18:	fb08 7313 	mls	r3, r8, r3, r7
 8001e1c:	011b      	lsls	r3, r3, #4
 8001e1e:	3332      	adds	r3, #50	; 0x32
 8001e20:	fbb3 f3f8 	udiv	r3, r3, r8
 8001e24:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001e28:	f7ff fc22 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8001e2c:	4360      	muls	r0, r4
 8001e2e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001e32:	0092      	lsls	r2, r2, #2
 8001e34:	fbb0 faf2 	udiv	sl, r0, r2
 8001e38:	f7ff fc1a 	bl	8001670 <HAL_RCC_GetPCLK1Freq>
 8001e3c:	e7b7      	b.n	8001dae <UART_SetConfig+0xa6>
 8001e3e:	bf00      	nop
 8001e40:	40013800 	.word	0x40013800

08001e44 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e46:	4604      	mov	r4, r0
 8001e48:	460e      	mov	r6, r1
 8001e4a:	4617      	mov	r7, r2
 8001e4c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001e4e:	6821      	ldr	r1, [r4, #0]
 8001e50:	680b      	ldr	r3, [r1, #0]
 8001e52:	ea36 0303 	bics.w	r3, r6, r3
 8001e56:	d101      	bne.n	8001e5c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001e58:	2000      	movs	r0, #0
}
 8001e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001e5c:	1c6b      	adds	r3, r5, #1
 8001e5e:	d0f7      	beq.n	8001e50 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001e60:	b995      	cbnz	r5, 8001e88 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e62:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001e64:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001e6c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e6e:	695a      	ldr	r2, [r3, #20]
 8001e70:	f022 0201 	bic.w	r2, r2, #1
 8001e74:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001e76:	2320      	movs	r3, #32
 8001e78:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001e7c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001e80:	2300      	movs	r3, #0
 8001e82:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001e88:	f7fe ffb0 	bl	8000dec <HAL_GetTick>
 8001e8c:	1bc0      	subs	r0, r0, r7
 8001e8e:	4285      	cmp	r5, r0
 8001e90:	d2dd      	bcs.n	8001e4e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001e92:	e7e6      	b.n	8001e62 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001e94 <HAL_UART_Init>:
{
 8001e94:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001e96:	4604      	mov	r4, r0
 8001e98:	b340      	cbz	r0, 8001eec <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001e9a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001e9e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ea2:	b91b      	cbnz	r3, 8001eac <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001ea4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001ea8:	f000 fcc4 	bl	8002834 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001eac:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001eae:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001eb0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001eb4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001eb6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001eb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ebc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001ebe:	f7ff ff23 	bl	8001d08 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ec2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ec4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ec6:	691a      	ldr	r2, [r3, #16]
 8001ec8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ecc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ece:	695a      	ldr	r2, [r3, #20]
 8001ed0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ed4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001edc:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001ede:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001ee2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001ee6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001eea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001eec:	2001      	movs	r0, #1
}
 8001eee:	bd10      	pop	{r4, pc}

08001ef0 <HAL_UART_Transmit>:
{
 8001ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ef4:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001ef6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001efa:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001efc:	2b20      	cmp	r3, #32
{
 8001efe:	460d      	mov	r5, r1
 8001f00:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001f02:	d14e      	bne.n	8001fa2 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8001f04:	2900      	cmp	r1, #0
 8001f06:	d049      	beq.n	8001f9c <HAL_UART_Transmit+0xac>
 8001f08:	2a00      	cmp	r2, #0
 8001f0a:	d047      	beq.n	8001f9c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001f0c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d046      	beq.n	8001fa2 <HAL_UART_Transmit+0xb2>
 8001f14:	2301      	movs	r3, #1
 8001f16:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f1e:	2321      	movs	r3, #33	; 0x21
 8001f20:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001f24:	f7fe ff62 	bl	8000dec <HAL_GetTick>
 8001f28:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001f2a:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f2e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001f32:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	b96b      	cbnz	r3, 8001f54 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f38:	463b      	mov	r3, r7
 8001f3a:	4632      	mov	r2, r6
 8001f3c:	2140      	movs	r1, #64	; 0x40
 8001f3e:	4620      	mov	r0, r4
 8001f40:	f7ff ff80 	bl	8001e44 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001f44:	b9a8      	cbnz	r0, 8001f72 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001f46:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001f48:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001f4c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001f54:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f56:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f5e:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f60:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f66:	4620      	mov	r0, r4
 8001f68:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f6a:	d10e      	bne.n	8001f8a <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f6c:	f7ff ff6a 	bl	8001e44 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001f70:	b110      	cbz	r0, 8001f78 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001f72:	2003      	movs	r0, #3
 8001f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001f78:	882b      	ldrh	r3, [r5, #0]
 8001f7a:	6822      	ldr	r2, [r4, #0]
 8001f7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f80:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001f82:	6923      	ldr	r3, [r4, #16]
 8001f84:	b943      	cbnz	r3, 8001f98 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8001f86:	3502      	adds	r5, #2
 8001f88:	e7d3      	b.n	8001f32 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f8a:	f7ff ff5b 	bl	8001e44 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d1ef      	bne.n	8001f72 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001f92:	6823      	ldr	r3, [r4, #0]
 8001f94:	782a      	ldrb	r2, [r5, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	3501      	adds	r5, #1
 8001f9a:	e7ca      	b.n	8001f32 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001fa2:	2002      	movs	r0, #2
}
 8001fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001fa8 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001fa8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001fac:	2b20      	cmp	r3, #32
 8001fae:	d120      	bne.n	8001ff2 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8001fb0:	b1e9      	cbz	r1, 8001fee <HAL_UART_Receive_IT+0x46>
 8001fb2:	b1e2      	cbz	r2, 8001fee <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8001fb4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d01a      	beq.n	8001ff2 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001fbc:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001fbe:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc0:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001fc2:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001fc6:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001fca:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001fcc:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001fce:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8001fd0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001fd4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001fd8:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001fda:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8001fdc:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001fde:	f041 0101 	orr.w	r1, r1, #1
 8001fe2:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001fe4:	68d1      	ldr	r1, [r2, #12]
 8001fe6:	f041 0120 	orr.w	r1, r1, #32
 8001fea:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001fec:	4770      	bx	lr
      return HAL_ERROR;
 8001fee:	2001      	movs	r0, #1
 8001ff0:	4770      	bx	lr
    return HAL_BUSY;
 8001ff2:	2002      	movs	r0, #2
}
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_UART_TxCpltCallback>:
 8001ff6:	4770      	bx	lr

08001ff8 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001ff8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001ffc:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001ffe:	2b22      	cmp	r3, #34	; 0x22
 8002000:	d136      	bne.n	8002070 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002002:	6883      	ldr	r3, [r0, #8]
 8002004:	6901      	ldr	r1, [r0, #16]
 8002006:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800200a:	6802      	ldr	r2, [r0, #0]
 800200c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800200e:	d123      	bne.n	8002058 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002010:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002012:	b9e9      	cbnz	r1, 8002050 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002018:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800201c:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800201e:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002020:	3c01      	subs	r4, #1
 8002022:	b2a4      	uxth	r4, r4
 8002024:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002026:	b98c      	cbnz	r4, 800204c <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002028:	6803      	ldr	r3, [r0, #0]
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	f022 0220 	bic.w	r2, r2, #32
 8002030:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002038:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800203a:	695a      	ldr	r2, [r3, #20]
 800203c:	f022 0201 	bic.w	r2, r2, #1
 8002040:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002042:	2320      	movs	r3, #32
 8002044:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002048:	f000 f8be 	bl	80021c8 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800204c:	2000      	movs	r0, #0
}
 800204e:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	f823 2b01 	strh.w	r2, [r3], #1
 8002056:	e7e1      	b.n	800201c <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002058:	b921      	cbnz	r1, 8002064 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800205a:	1c59      	adds	r1, r3, #1
 800205c:	6852      	ldr	r2, [r2, #4]
 800205e:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002060:	701a      	strb	r2, [r3, #0]
 8002062:	e7dc      	b.n	800201e <UART_Receive_IT+0x26>
 8002064:	6852      	ldr	r2, [r2, #4]
 8002066:	1c59      	adds	r1, r3, #1
 8002068:	6281      	str	r1, [r0, #40]	; 0x28
 800206a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800206e:	e7f7      	b.n	8002060 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002070:	2002      	movs	r0, #2
 8002072:	bd10      	pop	{r4, pc}

08002074 <HAL_UART_ErrorCallback>:
 8002074:	4770      	bx	lr
	...

08002078 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002078:	6803      	ldr	r3, [r0, #0]
{
 800207a:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800207c:	681a      	ldr	r2, [r3, #0]
{
 800207e:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002080:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002082:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002084:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002086:	d107      	bne.n	8002098 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002088:	0696      	lsls	r6, r2, #26
 800208a:	d55a      	bpl.n	8002142 <HAL_UART_IRQHandler+0xca>
 800208c:	068d      	lsls	r5, r1, #26
 800208e:	d558      	bpl.n	8002142 <HAL_UART_IRQHandler+0xca>
}
 8002090:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002094:	f7ff bfb0 	b.w	8001ff8 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002098:	f015 0501 	ands.w	r5, r5, #1
 800209c:	d102      	bne.n	80020a4 <HAL_UART_IRQHandler+0x2c>
 800209e:	f411 7f90 	tst.w	r1, #288	; 0x120
 80020a2:	d04e      	beq.n	8002142 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020a4:	07d3      	lsls	r3, r2, #31
 80020a6:	d505      	bpl.n	80020b4 <HAL_UART_IRQHandler+0x3c>
 80020a8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020aa:	bf42      	ittt	mi
 80020ac:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80020ae:	f043 0301 	orrmi.w	r3, r3, #1
 80020b2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020b4:	0750      	lsls	r0, r2, #29
 80020b6:	d504      	bpl.n	80020c2 <HAL_UART_IRQHandler+0x4a>
 80020b8:	b11d      	cbz	r5, 80020c2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020bc:	f043 0302 	orr.w	r3, r3, #2
 80020c0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020c2:	0793      	lsls	r3, r2, #30
 80020c4:	d504      	bpl.n	80020d0 <HAL_UART_IRQHandler+0x58>
 80020c6:	b11d      	cbz	r5, 80020d0 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020ca:	f043 0304 	orr.w	r3, r3, #4
 80020ce:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020d0:	0716      	lsls	r6, r2, #28
 80020d2:	d504      	bpl.n	80020de <HAL_UART_IRQHandler+0x66>
 80020d4:	b11d      	cbz	r5, 80020de <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020d8:	f043 0308 	orr.w	r3, r3, #8
 80020dc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d066      	beq.n	80021b2 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020e4:	0695      	lsls	r5, r2, #26
 80020e6:	d504      	bpl.n	80020f2 <HAL_UART_IRQHandler+0x7a>
 80020e8:	0688      	lsls	r0, r1, #26
 80020ea:	d502      	bpl.n	80020f2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80020ec:	4620      	mov	r0, r4
 80020ee:	f7ff ff83 	bl	8001ff8 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020f2:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80020f4:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020f6:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020f8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80020fa:	0711      	lsls	r1, r2, #28
 80020fc:	d402      	bmi.n	8002104 <HAL_UART_IRQHandler+0x8c>
 80020fe:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002102:	d01a      	beq.n	800213a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002104:	f7ff fdf2 	bl	8001cec <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	0652      	lsls	r2, r2, #25
 800210e:	d510      	bpl.n	8002132 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002110:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002112:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002114:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002118:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800211a:	b150      	cbz	r0, 8002132 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800211c:	4b25      	ldr	r3, [pc, #148]	; (80021b4 <HAL_UART_IRQHandler+0x13c>)
 800211e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002120:	f7fe fef4 	bl	8000f0c <HAL_DMA_Abort_IT>
 8002124:	2800      	cmp	r0, #0
 8002126:	d044      	beq.n	80021b2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002128:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800212a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800212e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002130:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002132:	4620      	mov	r0, r4
 8002134:	f7ff ff9e 	bl	8002074 <HAL_UART_ErrorCallback>
 8002138:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800213a:	f7ff ff9b 	bl	8002074 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800213e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002140:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002142:	0616      	lsls	r6, r2, #24
 8002144:	d527      	bpl.n	8002196 <HAL_UART_IRQHandler+0x11e>
 8002146:	060d      	lsls	r5, r1, #24
 8002148:	d525      	bpl.n	8002196 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800214a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800214e:	2a21      	cmp	r2, #33	; 0x21
 8002150:	d12f      	bne.n	80021b2 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002152:	68a2      	ldr	r2, [r4, #8]
 8002154:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002158:	6a22      	ldr	r2, [r4, #32]
 800215a:	d117      	bne.n	800218c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800215c:	8811      	ldrh	r1, [r2, #0]
 800215e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002162:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002164:	6921      	ldr	r1, [r4, #16]
 8002166:	b979      	cbnz	r1, 8002188 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002168:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800216a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 800216c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800216e:	3a01      	subs	r2, #1
 8002170:	b292      	uxth	r2, r2
 8002172:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002174:	b9ea      	cbnz	r2, 80021b2 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800217c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800217e:	68da      	ldr	r2, [r3, #12]
 8002180:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002184:	60da      	str	r2, [r3, #12]
 8002186:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002188:	3201      	adds	r2, #1
 800218a:	e7ee      	b.n	800216a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800218c:	1c51      	adds	r1, r2, #1
 800218e:	6221      	str	r1, [r4, #32]
 8002190:	7812      	ldrb	r2, [r2, #0]
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	e7ea      	b.n	800216c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002196:	0650      	lsls	r0, r2, #25
 8002198:	d50b      	bpl.n	80021b2 <HAL_UART_IRQHandler+0x13a>
 800219a:	064a      	lsls	r2, r1, #25
 800219c:	d509      	bpl.n	80021b2 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800219e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80021a0:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80021a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021a6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80021a8:	2320      	movs	r3, #32
 80021aa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80021ae:	f7ff ff22 	bl	8001ff6 <HAL_UART_TxCpltCallback>
 80021b2:	bd70      	pop	{r4, r5, r6, pc}
 80021b4:	080021b9 	.word	0x080021b9

080021b8 <UART_DMAAbortOnError>:
{
 80021b8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80021ba:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021bc:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80021be:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80021c0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80021c2:	f7ff ff57 	bl	8002074 <HAL_UART_ErrorCallback>
 80021c6:	bd08      	pop	{r3, pc}

080021c8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance==USART3){
 80021c8:	6802      	ldr	r2, [r0, #0]
 80021ca:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <HAL_UART_RxCpltCallback+0x34>)
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d114      	bne.n	80021fa <HAL_UART_RxCpltCallback+0x32>
		if(Rx_Data3[0]==0x0a)
 80021d0:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <HAL_UART_RxCpltCallback+0x38>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b0a      	cmp	r3, #10
 80021d6:	d107      	bne.n	80021e8 <HAL_UART_RxCpltCallback+0x20>
		{
			SendFlag = 1;
 80021d8:	2201      	movs	r2, #1
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <HAL_UART_RxCpltCallback+0x3c>)
 80021dc:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			if(Rx_Data3[0]!=0x0d) Rx_Str[count++] = Rx_Data3[0];
		}
		HAL_UART_Receive_IT(&huart3,(uint8_t *)&Rx_Data3, 1);
 80021de:	2201      	movs	r2, #1
 80021e0:	4907      	ldr	r1, [pc, #28]	; (8002200 <HAL_UART_RxCpltCallback+0x38>)
 80021e2:	4809      	ldr	r0, [pc, #36]	; (8002208 <HAL_UART_RxCpltCallback+0x40>)
 80021e4:	f7ff bee0 	b.w	8001fa8 <HAL_UART_Receive_IT>
			if(Rx_Data3[0]!=0x0d) Rx_Str[count++] = Rx_Data3[0];
 80021e8:	2b0d      	cmp	r3, #13
 80021ea:	d0f8      	beq.n	80021de <HAL_UART_RxCpltCallback+0x16>
 80021ec:	4907      	ldr	r1, [pc, #28]	; (800220c <HAL_UART_RxCpltCallback+0x44>)
 80021ee:	780a      	ldrb	r2, [r1, #0]
 80021f0:	1c50      	adds	r0, r2, #1
 80021f2:	7008      	strb	r0, [r1, #0]
 80021f4:	4906      	ldr	r1, [pc, #24]	; (8002210 <HAL_UART_RxCpltCallback+0x48>)
 80021f6:	548b      	strb	r3, [r1, r2]
 80021f8:	e7f1      	b.n	80021de <HAL_UART_RxCpltCallback+0x16>
 80021fa:	4770      	bx	lr
 80021fc:	40004800 	.word	0x40004800
 8002200:	200007f5 	.word	0x200007f5
 8002204:	200006b6 	.word	0x200006b6
 8002208:	20000774 	.word	0x20000774
 800220c:	200006b7 	.word	0x200006b7
 8002210:	20000890 	.word	0x20000890

08002214 <HAL_TIM_PeriodElapsedCallback>:
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8002214:	6803      	ldr	r3, [r0, #0]
 8002216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800221a:	d104      	bne.n	8002226 <HAL_TIM_PeriodElapsedCallback+0x12>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800221c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002220:	4801      	ldr	r0, [pc, #4]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8002222:	f7fe bfa0 	b.w	8001166 <HAL_GPIO_TogglePin>
 8002226:	4770      	bx	lr
 8002228:	40011000 	.word	0x40011000

0800222c <HAL_GPIO_EXTI_Callback>:
	}

}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800222c:	b510      	push	{r4, lr}
 800222e:	4604      	mov	r4, r0
			delay_ms(10);
 8002230:	200a      	movs	r0, #10
 8002232:	f000 ffbd 	bl	80031b0 <delay_ms>
			if(GPIO_Pin==GPIO_PIN_6) R_tgl = 1;
 8002236:	2c40      	cmp	r4, #64	; 0x40
 8002238:	bf04      	itt	eq
 800223a:	2201      	moveq	r2, #1
 800223c:	4b04      	ldreq	r3, [pc, #16]	; (8002250 <HAL_GPIO_EXTI_Callback+0x24>)
			sprintf(str3,"PN : %04x",GPIO_Pin);
 800223e:	4905      	ldr	r1, [pc, #20]	; (8002254 <HAL_GPIO_EXTI_Callback+0x28>)
			if(GPIO_Pin==GPIO_PIN_6) R_tgl = 1;
 8002240:	bf08      	it	eq
 8002242:	701a      	strbeq	r2, [r3, #0]
			sprintf(str3,"PN : %04x",GPIO_Pin);
 8002244:	4804      	ldr	r0, [pc, #16]	; (8002258 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002246:	4622      	mov	r2, r4
}
 8002248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			sprintf(str3,"PN : %04x",GPIO_Pin);
 800224c:	f001 b80e 	b.w	800326c <sprintf>
 8002250:	200006b4 	.word	0x200006b4
 8002254:	08006136 	.word	0x08006136
 8002258:	20000000 	.word	0x20000000

0800225c <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800225c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 8002260:	b510      	push	{r4, lr}
 8002262:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002264:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002266:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002268:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800226a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800226c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800226e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002272:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002274:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002276:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002278:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800227a:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800227c:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800227e:	f7fe ff83 	bl	8001188 <HAL_RCC_OscConfig>
 8002282:	b100      	cbz	r0, 8002286 <SystemClock_Config+0x2a>
 8002284:	e7fe      	b.n	8002284 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002286:	230f      	movs	r3, #15
 8002288:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800228a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800228e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002290:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002292:	4621      	mov	r1, r4
 8002294:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002296:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002298:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800229a:	f7ff f93f 	bl	800151c <HAL_RCC_ClockConfig>
 800229e:	4604      	mov	r4, r0
 80022a0:	b100      	cbz	r0, 80022a4 <SystemClock_Config+0x48>
 80022a2:	e7fe      	b.n	80022a2 <SystemClock_Config+0x46>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80022a4:	f7ff f9de 	bl	8001664 <HAL_RCC_GetHCLKFreq>
 80022a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ac:	fbb0 f0f3 	udiv	r0, r0, r3
 80022b0:	f7fe fe04 	bl	8000ebc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80022b4:	2004      	movs	r0, #4
 80022b6:	f7fe fe17 	bl	8000ee8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80022ba:	4622      	mov	r2, r4
 80022bc:	4621      	mov	r1, r4
 80022be:	f04f 30ff 	mov.w	r0, #4294967295
 80022c2:	f7fe fdbb 	bl	8000e3c <HAL_NVIC_SetPriority>
}
 80022c6:	b010      	add	sp, #64	; 0x40
 80022c8:	bd10      	pop	{r4, pc}
	...

080022cc <main>:
{
 80022cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d0:	b0a5      	sub	sp, #148	; 0x94
  HAL_Init();
 80022d2:	f7fe fd71 	bl	8000db8 <HAL_Init>
  SystemClock_Config();
 80022d6:	f7ff ffc1 	bl	800225c <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022da:	4b53      	ldr	r3, [pc, #332]	; (8002428 <main+0x15c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI1_DC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 80022dc:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022e0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI1_DC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 80022e2:	4852      	ldr	r0, [pc, #328]	; (800242c <main+0x160>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022e4:	f042 0220 	orr.w	r2, r2, #32
 80022e8:	619a      	str	r2, [r3, #24]
 80022ea:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);

  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ec:	2501      	movs	r5, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ee:	f002 0220 	and.w	r2, r2, #32
 80022f2:	9201      	str	r2, [sp, #4]
 80022f4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f6:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2402      	movs	r4, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fa:	f042 0204 	orr.w	r2, r2, #4
 80022fe:	619a      	str	r2, [r3, #24]
 8002300:	699a      	ldr	r2, [r3, #24]
  htim2.Init.Prescaler = 7199;
 8002302:	f641 461f 	movw	r6, #7199	; 0x1c1f
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002306:	f002 0204 	and.w	r2, r2, #4
 800230a:	9202      	str	r2, [sp, #8]
 800230c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800230e:	699a      	ldr	r2, [r3, #24]
 8002310:	f042 0208 	orr.w	r2, r2, #8
 8002314:	619a      	str	r2, [r3, #24]
 8002316:	699a      	ldr	r2, [r3, #24]
 8002318:	f002 0208 	and.w	r2, r2, #8
 800231c:	9203      	str	r2, [sp, #12]
 800231e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002320:	699a      	ldr	r2, [r3, #24]
 8002322:	f042 0210 	orr.w	r2, r2, #16
 8002326:	619a      	str	r2, [r3, #24]
 8002328:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI1_DC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800232a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800232c:	f003 0310 	and.w	r3, r3, #16
 8002330:	9304      	str	r3, [sp, #16]
 8002332:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI1_DC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8002334:	f7fe ff12 	bl	800115c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002338:	2200      	movs	r2, #0
 800233a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800233e:	483c      	ldr	r0, [pc, #240]	; (8002430 <main+0x164>)
 8002340:	f7fe ff0c 	bl	800115c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002344:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002348:	a91c      	add	r1, sp, #112	; 0x70
 800234a:	4839      	ldr	r0, [pc, #228]	; (8002430 <main+0x164>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800234c:	931c      	str	r3, [sp, #112]	; 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234e:	951d      	str	r5, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002350:	941f      	str	r4, [sp, #124]	; 0x7c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002352:	f7fe fe23 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin SPI1_DC_Pin PA10 */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|SPI1_DC_Pin|GPIO_PIN_10;
 8002356:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235a:	a91c      	add	r1, sp, #112	; 0x70
 800235c:	4833      	ldr	r0, [pc, #204]	; (800242c <main+0x160>)
  GPIO_InitStruct.Pin = SPI1_CS_Pin|SPI1_DC_Pin|GPIO_PIN_10;
 800235e:	931c      	str	r3, [sp, #112]	; 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002360:	951d      	str	r5, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002362:	941f      	str	r4, [sp, #124]	; 0x7c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002364:	f7fe fe1a 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002368:	f44f 7370 	mov.w	r3, #960	; 0x3c0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2500      	movs	r5, #0
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800236e:	931c      	str	r3, [sp, #112]	; 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002370:	4b30      	ldr	r3, [pc, #192]	; (8002434 <main+0x168>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002372:	a91c      	add	r1, sp, #112	; 0x70
 8002374:	4830      	ldr	r0, [pc, #192]	; (8002438 <main+0x16c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002376:	931d      	str	r3, [sp, #116]	; 0x74
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	951e      	str	r5, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800237a:	f7fe fe0f 	bl	8000f9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800237e:	462a      	mov	r2, r5
 8002380:	4629      	mov	r1, r5
 8002382:	2017      	movs	r0, #23
 8002384:	f7fe fd5a 	bl	8000e3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002388:	2017      	movs	r0, #23
 800238a:	f7fe fd8b 	bl	8000ea4 <HAL_NVIC_EnableIRQ>
  htim2.Init.Prescaler = 7199;
 800238e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8002392:	4c2a      	ldr	r4, [pc, #168]	; (800243c <main+0x170>)
  htim2.Init.Prescaler = 7199;
 8002394:	e884 0048 	stmia.w	r4, {r3, r6}
  htim2.Init.Period = 9999;
 8002398:	f242 730f 	movw	r3, #9999	; 0x270f
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800239c:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800239e:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 9999;
 80023a0:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a2:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a4:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023a6:	f7ff fc63 	bl	8001c70 <HAL_TIM_Base_Init>
 80023aa:	b100      	cbz	r0, 80023ae <main+0xe2>
 80023ac:	e7fe      	b.n	80023ac <main+0xe0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023b2:	a91c      	add	r1, sp, #112	; 0x70
 80023b4:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023b6:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023b8:	f7ff fac3 	bl	8001942 <HAL_TIM_ConfigClockSource>
 80023bc:	b100      	cbz	r0, 80023c0 <main+0xf4>
 80023be:	e7fe      	b.n	80023be <main+0xf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c0:	9017      	str	r0, [sp, #92]	; 0x5c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023c2:	9018      	str	r0, [sp, #96]	; 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023c4:	a917      	add	r1, sp, #92	; 0x5c
 80023c6:	4620      	mov	r0, r4
 80023c8:	f7ff fc6c 	bl	8001ca4 <HAL_TIMEx_MasterConfigSynchronization>
 80023cc:	b100      	cbz	r0, 80023d0 <main+0x104>
 80023ce:	e7fe      	b.n	80023ce <main+0x102>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023d0:	f44f 7582 	mov.w	r5, #260	; 0x104
  hspi1.Instance = SPI1;
 80023d4:	4b1a      	ldr	r3, [pc, #104]	; (8002440 <main+0x174>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023d6:	4a1b      	ldr	r2, [pc, #108]	; (8002444 <main+0x178>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023d8:	6098      	str	r0, [r3, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023da:	e883 0024 	stmia.w	r3, {r2, r5}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80023e4:	2228      	movs	r2, #40	; 0x28
 80023e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.CRCPolynomial = 10;
 80023e8:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023ea:	60d8      	str	r0, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023ec:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023ee:	6158      	str	r0, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023f0:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023f2:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023f4:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023f6:	4618      	mov	r0, r3
  hspi1.Init.CRCPolynomial = 10;
 80023f8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023fa:	f7ff fa5c 	bl	80018b6 <HAL_SPI_Init>
 80023fe:	b100      	cbz	r0, 8002402 <main+0x136>
 8002400:	e7fe      	b.n	8002400 <main+0x134>
  huart3.Init.BaudRate = 9600;
 8002402:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  huart3.Instance = USART3;
 8002406:	4b10      	ldr	r3, [pc, #64]	; (8002448 <main+0x17c>)
  huart3.Init.BaudRate = 9600;
 8002408:	4910      	ldr	r1, [pc, #64]	; (800244c <main+0x180>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800240a:	6098      	str	r0, [r3, #8]
  huart3.Init.BaudRate = 9600;
 800240c:	e883 0006 	stmia.w	r3, {r1, r2}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002410:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002412:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002414:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002416:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002418:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800241a:	4618      	mov	r0, r3
  huart3.Init.Mode = UART_MODE_TX_RX;
 800241c:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800241e:	f7ff fd39 	bl	8001e94 <HAL_UART_Init>
 8002422:	b1a8      	cbz	r0, 8002450 <main+0x184>
 8002424:	e7fe      	b.n	8002424 <main+0x158>
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
 800242c:	40010800 	.word	0x40010800
 8002430:	40011000 	.word	0x40011000
 8002434:	10110000 	.word	0x10110000
 8002438:	40010c00 	.word	0x40010c00
 800243c:	20000850 	.word	0x20000850
 8002440:	200007f8 	.word	0x200007f8
 8002444:	40013000 	.word	0x40013000
 8002448:	20000774 	.word	0x20000774
 800244c:	40004800 	.word	0x40004800
  while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8002450:	4620      	mov	r0, r4
 8002452:	f7ff fa6b 	bl	800192c <HAL_TIM_Base_Start_IT>
 8002456:	2800      	cmp	r0, #0
 8002458:	d1fa      	bne.n	8002450 <main+0x184>
  while(HAL_UART_Receive_IT(&huart3, (uint8_t *)Rx_Data3, 1)!=HAL_OK);
 800245a:	4d98      	ldr	r5, [pc, #608]	; (80026bc <main+0x3f0>)
 800245c:	4c98      	ldr	r4, [pc, #608]	; (80026c0 <main+0x3f4>)
 800245e:	2201      	movs	r2, #1
 8002460:	4629      	mov	r1, r5
 8002462:	4620      	mov	r0, r4
 8002464:	f7ff fda0 	bl	8001fa8 <HAL_UART_Receive_IT>
 8002468:	2800      	cmp	r0, #0
 800246a:	d1f8      	bne.n	800245e <main+0x192>
  u8g_InitComFn(&u8g, &u8g_dev_sh1106_128x64_hw_spi, u8g_com_hw_spi_fn);
 800246c:	4a95      	ldr	r2, [pc, #596]	; (80026c4 <main+0x3f8>)
 800246e:	4996      	ldr	r1, [pc, #600]	; (80026c8 <main+0x3fc>)
 8002470:	4896      	ldr	r0, [pc, #600]	; (80026cc <main+0x400>)
 8002472:	f000 fd59 	bl	8002f28 <u8g_InitComFn>
  HAL_Delay(100);
 8002476:	2064      	movs	r0, #100	; 0x64
 8002478:	f7fe fcbe 	bl	8000df8 <HAL_Delay>
  u8g_FirstPage(&u8g);
 800247c:	4893      	ldr	r0, [pc, #588]	; (80026cc <main+0x400>)
 800247e:	f000 fd7d 	bl	8002f7c <u8g_FirstPage>
       u8g.font = u8g_font_profont12;
 8002482:	4d92      	ldr	r5, [pc, #584]	; (80026cc <main+0x400>)
 8002484:	4f92      	ldr	r7, [pc, #584]	; (80026d0 <main+0x404>)
       u8g_DrawStr(&u8g, 2, 25," ");
 8002486:	4b93      	ldr	r3, [pc, #588]	; (80026d4 <main+0x408>)
 8002488:	2219      	movs	r2, #25
 800248a:	2102      	movs	r1, #2
 800248c:	488f      	ldr	r0, [pc, #572]	; (80026cc <main+0x400>)
       u8g.font = u8g_font_profont12;
 800248e:	60af      	str	r7, [r5, #8]
       u8g_DrawStr(&u8g, 2, 25," ");
 8002490:	f000 fc96 	bl	8002dc0 <u8g_DrawStr>
  } while ( u8g_NextPage(&u8g) );
 8002494:	488d      	ldr	r0, [pc, #564]	; (80026cc <main+0x400>)
 8002496:	f000 fd74 	bl	8002f82 <u8g_NextPage>
 800249a:	4606      	mov	r6, r0
 800249c:	2800      	cmp	r0, #0
 800249e:	d1f2      	bne.n	8002486 <main+0x1ba>
  char lcd_prt[30]="waiting...";
 80024a0:	4c8d      	ldr	r4, [pc, #564]	; (80026d8 <main+0x40c>)
 80024a2:	ab1c      	add	r3, sp, #112	; 0x70
 80024a4:	6820      	ldr	r0, [r4, #0]
 80024a6:	6861      	ldr	r1, [r4, #4]
 80024a8:	7aa2      	ldrb	r2, [r4, #10]
 80024aa:	c303      	stmia	r3!, {r0, r1}
 80024ac:	8921      	ldrh	r1, [r4, #8]
 80024ae:	709a      	strb	r2, [r3, #2]
 80024b0:	8019      	strh	r1, [r3, #0]
 80024b2:	2213      	movs	r2, #19
 80024b4:	4631      	mov	r1, r6
 80024b6:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80024ba:	f000 fecf 	bl	800325c <memset>
  char ante[10]="ant";
 80024be:	4b87      	ldr	r3, [pc, #540]	; (80026dc <main+0x410>)
 80024c0:	9606      	str	r6, [sp, #24]
 80024c2:	9305      	str	r3, [sp, #20]
 80024c4:	f8ad 601c 	strh.w	r6, [sp, #28]
  char temp[20]="TEMP :         C",   // 7
 80024c8:	f104 031e 	add.w	r3, r4, #30
 80024cc:	aa08      	add	r2, sp, #32
 80024ce:	342e      	adds	r4, #46	; 0x2e
 80024d0:	4616      	mov	r6, r2
 80024d2:	6818      	ldr	r0, [r3, #0]
 80024d4:	6859      	ldr	r1, [r3, #4]
 80024d6:	3308      	adds	r3, #8
 80024d8:	c603      	stmia	r6!, {r0, r1}
 80024da:	42a3      	cmp	r3, r4
 80024dc:	4632      	mov	r2, r6
 80024de:	d1f7      	bne.n	80024d0 <main+0x204>
 80024e0:	781b      	ldrb	r3, [r3, #0]
	   humi[20]="HUMI :         %",
 80024e2:	aa0d      	add	r2, sp, #52	; 0x34
  char temp[20]="TEMP :         C",   // 7
 80024e4:	7033      	strb	r3, [r6, #0]
 80024e6:	2300      	movs	r3, #0
 80024e8:	f8ad 3031 	strh.w	r3, [sp, #49]	; 0x31
 80024ec:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
	   humi[20]="HUMI :         %",
 80024f0:	4b7b      	ldr	r3, [pc, #492]	; (80026e0 <main+0x414>)
 80024f2:	f103 0610 	add.w	r6, r3, #16
 80024f6:	4614      	mov	r4, r2
 80024f8:	6818      	ldr	r0, [r3, #0]
 80024fa:	6859      	ldr	r1, [r3, #4]
 80024fc:	3308      	adds	r3, #8
 80024fe:	c403      	stmia	r4!, {r0, r1}
 8002500:	42b3      	cmp	r3, r6
 8002502:	4622      	mov	r2, r4
 8002504:	d1f7      	bne.n	80024f6 <main+0x22a>
 8002506:	781b      	ldrb	r3, [r3, #0]
	   ch4[20]= "CH4  :         %",
 8002508:	aa12      	add	r2, sp, #72	; 0x48
	   humi[20]="HUMI :         %",
 800250a:	7023      	strb	r3, [r4, #0]
 800250c:	2300      	movs	r3, #0
 800250e:	4692      	mov	sl, r2
 8002510:	f8ad 3045 	strh.w	r3, [sp, #69]	; 0x45
 8002514:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
	   ch4[20]= "CH4  :         %",
 8002518:	4b72      	ldr	r3, [pc, #456]	; (80026e4 <main+0x418>)
 800251a:	f103 0610 	add.w	r6, r3, #16
 800251e:	4614      	mov	r4, r2
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	6859      	ldr	r1, [r3, #4]
 8002524:	3308      	adds	r3, #8
 8002526:	c403      	stmia	r4!, {r0, r1}
 8002528:	42b3      	cmp	r3, r6
 800252a:	4622      	mov	r2, r4
 800252c:	d1f7      	bne.n	800251e <main+0x252>
	  if(SendFlag && count!=0)
 800252e:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8002720 <main+0x454>
	   ch4[20]= "CH4  :         %",
 8002532:	2200      	movs	r2, #0
 8002534:	46c3      	mov	fp, r8
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	7023      	strb	r3, [r4, #0]
	   relay[20]="LIGHT :   "; // 9
 800253a:	4c6b      	ldr	r4, [pc, #428]	; (80026e8 <main+0x41c>)
 800253c:	ab17      	add	r3, sp, #92	; 0x5c
 800253e:	6820      	ldr	r0, [r4, #0]
 8002540:	6861      	ldr	r1, [r4, #4]
	   ch4[20]= "CH4  :         %",
 8002542:	f8ad 2059 	strh.w	r2, [sp, #89]	; 0x59
	   relay[20]="LIGHT :   "; // 9
 8002546:	c303      	stmia	r3!, {r0, r1}
 8002548:	8920      	ldrh	r0, [r4, #8]
 800254a:	7aa1      	ldrb	r1, [r4, #10]
      u8g_FirstPage(&u8g);
 800254c:	4c5f      	ldr	r4, [pc, #380]	; (80026cc <main+0x400>)
	   ch4[20]= "CH4  :         %",
 800254e:	f88d 205b 	strb.w	r2, [sp, #91]	; 0x5b
	   relay[20]="LIGHT :   "; // 9
 8002552:	8018      	strh	r0, [r3, #0]
 8002554:	7099      	strb	r1, [r3, #2]
 8002556:	f8cd 2067 	str.w	r2, [sp, #103]	; 0x67
 800255a:	f8cd 206b 	str.w	r2, [sp, #107]	; 0x6b
 800255e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
	  if(SendFlag && count!=0)
 8002562:	f898 3000 	ldrb.w	r3, [r8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d046      	beq.n	80025f8 <main+0x32c>
 800256a:	4b60      	ldr	r3, [pc, #384]	; (80026ec <main+0x420>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d042      	beq.n	80025f8 <main+0x32c>
		  if(count==36 || count==37)
 8002572:	3b24      	subs	r3, #36	; 0x24
 8002574:	2b01      	cmp	r3, #1
 8002576:	d83a      	bhi.n	80025ee <main+0x322>
			  memset(ante,0x00,10);
 8002578:	2100      	movs	r1, #0
			  memset(lcd_prt,0x00,30);
 800257a:	221e      	movs	r2, #30
 800257c:	a81c      	add	r0, sp, #112	; 0x70
			  memset(ante,0x00,10);
 800257e:	9105      	str	r1, [sp, #20]
 8002580:	9106      	str	r1, [sp, #24]
 8002582:	f8ad 101c 	strh.w	r1, [sp, #28]
			  memset(lcd_prt,0x00,30);
 8002586:	f000 fe69 	bl	800325c <memset>
			  sz = strlen(Rx_Str);
 800258a:	4859      	ldr	r0, [pc, #356]	; (80026f0 <main+0x424>)
 800258c:	f7fd fde0 	bl	8000150 <strlen>
 8002590:	b2c0      	uxtb	r0, r0
			  if(sz==36)
 8002592:	2824      	cmp	r0, #36	; 0x24
 8002594:	d17e      	bne.n	8002694 <main+0x3c8>
				  strncpy(ante,Rx_Str+12,3);
 8002596:	2203      	movs	r2, #3
 8002598:	4956      	ldr	r1, [pc, #344]	; (80026f4 <main+0x428>)
 800259a:	a805      	add	r0, sp, #20
 800259c:	f000 fe8a 	bl	80032b4 <strncpy>
				  strncpy(lcd_prt,Rx_Str+16,20);
 80025a0:	2214      	movs	r2, #20
 80025a2:	4955      	ldr	r1, [pc, #340]	; (80026f8 <main+0x42c>)
				  strncpy(lcd_prt,Rx_Str+17,20);
 80025a4:	a81c      	add	r0, sp, #112	; 0x70
 80025a6:	f000 fe85 	bl	80032b4 <strncpy>
			  strncpy(temp+7,lcd_prt+0,7);
 80025aa:	2207      	movs	r2, #7
 80025ac:	a91c      	add	r1, sp, #112	; 0x70
 80025ae:	f10d 0027 	add.w	r0, sp, #39	; 0x27
 80025b2:	f000 fe7f 	bl	80032b4 <strncpy>
			  strncpy(humi+8,lcd_prt+7,6);
 80025b6:	2206      	movs	r2, #6
 80025b8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 80025bc:	a80f      	add	r0, sp, #60	; 0x3c
 80025be:	f000 fe79 	bl	80032b4 <strncpy>
			  strncpy(ch4+8, lcd_prt+13,6);
 80025c2:	2206      	movs	r2, #6
 80025c4:	f10d 017d 	add.w	r1, sp, #125	; 0x7d
 80025c8:	a814      	add	r0, sp, #80	; 0x50
 80025ca:	f000 fe73 	bl	80032b4 <strncpy>
			  if(lcd_prt[19]=='0')        strncpy(relay+9,"OFF",3);
 80025ce:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 80025d2:	2b30      	cmp	r3, #48	; 0x30
 80025d4:	d168      	bne.n	80026a8 <main+0x3dc>
 80025d6:	4b49      	ldr	r3, [pc, #292]	; (80026fc <main+0x430>)
			  else if(lcd_prt[19]=='1')   strncpy(relay+9,"ON ",3);
 80025d8:	881a      	ldrh	r2, [r3, #0]
 80025da:	789b      	ldrb	r3, [r3, #2]
 80025dc:	f8ad 2065 	strh.w	r2, [sp, #101]	; 0x65
 80025e0:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
			  memset(Rx_Str,0x00,50);
 80025e4:	2232      	movs	r2, #50	; 0x32
 80025e6:	2100      	movs	r1, #0
 80025e8:	4841      	ldr	r0, [pc, #260]	; (80026f0 <main+0x424>)
 80025ea:	f000 fe37 	bl	800325c <memset>
		  SendFlag=0;
 80025ee:	2300      	movs	r3, #0
		  count=0;
 80025f0:	4a3e      	ldr	r2, [pc, #248]	; (80026ec <main+0x420>)
		  SendFlag=0;
 80025f2:	f88b 3000 	strb.w	r3, [fp]
		  count=0;
 80025f6:	7013      	strb	r3, [r2, #0]
	  if(R_tgl)
 80025f8:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8002724 <main+0x458>
 80025fc:	f899 3000 	ldrb.w	r3, [r9]
 8002600:	b18b      	cbz	r3, 8002626 <main+0x35a>
			if(Relay) HAL_UART_Transmit(&huart3,(uint8_t *)&"at+data=00019C:0\r\n", 18,1000);
 8002602:	4e3f      	ldr	r6, [pc, #252]	; (8002700 <main+0x434>)
 8002604:	7833      	ldrb	r3, [r6, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d052      	beq.n	80026b0 <main+0x3e4>
 800260a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800260e:	2212      	movs	r2, #18
 8002610:	493c      	ldr	r1, [pc, #240]	; (8002704 <main+0x438>)
			else      HAL_UART_Transmit(&huart3,(uint8_t *)&"at+data=00019C:1\r\n", 18,1000);
 8002612:	482b      	ldr	r0, [pc, #172]	; (80026c0 <main+0x3f4>)
 8002614:	f7ff fc6c 	bl	8001ef0 <HAL_UART_Transmit>
			R_tgl = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	f889 3000 	strb.w	r3, [r9]
			Relay^=1;
 800261e:	7833      	ldrb	r3, [r6, #0]
 8002620:	f083 0301 	eor.w	r3, r3, #1
 8002624:	7033      	strb	r3, [r6, #0]
      u8g_FirstPage(&u8g);
 8002626:	4620      	mov	r0, r4
 8002628:	f000 fca8 	bl	8002f7c <u8g_FirstPage>
           u8g.font = u8g_font_profont15;
 800262c:	4e36      	ldr	r6, [pc, #216]	; (8002708 <main+0x43c>)
           u8g_DrawStr(&u8g, 2, 10,"ANT : ");
 800262e:	4b37      	ldr	r3, [pc, #220]	; (800270c <main+0x440>)
 8002630:	220a      	movs	r2, #10
 8002632:	2102      	movs	r1, #2
 8002634:	4620      	mov	r0, r4
           u8g.font = u8g_font_profont15;
 8002636:	60ae      	str	r6, [r5, #8]
           u8g_DrawStr(&u8g, 2, 10,"ANT : ");
 8002638:	f000 fbc2 	bl	8002dc0 <u8g_DrawStr>
           u8g_DrawStr(&u8g, 40, 10,ante);
 800263c:	ab05      	add	r3, sp, #20
 800263e:	220a      	movs	r2, #10
 8002640:	2128      	movs	r1, #40	; 0x28
 8002642:	4620      	mov	r0, r4
 8002644:	f000 fbbc 	bl	8002dc0 <u8g_DrawStr>
           u8g_DrawStr(&u8g, 70, 10,str3);
 8002648:	4b31      	ldr	r3, [pc, #196]	; (8002710 <main+0x444>)
 800264a:	220a      	movs	r2, #10
 800264c:	2146      	movs	r1, #70	; 0x46
 800264e:	4620      	mov	r0, r4
           u8g.font = u8g_font_profont12;
 8002650:	60af      	str	r7, [r5, #8]
           u8g_DrawStr(&u8g, 70, 10,str3);
 8002652:	f000 fbb5 	bl	8002dc0 <u8g_DrawStr>
           u8g_DrawStr(&u8g, 2, 24,temp);
 8002656:	ab08      	add	r3, sp, #32
 8002658:	2218      	movs	r2, #24
 800265a:	2102      	movs	r1, #2
 800265c:	4620      	mov	r0, r4
           u8g.font = u8g_font_profont15;
 800265e:	60ae      	str	r6, [r5, #8]
           u8g_DrawStr(&u8g, 2, 24,temp);
 8002660:	f000 fbae 	bl	8002dc0 <u8g_DrawStr>
           u8g_DrawStr(&u8g, 2, 36,humi);
 8002664:	ab0d      	add	r3, sp, #52	; 0x34
 8002666:	2224      	movs	r2, #36	; 0x24
 8002668:	2102      	movs	r1, #2
 800266a:	4620      	mov	r0, r4
 800266c:	f000 fba8 	bl	8002dc0 <u8g_DrawStr>
           u8g_DrawStr(&u8g, 2, 48,ch4);
 8002670:	4653      	mov	r3, sl
 8002672:	2230      	movs	r2, #48	; 0x30
 8002674:	2102      	movs	r1, #2
 8002676:	4620      	mov	r0, r4
 8002678:	f000 fba2 	bl	8002dc0 <u8g_DrawStr>
           u8g_DrawStr(&u8g, 2, 60,relay);
 800267c:	ab17      	add	r3, sp, #92	; 0x5c
 800267e:	223c      	movs	r2, #60	; 0x3c
 8002680:	2102      	movs	r1, #2
 8002682:	4620      	mov	r0, r4
 8002684:	f000 fb9c 	bl	8002dc0 <u8g_DrawStr>
      } while ( u8g_NextPage(&u8g) );
 8002688:	4620      	mov	r0, r4
 800268a:	f000 fc7a 	bl	8002f82 <u8g_NextPage>
 800268e:	2800      	cmp	r0, #0
 8002690:	d1cc      	bne.n	800262c <main+0x360>
 8002692:	e766      	b.n	8002562 <main+0x296>
			  else if(sz==37)
 8002694:	2825      	cmp	r0, #37	; 0x25
 8002696:	d188      	bne.n	80025aa <main+0x2de>
				  strncpy(ante,Rx_Str+12,4);
 8002698:	2204      	movs	r2, #4
 800269a:	4916      	ldr	r1, [pc, #88]	; (80026f4 <main+0x428>)
 800269c:	a805      	add	r0, sp, #20
 800269e:	f000 fe09 	bl	80032b4 <strncpy>
				  strncpy(lcd_prt,Rx_Str+17,20);
 80026a2:	2214      	movs	r2, #20
 80026a4:	491b      	ldr	r1, [pc, #108]	; (8002714 <main+0x448>)
 80026a6:	e77d      	b.n	80025a4 <main+0x2d8>
			  else if(lcd_prt[19]=='1')   strncpy(relay+9,"ON ",3);
 80026a8:	2b31      	cmp	r3, #49	; 0x31
 80026aa:	d19b      	bne.n	80025e4 <main+0x318>
 80026ac:	4b1a      	ldr	r3, [pc, #104]	; (8002718 <main+0x44c>)
 80026ae:	e793      	b.n	80025d8 <main+0x30c>
			else      HAL_UART_Transmit(&huart3,(uint8_t *)&"at+data=00019C:1\r\n", 18,1000);
 80026b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026b4:	2212      	movs	r2, #18
 80026b6:	4919      	ldr	r1, [pc, #100]	; (800271c <main+0x450>)
 80026b8:	e7ab      	b.n	8002612 <main+0x346>
 80026ba:	bf00      	nop
 80026bc:	200007f5 	.word	0x200007f5
 80026c0:	20000774 	.word	0x20000774
 80026c4:	08002951 	.word	0x08002951
 80026c8:	20000010 	.word	0x20000010
 80026cc:	200007b8 	.word	0x200007b8
 80026d0:	080061cf 	.word	0x080061cf
 80026d4:	08006173 	.word	0x08006173
 80026d8:	080060c8 	.word	0x080060c8
 80026dc:	00746e61 	.word	0x00746e61
 80026e0:	080060fa 	.word	0x080060fa
 80026e4:	0800610e 	.word	0x0800610e
 80026e8:	08006122 	.word	0x08006122
 80026ec:	200006b7 	.word	0x200006b7
 80026f0:	20000890 	.word	0x20000890
 80026f4:	2000089c 	.word	0x2000089c
 80026f8:	200008a0 	.word	0x200008a0
 80026fc:	08006140 	.word	0x08006140
 8002700:	200006b5 	.word	0x200006b5
 8002704:	08006148 	.word	0x08006148
 8002708:	08006d2a 	.word	0x08006d2a
 800270c:	0800616e 	.word	0x0800616e
 8002710:	20000000 	.word	0x20000000
 8002714:	200008a1 	.word	0x200008a1
 8002718:	08006144 	.word	0x08006144
 800271c:	0800615b 	.word	0x0800615b
 8002720:	200006b6 	.word	0x200006b6
 8002724:	200006b4 	.word	0x200006b4

08002728 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002728:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <HAL_MspInit+0x88>)
{
 800272a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800272c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	619a      	str	r2, [r3, #24]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	9301      	str	r3, [sp, #4]
 800273e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	f7fe fb6a 	bl	8000e18 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	f06f 000b 	mvn.w	r0, #11
 800274a:	4611      	mov	r1, r2
 800274c:	f7fe fb76 	bl	8000e3c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002750:	2200      	movs	r2, #0
 8002752:	f06f 000a 	mvn.w	r0, #10
 8002756:	4611      	mov	r1, r2
 8002758:	f7fe fb70 	bl	8000e3c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800275c:	2200      	movs	r2, #0
 800275e:	f06f 0009 	mvn.w	r0, #9
 8002762:	4611      	mov	r1, r2
 8002764:	f7fe fb6a 	bl	8000e3c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	f06f 0004 	mvn.w	r0, #4
 800276e:	4611      	mov	r1, r2
 8002770:	f7fe fb64 	bl	8000e3c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	f06f 0003 	mvn.w	r0, #3
 800277a:	4611      	mov	r1, r2
 800277c:	f7fe fb5e 	bl	8000e3c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002780:	2200      	movs	r2, #0
 8002782:	f06f 0001 	mvn.w	r0, #1
 8002786:	4611      	mov	r1, r2
 8002788:	f7fe fb58 	bl	8000e3c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800278c:	2200      	movs	r2, #0
 800278e:	f04f 30ff 	mov.w	r0, #4294967295
 8002792:	4611      	mov	r1, r2
 8002794:	f7fe fb52 	bl	8000e3c <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_MspInit+0x8c>)
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80027a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027aa:	b003      	add	sp, #12
 80027ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80027b0:	40021000 	.word	0x40021000
 80027b4:	40010000 	.word	0x40010000

080027b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 80027ba:	6802      	ldr	r2, [r0, #0]
 80027bc:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <HAL_SPI_MspInit+0x3c>)
 80027be:	429a      	cmp	r2, r3
 80027c0:	d114      	bne.n	80027ec <HAL_SPI_MspInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027c2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80027c6:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c8:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027ce:	619a      	str	r2, [r3, #24]
 80027d0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d2:	4809      	ldr	r0, [pc, #36]	; (80027f8 <HAL_SPI_MspInit+0x40>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80027dc:	23a0      	movs	r3, #160	; 0xa0
 80027de:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e0:	2302      	movs	r3, #2
 80027e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027e4:	2303      	movs	r3, #3
 80027e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e8:	f7fe fbd8 	bl	8000f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027ec:	b007      	add	sp, #28
 80027ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80027f2:	bf00      	nop
 80027f4:	40013000 	.word	0x40013000
 80027f8:	40010800 	.word	0x40010800

080027fc <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 80027fc:	6803      	ldr	r3, [r0, #0]
{
 80027fe:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8002800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002804:	d112      	bne.n	800282c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002806:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800280a:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800280c:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800280e:	f042 0201 	orr.w	r2, r2, #1
 8002812:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002814:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002816:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002818:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002822:	f7fe fb0b 	bl	8000e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002826:	201c      	movs	r0, #28
 8002828:	f7fe fb3c 	bl	8000ea4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800282c:	b003      	add	sp, #12
 800282e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08002834 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002834:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART3)
 8002836:	6802      	ldr	r2, [r0, #0]
 8002838:	4b16      	ldr	r3, [pc, #88]	; (8002894 <HAL_UART_MspInit+0x60>)
{
 800283a:	b086      	sub	sp, #24
  if(huart->Instance==USART3)
 800283c:	429a      	cmp	r2, r3
 800283e:	d127      	bne.n	8002890 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002840:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002844:	69da      	ldr	r2, [r3, #28]
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002846:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 8002848:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800284c:	61da      	str	r2, [r3, #28]
 800284e:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002850:	4811      	ldr	r0, [pc, #68]	; (8002898 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002852:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002856:	9301      	str	r3, [sp, #4]
 8002858:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800285a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800285e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002860:	2302      	movs	r3, #2
 8002862:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002864:	2303      	movs	r3, #3

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002866:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002868:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286a:	f7fe fb97 	bl	8000f9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800286e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002872:	a902      	add	r1, sp, #8
 8002874:	4808      	ldr	r0, [pc, #32]	; (8002898 <HAL_UART_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002876:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002878:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287c:	f7fe fb8e 	bl	8000f9c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002880:	2027      	movs	r0, #39	; 0x27
 8002882:	4622      	mov	r2, r4
 8002884:	4621      	mov	r1, r4
 8002886:	f7fe fad9 	bl	8000e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800288a:	2027      	movs	r0, #39	; 0x27
 800288c:	f7fe fb0a 	bl	8000ea4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002890:	b006      	add	sp, #24
 8002892:	bd10      	pop	{r4, pc}
 8002894:	40004800 	.word	0x40004800
 8002898:	40010c00 	.word	0x40010c00

0800289c <NMI_Handler>:
 800289c:	4770      	bx	lr

0800289e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800289e:	e7fe      	b.n	800289e <HardFault_Handler>

080028a0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80028a0:	e7fe      	b.n	80028a0 <MemManage_Handler>

080028a2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80028a2:	e7fe      	b.n	80028a2 <BusFault_Handler>

080028a4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80028a4:	e7fe      	b.n	80028a4 <UsageFault_Handler>

080028a6 <SVC_Handler>:
 80028a6:	4770      	bx	lr

080028a8 <DebugMon_Handler>:
 80028a8:	4770      	bx	lr

080028aa <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80028aa:	4770      	bx	lr

080028ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80028ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ae:	f7fe fa95 	bl	8000ddc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80028b6:	f7fe bb24 	b.w	8000f02 <HAL_SYSTICK_IRQHandler>

080028ba <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 80028ba:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80028bc:	2040      	movs	r0, #64	; 0x40
 80028be:	f7fe fc57 	bl	8001170 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80028c2:	2080      	movs	r0, #128	; 0x80
 80028c4:	f7fe fc54 	bl	8001170 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80028c8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80028cc:	f7fe fc50 	bl	8001170 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80028d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80028d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80028d8:	f7fe bc4a 	b.w	8001170 <HAL_GPIO_EXTI_IRQHandler>

080028dc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028dc:	4801      	ldr	r0, [pc, #4]	; (80028e4 <TIM2_IRQHandler+0x8>)
 80028de:	f7ff b8ed 	b.w	8001abc <HAL_TIM_IRQHandler>
 80028e2:	bf00      	nop
 80028e4:	20000850 	.word	0x20000850

080028e8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80028e8:	4801      	ldr	r0, [pc, #4]	; (80028f0 <USART3_IRQHandler+0x8>)
 80028ea:	f7ff bbc5 	b.w	8002078 <HAL_UART_IRQHandler>
 80028ee:	bf00      	nop
 80028f0:	20000774 	.word	0x20000774

080028f4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <SystemInit+0x40>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	f042 0201 	orr.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <SystemInit+0x44>)
 8002902:	400a      	ands	r2, r1
 8002904:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800290c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002910:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002918:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002920:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002922:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002926:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002928:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <SystemInit+0x48>)
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	f8ff0000 	.word	0xf8ff0000
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <u8g_Delay>:

 #include "u8g_arm.h"
 #include "userDelay.h"
 void u8g_Delay(uint16_t val)
 {
      delay_ms(val);
 8002940:	f000 bc36 	b.w	80031b0 <delay_ms>

08002944 <u8g_MicroDelay>:
 }
 void u8g_MicroDelay(void)
 {
	 delay_us(1);
 8002944:	2001      	movs	r0, #1
 8002946:	f000 bc2a 	b.w	800319e <delay_us>

0800294a <u8g_10MicroDelay>:
 }
 void u8g_10MicroDelay(void)
 {
      delay_us(10);
 800294a:	200a      	movs	r0, #10
 800294c:	f000 bc27 	b.w	800319e <delay_us>

08002950 <u8g_com_hw_spi_fn>:
 }
 uint8_t u8g_com_hw_spi_fn(u8g_t *u8g, uint8_t msg, uint8_t arg_val, void *arg_ptr)
 {
 8002950:	b513      	push	{r0, r1, r4, lr}
  switch(msg)
 8002952:	3901      	subs	r1, #1
 {
 8002954:	4618      	mov	r0, r3
 8002956:	f88d 2007 	strb.w	r2, [sp, #7]
  switch(msg)
 800295a:	2906      	cmp	r1, #6
 800295c:	d810      	bhi.n	8002980 <u8g_com_hw_spi_fn+0x30>
 800295e:	e8df f001 	tbb	[pc, r1]
 8002962:	041e      	.short	0x041e
 8002964:	42332312 	.word	0x42332312
 8002968:	42          	.byte	0x42
 8002969:	00          	.byte	0x00
    break;
   case U8G_COM_MSG_INIT:
    u8g_MicroDelay();
    break;
   case U8G_COM_MSG_ADDRESS:           /* define cmd (arg_val = 0) or data mode (arg_val = 1) */
    u8g_10MicroDelay();
 800296a:	f7ff ffee 	bl	800294a <u8g_10MicroDelay>
    HAL_GPIO_WritePin(PORT, DC, arg_val);
 800296e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8002972:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002976:	4823      	ldr	r0, [pc, #140]	; (8002a04 <u8g_com_hw_spi_fn+0xb4>)
 8002978:	f7fe fbf0 	bl	800115c <HAL_GPIO_WritePin>
    u8g_10MicroDelay();
 800297c:	f7ff ffe5 	bl	800294a <u8g_10MicroDelay>
         arg_val = 0;
    }
    break;
  }
  return 1;
 }
 8002980:	2001      	movs	r0, #1
 8002982:	b002      	add	sp, #8
 8002984:	bd10      	pop	{r4, pc}
    if ( arg_val == 0 )
 8002986:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800298a:	b95b      	cbnz	r3, 80029a4 <u8g_com_hw_spi_fn+0x54>
    	delay_ms(1);
 800298c:	2001      	movs	r0, #1
 800298e:	f000 fc0f 	bl	80031b0 <delay_ms>
         HAL_GPIO_WritePin(PORT, CS, GPIO_PIN_SET);
 8002992:	2201      	movs	r2, #1
      HAL_GPIO_WritePin(PORT, CS, GPIO_PIN_RESET);
 8002994:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002998:	481a      	ldr	r0, [pc, #104]	; (8002a04 <u8g_com_hw_spi_fn+0xb4>)
 800299a:	f7fe fbdf 	bl	800115c <HAL_GPIO_WritePin>
      u8g_MicroDelay();
 800299e:	f7ff ffd1 	bl	8002944 <u8g_MicroDelay>
    break;
 80029a2:	e7ed      	b.n	8002980 <u8g_com_hw_spi_fn+0x30>
      HAL_GPIO_WritePin(PORT, CS, GPIO_PIN_RESET);
 80029a4:	2200      	movs	r2, #0
 80029a6:	e7f5      	b.n	8002994 <u8g_com_hw_spi_fn+0x44>
	      HAL_GPIO_WritePin(PORT, RES, GPIO_PIN_RESET);
 80029a8:	2200      	movs	r2, #0
 80029aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029ae:	4815      	ldr	r0, [pc, #84]	; (8002a04 <u8g_com_hw_spi_fn+0xb4>)
 80029b0:	f7fe fbd4 	bl	800115c <HAL_GPIO_WritePin>
	      delay_ms(1);
 80029b4:	2001      	movs	r0, #1
 80029b6:	f000 fbfb 	bl	80031b0 <delay_ms>
		  HAL_GPIO_WritePin(PORT, RES, GPIO_PIN_SET);
 80029ba:	2201      	movs	r2, #1
 80029bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029c0:	4810      	ldr	r0, [pc, #64]	; (8002a04 <u8g_com_hw_spi_fn+0xb4>)
 80029c2:	f7fe fbcb 	bl	800115c <HAL_GPIO_WritePin>
    break;
 80029c6:	e7db      	b.n	8002980 <u8g_com_hw_spi_fn+0x30>
     HAL_SPI_Transmit(&SPI_HANDLER, &arg_val, 1, 10000);
 80029c8:	f242 7310 	movw	r3, #10000	; 0x2710
 80029cc:	2201      	movs	r2, #1
 80029ce:	f10d 0107 	add.w	r1, sp, #7
 80029d2:	480d      	ldr	r0, [pc, #52]	; (8002a08 <u8g_com_hw_spi_fn+0xb8>)
 80029d4:	f7fe fec3 	bl	800175e <HAL_SPI_Transmit>
     while(HAL_SPI_GetState(&SPI_HANDLER) != HAL_SPI_STATE_READY);
 80029d8:	4c0b      	ldr	r4, [pc, #44]	; (8002a08 <u8g_com_hw_spi_fn+0xb8>)
 80029da:	4620      	mov	r0, r4
 80029dc:	f7fe ff68 	bl	80018b0 <HAL_SPI_GetState>
 80029e0:	2801      	cmp	r0, #1
 80029e2:	d1fa      	bne.n	80029da <u8g_com_hw_spi_fn+0x8a>
 80029e4:	e7db      	b.n	800299e <u8g_com_hw_spi_fn+0x4e>
         HAL_SPI_Transmit(&SPI_HANDLER, (uint8_t *)arg_ptr, arg_val, 10000);
 80029e6:	4601      	mov	r1, r0
 80029e8:	f242 7310 	movw	r3, #10000	; 0x2710
 80029ec:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80029f0:	4805      	ldr	r0, [pc, #20]	; (8002a08 <u8g_com_hw_spi_fn+0xb8>)
 80029f2:	f7fe feb4 	bl	800175e <HAL_SPI_Transmit>
         while(HAL_SPI_GetState(&SPI_HANDLER) != HAL_SPI_STATE_READY);
 80029f6:	4c04      	ldr	r4, [pc, #16]	; (8002a08 <u8g_com_hw_spi_fn+0xb8>)
 80029f8:	4620      	mov	r0, r4
 80029fa:	f7fe ff59 	bl	80018b0 <HAL_SPI_GetState>
 80029fe:	2801      	cmp	r0, #1
 8002a00:	d1fa      	bne.n	80029f8 <u8g_com_hw_spi_fn+0xa8>
 8002a02:	e7cc      	b.n	800299e <u8g_com_hw_spi_fn+0x4e>
 8002a04:	40010800 	.word	0x40010800
 8002a08:	200007f8 	.word	0x200007f8

08002a0c <u8g_IsBBXIntersection>:
  }
}


uint8_t u8g_IsBBXIntersection(u8g_t *u8g, u8g_uint_t x, u8g_uint_t y, u8g_uint_t w, u8g_uint_t h)
{
 8002a0c:	b570      	push	{r4, r5, r6, lr}
  register u8g_uint_t tmp;
  tmp = y;
  tmp += h;
  tmp--;
 8002a0e:	f89d 4010 	ldrb.w	r4, [sp, #16]
  if ( v0 <= a1 )
 8002a12:	f890 603b 	ldrb.w	r6, [r0, #59]	; 0x3b
  tmp--;
 8002a16:	3c01      	subs	r4, #1
 8002a18:	4414      	add	r4, r2
  if ( v0 <= a1 )
 8002a1a:	4296      	cmp	r6, r2
  tmp--;
 8002a1c:	b2e4      	uxtb	r4, r4
  if ( u8g_is_intersection_decision_tree(u8g->current_page.y0, u8g->current_page.y1, y, tmp) == 0 )
 8002a1e:	f890 5039 	ldrb.w	r5, [r0, #57]	; 0x39
  if ( v0 <= a1 )
 8002a22:	d30f      	bcc.n	8002a44 <u8g_IsBBXIntersection+0x38>
    if ( v1 >= a0 )
 8002a24:	42ac      	cmp	r4, r5
 8002a26:	d201      	bcs.n	8002a2c <u8g_IsBBXIntersection+0x20>
      if ( v0 > v1 )
 8002a28:	42a2      	cmp	r2, r4
 8002a2a:	d90d      	bls.n	8002a48 <u8g_IsBBXIntersection+0x3c>
    return 0; 
  
  tmp = x;
  tmp += w;
  tmp--;
  return u8g_is_intersection_decision_tree(u8g->current_page.x0, u8g->current_page.x1, x, tmp);
 8002a2c:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
  if ( v0 <= a1 )
 8002a30:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
  tmp--;
 8002a34:	3b01      	subs	r3, #1
 8002a36:	440b      	add	r3, r1
  if ( v0 <= a1 )
 8002a38:	4288      	cmp	r0, r1
  tmp--;
 8002a3a:	b2db      	uxtb	r3, r3
  if ( v0 <= a1 )
 8002a3c:	d206      	bcs.n	8002a4c <u8g_IsBBXIntersection+0x40>
    if ( v1 >= a0 )
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d206      	bcs.n	8002a50 <u8g_IsBBXIntersection+0x44>
 8002a42:	e001      	b.n	8002a48 <u8g_IsBBXIntersection+0x3c>
 8002a44:	42ac      	cmp	r4, r5
 8002a46:	d2ef      	bcs.n	8002a28 <u8g_IsBBXIntersection+0x1c>
    return 0; 
 8002a48:	2000      	movs	r0, #0
 8002a4a:	bd70      	pop	{r4, r5, r6, pc}
    if ( v1 >= a0 )
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d204      	bcs.n	8002a5a <u8g_IsBBXIntersection+0x4e>
    return 0; 
 8002a50:	4299      	cmp	r1, r3
 8002a52:	bf94      	ite	ls
 8002a54:	2000      	movls	r0, #0
 8002a56:	2001      	movhi	r0, #1
 8002a58:	bd70      	pop	{r4, r5, r6, pc}
      return 1;
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	bd70      	pop	{r4, r5, r6, pc}

08002a5e <u8g_InitCom>:
*/

#include "u8g.h"

uint8_t u8g_InitCom(u8g_t *u8g, u8g_dev_t *dev, uint8_t clk_cycle_time)
{
 8002a5e:	b410      	push	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_INIT, clk_cycle_time, NULL);
 8002a60:	688c      	ldr	r4, [r1, #8]
 8002a62:	2300      	movs	r3, #0
 8002a64:	46a4      	mov	ip, r4
 8002a66:	2101      	movs	r1, #1
}
 8002a68:	bc10      	pop	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_INIT, clk_cycle_time, NULL);
 8002a6a:	4760      	bx	ip

08002a6c <u8g_SetChipSelect>:
  dev->com_fn(u8g, U8G_COM_MSG_STOP, 0, NULL);
}

/* cs contains the chip number, which should be enabled */
void u8g_SetChipSelect(u8g_t *u8g, u8g_dev_t *dev, uint8_t cs)
{
 8002a6c:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_CHIP_SELECT, cs, NULL);
 8002a6e:	688c      	ldr	r4, [r1, #8]
 8002a70:	2300      	movs	r3, #0
 8002a72:	46a4      	mov	ip, r4
 8002a74:	2103      	movs	r1, #3
}
 8002a76:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_CHIP_SELECT, cs, NULL);
 8002a78:	4760      	bx	ip

08002a7a <u8g_SetResetLow>:

void u8g_SetResetLow(u8g_t *u8g, u8g_dev_t *dev)
{
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8002a7a:	2300      	movs	r3, #0
{
 8002a7c:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8002a7e:	688c      	ldr	r4, [r1, #8]
 8002a80:	461a      	mov	r2, r3
 8002a82:	46a4      	mov	ip, r4
 8002a84:	2104      	movs	r1, #4
}
 8002a86:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 0, NULL);
 8002a88:	4760      	bx	ip

08002a8a <u8g_SetResetHigh>:

void u8g_SetResetHigh(u8g_t *u8g, u8g_dev_t *dev)
{
 8002a8a:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 1, NULL);
 8002a8c:	688c      	ldr	r4, [r1, #8]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	46a4      	mov	ip, r4
 8002a92:	2201      	movs	r2, #1
 8002a94:	2104      	movs	r1, #4
}
 8002a96:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_RESET, 1, NULL);
 8002a98:	4760      	bx	ip

08002a9a <u8g_SetAddress>:


void u8g_SetAddress(u8g_t *u8g, u8g_dev_t *dev, uint8_t address)
{
 8002a9a:	b410      	push	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_ADDRESS, address, NULL);
 8002a9c:	688c      	ldr	r4, [r1, #8]
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	46a4      	mov	ip, r4
 8002aa2:	2102      	movs	r1, #2
}
 8002aa4:	bc10      	pop	{r4}
  dev->com_fn(u8g, U8G_COM_MSG_ADDRESS, address, NULL);
 8002aa6:	4760      	bx	ip

08002aa8 <u8g_WriteByte>:

uint8_t u8g_WriteByte(u8g_t *u8g, u8g_dev_t *dev, uint8_t val)
{
 8002aa8:	b410      	push	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_BYTE, val, NULL);
 8002aaa:	688c      	ldr	r4, [r1, #8]
 8002aac:	2300      	movs	r3, #0
 8002aae:	46a4      	mov	ip, r4
 8002ab0:	2105      	movs	r1, #5
}
 8002ab2:	bc10      	pop	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_BYTE, val, NULL);
 8002ab4:	4760      	bx	ip

08002ab6 <u8g_WriteSequence>:

uint8_t u8g_WriteSequence(u8g_t *u8g, u8g_dev_t *dev, uint8_t cnt, uint8_t *seq)
{
 8002ab6:	b410      	push	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_SEQ, cnt, seq);
 8002ab8:	688c      	ldr	r4, [r1, #8]
 8002aba:	2106      	movs	r1, #6
 8002abc:	46a4      	mov	ip, r4
}
 8002abe:	bc10      	pop	{r4}
  return dev->com_fn(u8g, U8G_COM_MSG_WRITE_SEQ, cnt, seq);
 8002ac0:	4760      	bx	ip

08002ac2 <u8g_WriteEscSeqP>:
#define U8G_ESC_255 255, 255
#define U8G_ESC_RST(x) 255, (0xc0 | ((x)&0x0f))

*/
uint8_t u8g_WriteEscSeqP(u8g_t *u8g, u8g_dev_t *dev, const uint8_t *esc_seq)
{
 8002ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac4:	4605      	mov	r5, r0
 8002ac6:	460e      	mov	r6, r1
 8002ac8:	1e57      	subs	r7, r2, #1
  uint8_t is_escape = 0;
 8002aca:	2000      	movs	r0, #0
  uint8_t value;
  for(;;)
  {
    value = u8g_pgm_read(esc_seq);
 8002acc:	f817 4f01 	ldrb.w	r4, [r7, #1]!
    if ( is_escape == 0 )
 8002ad0:	b950      	cbnz	r0, 8002ae8 <u8g_WriteEscSeqP+0x26>
    {
      if ( value != 255 )
 8002ad2:	2cff      	cmp	r4, #255	; 0xff
 8002ad4:	d038      	beq.n	8002b48 <u8g_WriteEscSeqP+0x86>
    }
    else
    {
      if ( value == 255 )
      {
        if ( u8g_WriteByte(u8g, dev, value) == 0 )
 8002ad6:	4622      	mov	r2, r4
 8002ad8:	4631      	mov	r1, r6
 8002ada:	4628      	mov	r0, r5
 8002adc:	f7ff ffe4 	bl	8002aa8 <u8g_WriteByte>
 8002ae0:	2800      	cmp	r0, #0
 8002ae2:	d1f2      	bne.n	8002aca <u8g_WriteEscSeqP+0x8>
          return 0;
 8002ae4:	2000      	movs	r0, #0
      is_escape = 0;
    }
    esc_seq++;
  }
  return 1;
}
 8002ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( value == 255 )
 8002ae8:	2cff      	cmp	r4, #255	; 0xff
 8002aea:	d0f4      	beq.n	8002ad6 <u8g_WriteEscSeqP+0x14>
      else if ( value == 254 )
 8002aec:	2cfe      	cmp	r4, #254	; 0xfe
 8002aee:	d0fa      	beq.n	8002ae6 <u8g_WriteEscSeqP+0x24>
      else if ( value >= 0x0f0 )
 8002af0:	2cef      	cmp	r4, #239	; 0xef
 8002af2:	d8ea      	bhi.n	8002aca <u8g_WriteEscSeqP+0x8>
      else if ( value >= 0xe0  )
 8002af4:	2cdf      	cmp	r4, #223	; 0xdf
 8002af6:	d906      	bls.n	8002b06 <u8g_WriteEscSeqP+0x44>
        u8g_SetAddress(u8g, dev, value & 0x0f);
 8002af8:	f004 020f 	and.w	r2, r4, #15
 8002afc:	4631      	mov	r1, r6
 8002afe:	4628      	mov	r0, r5
 8002b00:	f7ff ffcb 	bl	8002a9a <u8g_SetAddress>
 8002b04:	e7e1      	b.n	8002aca <u8g_WriteEscSeqP+0x8>
      else if ( value >= 0xd0 )
 8002b06:	2ccf      	cmp	r4, #207	; 0xcf
 8002b08:	d906      	bls.n	8002b18 <u8g_WriteEscSeqP+0x56>
        u8g_SetChipSelect(u8g, dev, value & 0x0f);
 8002b0a:	f004 020f 	and.w	r2, r4, #15
 8002b0e:	4631      	mov	r1, r6
 8002b10:	4628      	mov	r0, r5
 8002b12:	f7ff ffab 	bl	8002a6c <u8g_SetChipSelect>
 8002b16:	e7d8      	b.n	8002aca <u8g_WriteEscSeqP+0x8>
      else if ( value >= 0xc0 )
 8002b18:	2cbf      	cmp	r4, #191	; 0xbf
 8002b1a:	d912      	bls.n	8002b42 <u8g_WriteEscSeqP+0x80>
 8002b1c:	0124      	lsls	r4, r4, #4
        value+=2;
 8002b1e:	3402      	adds	r4, #2
        u8g_SetResetLow(u8g, dev);
 8002b20:	4631      	mov	r1, r6
 8002b22:	4628      	mov	r0, r5
        u8g_Delay(value);
 8002b24:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        u8g_SetResetLow(u8g, dev);
 8002b28:	f7ff ffa7 	bl	8002a7a <u8g_SetResetLow>
        u8g_Delay(value);
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7ff ff07 	bl	8002940 <u8g_Delay>
        u8g_SetResetHigh(u8g, dev);
 8002b32:	4631      	mov	r1, r6
 8002b34:	4628      	mov	r0, r5
 8002b36:	f7ff ffa8 	bl	8002a8a <u8g_SetResetHigh>
        u8g_Delay(value);
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	f7ff ff00 	bl	8002940 <u8g_Delay>
 8002b40:	e7c3      	b.n	8002aca <u8g_WriteEscSeqP+0x8>
      else if ( value <= 127 )
 8002b42:	0623      	lsls	r3, r4, #24
 8002b44:	d4c1      	bmi.n	8002aca <u8g_WriteEscSeqP+0x8>
 8002b46:	e7f8      	b.n	8002b3a <u8g_WriteEscSeqP+0x78>
        is_escape = 1;
 8002b48:	2001      	movs	r0, #1
    value = u8g_pgm_read(esc_seq);
 8002b4a:	e7bf      	b.n	8002acc <u8g_WriteEscSeqP+0xa>

08002b4c <u8g_com_null_fn>:
      break;
    case U8G_COM_MSG_WRITE_SEQ:
      break;
  }
  return 1;
}
 8002b4c:	2001      	movs	r0, #1
 8002b4e:	4770      	bx	lr

08002b50 <u8g_dev_sh1106_128x64_fn>:
  }
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
}

uint8_t u8g_dev_sh1106_128x64_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8002b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b54:	4698      	mov	r8, r3
  switch(msg)
 8002b56:	f1a2 030a 	sub.w	r3, r2, #10
{
 8002b5a:	4605      	mov	r5, r0
 8002b5c:	460c      	mov	r4, r1
 8002b5e:	4616      	mov	r6, r2
  switch(msg)
 8002b60:	2b0b      	cmp	r3, #11
 8002b62:	d80f      	bhi.n	8002b84 <u8g_dev_sh1106_128x64_fn+0x34>
 8002b64:	e8df f003 	tbb	[pc, r3]
 8002b68:	0e0e0e06 	.word	0x0e0e0e06
 8002b6c:	3a320e0e 	.word	0x3a320e0e
 8002b70:	160e0e0e 	.word	0x160e0e0e
  {
    case U8G_DEV_MSG_INIT:
      u8g_InitCom(u8g, dev, U8G_SPI_CLK_CYCLE_300NS);
 8002b74:	2202      	movs	r2, #2
 8002b76:	f7ff ff72 	bl	8002a5e <u8g_InitCom>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd1306_128x64_init_seq);
 8002b7a:	4a1a      	ldr	r2, [pc, #104]	; (8002be4 <u8g_dev_sh1106_128x64_fn+0x94>)
 8002b7c:	4621      	mov	r1, r4
 8002b7e:	4628      	mov	r0, r5
 8002b80:	f7ff ff9f 	bl	8002ac2 <u8g_WriteEscSeqP>
      return 1;
    case U8G_DEV_MSG_SLEEP_OFF:
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
      return 1;
  }
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
 8002b84:	4643      	mov	r3, r8
 8002b86:	4632      	mov	r2, r6
 8002b88:	4621      	mov	r1, r4
 8002b8a:	4628      	mov	r0, r5
}
 8002b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return u8g_dev_pb8v1_base_fn(u8g, dev, msg, arg);
 8002b90:	f000 bac8 	b.w	8003124 <u8g_dev_pb8v1_base_fn>
        u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 8002b94:	684f      	ldr	r7, [r1, #4]
        u8g_WriteEscSeqP(u8g, dev, u8g_dev_sh1106_128x64_data_start);    
 8002b96:	4a14      	ldr	r2, [pc, #80]	; (8002be8 <u8g_dev_sh1106_128x64_fn+0x98>)
 8002b98:	f7ff ff93 	bl	8002ac2 <u8g_WriteEscSeqP>
        u8g_WriteByte(u8g, dev, 0x0b0 | pb->p.page); /* select current page (SSD1306) */
 8002b9c:	793a      	ldrb	r2, [r7, #4]
 8002b9e:	4621      	mov	r1, r4
 8002ba0:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8002ba4:	4628      	mov	r0, r5
 8002ba6:	f7ff ff7f 	bl	8002aa8 <u8g_WriteByte>
        u8g_SetAddress(u8g, dev, 1);           /* data mode */
 8002baa:	2201      	movs	r2, #1
 8002bac:	4621      	mov	r1, r4
 8002bae:	4628      	mov	r0, r5
 8002bb0:	f7ff ff73 	bl	8002a9a <u8g_SetAddress>
        if ( u8g_pb_WriteBuffer(pb, u8g, dev) == 0 )
 8002bb4:	4622      	mov	r2, r4
 8002bb6:	4629      	mov	r1, r5
 8002bb8:	4638      	mov	r0, r7
 8002bba:	f000 fa5b 	bl	8003074 <u8g_pb_WriteBuffer>
 8002bbe:	b178      	cbz	r0, 8002be0 <u8g_dev_sh1106_128x64_fn+0x90>
        u8g_SetChipSelect(u8g, dev, 0);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	4621      	mov	r1, r4
 8002bc4:	4628      	mov	r0, r5
 8002bc6:	f7ff ff51 	bl	8002a6c <u8g_SetChipSelect>
      break;
 8002bca:	e7db      	b.n	8002b84 <u8g_dev_sh1106_128x64_fn+0x34>
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_on);    
 8002bcc:	4a07      	ldr	r2, [pc, #28]	; (8002bec <u8g_dev_sh1106_128x64_fn+0x9c>)
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
 8002bce:	4621      	mov	r1, r4
 8002bd0:	4628      	mov	r0, r5
 8002bd2:	f7ff ff76 	bl	8002ac2 <u8g_WriteEscSeqP>
      return 1;
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      u8g_WriteEscSeqP(u8g, dev, u8g_dev_ssd13xx_sleep_off);    
 8002bdc:	4a04      	ldr	r2, [pc, #16]	; (8002bf0 <u8g_dev_sh1106_128x64_fn+0xa0>)
 8002bde:	e7f6      	b.n	8002bce <u8g_dev_sh1106_128x64_fn+0x7e>
}
 8002be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002be4:	08006195 	.word	0x08006195
 8002be8:	0800618d 	.word	0x0800618d
 8002bec:	080061c6 	.word	0x080061c6
 8002bf0:	080061bb 	.word	0x080061bb

08002bf4 <u8g_font_get_word>:

static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset) U8G_NOINLINE; 
static uint16_t u8g_font_get_word(const u8g_fntpgm_uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 8002bf4:	1842      	adds	r2, r0, r1
    pos = u8g_pgm_read( (u8g_pgm_uint8_t *)font );
 8002bf6:	5c43      	ldrb	r3, [r0, r1]
    font++;
    pos <<= 8;
    pos += u8g_pgm_read( (u8g_pgm_uint8_t *)font);
 8002bf8:	7850      	ldrb	r0, [r2, #1]
 8002bfa:	eb00 2003 	add.w	r0, r0, r3, lsl #8
    return pos;
}
 8002bfe:	b280      	uxth	r0, r0
 8002c00:	4770      	bx	lr

08002c02 <u8g_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g_uint_t u8g_font_calc_vref_font(u8g_t *u8g)
{
  return 0;
}
 8002c02:	2000      	movs	r0, #0
 8002c04:	4770      	bx	lr

08002c06 <u8g_font_GetFormat.isra.0>:
}
 8002c06:	4770      	bx	lr

08002c08 <u8g_font_GetFontGlyphStructureSize.isra.1>:
static uint8_t u8g_font_GetFontGlyphStructureSize(const u8g_fntpgm_uint8_t *font)
 8002c08:	b508      	push	{r3, lr}
  switch(u8g_font_GetFormat(font))
 8002c0a:	f7ff fffc 	bl	8002c06 <u8g_font_GetFormat.isra.0>
 8002c0e:	b118      	cbz	r0, 8002c18 <u8g_font_GetFontGlyphStructureSize.isra.1+0x10>
 8002c10:	2802      	cmp	r0, #2
 8002c12:	d001      	beq.n	8002c18 <u8g_font_GetFontGlyphStructureSize.isra.1+0x10>
    case 1: return 3;
 8002c14:	2003      	movs	r0, #3
 8002c16:	bd08      	pop	{r3, pc}
    case 0: return 6;
 8002c18:	2006      	movs	r0, #6
}
 8002c1a:	bd08      	pop	{r3, pc}

08002c1c <u8g_font_GetEncoding65Pos>:
    return u8g_font_get_word(font, 6);
 8002c1c:	2106      	movs	r1, #6
 8002c1e:	f7ff bfe9 	b.w	8002bf4 <u8g_font_get_word>

08002c22 <u8g_font_GetEncoding97Pos>:
    return u8g_font_get_word(font, 8);
 8002c22:	2108      	movs	r1, #8
 8002c24:	f7ff bfe6 	b.w	8002bf4 <u8g_font_get_word>

08002c28 <u8g_font_GetFontStartEncoding>:
}
 8002c28:	7a80      	ldrb	r0, [r0, #10]
 8002c2a:	4770      	bx	lr

08002c2c <u8g_font_GetFontEndEncoding>:
}
 8002c2c:	7ac0      	ldrb	r0, [r0, #11]
 8002c2e:	4770      	bx	lr

08002c30 <u8g_GetGlyph>:
{
 8002c30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *p = (uint8_t *)(u8g->font);
 8002c34:	6884      	ldr	r4, [r0, #8]
{
 8002c36:	4605      	mov	r5, r0
 8002c38:	7823      	ldrb	r3, [r4, #0]
 8002c3a:	468a      	mov	sl, r1
  uint8_t font_format = u8g_font_GetFormat(u8g->font);
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff ffe2 	bl	8002c06 <u8g_font_GetFormat.isra.0>
 8002c42:	4607      	mov	r7, r0
  uint8_t data_structure_size = u8g_font_GetFontGlyphStructureSize(u8g->font);
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ffdf 	bl	8002c08 <u8g_font_GetFontGlyphStructureSize.isra.1>
    mask = 15;
 8002c4a:	2f01      	cmp	r7, #1
  uint8_t data_structure_size = u8g_font_GetFontGlyphStructureSize(u8g->font);
 8002c4c:	4681      	mov	r9, r0
  start = u8g_font_GetFontStartEncoding(u8g->font);
 8002c4e:	4620      	mov	r0, r4
    mask = 15;
 8002c50:	bf14      	ite	ne
 8002c52:	f04f 08ff 	movne.w	r8, #255	; 0xff
 8002c56:	f04f 080f 	moveq.w	r8, #15
  start = u8g_font_GetFontStartEncoding(u8g->font);
 8002c5a:	f7ff ffe5 	bl	8002c28 <u8g_font_GetFontStartEncoding>
 8002c5e:	4606      	mov	r6, r0
  end = u8g_font_GetFontEndEncoding(u8g->font);
 8002c60:	4620      	mov	r0, r4
 8002c62:	f7ff ffe3 	bl	8002c2c <u8g_font_GetFontEndEncoding>
 8002c66:	4683      	mov	fp, r0
  pos = u8g_font_GetEncoding97Pos(u8g->font);
 8002c68:	4620      	mov	r0, r4
 8002c6a:	f7ff ffda 	bl	8002c22 <u8g_font_GetEncoding97Pos>
  if ( requested_encoding >= 97 && pos > 0 )
 8002c6e:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 8002c72:	d90d      	bls.n	8002c90 <u8g_GetGlyph+0x60>
 8002c74:	b160      	cbz	r0, 8002c90 <u8g_GetGlyph+0x60>
    start = 97;
 8002c76:	2661      	movs	r6, #97	; 0x61
    p+= pos;
 8002c78:	4420      	add	r0, r4
  if ( requested_encoding > end )
 8002c7a:	45d3      	cmp	fp, sl
 8002c7c:	d215      	bcs.n	8002caa <u8g_GetGlyph+0x7a>
  u8g->glyph_dx = 0;
 8002c7e:	2000      	movs	r0, #0
 8002c80:	7728      	strb	r0, [r5, #28]
  u8g->glyph_width = 0;
 8002c82:	77e8      	strb	r0, [r5, #31]
  u8g->glyph_height = 0;
 8002c84:	f885 0020 	strb.w	r0, [r5, #32]
  u8g->glyph_x = 0;
 8002c88:	7768      	strb	r0, [r5, #29]
  u8g->glyph_y = 0;
 8002c8a:	77a8      	strb	r0, [r5, #30]
 8002c8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pos = u8g_font_GetEncoding65Pos(u8g->font);
 8002c90:	4620      	mov	r0, r4
 8002c92:	f7ff ffc3 	bl	8002c1c <u8g_font_GetEncoding65Pos>
    if ( requested_encoding >= 65 && pos > 0 )
 8002c96:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8002c9a:	d903      	bls.n	8002ca4 <u8g_GetGlyph+0x74>
 8002c9c:	b110      	cbz	r0, 8002ca4 <u8g_GetGlyph+0x74>
      p+= pos;
 8002c9e:	4420      	add	r0, r4
      start = 65;
 8002ca0:	2641      	movs	r6, #65	; 0x41
 8002ca2:	e7ea      	b.n	8002c7a <u8g_GetGlyph+0x4a>
      p += U8G_FONT_DATA_STRUCT_SIZE;       /* skip font general information */  
 8002ca4:	f104 0011 	add.w	r0, r4, #17
 8002ca8:	e7e7      	b.n	8002c7a <u8g_GetGlyph+0x4a>
  if ( i <= end )
 8002caa:	455e      	cmp	r6, fp
 8002cac:	d8e7      	bhi.n	8002c7e <u8g_GetGlyph+0x4e>
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 8002cae:	7803      	ldrb	r3, [r0, #0]
 8002cb0:	2bff      	cmp	r3, #255	; 0xff
 8002cb2:	d105      	bne.n	8002cc0 <u8g_GetGlyph+0x90>
        p += 1;
 8002cb4:	3001      	adds	r0, #1
      if ( i == end )
 8002cb6:	455e      	cmp	r6, fp
 8002cb8:	d0e1      	beq.n	8002c7e <u8g_GetGlyph+0x4e>
      i++;
 8002cba:	3601      	adds	r6, #1
 8002cbc:	b2f6      	uxtb	r6, r6
      if ( u8g_pgm_read((u8g_pgm_uint8_t *)(p)) == 255 )
 8002cbe:	e7f6      	b.n	8002cae <u8g_GetGlyph+0x7e>
        if ( i == requested_encoding )
 8002cc0:	4556      	cmp	r6, sl
 8002cc2:	d120      	bne.n	8002d06 <u8g_GetGlyph+0xd6>
  switch( u8g_font_GetFormat(u8g->font) )
 8002cc4:	b10f      	cbz	r7, 8002cca <u8g_GetGlyph+0x9a>
 8002cc6:	2f02      	cmp	r7, #2
 8002cc8:	d10b      	bne.n	8002ce2 <u8g_GetGlyph+0xb2>
      u8g->glyph_width =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 0 );
 8002cca:	77eb      	strb	r3, [r5, #31]
      u8g->glyph_height =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 8002ccc:	7843      	ldrb	r3, [r0, #1]
 8002cce:	f885 3020 	strb.w	r3, [r5, #32]
      u8g->glyph_dx =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 3 );
 8002cd2:	78c3      	ldrb	r3, [r0, #3]
 8002cd4:	772b      	strb	r3, [r5, #28]
      u8g->glyph_x =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 4 );
 8002cd6:	7903      	ldrb	r3, [r0, #4]
 8002cd8:	776b      	strb	r3, [r5, #29]
      u8g->glyph_y =  u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 5 );
 8002cda:	7943      	ldrb	r3, [r0, #5]
 8002cdc:	77ab      	strb	r3, [r5, #30]
 8002cde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      u8g->glyph_y =  tmp & 15;
 8002ce2:	f003 020f 	and.w	r2, r3, #15
      u8g->glyph_y-=2;
 8002ce6:	3a02      	subs	r2, #2
      tmp >>= 4;
 8002ce8:	091b      	lsrs	r3, r3, #4
      u8g->glyph_y-=2;
 8002cea:	77aa      	strb	r2, [r5, #30]
      u8g->glyph_x =  tmp;
 8002cec:	776b      	strb	r3, [r5, #29]
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 1 );
 8002cee:	7843      	ldrb	r3, [r0, #1]
      u8g->glyph_height =  tmp & 15;
 8002cf0:	f003 020f 	and.w	r2, r3, #15
      tmp >>= 4;
 8002cf4:	091b      	lsrs	r3, r3, #4
      u8g->glyph_height =  tmp & 15;
 8002cf6:	f885 2020 	strb.w	r2, [r5, #32]
      u8g->glyph_width =  tmp;
 8002cfa:	77eb      	strb	r3, [r5, #31]
      tmp = u8g_pgm_read( ((u8g_pgm_uint8_t *)g) + 2 );
 8002cfc:	7883      	ldrb	r3, [r0, #2]
      tmp >>= 4;
 8002cfe:	091b      	lsrs	r3, r3, #4
      u8g->glyph_dx = tmp;
 8002d00:	772b      	strb	r3, [r5, #28]
 8002d02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        p += u8g_pgm_read( ((u8g_pgm_uint8_t *)(p)) + 2 ) & mask;
 8002d06:	7883      	ldrb	r3, [r0, #2]
 8002d08:	ea08 0303 	and.w	r3, r8, r3
 8002d0c:	444b      	add	r3, r9
        p += data_structure_size;
 8002d0e:	4418      	add	r0, r3
 8002d10:	e7d1      	b.n	8002cb6 <u8g_GetGlyph+0x86>

08002d12 <u8g_draw_glyph>:
{
 8002d12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d16:	460f      	mov	r7, r1
 8002d18:	b087      	sub	sp, #28
    u8g_glyph_t g = u8g_GetGlyph(u8g, encoding);
 8002d1a:	4619      	mov	r1, r3
{
 8002d1c:	4605      	mov	r5, r0
 8002d1e:	4616      	mov	r6, r2
    u8g_glyph_t g = u8g_GetGlyph(u8g, encoding);
 8002d20:	f7ff ff86 	bl	8002c30 <u8g_GetGlyph>
    if ( g == NULL  )
 8002d24:	4604      	mov	r4, r0
 8002d26:	2800      	cmp	r0, #0
 8002d28:	d049      	beq.n	8002dbe <u8g_draw_glyph+0xac>
  return ((u8g_fntpgm_uint8_t *)g) + u8g_font_GetFontGlyphStructureSize(font);
 8002d2a:	68ab      	ldr	r3, [r5, #8]
 8002d2c:	7818      	ldrb	r0, [r3, #0]
 8002d2e:	f7ff ff6b 	bl	8002c08 <u8g_font_GetFontGlyphStructureSize.isra.1>
  x += u8g->glyph_x;
 8002d32:	7f6b      	ldrb	r3, [r5, #29]
  h = u8g->glyph_height;
 8002d34:	f895 a020 	ldrb.w	sl, [r5, #32]
  x += u8g->glyph_x;
 8002d38:	441f      	add	r7, r3
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 8002d3a:	7fab      	ldrb	r3, [r5, #30]
 8002d3c:	eba6 060a 	sub.w	r6, r6, sl
 8002d40:	1af6      	subs	r6, r6, r3
  w = u8g->glyph_width;
 8002d42:	f895 801f 	ldrb.w	r8, [r5, #31]
  x += u8g->glyph_x;
 8002d46:	b2ff      	uxtb	r7, r7
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 8002d48:	b2f6      	uxtb	r6, r6
  return ((u8g_fntpgm_uint8_t *)g) + u8g_font_GetFontGlyphStructureSize(font);
 8002d4a:	4681      	mov	r9, r0
  if ( u8g_IsBBXIntersection(u8g, x, y-h+1, w, h) == 0 )
 8002d4c:	f8cd a000 	str.w	sl, [sp]
 8002d50:	4643      	mov	r3, r8
 8002d52:	4632      	mov	r2, r6
 8002d54:	4639      	mov	r1, r7
 8002d56:	4628      	mov	r0, r5
 8002d58:	f7ff fe58 	bl	8002a0c <u8g_IsBBXIntersection>
 8002d5c:	b920      	cbnz	r0, 8002d68 <u8g_draw_glyph+0x56>
  return u8g->glyph_dx;
 8002d5e:	f995 001c 	ldrsb.w	r0, [r5, #28]
}
 8002d62:	b007      	add	sp, #28
 8002d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for( j = 0; j < h; j++ )
 8002d68:	f04f 0b00 	mov.w	fp, #0
  w += 7;
 8002d6c:	f108 0807 	add.w	r8, r8, #7
  w /= 8;
 8002d70:	f3c8 08c4 	ubfx	r8, r8, #3, #5
 8002d74:	eb07 03c8 	add.w	r3, r7, r8, lsl #3
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	9304      	str	r3, [sp, #16]
    data = u8g_font_GetGlyphDataStart(u8g->font, g);
 8002d7c:	444c      	add	r4, r9
 8002d7e:	fa5f f38b 	uxtb.w	r3, fp
 8002d82:	18f2      	adds	r2, r6, r3
 8002d84:	b2d2      	uxtb	r2, r2
  for( j = 0; j < h; j++ )
 8002d86:	459a      	cmp	sl, r3
 8002d88:	9205      	str	r2, [sp, #20]
 8002d8a:	d9e8      	bls.n	8002d5e <u8g_draw_glyph+0x4c>
 8002d8c:	46b9      	mov	r9, r7
 8002d8e:	9403      	str	r4, [sp, #12]
 8002d90:	e00e      	b.n	8002db0 <u8g_draw_glyph+0x9e>
      u8g_Draw8Pixel(u8g, ix, iy, 0, u8g_pgm_read(data));
 8002d92:	9a03      	ldr	r2, [sp, #12]
 8002d94:	4649      	mov	r1, r9
 8002d96:	f812 3b01 	ldrb.w	r3, [r2], #1
 8002d9a:	4628      	mov	r0, r5
 8002d9c:	9203      	str	r2, [sp, #12]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	9a05      	ldr	r2, [sp, #20]
 8002da2:	2300      	movs	r3, #0
 8002da4:	f000 f8f8 	bl	8002f98 <u8g_Draw8Pixel>
      ix+=8;
 8002da8:	f109 0908 	add.w	r9, r9, #8
 8002dac:	fa5f f989 	uxtb.w	r9, r9
    for( i = 0; i < w; i++ )
 8002db0:	9b04      	ldr	r3, [sp, #16]
 8002db2:	4599      	cmp	r9, r3
 8002db4:	d1ed      	bne.n	8002d92 <u8g_draw_glyph+0x80>
 8002db6:	4444      	add	r4, r8
 8002db8:	f10b 0b01 	add.w	fp, fp, #1
 8002dbc:	e7df      	b.n	8002d7e <u8g_draw_glyph+0x6c>
 8002dbe:	e7d0      	b.n	8002d62 <u8g_draw_glyph+0x50>

08002dc0 <u8g_DrawStr>:
{
 8002dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dc4:	461e      	mov	r6, r3
  y += u8g->font_calc_vref(u8g);
 8002dc6:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002dc8:	4615      	mov	r5, r2
 8002dca:	4680      	mov	r8, r0
 8002dcc:	460f      	mov	r7, r1
  y += u8g->font_calc_vref(u8g);
 8002dce:	4798      	blx	r3
  u8g_uint_t t = 0;
 8002dd0:	2400      	movs	r4, #0
  y += u8g->font_calc_vref(u8g);
 8002dd2:	4405      	add	r5, r0
 8002dd4:	b2ed      	uxtb	r5, r5
 8002dd6:	3e01      	subs	r6, #1
  while( *s != '\0' )
 8002dd8:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8002ddc:	b913      	cbnz	r3, 8002de4 <u8g_DrawStr+0x24>
}
 8002dde:	4620      	mov	r0, r4
 8002de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d = u8g_draw_glyph(u8g, x, y, *s);
 8002de4:	4639      	mov	r1, r7
 8002de6:	462a      	mov	r2, r5
 8002de8:	4640      	mov	r0, r8
 8002dea:	f7ff ff92 	bl	8002d12 <u8g_draw_glyph>
    x += d;
 8002dee:	b2c0      	uxtb	r0, r0
 8002df0:	4407      	add	r7, r0
    t += d;
 8002df2:	4404      	add	r4, r0
    x += d;
 8002df4:	b2ff      	uxtb	r7, r7
    t += d;
 8002df6:	b2e4      	uxtb	r4, r4
 8002df8:	e7ee      	b.n	8002dd8 <u8g_DrawStr+0x18>
	...

08002dfc <u8g_SetFontPosBaseline>:

void u8g_SetFontPosBaseline(u8g_t *u8g)
{
  u8g->font_calc_vref = u8g_font_calc_vref_font;
 8002dfc:	4b01      	ldr	r3, [pc, #4]	; (8002e04 <u8g_SetFontPosBaseline+0x8>)
 8002dfe:	6243      	str	r3, [r0, #36]	; 0x24
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	08002c03 	.word	0x08002c03

08002e08 <u8g_call_dev_fn>:

#include <stddef.h>
#include "u8g.h"

uint8_t u8g_call_dev_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
 8002e08:	b410      	push	{r4}
  return dev->dev_fn(u8g, dev, msg, arg); 
 8002e0a:	680c      	ldr	r4, [r1, #0]
 8002e0c:	46a4      	mov	ip, r4
}
 8002e0e:	bc10      	pop	{r4}
  return dev->dev_fn(u8g, dev, msg, arg); 
 8002e10:	4760      	bx	ip

08002e12 <u8g_InitLL>:

/*====================================================================*/

uint8_t u8g_InitLL(u8g_t *u8g, u8g_dev_t *dev)
{
 8002e12:	b538      	push	{r3, r4, r5, lr}
 8002e14:	4604      	mov	r4, r0
 8002e16:	460d      	mov	r5, r1
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8002e18:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e1a:	2002      	movs	r0, #2
 8002e1c:	4798      	blx	r3
  r =  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_INIT, NULL);
 8002e1e:	4629      	mov	r1, r5
 8002e20:	220a      	movs	r2, #10
 8002e22:	2300      	movs	r3, #0
 8002e24:	4620      	mov	r0, r4
 8002e26:	f7ff ffef 	bl	8002e08 <u8g_call_dev_fn>
 8002e2a:	4605      	mov	r5, r0
  u8g->state_cb(U8G_STATE_MSG_BACKUP_U8G);
 8002e2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e2e:	2003      	movs	r0, #3
 8002e30:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8002e32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e34:	2000      	movs	r0, #0
 8002e36:	4798      	blx	r3
  return r;
}
 8002e38:	4628      	mov	r0, r5
 8002e3a:	bd38      	pop	{r3, r4, r5, pc}

08002e3c <u8g_FirstPageLL>:

void u8g_FirstPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 8002e3c:	b570      	push	{r4, r5, r6, lr}
 8002e3e:	4604      	mov	r4, r0
 8002e40:	460d      	mov	r5, r1
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8002e42:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e44:	2002      	movs	r0, #2
 8002e46:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 8002e48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e4a:	2001      	movs	r0, #1
 8002e4c:	4798      	blx	r3
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_FIRST, NULL);
 8002e4e:	4629      	mov	r1, r5
 8002e50:	2300      	movs	r3, #0
 8002e52:	2214      	movs	r2, #20
 8002e54:	4620      	mov	r0, r4
 8002e56:	f7ff ffd7 	bl	8002e08 <u8g_call_dev_fn>
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002e5a:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8002e5e:	4629      	mov	r1, r5
 8002e60:	4620      	mov	r0, r4
 8002e62:	2217      	movs	r2, #23
 8002e64:	f7ff ffd0 	bl	8002e08 <u8g_call_dev_fn>
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8002e68:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e6a:	2000      	movs	r0, #0
}
 8002e6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8002e70:	4718      	bx	r3

08002e72 <u8g_NextPageLL>:

uint8_t u8g_NextPageLL(u8g_t *u8g, u8g_dev_t *dev)
{  
 8002e72:	b570      	push	{r4, r5, r6, lr}
 8002e74:	4604      	mov	r4, r0
 8002e76:	460e      	mov	r6, r1
  uint8_t r;
  u8g->state_cb(U8G_STATE_MSG_BACKUP_ENV);
 8002e78:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e7a:	2002      	movs	r0, #2
 8002e7c:	4798      	blx	r3
  u8g->state_cb(U8G_STATE_MSG_RESTORE_U8G);
 8002e7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e80:	2001      	movs	r0, #1
 8002e82:	4798      	blx	r3
  r = u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_PAGE_NEXT, NULL);
 8002e84:	2300      	movs	r3, #0
 8002e86:	2215      	movs	r2, #21
 8002e88:	4631      	mov	r1, r6
 8002e8a:	4620      	mov	r0, r4
 8002e8c:	f7ff ffbc 	bl	8002e08 <u8g_call_dev_fn>
  if ( r != 0 )
 8002e90:	4605      	mov	r5, r0
 8002e92:	b130      	cbz	r0, 8002ea2 <u8g_NextPageLL+0x30>
  {
    u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002e94:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8002e98:	2217      	movs	r2, #23
 8002e9a:	4631      	mov	r1, r6
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	f7ff ffb3 	bl	8002e08 <u8g_call_dev_fn>
  }
  u8g->state_cb(U8G_STATE_MSG_RESTORE_ENV);
 8002ea2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ea4:	2000      	movs	r0, #0
 8002ea6:	4798      	blx	r3
  return r;
}
 8002ea8:	4628      	mov	r0, r5
 8002eaa:	bd70      	pop	{r4, r5, r6, pc}

08002eac <u8g_GetWidthLL>:
#endif



u8g_uint_t u8g_GetWidthLL(u8g_t *u8g, u8g_dev_t *dev)
{
 8002eac:	b507      	push	{r0, r1, r2, lr}
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_WIDTH, &r);
 8002eae:	2246      	movs	r2, #70	; 0x46
 8002eb0:	f10d 0307 	add.w	r3, sp, #7
 8002eb4:	f7ff ffa8 	bl	8002e08 <u8g_call_dev_fn>
  return r;
}
 8002eb8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002ebc:	b003      	add	sp, #12
 8002ebe:	f85d fb04 	ldr.w	pc, [sp], #4

08002ec2 <u8g_GetHeightLL>:

u8g_uint_t u8g_GetHeightLL(u8g_t *u8g, u8g_dev_t *dev)
{       
 8002ec2:	b507      	push	{r0, r1, r2, lr}
  u8g_uint_t r;
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_HEIGHT, &r);
 8002ec4:	2247      	movs	r2, #71	; 0x47
 8002ec6:	f10d 0307 	add.w	r3, sp, #7
 8002eca:	f7ff ff9d 	bl	8002e08 <u8g_call_dev_fn>
  return r;
}
 8002ece:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002ed2:	b003      	add	sp, #12
 8002ed4:	f85d fb04 	ldr.w	pc, [sp], #4

08002ed8 <u8g_GetModeLL>:

u8g_uint_t u8g_GetModeLL(u8g_t *u8g, u8g_dev_t *dev)
{       
  return u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_GET_MODE, NULL);
 8002ed8:	2300      	movs	r3, #0
 8002eda:	2248      	movs	r2, #72	; 0x48
 8002edc:	f7ff bf94 	b.w	8002e08 <u8g_call_dev_fn>

08002ee0 <u8g_UpdateDimension>:


/*====================================================================*/

void u8g_UpdateDimension(u8g_t *u8g)
{
 8002ee0:	b510      	push	{r4, lr}
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 8002ee2:	6841      	ldr	r1, [r0, #4]
{
 8002ee4:	4604      	mov	r4, r0
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 8002ee6:	f7ff ffe1 	bl	8002eac <u8g_GetWidthLL>
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 8002eea:	6861      	ldr	r1, [r4, #4]
  u8g->width = u8g_GetWidthLL(u8g, u8g->dev);
 8002eec:	7020      	strb	r0, [r4, #0]
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 8002eee:	4620      	mov	r0, r4
 8002ef0:	f7ff ffe7 	bl	8002ec2 <u8g_GetHeightLL>
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 8002ef4:	6861      	ldr	r1, [r4, #4]
  u8g->height = u8g_GetHeightLL(u8g, u8g->dev);
 8002ef6:	7060      	strb	r0, [r4, #1]
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 8002ef8:	4620      	mov	r0, r4
 8002efa:	f7ff ffed 	bl	8002ed8 <u8g_GetModeLL>
  /* 9 Dec 2012: u8g_scale.c requires update of current page */
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002efe:	f104 0338 	add.w	r3, r4, #56	; 0x38
  u8g->mode = u8g_GetModeLL(u8g, u8g->dev);
 8002f02:	74e0      	strb	r0, [r4, #19]
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002f04:	6861      	ldr	r1, [r4, #4]
 8002f06:	4620      	mov	r0, r4
}
 8002f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_GET_PAGE_BOX, &(u8g->current_page));
 8002f0c:	2217      	movs	r2, #23
 8002f0e:	f7ff bf7b 	b.w	8002e08 <u8g_call_dev_fn>

08002f12 <u8g_Begin>:
  u8g->state_cb = u8g_state_dummy_cb;

}

uint8_t u8g_Begin(u8g_t *u8g)
{
 8002f12:	b510      	push	{r4, lr}
  /* call and init low level driver and com device */
  if ( u8g_InitLL(u8g, u8g->dev) == 0 )
 8002f14:	6841      	ldr	r1, [r0, #4]
{
 8002f16:	4604      	mov	r4, r0
  if ( u8g_InitLL(u8g, u8g->dev) == 0 )
 8002f18:	f7ff ff7b 	bl	8002e12 <u8g_InitLL>
 8002f1c:	b118      	cbz	r0, 8002f26 <u8g_Begin+0x14>
    return 0;
  /* fetch width and height from the low level */
  u8g_UpdateDimension(u8g);
 8002f1e:	4620      	mov	r0, r4
 8002f20:	f7ff ffde 	bl	8002ee0 <u8g_UpdateDimension>
  return 1;
 8002f24:	2001      	movs	r0, #1
}
 8002f26:	bd10      	pop	{r4, pc}

08002f28 <u8g_InitComFn>:
  return u8g_Begin(u8g);
}

/* special init for pure ARM systems */
uint8_t u8g_InitComFn(u8g_t *u8g, u8g_dev_t *dev, u8g_com_fnptr com_fn)
{
 8002f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u8g->cursor_encoding = 34;
 8002f2c:	2322      	movs	r3, #34	; 0x22
  u8g->font = NULL;
 8002f2e:	2500      	movs	r5, #0
  u8g->cursor_fg_color = 1;
 8002f30:	2601      	movs	r6, #1
  u8g->font = NULL;
 8002f32:	6085      	str	r5, [r0, #8]
  u8g->cursor_font = NULL;
 8002f34:	60c5      	str	r5, [r0, #12]
  u8g->cursor_bg_color = 0;
 8002f36:	7445      	strb	r5, [r0, #17]
  u8g->cursor_fg_color = 1;
 8002f38:	7406      	strb	r6, [r0, #16]
  u8g->cursor_encoding = 34;
 8002f3a:	7483      	strb	r3, [r0, #18]
  u8g->cursor_fn = (u8g_draw_cursor_fn)0;
 8002f3c:	6185      	str	r5, [r0, #24]
  u8g_call_dev_fn(u8g, u8g->dev, U8G_DEV_MSG_SET_COLOR_ENTRY, &irgb);
}

void u8g_SetColorIndex(u8g_t *u8g, uint8_t idx)
{
  u8g->arg_pixel.color = idx;
 8002f3e:	f880 6031 	strb.w	r6, [r0, #49]	; 0x31
{
 8002f42:	4604      	mov	r4, r0
 8002f44:	460f      	mov	r7, r1
 8002f46:	4690      	mov	r8, r2
  u8g_SetFontPosBaseline(u8g);
 8002f48:	f7ff ff58 	bl	8002dfc <u8g_SetFontPosBaseline>
  u8g->font_line_spacing_factor = 64;           /* 64 = 1.0, 77 = 1.2 line spacing factor */
 8002f4c:	2340      	movs	r3, #64	; 0x40
 8002f4e:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  u8g->state_cb = u8g_state_dummy_cb;
 8002f52:	4b09      	ldr	r3, [pc, #36]	; (8002f78 <u8g_InitComFn+0x50>)
  u8g->font_height_mode = U8G_FONT_HEIGHT_MODE_XTEXT;
 8002f54:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
  u8g->font_ref_ascent = 0;
 8002f58:	f884 5029 	strb.w	r5, [r4, #41]	; 0x29
  u8g->font_ref_descent = 0;
 8002f5c:	f884 502a 	strb.w	r5, [r4, #42]	; 0x2a
  u8g->line_spacing = 0;
 8002f60:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
  u8g->state_cb = u8g_state_dummy_cb;
 8002f64:	6363      	str	r3, [r4, #52]	; 0x34
  u8g->dev = dev;
 8002f66:	6067      	str	r7, [r4, #4]
  return u8g_Begin(u8g);
 8002f68:	4620      	mov	r0, r4
  u8g->dev->com_fn = com_fn;
 8002f6a:	f8c7 8008 	str.w	r8, [r7, #8]
}
 8002f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return u8g_Begin(u8g);
 8002f72:	f7ff bfce 	b.w	8002f12 <u8g_Begin>
 8002f76:	bf00      	nop
 8002f78:	0800319d 	.word	0x0800319d

08002f7c <u8g_FirstPage>:
  u8g_FirstPageLL(u8g, u8g->dev);
 8002f7c:	6841      	ldr	r1, [r0, #4]
 8002f7e:	f7ff bf5d 	b.w	8002e3c <u8g_FirstPageLL>

08002f82 <u8g_NextPage>:
  if  ( u8g->cursor_fn != (u8g_draw_cursor_fn)0 )
 8002f82:	6983      	ldr	r3, [r0, #24]
{
 8002f84:	b510      	push	{r4, lr}
 8002f86:	4604      	mov	r4, r0
  if  ( u8g->cursor_fn != (u8g_draw_cursor_fn)0 )
 8002f88:	b103      	cbz	r3, 8002f8c <u8g_NextPage+0xa>
    u8g->cursor_fn(u8g);
 8002f8a:	4798      	blx	r3
  return u8g_NextPageLL(u8g, u8g->dev);
 8002f8c:	6861      	ldr	r1, [r4, #4]
 8002f8e:	4620      	mov	r0, r4
}
 8002f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return u8g_NextPageLL(u8g, u8g->dev);
 8002f94:	f7ff bf6d 	b.w	8002e72 <u8g_NextPageLL>

08002f98 <u8g_Draw8Pixel>:
{
 8002f98:	b470      	push	{r4, r5, r6}
 8002f9a:	f89d 600c 	ldrb.w	r6, [sp, #12]
  u8g_Draw8PixelLL(u8g, u8g->dev, x, y, dir, pixel);
 8002f9e:	6845      	ldr	r5, [r0, #4]
  arg->x = x;
 8002fa0:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d
  arg->y = y;
 8002fa4:	f880 202e 	strb.w	r2, [r0, #46]	; 0x2e
  arg->dir = dir;
 8002fa8:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  arg->pixel = pixel;
 8002fac:	f880 602f 	strb.w	r6, [r0, #47]	; 0x2f
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_8PIXEL, arg);
 8002fb0:	4629      	mov	r1, r5
}
 8002fb2:	bc70      	pop	{r4, r5, r6}
  u8g_call_dev_fn(u8g, dev, U8G_DEV_MSG_SET_8PIXEL, arg);
 8002fb4:	f100 032d 	add.w	r3, r0, #45	; 0x2d
 8002fb8:	223b      	movs	r2, #59	; 0x3b
 8002fba:	f7ff bf25 	b.w	8002e08 <u8g_call_dev_fn>

08002fbe <u8g_page_First>:
  u8g_page_First(p);
}

void u8g_page_First(u8g_page_t *p)
{
  p->page_y0 = 0;
 8002fbe:	2200      	movs	r2, #0
  p->page_y1 = p->page_height;
  p->page_y1--;
 8002fc0:	7803      	ldrb	r3, [r0, #0]
  p->page_y0 = 0;
 8002fc2:	7082      	strb	r2, [r0, #2]
  p->page_y1--;
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	70c3      	strb	r3, [r0, #3]
  p->page = 0;
 8002fc8:	7102      	strb	r2, [r0, #4]
 8002fca:	4770      	bx	lr

08002fcc <u8g_page_Next>:
}

uint8_t u8g_page_Next(u8g_page_t * p)
{
 8002fcc:	b510      	push	{r4, lr}
  register u8g_uint_t y1;
  p->page_y0 += p->page_height;
 8002fce:	7881      	ldrb	r1, [r0, #2]
 8002fd0:	7802      	ldrb	r2, [r0, #0]
  if ( p->page_y0 >= p->total_height )
 8002fd2:	7844      	ldrb	r4, [r0, #1]
  p->page_y0 += p->page_height;
 8002fd4:	4411      	add	r1, r2
 8002fd6:	b2c9      	uxtb	r1, r1
  if ( p->page_y0 >= p->total_height )
 8002fd8:	42a1      	cmp	r1, r4
  p->page_y0 += p->page_height;
 8002fda:	7081      	strb	r1, [r0, #2]
  if ( p->page_y0 >= p->total_height )
 8002fdc:	d20d      	bcs.n	8002ffa <u8g_page_Next+0x2e>
    return 0;
  p->page++;
 8002fde:	7903      	ldrb	r3, [r0, #4]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	7103      	strb	r3, [r0, #4]
  y1 = p->page_y1;
 8002fe4:	78c3      	ldrb	r3, [r0, #3]
  y1 += p->page_height;
 8002fe6:	4413      	add	r3, r2
 8002fe8:	b2db      	uxtb	r3, r3
  if ( y1 >= p->total_height )
 8002fea:	429c      	cmp	r4, r3
  {
    y1 = p->total_height;
    y1--;
 8002fec:	bf9c      	itt	ls
 8002fee:	f104 33ff 	addls.w	r3, r4, #4294967295
 8002ff2:	b2db      	uxtbls	r3, r3
  }
  p->page_y1 = y1;
 8002ff4:	70c3      	strb	r3, [r0, #3]
  
  return 1;
 8002ff6:	2001      	movs	r0, #1
 8002ff8:	bd10      	pop	{r4, pc}
    return 0;
 8002ffa:	2000      	movs	r0, #0
}
 8002ffc:	bd10      	pop	{r4, pc}

08002ffe <u8g_pb_Clear>:
  uint8_t *ptr = (uint8_t *)b->buf;
  uint8_t *end_ptr = ptr;
  end_ptr += b->width;
  do
  {
    *ptr++ = 0;
 8002ffe:	2100      	movs	r1, #0
  uint8_t *ptr = (uint8_t *)b->buf;
 8003000:	6883      	ldr	r3, [r0, #8]
  end_ptr += b->width;
 8003002:	7942      	ldrb	r2, [r0, #5]
 8003004:	441a      	add	r2, r3
    *ptr++ = 0;
 8003006:	f803 1b01 	strb.w	r1, [r3], #1
  } while( ptr != end_ptr );
 800300a:	429a      	cmp	r2, r3
 800300c:	d1fb      	bne.n	8003006 <u8g_pb_Clear+0x8>
}
 800300e:	4770      	bx	lr

08003010 <u8g_pb_IsYIntersection>:
  return 0;
}
*/

uint8_t u8g_pb_IsYIntersection(u8g_pb_t *pb, u8g_uint_t v0, u8g_uint_t v1)
{
 8003010:	b510      	push	{r4, lr}
  uint8_t c1, c2, c3, tmp;
  c1 = v0 <= pb->p.page_y1;
 8003012:	78c3      	ldrb	r3, [r0, #3]
  c2 = v1 >= pb->p.page_y0;
 8003014:	7884      	ldrb	r4, [r0, #2]
  c1 = v0 <= pb->p.page_y1;
 8003016:	428b      	cmp	r3, r1
 8003018:	bf34      	ite	cc
 800301a:	2300      	movcc	r3, #0
 800301c:	2301      	movcs	r3, #1
  c3 = v0 > v1;
 800301e:	4291      	cmp	r1, r2
 8003020:	bf94      	ite	ls
 8003022:	2100      	movls	r1, #0
 8003024:	2101      	movhi	r1, #1
  tmp = c1;
  c1 &= c2;
  c2 &= c3;
  c3 &= tmp;
  c1 |= c2;
  c1 |= c3;
 8003026:	ea43 0001 	orr.w	r0, r3, r1
 800302a:	4294      	cmp	r4, r2
 800302c:	bf8c      	ite	hi
 800302e:	2000      	movhi	r0, #0
 8003030:	f000 0001 	andls.w	r0, r0, #1
 8003034:	400b      	ands	r3, r1
  return c1 & 1;
}
 8003036:	4318      	orrs	r0, r3
 8003038:	bd10      	pop	{r4, pc}

0800303a <u8g_pb_GetPageBox>:
  return u8g_pb_IsXIntersection(pb, bbx->x, tmp);
}

void u8g_pb_GetPageBox(u8g_pb_t *pb, u8g_box_t *box)
{
  box->x0 = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	700b      	strb	r3, [r1, #0]
  box->y0 = pb->p.page_y0;
 800303e:	7883      	ldrb	r3, [r0, #2]
 8003040:	704b      	strb	r3, [r1, #1]
  box->x1 = pb->width;
  box->x1--;
 8003042:	7943      	ldrb	r3, [r0, #5]
 8003044:	3b01      	subs	r3, #1
 8003046:	708b      	strb	r3, [r1, #2]
  box->y1 = pb->p.page_y1;
 8003048:	78c3      	ldrb	r3, [r0, #3]
 800304a:	70cb      	strb	r3, [r1, #3]
 800304c:	4770      	bx	lr

0800304e <u8g_pb_Is8PixelVisible>:
uint8_t u8g_pb_Is8PixelVisible(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
  u8g_uint_t v0, v1;
  v0 = arg_pixel->y;
  v1 = v0;
  switch( arg_pixel->dir )
 800304e:	78ca      	ldrb	r2, [r1, #3]
  v0 = arg_pixel->y;
 8003050:	784b      	ldrb	r3, [r1, #1]
  switch( arg_pixel->dir )
 8003052:	2a01      	cmp	r2, #1
 8003054:	d003      	beq.n	800305e <u8g_pb_Is8PixelVisible+0x10>
 8003056:	2a03      	cmp	r2, #3
 8003058:	d007      	beq.n	800306a <u8g_pb_Is8PixelVisible+0x1c>
  v1 = v0;
 800305a:	461a      	mov	r2, r3
 800305c:	e002      	b.n	8003064 <u8g_pb_Is8PixelVisible+0x16>
  {
    case 0:
      break;
    case 1:  
      v1 += 8;          /* this is independent from the page height */
 800305e:	f103 0208 	add.w	r2, r3, #8
 8003062:	b2d2      	uxtb	r2, r2
      break;
    case 3: 
      v0 -= 8;
      break;
  }
  return u8g_pb_IsYIntersection(b, v0, v1);
 8003064:	4619      	mov	r1, r3
 8003066:	f7ff bfd3 	b.w	8003010 <u8g_pb_IsYIntersection>
      v0 -= 8;
 800306a:	f1a3 0108 	sub.w	r1, r3, #8
  v1 = v0;
 800306e:	461a      	mov	r2, r3
      v0 -= 8;
 8003070:	b2cb      	uxtb	r3, r1
      break;
 8003072:	e7f7      	b.n	8003064 <u8g_pb_Is8PixelVisible+0x16>

08003074 <u8g_pb_WriteBuffer>:
}



uint8_t u8g_pb_WriteBuffer(u8g_pb_t *b, u8g_t *u8g, u8g_dev_t *dev)
{
 8003074:	b410      	push	{r4}
 8003076:	460c      	mov	r4, r1
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 8003078:	6883      	ldr	r3, [r0, #8]
{
 800307a:	4611      	mov	r1, r2
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 800307c:	7942      	ldrb	r2, [r0, #5]
 800307e:	4620      	mov	r0, r4
}
 8003080:	bc10      	pop	{r4}
  return u8g_WriteSequence(u8g, dev, b->width, b->buf);  
 8003082:	f7ff bd18 	b.w	8002ab6 <u8g_WriteSequence>

08003086 <u8g_pb8v1_set_pixel>:
  b->width = width;
  u8g_pb_Clear(b);
}

void u8g_pb8v1_set_pixel(u8g_pb_t *b, u8g_uint_t x, u8g_uint_t y, uint8_t color_index)
{
 8003086:	b510      	push	{r4, lr}
  register uint8_t mask;
  uint8_t *ptr = b->buf;
 8003088:	6884      	ldr	r4, [r0, #8]
  
  y -= b->p.page_y0;
 800308a:	7880      	ldrb	r0, [r0, #2]
 800308c:	1a10      	subs	r0, r2, r0
  mask = 1;
  y &= 0x07;
  mask <<= y;
 800308e:	2201      	movs	r2, #1
 8003090:	f000 0007 	and.w	r0, r0, #7
 8003094:	4082      	lsls	r2, r0
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	5c60      	ldrb	r0, [r4, r1]
  ptr += x;
  if ( color_index )
 800309a:	b113      	cbz	r3, 80030a2 <u8g_pb8v1_set_pixel+0x1c>
  {
    *ptr |= mask;
 800309c:	4302      	orrs	r2, r0
  }
  else
  {
    mask ^=0xff;
    *ptr &= mask;
 800309e:	5462      	strb	r2, [r4, r1]
 80030a0:	bd10      	pop	{r4, pc}
 80030a2:	ea20 0202 	bic.w	r2, r0, r2
 80030a6:	e7fa      	b.n	800309e <u8g_pb8v1_set_pixel+0x18>

080030a8 <u8g_pb8v1_SetPixel>:
  }
}


void u8g_pb8v1_SetPixel(u8g_pb_t *b, const u8g_dev_arg_pixel_t * const arg_pixel)
{
 80030a8:	b410      	push	{r4}
 80030aa:	460b      	mov	r3, r1
  if ( arg_pixel->y < b->p.page_y0 )
 80030ac:	784a      	ldrb	r2, [r1, #1]
 80030ae:	7881      	ldrb	r1, [r0, #2]
 80030b0:	4291      	cmp	r1, r2
 80030b2:	d80a      	bhi.n	80030ca <u8g_pb8v1_SetPixel+0x22>
    return;
  if ( arg_pixel->y > b->p.page_y1 )
 80030b4:	78c1      	ldrb	r1, [r0, #3]
 80030b6:	4291      	cmp	r1, r2
 80030b8:	d307      	bcc.n	80030ca <u8g_pb8v1_SetPixel+0x22>
    return;
  if ( arg_pixel->x >= b->width )
 80030ba:	7819      	ldrb	r1, [r3, #0]
 80030bc:	7944      	ldrb	r4, [r0, #5]
 80030be:	428c      	cmp	r4, r1
 80030c0:	d903      	bls.n	80030ca <u8g_pb8v1_SetPixel+0x22>
    return;
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 80030c2:	791b      	ldrb	r3, [r3, #4]
}
 80030c4:	bc10      	pop	{r4}
  u8g_pb8v1_set_pixel(b, arg_pixel->x, arg_pixel->y, arg_pixel->color);
 80030c6:	f7ff bfde 	b.w	8003086 <u8g_pb8v1_set_pixel>
}
 80030ca:	bc10      	pop	{r4}
 80030cc:	4770      	bx	lr

080030ce <u8g_pb8v1_Set8PixelOpt2>:
  } while( pixel != 0  );
}


void u8g_pb8v1_Set8PixelOpt2(u8g_pb_t *b, u8g_dev_arg_pixel_t *arg_pixel)
{
 80030ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  register uint8_t pixel = arg_pixel->pixel;
  u8g_uint_t dx = 0;
  u8g_uint_t dy = 0;
  
  switch( arg_pixel->dir )
 80030d2:	78cb      	ldrb	r3, [r1, #3]
{
 80030d4:	4680      	mov	r8, r0
 80030d6:	460c      	mov	r4, r1
  register uint8_t pixel = arg_pixel->pixel;
 80030d8:	788d      	ldrb	r5, [r1, #2]
  switch( arg_pixel->dir )
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d81f      	bhi.n	800311e <u8g_pb8v1_Set8PixelOpt2+0x50>
 80030de:	e8df f003 	tbb	[pc, r3]
 80030e2:	1602      	.short	0x1602
 80030e4:	1c19      	.short	0x1c19
  u8g_uint_t dy = 0;
 80030e6:	2600      	movs	r6, #0
  {
    case 0: dx++; break;
 80030e8:	2701      	movs	r7, #1
    case 3: dy--; break;
  }
  
  do
  {
    if ( pixel & 128 )
 80030ea:	062b      	lsls	r3, r5, #24
 80030ec:	d503      	bpl.n	80030f6 <u8g_pb8v1_Set8PixelOpt2+0x28>
      u8g_pb8v1_SetPixel(b, arg_pixel);
 80030ee:	4621      	mov	r1, r4
 80030f0:	4640      	mov	r0, r8
 80030f2:	f7ff ffd9 	bl	80030a8 <u8g_pb8v1_SetPixel>
    arg_pixel->x += dx;
 80030f6:	7823      	ldrb	r3, [r4, #0]
    arg_pixel->y += dy;
    pixel <<= 1;
 80030f8:	006d      	lsls	r5, r5, #1
    arg_pixel->x += dx;
 80030fa:	443b      	add	r3, r7
 80030fc:	7023      	strb	r3, [r4, #0]
    arg_pixel->y += dy;
 80030fe:	7863      	ldrb	r3, [r4, #1]
  } while( pixel != 0  );
 8003100:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    arg_pixel->y += dy;
 8003104:	4433      	add	r3, r6
 8003106:	7063      	strb	r3, [r4, #1]
  } while( pixel != 0  );
 8003108:	d1ef      	bne.n	80030ea <u8g_pb8v1_Set8PixelOpt2+0x1c>
  
}
 800310a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    case 1: dy++; break;
 800310e:	2601      	movs	r6, #1
  u8g_uint_t dx = 0;
 8003110:	2700      	movs	r7, #0
    case 3: dy--; break;
 8003112:	e7ea      	b.n	80030ea <u8g_pb8v1_Set8PixelOpt2+0x1c>
  u8g_uint_t dy = 0;
 8003114:	2600      	movs	r6, #0
    case 2: dx--; break;
 8003116:	27ff      	movs	r7, #255	; 0xff
 8003118:	e7e7      	b.n	80030ea <u8g_pb8v1_Set8PixelOpt2+0x1c>
    case 3: dy--; break;
 800311a:	26ff      	movs	r6, #255	; 0xff
 800311c:	e7f8      	b.n	8003110 <u8g_pb8v1_Set8PixelOpt2+0x42>
  u8g_uint_t dy = 0;
 800311e:	2600      	movs	r6, #0
  u8g_uint_t dx = 0;
 8003120:	4637      	mov	r7, r6
 8003122:	e7e2      	b.n	80030ea <u8g_pb8v1_Set8PixelOpt2+0x1c>

08003124 <u8g_dev_pb8v1_base_fn>:

uint8_t u8g_dev_pb8v1_base_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg)
{
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
  switch(msg)
 8003124:	2a32      	cmp	r2, #50	; 0x32
{
 8003126:	b538      	push	{r3, r4, r5, lr}
 8003128:	461d      	mov	r5, r3
  u8g_pb_t *pb = (u8g_pb_t *)(dev->dev_mem);
 800312a:	684c      	ldr	r4, [r1, #4]
  switch(msg)
 800312c:	d01e      	beq.n	800316c <u8g_dev_pb8v1_base_fn+0x48>
 800312e:	d80c      	bhi.n	800314a <u8g_dev_pb8v1_base_fn+0x26>
 8003130:	2a15      	cmp	r2, #21
 8003132:	d020      	beq.n	8003176 <u8g_dev_pb8v1_base_fn+0x52>
 8003134:	2a17      	cmp	r2, #23
 8003136:	d027      	beq.n	8003188 <u8g_dev_pb8v1_base_fn+0x64>
 8003138:	2a14      	cmp	r2, #20
 800313a:	d115      	bne.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
    case U8G_DEV_MSG_INIT:
      break;
    case U8G_DEV_MSG_STOP:
      break;
    case U8G_DEV_MSG_PAGE_FIRST:
      u8g_pb_Clear(pb);
 800313c:	4620      	mov	r0, r4
 800313e:	f7ff ff5e 	bl	8002ffe <u8g_pb_Clear>
      u8g_page_First(&(pb->p));
 8003142:	4620      	mov	r0, r4
 8003144:	f7ff ff3b 	bl	8002fbe <u8g_page_First>
 8003148:	e00e      	b.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
  switch(msg)
 800314a:	2a46      	cmp	r2, #70	; 0x46
 800314c:	d021      	beq.n	8003192 <u8g_dev_pb8v1_base_fn+0x6e>
 800314e:	2a47      	cmp	r2, #71	; 0x47
 8003150:	d022      	beq.n	8003198 <u8g_dev_pb8v1_base_fn+0x74>
 8003152:	2a3b      	cmp	r2, #59	; 0x3b
 8003154:	d108      	bne.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
      if ( u8g_pb_Is8PixelVisible(pb, (u8g_dev_arg_pixel_t *)arg) )
 8003156:	4619      	mov	r1, r3
 8003158:	4620      	mov	r0, r4
 800315a:	f7ff ff78 	bl	800304e <u8g_pb_Is8PixelVisible>
 800315e:	b118      	cbz	r0, 8003168 <u8g_dev_pb8v1_base_fn+0x44>
        u8g_pb8v1_Set8PixelOpt2(pb, (u8g_dev_arg_pixel_t *)arg);
 8003160:	4629      	mov	r1, r5
 8003162:	4620      	mov	r0, r4
 8003164:	f7ff ffb3 	bl	80030ce <u8g_pb8v1_Set8PixelOpt2>
    case U8G_DEV_MSG_SET_XY_CB:
      break;
    case U8G_DEV_MSG_GET_MODE:
      return U8G_MODE_BW;
  }
  return 1;
 8003168:	2001      	movs	r0, #1
}
 800316a:	bd38      	pop	{r3, r4, r5, pc}
        u8g_pb8v1_SetPixel(pb, (u8g_dev_arg_pixel_t *)arg);
 800316c:	4619      	mov	r1, r3
 800316e:	4620      	mov	r0, r4
 8003170:	f7ff ff9a 	bl	80030a8 <u8g_pb8v1_SetPixel>
 8003174:	e7f8      	b.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
      if ( u8g_page_Next(&(pb->p)) == 0 )
 8003176:	4620      	mov	r0, r4
 8003178:	f7ff ff28 	bl	8002fcc <u8g_page_Next>
 800317c:	2800      	cmp	r0, #0
 800317e:	d0f4      	beq.n	800316a <u8g_dev_pb8v1_base_fn+0x46>
      u8g_pb_Clear(pb);
 8003180:	4620      	mov	r0, r4
 8003182:	f7ff ff3c 	bl	8002ffe <u8g_pb_Clear>
 8003186:	e7ef      	b.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
      u8g_pb_GetPageBox(pb, (u8g_box_t *)arg);
 8003188:	4619      	mov	r1, r3
 800318a:	4620      	mov	r0, r4
 800318c:	f7ff ff55 	bl	800303a <u8g_pb_GetPageBox>
 8003190:	e7ea      	b.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
      *((u8g_uint_t *)arg) = pb->width;
 8003192:	7963      	ldrb	r3, [r4, #5]
      *((u8g_uint_t *)arg) = pb->p.total_height;
 8003194:	702b      	strb	r3, [r5, #0]
 8003196:	e7e7      	b.n	8003168 <u8g_dev_pb8v1_base_fn+0x44>
 8003198:	7863      	ldrb	r3, [r4, #1]
 800319a:	e7fb      	b.n	8003194 <u8g_dev_pb8v1_base_fn+0x70>

0800319c <u8g_state_dummy_cb>:
 800319c:	4770      	bx	lr

0800319e <delay_us>:
void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	// c8t6dptjsms n=7
	for(;count!=0;count--)
 800319e:	b900      	cbnz	r0, 80031a2 <delay_us+0x4>
	for(n=0;n<7;n++) asm volatile("NOP");
}
 80031a0:	4770      	bx	lr
 80031a2:	2307      	movs	r3, #7
	for(n=0;n<7;n++) asm volatile("NOP");
 80031a4:	bf00      	nop
 80031a6:	3b01      	subs	r3, #1
 80031a8:	d1fc      	bne.n	80031a4 <delay_us+0x6>
	for(;count!=0;count--)
 80031aa:	3801      	subs	r0, #1
 80031ac:	b280      	uxth	r0, r0
 80031ae:	e7f6      	b.n	800319e <delay_us>

080031b0 <delay_ms>:

void delay_ms(uint16_t count)
{
 80031b0:	4602      	mov	r2, r0
 80031b2:	b508      	push	{r3, lr}
	for(;count!=0;count--) delay_us(1000);
 80031b4:	b902      	cbnz	r2, 80031b8 <delay_ms+0x8>
}
 80031b6:	bd08      	pop	{r3, pc}
	for(;count!=0;count--) delay_us(1000);
 80031b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031bc:	f7ff ffef 	bl	800319e <delay_us>
 80031c0:	3a01      	subs	r2, #1
 80031c2:	b292      	uxth	r2, r2
 80031c4:	e7f6      	b.n	80031b4 <delay_ms+0x4>
	...

080031c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80031c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80031ca:	e003      	b.n	80031d4 <LoopCopyDataInit>

080031cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80031ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80031d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80031d2:	3104      	adds	r1, #4

080031d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80031d4:	480a      	ldr	r0, [pc, #40]	; (8003200 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80031d6:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80031d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80031da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80031dc:	d3f6      	bcc.n	80031cc <CopyDataInit>
  ldr r2, =_sbss
 80031de:	4a0a      	ldr	r2, [pc, #40]	; (8003208 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80031e0:	e002      	b.n	80031e8 <LoopFillZerobss>

080031e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80031e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80031e4:	f842 3b04 	str.w	r3, [r2], #4

080031e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80031e8:	4b08      	ldr	r3, [pc, #32]	; (800320c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80031ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80031ec:	d3f9      	bcc.n	80031e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031ee:	f7ff fb81 	bl	80028f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031f2:	f000 f80f 	bl	8003214 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031f6:	f7ff f869 	bl	80022cc <main>
  bx lr
 80031fa:	4770      	bx	lr
  ldr r3, =_sidata
 80031fc:	08007c18 	.word	0x08007c18
  ldr r0, =_sdata
 8003200:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003204:	20000698 	.word	0x20000698
  ldr r2, =_sbss
 8003208:	20000698 	.word	0x20000698
  ldr r3, = _ebss
 800320c:	200008d0 	.word	0x200008d0

08003210 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003210:	e7fe      	b.n	8003210 <ADC1_2_IRQHandler>
	...

08003214 <__libc_init_array>:
 8003214:	b570      	push	{r4, r5, r6, lr}
 8003216:	2500      	movs	r5, #0
 8003218:	4e0c      	ldr	r6, [pc, #48]	; (800324c <__libc_init_array+0x38>)
 800321a:	4c0d      	ldr	r4, [pc, #52]	; (8003250 <__libc_init_array+0x3c>)
 800321c:	1ba4      	subs	r4, r4, r6
 800321e:	10a4      	asrs	r4, r4, #2
 8003220:	42a5      	cmp	r5, r4
 8003222:	d109      	bne.n	8003238 <__libc_init_array+0x24>
 8003224:	f002 ff3c 	bl	80060a0 <_init>
 8003228:	2500      	movs	r5, #0
 800322a:	4e0a      	ldr	r6, [pc, #40]	; (8003254 <__libc_init_array+0x40>)
 800322c:	4c0a      	ldr	r4, [pc, #40]	; (8003258 <__libc_init_array+0x44>)
 800322e:	1ba4      	subs	r4, r4, r6
 8003230:	10a4      	asrs	r4, r4, #2
 8003232:	42a5      	cmp	r5, r4
 8003234:	d105      	bne.n	8003242 <__libc_init_array+0x2e>
 8003236:	bd70      	pop	{r4, r5, r6, pc}
 8003238:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800323c:	4798      	blx	r3
 800323e:	3501      	adds	r5, #1
 8003240:	e7ee      	b.n	8003220 <__libc_init_array+0xc>
 8003242:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003246:	4798      	blx	r3
 8003248:	3501      	adds	r5, #1
 800324a:	e7f2      	b.n	8003232 <__libc_init_array+0x1e>
 800324c:	08007c10 	.word	0x08007c10
 8003250:	08007c10 	.word	0x08007c10
 8003254:	08007c10 	.word	0x08007c10
 8003258:	08007c14 	.word	0x08007c14

0800325c <memset>:
 800325c:	4603      	mov	r3, r0
 800325e:	4402      	add	r2, r0
 8003260:	4293      	cmp	r3, r2
 8003262:	d100      	bne.n	8003266 <memset+0xa>
 8003264:	4770      	bx	lr
 8003266:	f803 1b01 	strb.w	r1, [r3], #1
 800326a:	e7f9      	b.n	8003260 <memset+0x4>

0800326c <sprintf>:
 800326c:	b40e      	push	{r1, r2, r3}
 800326e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003272:	b500      	push	{lr}
 8003274:	b09c      	sub	sp, #112	; 0x70
 8003276:	f8ad 1014 	strh.w	r1, [sp, #20]
 800327a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800327e:	9104      	str	r1, [sp, #16]
 8003280:	9107      	str	r1, [sp, #28]
 8003282:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003286:	ab1d      	add	r3, sp, #116	; 0x74
 8003288:	9002      	str	r0, [sp, #8]
 800328a:	9006      	str	r0, [sp, #24]
 800328c:	4808      	ldr	r0, [pc, #32]	; (80032b0 <sprintf+0x44>)
 800328e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003292:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003296:	6800      	ldr	r0, [r0, #0]
 8003298:	a902      	add	r1, sp, #8
 800329a:	9301      	str	r3, [sp, #4]
 800329c:	f000 f820 	bl	80032e0 <_svfprintf_r>
 80032a0:	2200      	movs	r2, #0
 80032a2:	9b02      	ldr	r3, [sp, #8]
 80032a4:	701a      	strb	r2, [r3, #0]
 80032a6:	b01c      	add	sp, #112	; 0x70
 80032a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80032ac:	b003      	add	sp, #12
 80032ae:	4770      	bx	lr
 80032b0:	20000028 	.word	0x20000028

080032b4 <strncpy>:
 80032b4:	b570      	push	{r4, r5, r6, lr}
 80032b6:	4604      	mov	r4, r0
 80032b8:	b902      	cbnz	r2, 80032bc <strncpy+0x8>
 80032ba:	bd70      	pop	{r4, r5, r6, pc}
 80032bc:	4623      	mov	r3, r4
 80032be:	f811 5b01 	ldrb.w	r5, [r1], #1
 80032c2:	1e56      	subs	r6, r2, #1
 80032c4:	f803 5b01 	strb.w	r5, [r3], #1
 80032c8:	b91d      	cbnz	r5, 80032d2 <strncpy+0x1e>
 80032ca:	4414      	add	r4, r2
 80032cc:	42a3      	cmp	r3, r4
 80032ce:	d103      	bne.n	80032d8 <strncpy+0x24>
 80032d0:	bd70      	pop	{r4, r5, r6, pc}
 80032d2:	461c      	mov	r4, r3
 80032d4:	4632      	mov	r2, r6
 80032d6:	e7ef      	b.n	80032b8 <strncpy+0x4>
 80032d8:	f803 5b01 	strb.w	r5, [r3], #1
 80032dc:	e7f6      	b.n	80032cc <strncpy+0x18>
	...

080032e0 <_svfprintf_r>:
 80032e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e4:	b0bf      	sub	sp, #252	; 0xfc
 80032e6:	4689      	mov	r9, r1
 80032e8:	4615      	mov	r5, r2
 80032ea:	461f      	mov	r7, r3
 80032ec:	4682      	mov	sl, r0
 80032ee:	f001 fe27 	bl	8004f40 <_localeconv_r>
 80032f2:	6803      	ldr	r3, [r0, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	9311      	str	r3, [sp, #68]	; 0x44
 80032f8:	f7fc ff2a 	bl	8000150 <strlen>
 80032fc:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003300:	900a      	str	r0, [sp, #40]	; 0x28
 8003302:	061b      	lsls	r3, r3, #24
 8003304:	d518      	bpl.n	8003338 <_svfprintf_r+0x58>
 8003306:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800330a:	b9ab      	cbnz	r3, 8003338 <_svfprintf_r+0x58>
 800330c:	2140      	movs	r1, #64	; 0x40
 800330e:	4650      	mov	r0, sl
 8003310:	f001 fe2c 	bl	8004f6c <_malloc_r>
 8003314:	f8c9 0000 	str.w	r0, [r9]
 8003318:	f8c9 0010 	str.w	r0, [r9, #16]
 800331c:	b948      	cbnz	r0, 8003332 <_svfprintf_r+0x52>
 800331e:	230c      	movs	r3, #12
 8003320:	f8ca 3000 	str.w	r3, [sl]
 8003324:	f04f 33ff 	mov.w	r3, #4294967295
 8003328:	930b      	str	r3, [sp, #44]	; 0x2c
 800332a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800332c:	b03f      	add	sp, #252	; 0xfc
 800332e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003332:	2340      	movs	r3, #64	; 0x40
 8003334:	f8c9 3014 	str.w	r3, [r9, #20]
 8003338:	2300      	movs	r3, #0
 800333a:	ac2e      	add	r4, sp, #184	; 0xb8
 800333c:	9421      	str	r4, [sp, #132]	; 0x84
 800333e:	9323      	str	r3, [sp, #140]	; 0x8c
 8003340:	9322      	str	r3, [sp, #136]	; 0x88
 8003342:	9509      	str	r5, [sp, #36]	; 0x24
 8003344:	9307      	str	r3, [sp, #28]
 8003346:	930d      	str	r3, [sp, #52]	; 0x34
 8003348:	930e      	str	r3, [sp, #56]	; 0x38
 800334a:	9315      	str	r3, [sp, #84]	; 0x54
 800334c:	9314      	str	r3, [sp, #80]	; 0x50
 800334e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003350:	9312      	str	r3, [sp, #72]	; 0x48
 8003352:	9313      	str	r3, [sp, #76]	; 0x4c
 8003354:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003356:	462b      	mov	r3, r5
 8003358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800335c:	b112      	cbz	r2, 8003364 <_svfprintf_r+0x84>
 800335e:	2a25      	cmp	r2, #37	; 0x25
 8003360:	f040 8083 	bne.w	800346a <_svfprintf_r+0x18a>
 8003364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003366:	1aee      	subs	r6, r5, r3
 8003368:	d00d      	beq.n	8003386 <_svfprintf_r+0xa6>
 800336a:	e884 0048 	stmia.w	r4, {r3, r6}
 800336e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003370:	4433      	add	r3, r6
 8003372:	9323      	str	r3, [sp, #140]	; 0x8c
 8003374:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003376:	3301      	adds	r3, #1
 8003378:	2b07      	cmp	r3, #7
 800337a:	9322      	str	r3, [sp, #136]	; 0x88
 800337c:	dc77      	bgt.n	800346e <_svfprintf_r+0x18e>
 800337e:	3408      	adds	r4, #8
 8003380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003382:	4433      	add	r3, r6
 8003384:	930b      	str	r3, [sp, #44]	; 0x2c
 8003386:	782b      	ldrb	r3, [r5, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 8725 	beq.w	80041d8 <_svfprintf_r+0xef8>
 800338e:	2300      	movs	r3, #0
 8003390:	1c69      	adds	r1, r5, #1
 8003392:	461a      	mov	r2, r3
 8003394:	f04f 3bff 	mov.w	fp, #4294967295
 8003398:	461d      	mov	r5, r3
 800339a:	200a      	movs	r0, #10
 800339c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80033a0:	930c      	str	r3, [sp, #48]	; 0x30
 80033a2:	1c4e      	adds	r6, r1, #1
 80033a4:	7809      	ldrb	r1, [r1, #0]
 80033a6:	9609      	str	r6, [sp, #36]	; 0x24
 80033a8:	9106      	str	r1, [sp, #24]
 80033aa:	9906      	ldr	r1, [sp, #24]
 80033ac:	3920      	subs	r1, #32
 80033ae:	2958      	cmp	r1, #88	; 0x58
 80033b0:	f200 8414 	bhi.w	8003bdc <_svfprintf_r+0x8fc>
 80033b4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80033b8:	041200a5 	.word	0x041200a5
 80033bc:	00aa0412 	.word	0x00aa0412
 80033c0:	04120412 	.word	0x04120412
 80033c4:	04120412 	.word	0x04120412
 80033c8:	04120412 	.word	0x04120412
 80033cc:	006500ad 	.word	0x006500ad
 80033d0:	00b50412 	.word	0x00b50412
 80033d4:	041200b8 	.word	0x041200b8
 80033d8:	00d800d5 	.word	0x00d800d5
 80033dc:	00d800d8 	.word	0x00d800d8
 80033e0:	00d800d8 	.word	0x00d800d8
 80033e4:	00d800d8 	.word	0x00d800d8
 80033e8:	00d800d8 	.word	0x00d800d8
 80033ec:	04120412 	.word	0x04120412
 80033f0:	04120412 	.word	0x04120412
 80033f4:	04120412 	.word	0x04120412
 80033f8:	04120412 	.word	0x04120412
 80033fc:	04120412 	.word	0x04120412
 8003400:	0122010c 	.word	0x0122010c
 8003404:	01220412 	.word	0x01220412
 8003408:	04120412 	.word	0x04120412
 800340c:	04120412 	.word	0x04120412
 8003410:	041200eb 	.word	0x041200eb
 8003414:	033c0412 	.word	0x033c0412
 8003418:	04120412 	.word	0x04120412
 800341c:	04120412 	.word	0x04120412
 8003420:	03a40412 	.word	0x03a40412
 8003424:	04120412 	.word	0x04120412
 8003428:	04120085 	.word	0x04120085
 800342c:	04120412 	.word	0x04120412
 8003430:	04120412 	.word	0x04120412
 8003434:	04120412 	.word	0x04120412
 8003438:	04120412 	.word	0x04120412
 800343c:	00fe0412 	.word	0x00fe0412
 8003440:	0122006b 	.word	0x0122006b
 8003444:	01220122 	.word	0x01220122
 8003448:	006b00ee 	.word	0x006b00ee
 800344c:	04120412 	.word	0x04120412
 8003450:	041200f1 	.word	0x041200f1
 8003454:	033e031e 	.word	0x033e031e
 8003458:	00f80372 	.word	0x00f80372
 800345c:	03830412 	.word	0x03830412
 8003460:	03a60412 	.word	0x03a60412
 8003464:	04120412 	.word	0x04120412
 8003468:	03be      	.short	0x03be
 800346a:	461d      	mov	r5, r3
 800346c:	e773      	b.n	8003356 <_svfprintf_r+0x76>
 800346e:	aa21      	add	r2, sp, #132	; 0x84
 8003470:	4649      	mov	r1, r9
 8003472:	4650      	mov	r0, sl
 8003474:	f002 fa8e 	bl	8005994 <__ssprint_r>
 8003478:	2800      	cmp	r0, #0
 800347a:	f040 868e 	bne.w	800419a <_svfprintf_r+0xeba>
 800347e:	ac2e      	add	r4, sp, #184	; 0xb8
 8003480:	e77e      	b.n	8003380 <_svfprintf_r+0xa0>
 8003482:	2301      	movs	r3, #1
 8003484:	222b      	movs	r2, #43	; 0x2b
 8003486:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003488:	e78b      	b.n	80033a2 <_svfprintf_r+0xc2>
 800348a:	460f      	mov	r7, r1
 800348c:	e7fb      	b.n	8003486 <_svfprintf_r+0x1a6>
 800348e:	b10b      	cbz	r3, 8003494 <_svfprintf_r+0x1b4>
 8003490:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003494:	06ae      	lsls	r6, r5, #26
 8003496:	f140 80a1 	bpl.w	80035dc <_svfprintf_r+0x2fc>
 800349a:	3707      	adds	r7, #7
 800349c:	f027 0707 	bic.w	r7, r7, #7
 80034a0:	f107 0308 	add.w	r3, r7, #8
 80034a4:	9308      	str	r3, [sp, #32]
 80034a6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80034aa:	2e00      	cmp	r6, #0
 80034ac:	f177 0300 	sbcs.w	r3, r7, #0
 80034b0:	da05      	bge.n	80034be <_svfprintf_r+0x1de>
 80034b2:	232d      	movs	r3, #45	; 0x2d
 80034b4:	4276      	negs	r6, r6
 80034b6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80034ba:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80034be:	2301      	movs	r3, #1
 80034c0:	e2c7      	b.n	8003a52 <_svfprintf_r+0x772>
 80034c2:	b10b      	cbz	r3, 80034c8 <_svfprintf_r+0x1e8>
 80034c4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80034c8:	4ba0      	ldr	r3, [pc, #640]	; (800374c <_svfprintf_r+0x46c>)
 80034ca:	9315      	str	r3, [sp, #84]	; 0x54
 80034cc:	06ab      	lsls	r3, r5, #26
 80034ce:	f140 8336 	bpl.w	8003b3e <_svfprintf_r+0x85e>
 80034d2:	3707      	adds	r7, #7
 80034d4:	f027 0707 	bic.w	r7, r7, #7
 80034d8:	f107 0308 	add.w	r3, r7, #8
 80034dc:	9308      	str	r3, [sp, #32]
 80034de:	e9d7 6700 	ldrd	r6, r7, [r7]
 80034e2:	07e8      	lsls	r0, r5, #31
 80034e4:	d50b      	bpl.n	80034fe <_svfprintf_r+0x21e>
 80034e6:	ea56 0307 	orrs.w	r3, r6, r7
 80034ea:	d008      	beq.n	80034fe <_svfprintf_r+0x21e>
 80034ec:	2330      	movs	r3, #48	; 0x30
 80034ee:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80034f2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80034f6:	f045 0502 	orr.w	r5, r5, #2
 80034fa:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 80034fe:	2302      	movs	r3, #2
 8003500:	e2a4      	b.n	8003a4c <_svfprintf_r+0x76c>
 8003502:	2a00      	cmp	r2, #0
 8003504:	d1bf      	bne.n	8003486 <_svfprintf_r+0x1a6>
 8003506:	2301      	movs	r3, #1
 8003508:	2220      	movs	r2, #32
 800350a:	e7bc      	b.n	8003486 <_svfprintf_r+0x1a6>
 800350c:	f045 0501 	orr.w	r5, r5, #1
 8003510:	e7b9      	b.n	8003486 <_svfprintf_r+0x1a6>
 8003512:	683e      	ldr	r6, [r7, #0]
 8003514:	1d39      	adds	r1, r7, #4
 8003516:	2e00      	cmp	r6, #0
 8003518:	960c      	str	r6, [sp, #48]	; 0x30
 800351a:	dab6      	bge.n	800348a <_svfprintf_r+0x1aa>
 800351c:	460f      	mov	r7, r1
 800351e:	4276      	negs	r6, r6
 8003520:	960c      	str	r6, [sp, #48]	; 0x30
 8003522:	f045 0504 	orr.w	r5, r5, #4
 8003526:	e7ae      	b.n	8003486 <_svfprintf_r+0x1a6>
 8003528:	9909      	ldr	r1, [sp, #36]	; 0x24
 800352a:	1c4e      	adds	r6, r1, #1
 800352c:	7809      	ldrb	r1, [r1, #0]
 800352e:	292a      	cmp	r1, #42	; 0x2a
 8003530:	9106      	str	r1, [sp, #24]
 8003532:	d010      	beq.n	8003556 <_svfprintf_r+0x276>
 8003534:	f04f 0b00 	mov.w	fp, #0
 8003538:	9609      	str	r6, [sp, #36]	; 0x24
 800353a:	9906      	ldr	r1, [sp, #24]
 800353c:	3930      	subs	r1, #48	; 0x30
 800353e:	2909      	cmp	r1, #9
 8003540:	f63f af33 	bhi.w	80033aa <_svfprintf_r+0xca>
 8003544:	fb00 1b0b 	mla	fp, r0, fp, r1
 8003548:	9909      	ldr	r1, [sp, #36]	; 0x24
 800354a:	460e      	mov	r6, r1
 800354c:	f816 1b01 	ldrb.w	r1, [r6], #1
 8003550:	9106      	str	r1, [sp, #24]
 8003552:	9609      	str	r6, [sp, #36]	; 0x24
 8003554:	e7f1      	b.n	800353a <_svfprintf_r+0x25a>
 8003556:	6839      	ldr	r1, [r7, #0]
 8003558:	9609      	str	r6, [sp, #36]	; 0x24
 800355a:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800355e:	3704      	adds	r7, #4
 8003560:	e791      	b.n	8003486 <_svfprintf_r+0x1a6>
 8003562:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003566:	e78e      	b.n	8003486 <_svfprintf_r+0x1a6>
 8003568:	2100      	movs	r1, #0
 800356a:	910c      	str	r1, [sp, #48]	; 0x30
 800356c:	9906      	ldr	r1, [sp, #24]
 800356e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003570:	3930      	subs	r1, #48	; 0x30
 8003572:	fb00 1106 	mla	r1, r0, r6, r1
 8003576:	910c      	str	r1, [sp, #48]	; 0x30
 8003578:	9909      	ldr	r1, [sp, #36]	; 0x24
 800357a:	460e      	mov	r6, r1
 800357c:	f816 1b01 	ldrb.w	r1, [r6], #1
 8003580:	9106      	str	r1, [sp, #24]
 8003582:	9906      	ldr	r1, [sp, #24]
 8003584:	9609      	str	r6, [sp, #36]	; 0x24
 8003586:	3930      	subs	r1, #48	; 0x30
 8003588:	2909      	cmp	r1, #9
 800358a:	d9ef      	bls.n	800356c <_svfprintf_r+0x28c>
 800358c:	e70d      	b.n	80033aa <_svfprintf_r+0xca>
 800358e:	f045 0508 	orr.w	r5, r5, #8
 8003592:	e778      	b.n	8003486 <_svfprintf_r+0x1a6>
 8003594:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003598:	e775      	b.n	8003486 <_svfprintf_r+0x1a6>
 800359a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800359c:	7809      	ldrb	r1, [r1, #0]
 800359e:	296c      	cmp	r1, #108	; 0x6c
 80035a0:	d105      	bne.n	80035ae <_svfprintf_r+0x2ce>
 80035a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80035a4:	3101      	adds	r1, #1
 80035a6:	9109      	str	r1, [sp, #36]	; 0x24
 80035a8:	f045 0520 	orr.w	r5, r5, #32
 80035ac:	e76b      	b.n	8003486 <_svfprintf_r+0x1a6>
 80035ae:	f045 0510 	orr.w	r5, r5, #16
 80035b2:	e768      	b.n	8003486 <_svfprintf_r+0x1a6>
 80035b4:	2600      	movs	r6, #0
 80035b6:	1d3b      	adds	r3, r7, #4
 80035b8:	9308      	str	r3, [sp, #32]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80035c0:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80035c4:	f04f 0b01 	mov.w	fp, #1
 80035c8:	4637      	mov	r7, r6
 80035ca:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80035ce:	e11c      	b.n	800380a <_svfprintf_r+0x52a>
 80035d0:	b10b      	cbz	r3, 80035d6 <_svfprintf_r+0x2f6>
 80035d2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80035d6:	f045 0510 	orr.w	r5, r5, #16
 80035da:	e75b      	b.n	8003494 <_svfprintf_r+0x1b4>
 80035dc:	f015 0f10 	tst.w	r5, #16
 80035e0:	f107 0304 	add.w	r3, r7, #4
 80035e4:	d003      	beq.n	80035ee <_svfprintf_r+0x30e>
 80035e6:	683e      	ldr	r6, [r7, #0]
 80035e8:	9308      	str	r3, [sp, #32]
 80035ea:	17f7      	asrs	r7, r6, #31
 80035ec:	e75d      	b.n	80034aa <_svfprintf_r+0x1ca>
 80035ee:	683e      	ldr	r6, [r7, #0]
 80035f0:	f015 0f40 	tst.w	r5, #64	; 0x40
 80035f4:	9308      	str	r3, [sp, #32]
 80035f6:	bf18      	it	ne
 80035f8:	b236      	sxthne	r6, r6
 80035fa:	e7f6      	b.n	80035ea <_svfprintf_r+0x30a>
 80035fc:	b10b      	cbz	r3, 8003602 <_svfprintf_r+0x322>
 80035fe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003602:	3707      	adds	r7, #7
 8003604:	f027 0707 	bic.w	r7, r7, #7
 8003608:	f107 0308 	add.w	r3, r7, #8
 800360c:	9308      	str	r3, [sp, #32]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	930d      	str	r3, [sp, #52]	; 0x34
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800361a:	930e      	str	r3, [sp, #56]	; 0x38
 800361c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800361e:	4638      	mov	r0, r7
 8003620:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8003624:	4631      	mov	r1, r6
 8003626:	4b4a      	ldr	r3, [pc, #296]	; (8003750 <_svfprintf_r+0x470>)
 8003628:	f7fd f9ec 	bl	8000a04 <__aeabi_dcmpun>
 800362c:	2800      	cmp	r0, #0
 800362e:	f040 85dc 	bne.w	80041ea <_svfprintf_r+0xf0a>
 8003632:	f04f 32ff 	mov.w	r2, #4294967295
 8003636:	4b46      	ldr	r3, [pc, #280]	; (8003750 <_svfprintf_r+0x470>)
 8003638:	4638      	mov	r0, r7
 800363a:	4631      	mov	r1, r6
 800363c:	f7fd f9c4 	bl	80009c8 <__aeabi_dcmple>
 8003640:	2800      	cmp	r0, #0
 8003642:	f040 85d2 	bne.w	80041ea <_svfprintf_r+0xf0a>
 8003646:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003648:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800364a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800364c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800364e:	f7fd f9b1 	bl	80009b4 <__aeabi_dcmplt>
 8003652:	b110      	cbz	r0, 800365a <_svfprintf_r+0x37a>
 8003654:	232d      	movs	r3, #45	; 0x2d
 8003656:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800365a:	4b3e      	ldr	r3, [pc, #248]	; (8003754 <_svfprintf_r+0x474>)
 800365c:	4a3e      	ldr	r2, [pc, #248]	; (8003758 <_svfprintf_r+0x478>)
 800365e:	9906      	ldr	r1, [sp, #24]
 8003660:	f04f 0b03 	mov.w	fp, #3
 8003664:	2947      	cmp	r1, #71	; 0x47
 8003666:	bfcc      	ite	gt
 8003668:	4690      	movgt	r8, r2
 800366a:	4698      	movle	r8, r3
 800366c:	2600      	movs	r6, #0
 800366e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003672:	4637      	mov	r7, r6
 8003674:	e0c9      	b.n	800380a <_svfprintf_r+0x52a>
 8003676:	f1bb 3fff 	cmp.w	fp, #4294967295
 800367a:	d026      	beq.n	80036ca <_svfprintf_r+0x3ea>
 800367c:	9b06      	ldr	r3, [sp, #24]
 800367e:	f023 0320 	bic.w	r3, r3, #32
 8003682:	2b47      	cmp	r3, #71	; 0x47
 8003684:	d104      	bne.n	8003690 <_svfprintf_r+0x3b0>
 8003686:	f1bb 0f00 	cmp.w	fp, #0
 800368a:	bf08      	it	eq
 800368c:	f04f 0b01 	moveq.w	fp, #1
 8003690:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003694:	9317      	str	r3, [sp, #92]	; 0x5c
 8003696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003698:	1e1f      	subs	r7, r3, #0
 800369a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800369c:	bfa8      	it	ge
 800369e:	9710      	strge	r7, [sp, #64]	; 0x40
 80036a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80036a2:	bfbd      	ittte	lt
 80036a4:	463b      	movlt	r3, r7
 80036a6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80036aa:	9310      	strlt	r3, [sp, #64]	; 0x40
 80036ac:	2300      	movge	r3, #0
 80036ae:	bfb8      	it	lt
 80036b0:	232d      	movlt	r3, #45	; 0x2d
 80036b2:	9316      	str	r3, [sp, #88]	; 0x58
 80036b4:	9b06      	ldr	r3, [sp, #24]
 80036b6:	f023 0720 	bic.w	r7, r3, #32
 80036ba:	2f46      	cmp	r7, #70	; 0x46
 80036bc:	d008      	beq.n	80036d0 <_svfprintf_r+0x3f0>
 80036be:	2f45      	cmp	r7, #69	; 0x45
 80036c0:	d142      	bne.n	8003748 <_svfprintf_r+0x468>
 80036c2:	f10b 0601 	add.w	r6, fp, #1
 80036c6:	2302      	movs	r3, #2
 80036c8:	e004      	b.n	80036d4 <_svfprintf_r+0x3f4>
 80036ca:	f04f 0b06 	mov.w	fp, #6
 80036ce:	e7df      	b.n	8003690 <_svfprintf_r+0x3b0>
 80036d0:	465e      	mov	r6, fp
 80036d2:	2303      	movs	r3, #3
 80036d4:	aa1f      	add	r2, sp, #124	; 0x7c
 80036d6:	9204      	str	r2, [sp, #16]
 80036d8:	aa1c      	add	r2, sp, #112	; 0x70
 80036da:	9203      	str	r2, [sp, #12]
 80036dc:	aa1b      	add	r2, sp, #108	; 0x6c
 80036de:	9202      	str	r2, [sp, #8]
 80036e0:	e88d 0048 	stmia.w	sp, {r3, r6}
 80036e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80036e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80036e8:	4650      	mov	r0, sl
 80036ea:	f000 fe55 	bl	8004398 <_dtoa_r>
 80036ee:	2f47      	cmp	r7, #71	; 0x47
 80036f0:	4680      	mov	r8, r0
 80036f2:	d102      	bne.n	80036fa <_svfprintf_r+0x41a>
 80036f4:	07e8      	lsls	r0, r5, #31
 80036f6:	f140 8585 	bpl.w	8004204 <_svfprintf_r+0xf24>
 80036fa:	eb08 0306 	add.w	r3, r8, r6
 80036fe:	2f46      	cmp	r7, #70	; 0x46
 8003700:	9307      	str	r3, [sp, #28]
 8003702:	d111      	bne.n	8003728 <_svfprintf_r+0x448>
 8003704:	f898 3000 	ldrb.w	r3, [r8]
 8003708:	2b30      	cmp	r3, #48	; 0x30
 800370a:	d109      	bne.n	8003720 <_svfprintf_r+0x440>
 800370c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800370e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003710:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003712:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003714:	f7fd f944 	bl	80009a0 <__aeabi_dcmpeq>
 8003718:	b910      	cbnz	r0, 8003720 <_svfprintf_r+0x440>
 800371a:	f1c6 0601 	rsb	r6, r6, #1
 800371e:	961b      	str	r6, [sp, #108]	; 0x6c
 8003720:	9a07      	ldr	r2, [sp, #28]
 8003722:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003724:	441a      	add	r2, r3
 8003726:	9207      	str	r2, [sp, #28]
 8003728:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800372a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800372c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800372e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003730:	f7fd f936 	bl	80009a0 <__aeabi_dcmpeq>
 8003734:	b990      	cbnz	r0, 800375c <_svfprintf_r+0x47c>
 8003736:	2230      	movs	r2, #48	; 0x30
 8003738:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800373a:	9907      	ldr	r1, [sp, #28]
 800373c:	4299      	cmp	r1, r3
 800373e:	d90f      	bls.n	8003760 <_svfprintf_r+0x480>
 8003740:	1c59      	adds	r1, r3, #1
 8003742:	911f      	str	r1, [sp, #124]	; 0x7c
 8003744:	701a      	strb	r2, [r3, #0]
 8003746:	e7f7      	b.n	8003738 <_svfprintf_r+0x458>
 8003748:	465e      	mov	r6, fp
 800374a:	e7bc      	b.n	80036c6 <_svfprintf_r+0x3e6>
 800374c:	080079ac 	.word	0x080079ac
 8003750:	7fefffff 	.word	0x7fefffff
 8003754:	0800799c 	.word	0x0800799c
 8003758:	080079a0 	.word	0x080079a0
 800375c:	9b07      	ldr	r3, [sp, #28]
 800375e:	931f      	str	r3, [sp, #124]	; 0x7c
 8003760:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003762:	2f47      	cmp	r7, #71	; 0x47
 8003764:	eba3 0308 	sub.w	r3, r3, r8
 8003768:	9307      	str	r3, [sp, #28]
 800376a:	f040 8100 	bne.w	800396e <_svfprintf_r+0x68e>
 800376e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003770:	1cd9      	adds	r1, r3, #3
 8003772:	db02      	blt.n	800377a <_svfprintf_r+0x49a>
 8003774:	459b      	cmp	fp, r3
 8003776:	f280 8126 	bge.w	80039c6 <_svfprintf_r+0x6e6>
 800377a:	9b06      	ldr	r3, [sp, #24]
 800377c:	3b02      	subs	r3, #2
 800377e:	9306      	str	r3, [sp, #24]
 8003780:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003782:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8003786:	1e53      	subs	r3, r2, #1
 8003788:	2b00      	cmp	r3, #0
 800378a:	bfa8      	it	ge
 800378c:	222b      	movge	r2, #43	; 0x2b
 800378e:	931b      	str	r3, [sp, #108]	; 0x6c
 8003790:	bfbc      	itt	lt
 8003792:	f1c2 0301 	rsblt	r3, r2, #1
 8003796:	222d      	movlt	r2, #45	; 0x2d
 8003798:	2b09      	cmp	r3, #9
 800379a:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 800379e:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80037a2:	f340 8100 	ble.w	80039a6 <_svfprintf_r+0x6c6>
 80037a6:	260a      	movs	r6, #10
 80037a8:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80037ac:	fb93 f0f6 	sdiv	r0, r3, r6
 80037b0:	fb06 3310 	mls	r3, r6, r0, r3
 80037b4:	2809      	cmp	r0, #9
 80037b6:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80037ba:	f802 3c01 	strb.w	r3, [r2, #-1]
 80037be:	f102 31ff 	add.w	r1, r2, #4294967295
 80037c2:	4603      	mov	r3, r0
 80037c4:	f300 80e8 	bgt.w	8003998 <_svfprintf_r+0x6b8>
 80037c8:	3330      	adds	r3, #48	; 0x30
 80037ca:	f801 3c01 	strb.w	r3, [r1, #-1]
 80037ce:	3a02      	subs	r2, #2
 80037d0:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80037d4:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80037d8:	4282      	cmp	r2, r0
 80037da:	4619      	mov	r1, r3
 80037dc:	f0c0 80de 	bcc.w	800399c <_svfprintf_r+0x6bc>
 80037e0:	9a07      	ldr	r2, [sp, #28]
 80037e2:	ab1d      	add	r3, sp, #116	; 0x74
 80037e4:	1acb      	subs	r3, r1, r3
 80037e6:	2a01      	cmp	r2, #1
 80037e8:	9314      	str	r3, [sp, #80]	; 0x50
 80037ea:	eb03 0b02 	add.w	fp, r3, r2
 80037ee:	dc02      	bgt.n	80037f6 <_svfprintf_r+0x516>
 80037f0:	f015 0701 	ands.w	r7, r5, #1
 80037f4:	d002      	beq.n	80037fc <_svfprintf_r+0x51c>
 80037f6:	2700      	movs	r7, #0
 80037f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037fa:	449b      	add	fp, r3
 80037fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80037fe:	b113      	cbz	r3, 8003806 <_svfprintf_r+0x526>
 8003800:	232d      	movs	r3, #45	; 0x2d
 8003802:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003806:	2600      	movs	r6, #0
 8003808:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800380a:	455e      	cmp	r6, fp
 800380c:	4633      	mov	r3, r6
 800380e:	bfb8      	it	lt
 8003810:	465b      	movlt	r3, fp
 8003812:	930f      	str	r3, [sp, #60]	; 0x3c
 8003814:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8003818:	b113      	cbz	r3, 8003820 <_svfprintf_r+0x540>
 800381a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800381c:	3301      	adds	r3, #1
 800381e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003820:	f015 0302 	ands.w	r3, r5, #2
 8003824:	9316      	str	r3, [sp, #88]	; 0x58
 8003826:	bf1e      	ittt	ne
 8003828:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 800382a:	3302      	addne	r3, #2
 800382c:	930f      	strne	r3, [sp, #60]	; 0x3c
 800382e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003832:	9317      	str	r3, [sp, #92]	; 0x5c
 8003834:	d118      	bne.n	8003868 <_svfprintf_r+0x588>
 8003836:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003838:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800383a:	1a9b      	subs	r3, r3, r2
 800383c:	2b00      	cmp	r3, #0
 800383e:	9310      	str	r3, [sp, #64]	; 0x40
 8003840:	dd12      	ble.n	8003868 <_svfprintf_r+0x588>
 8003842:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003844:	2b10      	cmp	r3, #16
 8003846:	4bab      	ldr	r3, [pc, #684]	; (8003af4 <_svfprintf_r+0x814>)
 8003848:	6023      	str	r3, [r4, #0]
 800384a:	f300 81d9 	bgt.w	8003c00 <_svfprintf_r+0x920>
 800384e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003850:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003852:	6063      	str	r3, [r4, #4]
 8003854:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003856:	4413      	add	r3, r2
 8003858:	9323      	str	r3, [sp, #140]	; 0x8c
 800385a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800385c:	3301      	adds	r3, #1
 800385e:	2b07      	cmp	r3, #7
 8003860:	9322      	str	r3, [sp, #136]	; 0x88
 8003862:	f300 81e6 	bgt.w	8003c32 <_svfprintf_r+0x952>
 8003866:	3408      	adds	r4, #8
 8003868:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800386c:	b173      	cbz	r3, 800388c <_svfprintf_r+0x5ac>
 800386e:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8003872:	6023      	str	r3, [r4, #0]
 8003874:	2301      	movs	r3, #1
 8003876:	6063      	str	r3, [r4, #4]
 8003878:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800387a:	3301      	adds	r3, #1
 800387c:	9323      	str	r3, [sp, #140]	; 0x8c
 800387e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003880:	3301      	adds	r3, #1
 8003882:	2b07      	cmp	r3, #7
 8003884:	9322      	str	r3, [sp, #136]	; 0x88
 8003886:	f300 81de 	bgt.w	8003c46 <_svfprintf_r+0x966>
 800388a:	3408      	adds	r4, #8
 800388c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800388e:	b16b      	cbz	r3, 80038ac <_svfprintf_r+0x5cc>
 8003890:	ab1a      	add	r3, sp, #104	; 0x68
 8003892:	6023      	str	r3, [r4, #0]
 8003894:	2302      	movs	r3, #2
 8003896:	6063      	str	r3, [r4, #4]
 8003898:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800389a:	3302      	adds	r3, #2
 800389c:	9323      	str	r3, [sp, #140]	; 0x8c
 800389e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038a0:	3301      	adds	r3, #1
 80038a2:	2b07      	cmp	r3, #7
 80038a4:	9322      	str	r3, [sp, #136]	; 0x88
 80038a6:	f300 81d8 	bgt.w	8003c5a <_svfprintf_r+0x97a>
 80038aa:	3408      	adds	r4, #8
 80038ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80038ae:	2b80      	cmp	r3, #128	; 0x80
 80038b0:	d118      	bne.n	80038e4 <_svfprintf_r+0x604>
 80038b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80038b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	9310      	str	r3, [sp, #64]	; 0x40
 80038bc:	dd12      	ble.n	80038e4 <_svfprintf_r+0x604>
 80038be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80038c0:	2b10      	cmp	r3, #16
 80038c2:	4b8d      	ldr	r3, [pc, #564]	; (8003af8 <_svfprintf_r+0x818>)
 80038c4:	6023      	str	r3, [r4, #0]
 80038c6:	f300 81d2 	bgt.w	8003c6e <_svfprintf_r+0x98e>
 80038ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80038cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80038ce:	6063      	str	r3, [r4, #4]
 80038d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80038d2:	4413      	add	r3, r2
 80038d4:	9323      	str	r3, [sp, #140]	; 0x8c
 80038d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038d8:	3301      	adds	r3, #1
 80038da:	2b07      	cmp	r3, #7
 80038dc:	9322      	str	r3, [sp, #136]	; 0x88
 80038de:	f300 81df 	bgt.w	8003ca0 <_svfprintf_r+0x9c0>
 80038e2:	3408      	adds	r4, #8
 80038e4:	eba6 060b 	sub.w	r6, r6, fp
 80038e8:	2e00      	cmp	r6, #0
 80038ea:	dd0f      	ble.n	800390c <_svfprintf_r+0x62c>
 80038ec:	4b82      	ldr	r3, [pc, #520]	; (8003af8 <_svfprintf_r+0x818>)
 80038ee:	2e10      	cmp	r6, #16
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	f300 81df 	bgt.w	8003cb4 <_svfprintf_r+0x9d4>
 80038f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038f8:	9823      	ldr	r0, [sp, #140]	; 0x8c
 80038fa:	3301      	adds	r3, #1
 80038fc:	6066      	str	r6, [r4, #4]
 80038fe:	2b07      	cmp	r3, #7
 8003900:	4406      	add	r6, r0
 8003902:	9623      	str	r6, [sp, #140]	; 0x8c
 8003904:	9322      	str	r3, [sp, #136]	; 0x88
 8003906:	f300 81ec 	bgt.w	8003ce2 <_svfprintf_r+0xa02>
 800390a:	3408      	adds	r4, #8
 800390c:	05eb      	lsls	r3, r5, #23
 800390e:	f100 81f2 	bmi.w	8003cf6 <_svfprintf_r+0xa16>
 8003912:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003914:	e884 0900 	stmia.w	r4, {r8, fp}
 8003918:	445b      	add	r3, fp
 800391a:	9323      	str	r3, [sp, #140]	; 0x8c
 800391c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800391e:	3301      	adds	r3, #1
 8003920:	2b07      	cmp	r3, #7
 8003922:	9322      	str	r3, [sp, #136]	; 0x88
 8003924:	f340 8419 	ble.w	800415a <_svfprintf_r+0xe7a>
 8003928:	aa21      	add	r2, sp, #132	; 0x84
 800392a:	4649      	mov	r1, r9
 800392c:	4650      	mov	r0, sl
 800392e:	f002 f831 	bl	8005994 <__ssprint_r>
 8003932:	2800      	cmp	r0, #0
 8003934:	f040 8431 	bne.w	800419a <_svfprintf_r+0xeba>
 8003938:	ac2e      	add	r4, sp, #184	; 0xb8
 800393a:	076b      	lsls	r3, r5, #29
 800393c:	f100 8410 	bmi.w	8004160 <_svfprintf_r+0xe80>
 8003940:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003942:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003944:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003946:	428a      	cmp	r2, r1
 8003948:	bfac      	ite	ge
 800394a:	189b      	addge	r3, r3, r2
 800394c:	185b      	addlt	r3, r3, r1
 800394e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003950:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003952:	b13b      	cbz	r3, 8003964 <_svfprintf_r+0x684>
 8003954:	aa21      	add	r2, sp, #132	; 0x84
 8003956:	4649      	mov	r1, r9
 8003958:	4650      	mov	r0, sl
 800395a:	f002 f81b 	bl	8005994 <__ssprint_r>
 800395e:	2800      	cmp	r0, #0
 8003960:	f040 841b 	bne.w	800419a <_svfprintf_r+0xeba>
 8003964:	2300      	movs	r3, #0
 8003966:	9f08      	ldr	r7, [sp, #32]
 8003968:	9322      	str	r3, [sp, #136]	; 0x88
 800396a:	ac2e      	add	r4, sp, #184	; 0xb8
 800396c:	e4f2      	b.n	8003354 <_svfprintf_r+0x74>
 800396e:	9b06      	ldr	r3, [sp, #24]
 8003970:	2b65      	cmp	r3, #101	; 0x65
 8003972:	f77f af05 	ble.w	8003780 <_svfprintf_r+0x4a0>
 8003976:	9b06      	ldr	r3, [sp, #24]
 8003978:	2b66      	cmp	r3, #102	; 0x66
 800397a:	d124      	bne.n	80039c6 <_svfprintf_r+0x6e6>
 800397c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800397e:	2b00      	cmp	r3, #0
 8003980:	dd19      	ble.n	80039b6 <_svfprintf_r+0x6d6>
 8003982:	f1bb 0f00 	cmp.w	fp, #0
 8003986:	d101      	bne.n	800398c <_svfprintf_r+0x6ac>
 8003988:	07ea      	lsls	r2, r5, #31
 800398a:	d502      	bpl.n	8003992 <_svfprintf_r+0x6b2>
 800398c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800398e:	4413      	add	r3, r2
 8003990:	445b      	add	r3, fp
 8003992:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8003994:	469b      	mov	fp, r3
 8003996:	e731      	b.n	80037fc <_svfprintf_r+0x51c>
 8003998:	460a      	mov	r2, r1
 800399a:	e707      	b.n	80037ac <_svfprintf_r+0x4cc>
 800399c:	f812 1b01 	ldrb.w	r1, [r2], #1
 80039a0:	f803 1b01 	strb.w	r1, [r3], #1
 80039a4:	e718      	b.n	80037d8 <_svfprintf_r+0x4f8>
 80039a6:	2230      	movs	r2, #48	; 0x30
 80039a8:	4413      	add	r3, r2
 80039aa:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80039ae:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80039b2:	a91e      	add	r1, sp, #120	; 0x78
 80039b4:	e714      	b.n	80037e0 <_svfprintf_r+0x500>
 80039b6:	f1bb 0f00 	cmp.w	fp, #0
 80039ba:	d101      	bne.n	80039c0 <_svfprintf_r+0x6e0>
 80039bc:	07eb      	lsls	r3, r5, #31
 80039be:	d515      	bpl.n	80039ec <_svfprintf_r+0x70c>
 80039c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039c2:	3301      	adds	r3, #1
 80039c4:	e7e4      	b.n	8003990 <_svfprintf_r+0x6b0>
 80039c6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80039c8:	9b07      	ldr	r3, [sp, #28]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	db06      	blt.n	80039dc <_svfprintf_r+0x6fc>
 80039ce:	07ef      	lsls	r7, r5, #31
 80039d0:	d50e      	bpl.n	80039f0 <_svfprintf_r+0x710>
 80039d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039d4:	4413      	add	r3, r2
 80039d6:	2267      	movs	r2, #103	; 0x67
 80039d8:	9206      	str	r2, [sp, #24]
 80039da:	e7da      	b.n	8003992 <_svfprintf_r+0x6b2>
 80039dc:	9b07      	ldr	r3, [sp, #28]
 80039de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80039e0:	2a00      	cmp	r2, #0
 80039e2:	440b      	add	r3, r1
 80039e4:	dcf7      	bgt.n	80039d6 <_svfprintf_r+0x6f6>
 80039e6:	f1c2 0201 	rsb	r2, r2, #1
 80039ea:	e7f3      	b.n	80039d4 <_svfprintf_r+0x6f4>
 80039ec:	2301      	movs	r3, #1
 80039ee:	e7d0      	b.n	8003992 <_svfprintf_r+0x6b2>
 80039f0:	4613      	mov	r3, r2
 80039f2:	e7f0      	b.n	80039d6 <_svfprintf_r+0x6f6>
 80039f4:	b10b      	cbz	r3, 80039fa <_svfprintf_r+0x71a>
 80039f6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80039fa:	f015 0f20 	tst.w	r5, #32
 80039fe:	f107 0304 	add.w	r3, r7, #4
 8003a02:	d008      	beq.n	8003a16 <_svfprintf_r+0x736>
 8003a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	17ce      	asrs	r6, r1, #31
 8003a0a:	4608      	mov	r0, r1
 8003a0c:	4631      	mov	r1, r6
 8003a0e:	e9c2 0100 	strd	r0, r1, [r2]
 8003a12:	461f      	mov	r7, r3
 8003a14:	e49e      	b.n	8003354 <_svfprintf_r+0x74>
 8003a16:	06ee      	lsls	r6, r5, #27
 8003a18:	d503      	bpl.n	8003a22 <_svfprintf_r+0x742>
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a1e:	6011      	str	r1, [r2, #0]
 8003a20:	e7f7      	b.n	8003a12 <_svfprintf_r+0x732>
 8003a22:	0668      	lsls	r0, r5, #25
 8003a24:	d5f9      	bpl.n	8003a1a <_svfprintf_r+0x73a>
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8003a2c:	8011      	strh	r1, [r2, #0]
 8003a2e:	e7f0      	b.n	8003a12 <_svfprintf_r+0x732>
 8003a30:	f045 0510 	orr.w	r5, r5, #16
 8003a34:	f015 0320 	ands.w	r3, r5, #32
 8003a38:	d022      	beq.n	8003a80 <_svfprintf_r+0x7a0>
 8003a3a:	3707      	adds	r7, #7
 8003a3c:	f027 0707 	bic.w	r7, r7, #7
 8003a40:	f107 0308 	add.w	r3, r7, #8
 8003a44:	9308      	str	r3, [sp, #32]
 8003a46:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003a52:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003a56:	f000 83db 	beq.w	8004210 <_svfprintf_r+0xf30>
 8003a5a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8003a5e:	920f      	str	r2, [sp, #60]	; 0x3c
 8003a60:	ea56 0207 	orrs.w	r2, r6, r7
 8003a64:	f040 83d9 	bne.w	800421a <_svfprintf_r+0xf3a>
 8003a68:	f1bb 0f00 	cmp.w	fp, #0
 8003a6c:	f000 80aa 	beq.w	8003bc4 <_svfprintf_r+0x8e4>
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d076      	beq.n	8003b62 <_svfprintf_r+0x882>
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	f000 8091 	beq.w	8003b9c <_svfprintf_r+0x8bc>
 8003a7a:	2600      	movs	r6, #0
 8003a7c:	2700      	movs	r7, #0
 8003a7e:	e3d2      	b.n	8004226 <_svfprintf_r+0xf46>
 8003a80:	1d3a      	adds	r2, r7, #4
 8003a82:	f015 0110 	ands.w	r1, r5, #16
 8003a86:	9208      	str	r2, [sp, #32]
 8003a88:	d002      	beq.n	8003a90 <_svfprintf_r+0x7b0>
 8003a8a:	683e      	ldr	r6, [r7, #0]
 8003a8c:	2700      	movs	r7, #0
 8003a8e:	e7dd      	b.n	8003a4c <_svfprintf_r+0x76c>
 8003a90:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003a94:	d0f9      	beq.n	8003a8a <_svfprintf_r+0x7aa>
 8003a96:	883e      	ldrh	r6, [r7, #0]
 8003a98:	2700      	movs	r7, #0
 8003a9a:	e7d6      	b.n	8003a4a <_svfprintf_r+0x76a>
 8003a9c:	1d3b      	adds	r3, r7, #4
 8003a9e:	9308      	str	r3, [sp, #32]
 8003aa0:	2330      	movs	r3, #48	; 0x30
 8003aa2:	2278      	movs	r2, #120	; 0x78
 8003aa4:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8003aa8:	4b14      	ldr	r3, [pc, #80]	; (8003afc <_svfprintf_r+0x81c>)
 8003aaa:	683e      	ldr	r6, [r7, #0]
 8003aac:	9315      	str	r3, [sp, #84]	; 0x54
 8003aae:	2700      	movs	r7, #0
 8003ab0:	f045 0502 	orr.w	r5, r5, #2
 8003ab4:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8003ab8:	2302      	movs	r3, #2
 8003aba:	9206      	str	r2, [sp, #24]
 8003abc:	e7c6      	b.n	8003a4c <_svfprintf_r+0x76c>
 8003abe:	2600      	movs	r6, #0
 8003ac0:	1d3b      	adds	r3, r7, #4
 8003ac2:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003ac6:	9308      	str	r3, [sp, #32]
 8003ac8:	f8d7 8000 	ldr.w	r8, [r7]
 8003acc:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8003ad0:	d00a      	beq.n	8003ae8 <_svfprintf_r+0x808>
 8003ad2:	465a      	mov	r2, fp
 8003ad4:	4631      	mov	r1, r6
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	f001 fc54 	bl	8005384 <memchr>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	f000 808d 	beq.w	8003bfc <_svfprintf_r+0x91c>
 8003ae2:	eba0 0b08 	sub.w	fp, r0, r8
 8003ae6:	e5c4      	b.n	8003672 <_svfprintf_r+0x392>
 8003ae8:	4640      	mov	r0, r8
 8003aea:	f7fc fb31 	bl	8000150 <strlen>
 8003aee:	4683      	mov	fp, r0
 8003af0:	e5bf      	b.n	8003672 <_svfprintf_r+0x392>
 8003af2:	bf00      	nop
 8003af4:	080079d0 	.word	0x080079d0
 8003af8:	080079e0 	.word	0x080079e0
 8003afc:	080079bd 	.word	0x080079bd
 8003b00:	f045 0510 	orr.w	r5, r5, #16
 8003b04:	06a9      	lsls	r1, r5, #26
 8003b06:	d509      	bpl.n	8003b1c <_svfprintf_r+0x83c>
 8003b08:	3707      	adds	r7, #7
 8003b0a:	f027 0707 	bic.w	r7, r7, #7
 8003b0e:	f107 0308 	add.w	r3, r7, #8
 8003b12:	9308      	str	r3, [sp, #32]
 8003b14:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e797      	b.n	8003a4c <_svfprintf_r+0x76c>
 8003b1c:	1d3b      	adds	r3, r7, #4
 8003b1e:	f015 0f10 	tst.w	r5, #16
 8003b22:	9308      	str	r3, [sp, #32]
 8003b24:	d001      	beq.n	8003b2a <_svfprintf_r+0x84a>
 8003b26:	683e      	ldr	r6, [r7, #0]
 8003b28:	e002      	b.n	8003b30 <_svfprintf_r+0x850>
 8003b2a:	066a      	lsls	r2, r5, #25
 8003b2c:	d5fb      	bpl.n	8003b26 <_svfprintf_r+0x846>
 8003b2e:	883e      	ldrh	r6, [r7, #0]
 8003b30:	2700      	movs	r7, #0
 8003b32:	e7f1      	b.n	8003b18 <_svfprintf_r+0x838>
 8003b34:	b10b      	cbz	r3, 8003b3a <_svfprintf_r+0x85a>
 8003b36:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003b3a:	4ba3      	ldr	r3, [pc, #652]	; (8003dc8 <_svfprintf_r+0xae8>)
 8003b3c:	e4c5      	b.n	80034ca <_svfprintf_r+0x1ea>
 8003b3e:	1d3b      	adds	r3, r7, #4
 8003b40:	f015 0f10 	tst.w	r5, #16
 8003b44:	9308      	str	r3, [sp, #32]
 8003b46:	d001      	beq.n	8003b4c <_svfprintf_r+0x86c>
 8003b48:	683e      	ldr	r6, [r7, #0]
 8003b4a:	e002      	b.n	8003b52 <_svfprintf_r+0x872>
 8003b4c:	066e      	lsls	r6, r5, #25
 8003b4e:	d5fb      	bpl.n	8003b48 <_svfprintf_r+0x868>
 8003b50:	883e      	ldrh	r6, [r7, #0]
 8003b52:	2700      	movs	r7, #0
 8003b54:	e4c5      	b.n	80034e2 <_svfprintf_r+0x202>
 8003b56:	4643      	mov	r3, r8
 8003b58:	e366      	b.n	8004228 <_svfprintf_r+0xf48>
 8003b5a:	2f00      	cmp	r7, #0
 8003b5c:	bf08      	it	eq
 8003b5e:	2e0a      	cmpeq	r6, #10
 8003b60:	d205      	bcs.n	8003b6e <_svfprintf_r+0x88e>
 8003b62:	3630      	adds	r6, #48	; 0x30
 8003b64:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8003b68:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003b6c:	e377      	b.n	800425e <_svfprintf_r+0xf7e>
 8003b6e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8003b72:	4630      	mov	r0, r6
 8003b74:	4639      	mov	r1, r7
 8003b76:	220a      	movs	r2, #10
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f7fc ff81 	bl	8000a80 <__aeabi_uldivmod>
 8003b7e:	3230      	adds	r2, #48	; 0x30
 8003b80:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003b84:	2300      	movs	r3, #0
 8003b86:	4630      	mov	r0, r6
 8003b88:	4639      	mov	r1, r7
 8003b8a:	220a      	movs	r2, #10
 8003b8c:	f7fc ff78 	bl	8000a80 <__aeabi_uldivmod>
 8003b90:	4606      	mov	r6, r0
 8003b92:	460f      	mov	r7, r1
 8003b94:	ea56 0307 	orrs.w	r3, r6, r7
 8003b98:	d1eb      	bne.n	8003b72 <_svfprintf_r+0x892>
 8003b9a:	e360      	b.n	800425e <_svfprintf_r+0xf7e>
 8003b9c:	2600      	movs	r6, #0
 8003b9e:	2700      	movs	r7, #0
 8003ba0:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8003ba4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ba6:	f006 030f 	and.w	r3, r6, #15
 8003baa:	5cd3      	ldrb	r3, [r2, r3]
 8003bac:	093a      	lsrs	r2, r7, #4
 8003bae:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003bb2:	0933      	lsrs	r3, r6, #4
 8003bb4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003bb8:	461e      	mov	r6, r3
 8003bba:	4617      	mov	r7, r2
 8003bbc:	ea56 0307 	orrs.w	r3, r6, r7
 8003bc0:	d1f0      	bne.n	8003ba4 <_svfprintf_r+0x8c4>
 8003bc2:	e34c      	b.n	800425e <_svfprintf_r+0xf7e>
 8003bc4:	b93b      	cbnz	r3, 8003bd6 <_svfprintf_r+0x8f6>
 8003bc6:	07ea      	lsls	r2, r5, #31
 8003bc8:	d505      	bpl.n	8003bd6 <_svfprintf_r+0x8f6>
 8003bca:	2330      	movs	r3, #48	; 0x30
 8003bcc:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8003bd0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003bd4:	e343      	b.n	800425e <_svfprintf_r+0xf7e>
 8003bd6:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8003bda:	e340      	b.n	800425e <_svfprintf_r+0xf7e>
 8003bdc:	b10b      	cbz	r3, 8003be2 <_svfprintf_r+0x902>
 8003bde:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003be2:	9b06      	ldr	r3, [sp, #24]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 82f7 	beq.w	80041d8 <_svfprintf_r+0xef8>
 8003bea:	2600      	movs	r6, #0
 8003bec:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003bf0:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8003bf4:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8003bf8:	9708      	str	r7, [sp, #32]
 8003bfa:	e4e3      	b.n	80035c4 <_svfprintf_r+0x2e4>
 8003bfc:	4606      	mov	r6, r0
 8003bfe:	e538      	b.n	8003672 <_svfprintf_r+0x392>
 8003c00:	2310      	movs	r3, #16
 8003c02:	6063      	str	r3, [r4, #4]
 8003c04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003c06:	3310      	adds	r3, #16
 8003c08:	9323      	str	r3, [sp, #140]	; 0x8c
 8003c0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	2b07      	cmp	r3, #7
 8003c10:	9322      	str	r3, [sp, #136]	; 0x88
 8003c12:	dc04      	bgt.n	8003c1e <_svfprintf_r+0x93e>
 8003c14:	3408      	adds	r4, #8
 8003c16:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c18:	3b10      	subs	r3, #16
 8003c1a:	9310      	str	r3, [sp, #64]	; 0x40
 8003c1c:	e611      	b.n	8003842 <_svfprintf_r+0x562>
 8003c1e:	aa21      	add	r2, sp, #132	; 0x84
 8003c20:	4649      	mov	r1, r9
 8003c22:	4650      	mov	r0, sl
 8003c24:	f001 feb6 	bl	8005994 <__ssprint_r>
 8003c28:	2800      	cmp	r0, #0
 8003c2a:	f040 82b6 	bne.w	800419a <_svfprintf_r+0xeba>
 8003c2e:	ac2e      	add	r4, sp, #184	; 0xb8
 8003c30:	e7f1      	b.n	8003c16 <_svfprintf_r+0x936>
 8003c32:	aa21      	add	r2, sp, #132	; 0x84
 8003c34:	4649      	mov	r1, r9
 8003c36:	4650      	mov	r0, sl
 8003c38:	f001 feac 	bl	8005994 <__ssprint_r>
 8003c3c:	2800      	cmp	r0, #0
 8003c3e:	f040 82ac 	bne.w	800419a <_svfprintf_r+0xeba>
 8003c42:	ac2e      	add	r4, sp, #184	; 0xb8
 8003c44:	e610      	b.n	8003868 <_svfprintf_r+0x588>
 8003c46:	aa21      	add	r2, sp, #132	; 0x84
 8003c48:	4649      	mov	r1, r9
 8003c4a:	4650      	mov	r0, sl
 8003c4c:	f001 fea2 	bl	8005994 <__ssprint_r>
 8003c50:	2800      	cmp	r0, #0
 8003c52:	f040 82a2 	bne.w	800419a <_svfprintf_r+0xeba>
 8003c56:	ac2e      	add	r4, sp, #184	; 0xb8
 8003c58:	e618      	b.n	800388c <_svfprintf_r+0x5ac>
 8003c5a:	aa21      	add	r2, sp, #132	; 0x84
 8003c5c:	4649      	mov	r1, r9
 8003c5e:	4650      	mov	r0, sl
 8003c60:	f001 fe98 	bl	8005994 <__ssprint_r>
 8003c64:	2800      	cmp	r0, #0
 8003c66:	f040 8298 	bne.w	800419a <_svfprintf_r+0xeba>
 8003c6a:	ac2e      	add	r4, sp, #184	; 0xb8
 8003c6c:	e61e      	b.n	80038ac <_svfprintf_r+0x5cc>
 8003c6e:	2310      	movs	r3, #16
 8003c70:	6063      	str	r3, [r4, #4]
 8003c72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003c74:	3310      	adds	r3, #16
 8003c76:	9323      	str	r3, [sp, #140]	; 0x8c
 8003c78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	2b07      	cmp	r3, #7
 8003c7e:	9322      	str	r3, [sp, #136]	; 0x88
 8003c80:	dc04      	bgt.n	8003c8c <_svfprintf_r+0x9ac>
 8003c82:	3408      	adds	r4, #8
 8003c84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c86:	3b10      	subs	r3, #16
 8003c88:	9310      	str	r3, [sp, #64]	; 0x40
 8003c8a:	e618      	b.n	80038be <_svfprintf_r+0x5de>
 8003c8c:	aa21      	add	r2, sp, #132	; 0x84
 8003c8e:	4649      	mov	r1, r9
 8003c90:	4650      	mov	r0, sl
 8003c92:	f001 fe7f 	bl	8005994 <__ssprint_r>
 8003c96:	2800      	cmp	r0, #0
 8003c98:	f040 827f 	bne.w	800419a <_svfprintf_r+0xeba>
 8003c9c:	ac2e      	add	r4, sp, #184	; 0xb8
 8003c9e:	e7f1      	b.n	8003c84 <_svfprintf_r+0x9a4>
 8003ca0:	aa21      	add	r2, sp, #132	; 0x84
 8003ca2:	4649      	mov	r1, r9
 8003ca4:	4650      	mov	r0, sl
 8003ca6:	f001 fe75 	bl	8005994 <__ssprint_r>
 8003caa:	2800      	cmp	r0, #0
 8003cac:	f040 8275 	bne.w	800419a <_svfprintf_r+0xeba>
 8003cb0:	ac2e      	add	r4, sp, #184	; 0xb8
 8003cb2:	e617      	b.n	80038e4 <_svfprintf_r+0x604>
 8003cb4:	2310      	movs	r3, #16
 8003cb6:	6063      	str	r3, [r4, #4]
 8003cb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003cba:	3310      	adds	r3, #16
 8003cbc:	9323      	str	r3, [sp, #140]	; 0x8c
 8003cbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	2b07      	cmp	r3, #7
 8003cc4:	9322      	str	r3, [sp, #136]	; 0x88
 8003cc6:	dc02      	bgt.n	8003cce <_svfprintf_r+0x9ee>
 8003cc8:	3408      	adds	r4, #8
 8003cca:	3e10      	subs	r6, #16
 8003ccc:	e60e      	b.n	80038ec <_svfprintf_r+0x60c>
 8003cce:	aa21      	add	r2, sp, #132	; 0x84
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	4650      	mov	r0, sl
 8003cd4:	f001 fe5e 	bl	8005994 <__ssprint_r>
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	f040 825e 	bne.w	800419a <_svfprintf_r+0xeba>
 8003cde:	ac2e      	add	r4, sp, #184	; 0xb8
 8003ce0:	e7f3      	b.n	8003cca <_svfprintf_r+0x9ea>
 8003ce2:	aa21      	add	r2, sp, #132	; 0x84
 8003ce4:	4649      	mov	r1, r9
 8003ce6:	4650      	mov	r0, sl
 8003ce8:	f001 fe54 	bl	8005994 <__ssprint_r>
 8003cec:	2800      	cmp	r0, #0
 8003cee:	f040 8254 	bne.w	800419a <_svfprintf_r+0xeba>
 8003cf2:	ac2e      	add	r4, sp, #184	; 0xb8
 8003cf4:	e60a      	b.n	800390c <_svfprintf_r+0x62c>
 8003cf6:	9b06      	ldr	r3, [sp, #24]
 8003cf8:	2b65      	cmp	r3, #101	; 0x65
 8003cfa:	f340 81a9 	ble.w	8004050 <_svfprintf_r+0xd70>
 8003cfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003d00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003d02:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003d04:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003d06:	f7fc fe4b 	bl	80009a0 <__aeabi_dcmpeq>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d062      	beq.n	8003dd4 <_svfprintf_r+0xaf4>
 8003d0e:	4b2f      	ldr	r3, [pc, #188]	; (8003dcc <_svfprintf_r+0xaec>)
 8003d10:	6023      	str	r3, [r4, #0]
 8003d12:	2301      	movs	r3, #1
 8003d14:	6063      	str	r3, [r4, #4]
 8003d16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d18:	3301      	adds	r3, #1
 8003d1a:	9323      	str	r3, [sp, #140]	; 0x8c
 8003d1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d1e:	3301      	adds	r3, #1
 8003d20:	2b07      	cmp	r3, #7
 8003d22:	9322      	str	r3, [sp, #136]	; 0x88
 8003d24:	dc25      	bgt.n	8003d72 <_svfprintf_r+0xa92>
 8003d26:	3408      	adds	r4, #8
 8003d28:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d2a:	9a07      	ldr	r2, [sp, #28]
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	db02      	blt.n	8003d36 <_svfprintf_r+0xa56>
 8003d30:	07ee      	lsls	r6, r5, #31
 8003d32:	f57f ae02 	bpl.w	800393a <_svfprintf_r+0x65a>
 8003d36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d3a:	6023      	str	r3, [r4, #0]
 8003d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d3e:	6063      	str	r3, [r4, #4]
 8003d40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d42:	4413      	add	r3, r2
 8003d44:	9323      	str	r3, [sp, #140]	; 0x8c
 8003d46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d48:	3301      	adds	r3, #1
 8003d4a:	2b07      	cmp	r3, #7
 8003d4c:	9322      	str	r3, [sp, #136]	; 0x88
 8003d4e:	dc1a      	bgt.n	8003d86 <_svfprintf_r+0xaa6>
 8003d50:	3408      	adds	r4, #8
 8003d52:	9b07      	ldr	r3, [sp, #28]
 8003d54:	1e5e      	subs	r6, r3, #1
 8003d56:	2e00      	cmp	r6, #0
 8003d58:	f77f adef 	ble.w	800393a <_svfprintf_r+0x65a>
 8003d5c:	f04f 0810 	mov.w	r8, #16
 8003d60:	4f1b      	ldr	r7, [pc, #108]	; (8003dd0 <_svfprintf_r+0xaf0>)
 8003d62:	2e10      	cmp	r6, #16
 8003d64:	6027      	str	r7, [r4, #0]
 8003d66:	dc18      	bgt.n	8003d9a <_svfprintf_r+0xaba>
 8003d68:	6066      	str	r6, [r4, #4]
 8003d6a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d6c:	441e      	add	r6, r3
 8003d6e:	9623      	str	r6, [sp, #140]	; 0x8c
 8003d70:	e5d4      	b.n	800391c <_svfprintf_r+0x63c>
 8003d72:	aa21      	add	r2, sp, #132	; 0x84
 8003d74:	4649      	mov	r1, r9
 8003d76:	4650      	mov	r0, sl
 8003d78:	f001 fe0c 	bl	8005994 <__ssprint_r>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	f040 820c 	bne.w	800419a <_svfprintf_r+0xeba>
 8003d82:	ac2e      	add	r4, sp, #184	; 0xb8
 8003d84:	e7d0      	b.n	8003d28 <_svfprintf_r+0xa48>
 8003d86:	aa21      	add	r2, sp, #132	; 0x84
 8003d88:	4649      	mov	r1, r9
 8003d8a:	4650      	mov	r0, sl
 8003d8c:	f001 fe02 	bl	8005994 <__ssprint_r>
 8003d90:	2800      	cmp	r0, #0
 8003d92:	f040 8202 	bne.w	800419a <_svfprintf_r+0xeba>
 8003d96:	ac2e      	add	r4, sp, #184	; 0xb8
 8003d98:	e7db      	b.n	8003d52 <_svfprintf_r+0xa72>
 8003d9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d9c:	f8c4 8004 	str.w	r8, [r4, #4]
 8003da0:	3310      	adds	r3, #16
 8003da2:	9323      	str	r3, [sp, #140]	; 0x8c
 8003da4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003da6:	3301      	adds	r3, #1
 8003da8:	2b07      	cmp	r3, #7
 8003daa:	9322      	str	r3, [sp, #136]	; 0x88
 8003dac:	dc02      	bgt.n	8003db4 <_svfprintf_r+0xad4>
 8003dae:	3408      	adds	r4, #8
 8003db0:	3e10      	subs	r6, #16
 8003db2:	e7d6      	b.n	8003d62 <_svfprintf_r+0xa82>
 8003db4:	aa21      	add	r2, sp, #132	; 0x84
 8003db6:	4649      	mov	r1, r9
 8003db8:	4650      	mov	r0, sl
 8003dba:	f001 fdeb 	bl	8005994 <__ssprint_r>
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	f040 81eb 	bne.w	800419a <_svfprintf_r+0xeba>
 8003dc4:	ac2e      	add	r4, sp, #184	; 0xb8
 8003dc6:	e7f3      	b.n	8003db0 <_svfprintf_r+0xad0>
 8003dc8:	080079bd 	.word	0x080079bd
 8003dcc:	080079ce 	.word	0x080079ce
 8003dd0:	080079e0 	.word	0x080079e0
 8003dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	dc7a      	bgt.n	8003ed0 <_svfprintf_r+0xbf0>
 8003dda:	4b9b      	ldr	r3, [pc, #620]	; (8004048 <_svfprintf_r+0xd68>)
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	2301      	movs	r3, #1
 8003de0:	6063      	str	r3, [r4, #4]
 8003de2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003de4:	3301      	adds	r3, #1
 8003de6:	9323      	str	r3, [sp, #140]	; 0x8c
 8003de8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003dea:	3301      	adds	r3, #1
 8003dec:	2b07      	cmp	r3, #7
 8003dee:	9322      	str	r3, [sp, #136]	; 0x88
 8003df0:	dc44      	bgt.n	8003e7c <_svfprintf_r+0xb9c>
 8003df2:	3408      	adds	r4, #8
 8003df4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003df6:	b923      	cbnz	r3, 8003e02 <_svfprintf_r+0xb22>
 8003df8:	9b07      	ldr	r3, [sp, #28]
 8003dfa:	b913      	cbnz	r3, 8003e02 <_svfprintf_r+0xb22>
 8003dfc:	07e8      	lsls	r0, r5, #31
 8003dfe:	f57f ad9c 	bpl.w	800393a <_svfprintf_r+0x65a>
 8003e02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e06:	6023      	str	r3, [r4, #0]
 8003e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e0a:	6063      	str	r3, [r4, #4]
 8003e0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e0e:	4413      	add	r3, r2
 8003e10:	9323      	str	r3, [sp, #140]	; 0x8c
 8003e12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e14:	3301      	adds	r3, #1
 8003e16:	2b07      	cmp	r3, #7
 8003e18:	9322      	str	r3, [sp, #136]	; 0x88
 8003e1a:	dc39      	bgt.n	8003e90 <_svfprintf_r+0xbb0>
 8003e1c:	f104 0308 	add.w	r3, r4, #8
 8003e20:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8003e22:	2e00      	cmp	r6, #0
 8003e24:	da19      	bge.n	8003e5a <_svfprintf_r+0xb7a>
 8003e26:	2410      	movs	r4, #16
 8003e28:	4f88      	ldr	r7, [pc, #544]	; (800404c <_svfprintf_r+0xd6c>)
 8003e2a:	4276      	negs	r6, r6
 8003e2c:	2e10      	cmp	r6, #16
 8003e2e:	601f      	str	r7, [r3, #0]
 8003e30:	dc38      	bgt.n	8003ea4 <_svfprintf_r+0xbc4>
 8003e32:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8003e34:	605e      	str	r6, [r3, #4]
 8003e36:	4416      	add	r6, r2
 8003e38:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003e3a:	9623      	str	r6, [sp, #140]	; 0x8c
 8003e3c:	3201      	adds	r2, #1
 8003e3e:	2a07      	cmp	r2, #7
 8003e40:	f103 0308 	add.w	r3, r3, #8
 8003e44:	9222      	str	r2, [sp, #136]	; 0x88
 8003e46:	dd08      	ble.n	8003e5a <_svfprintf_r+0xb7a>
 8003e48:	aa21      	add	r2, sp, #132	; 0x84
 8003e4a:	4649      	mov	r1, r9
 8003e4c:	4650      	mov	r0, sl
 8003e4e:	f001 fda1 	bl	8005994 <__ssprint_r>
 8003e52:	2800      	cmp	r0, #0
 8003e54:	f040 81a1 	bne.w	800419a <_svfprintf_r+0xeba>
 8003e58:	ab2e      	add	r3, sp, #184	; 0xb8
 8003e5a:	9a07      	ldr	r2, [sp, #28]
 8003e5c:	9907      	ldr	r1, [sp, #28]
 8003e5e:	605a      	str	r2, [r3, #4]
 8003e60:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8003e62:	f8c3 8000 	str.w	r8, [r3]
 8003e66:	440a      	add	r2, r1
 8003e68:	9223      	str	r2, [sp, #140]	; 0x8c
 8003e6a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003e6c:	3201      	adds	r2, #1
 8003e6e:	2a07      	cmp	r2, #7
 8003e70:	9222      	str	r2, [sp, #136]	; 0x88
 8003e72:	f73f ad59 	bgt.w	8003928 <_svfprintf_r+0x648>
 8003e76:	f103 0408 	add.w	r4, r3, #8
 8003e7a:	e55e      	b.n	800393a <_svfprintf_r+0x65a>
 8003e7c:	aa21      	add	r2, sp, #132	; 0x84
 8003e7e:	4649      	mov	r1, r9
 8003e80:	4650      	mov	r0, sl
 8003e82:	f001 fd87 	bl	8005994 <__ssprint_r>
 8003e86:	2800      	cmp	r0, #0
 8003e88:	f040 8187 	bne.w	800419a <_svfprintf_r+0xeba>
 8003e8c:	ac2e      	add	r4, sp, #184	; 0xb8
 8003e8e:	e7b1      	b.n	8003df4 <_svfprintf_r+0xb14>
 8003e90:	aa21      	add	r2, sp, #132	; 0x84
 8003e92:	4649      	mov	r1, r9
 8003e94:	4650      	mov	r0, sl
 8003e96:	f001 fd7d 	bl	8005994 <__ssprint_r>
 8003e9a:	2800      	cmp	r0, #0
 8003e9c:	f040 817d 	bne.w	800419a <_svfprintf_r+0xeba>
 8003ea0:	ab2e      	add	r3, sp, #184	; 0xb8
 8003ea2:	e7bd      	b.n	8003e20 <_svfprintf_r+0xb40>
 8003ea4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8003ea6:	605c      	str	r4, [r3, #4]
 8003ea8:	3210      	adds	r2, #16
 8003eaa:	9223      	str	r2, [sp, #140]	; 0x8c
 8003eac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003eae:	3201      	adds	r2, #1
 8003eb0:	2a07      	cmp	r2, #7
 8003eb2:	9222      	str	r2, [sp, #136]	; 0x88
 8003eb4:	dc02      	bgt.n	8003ebc <_svfprintf_r+0xbdc>
 8003eb6:	3308      	adds	r3, #8
 8003eb8:	3e10      	subs	r6, #16
 8003eba:	e7b7      	b.n	8003e2c <_svfprintf_r+0xb4c>
 8003ebc:	aa21      	add	r2, sp, #132	; 0x84
 8003ebe:	4649      	mov	r1, r9
 8003ec0:	4650      	mov	r0, sl
 8003ec2:	f001 fd67 	bl	8005994 <__ssprint_r>
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	f040 8167 	bne.w	800419a <_svfprintf_r+0xeba>
 8003ecc:	ab2e      	add	r3, sp, #184	; 0xb8
 8003ece:	e7f3      	b.n	8003eb8 <_svfprintf_r+0xbd8>
 8003ed0:	9b07      	ldr	r3, [sp, #28]
 8003ed2:	42bb      	cmp	r3, r7
 8003ed4:	bfa8      	it	ge
 8003ed6:	463b      	movge	r3, r7
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	461e      	mov	r6, r3
 8003edc:	dd0b      	ble.n	8003ef6 <_svfprintf_r+0xc16>
 8003ede:	6063      	str	r3, [r4, #4]
 8003ee0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003ee2:	f8c4 8000 	str.w	r8, [r4]
 8003ee6:	4433      	add	r3, r6
 8003ee8:	9323      	str	r3, [sp, #140]	; 0x8c
 8003eea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003eec:	3301      	adds	r3, #1
 8003eee:	2b07      	cmp	r3, #7
 8003ef0:	9322      	str	r3, [sp, #136]	; 0x88
 8003ef2:	dc5f      	bgt.n	8003fb4 <_svfprintf_r+0xcd4>
 8003ef4:	3408      	adds	r4, #8
 8003ef6:	2e00      	cmp	r6, #0
 8003ef8:	bfb4      	ite	lt
 8003efa:	463e      	movlt	r6, r7
 8003efc:	1bbe      	subge	r6, r7, r6
 8003efe:	2e00      	cmp	r6, #0
 8003f00:	dd0f      	ble.n	8003f22 <_svfprintf_r+0xc42>
 8003f02:	f8df b148 	ldr.w	fp, [pc, #328]	; 800404c <_svfprintf_r+0xd6c>
 8003f06:	2e10      	cmp	r6, #16
 8003f08:	f8c4 b000 	str.w	fp, [r4]
 8003f0c:	dc5c      	bgt.n	8003fc8 <_svfprintf_r+0xce8>
 8003f0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f10:	6066      	str	r6, [r4, #4]
 8003f12:	441e      	add	r6, r3
 8003f14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f16:	9623      	str	r6, [sp, #140]	; 0x8c
 8003f18:	3301      	adds	r3, #1
 8003f1a:	2b07      	cmp	r3, #7
 8003f1c:	9322      	str	r3, [sp, #136]	; 0x88
 8003f1e:	dc6a      	bgt.n	8003ff6 <_svfprintf_r+0xd16>
 8003f20:	3408      	adds	r4, #8
 8003f22:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003f24:	9a07      	ldr	r2, [sp, #28]
 8003f26:	4293      	cmp	r3, r2
 8003f28:	db01      	blt.n	8003f2e <_svfprintf_r+0xc4e>
 8003f2a:	07e9      	lsls	r1, r5, #31
 8003f2c:	d50d      	bpl.n	8003f4a <_svfprintf_r+0xc6a>
 8003f2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f32:	6023      	str	r3, [r4, #0]
 8003f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f36:	6063      	str	r3, [r4, #4]
 8003f38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f3a:	4413      	add	r3, r2
 8003f3c:	9323      	str	r3, [sp, #140]	; 0x8c
 8003f3e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f40:	3301      	adds	r3, #1
 8003f42:	2b07      	cmp	r3, #7
 8003f44:	9322      	str	r3, [sp, #136]	; 0x88
 8003f46:	dc60      	bgt.n	800400a <_svfprintf_r+0xd2a>
 8003f48:	3408      	adds	r4, #8
 8003f4a:	9b07      	ldr	r3, [sp, #28]
 8003f4c:	9a07      	ldr	r2, [sp, #28]
 8003f4e:	1bde      	subs	r6, r3, r7
 8003f50:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	429e      	cmp	r6, r3
 8003f56:	bfa8      	it	ge
 8003f58:	461e      	movge	r6, r3
 8003f5a:	2e00      	cmp	r6, #0
 8003f5c:	dd0b      	ble.n	8003f76 <_svfprintf_r+0xc96>
 8003f5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f60:	4447      	add	r7, r8
 8003f62:	4433      	add	r3, r6
 8003f64:	9323      	str	r3, [sp, #140]	; 0x8c
 8003f66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f68:	6027      	str	r7, [r4, #0]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	2b07      	cmp	r3, #7
 8003f6e:	6066      	str	r6, [r4, #4]
 8003f70:	9322      	str	r3, [sp, #136]	; 0x88
 8003f72:	dc54      	bgt.n	800401e <_svfprintf_r+0xd3e>
 8003f74:	3408      	adds	r4, #8
 8003f76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003f78:	9a07      	ldr	r2, [sp, #28]
 8003f7a:	2e00      	cmp	r6, #0
 8003f7c:	eba2 0303 	sub.w	r3, r2, r3
 8003f80:	bfb4      	ite	lt
 8003f82:	461e      	movlt	r6, r3
 8003f84:	1b9e      	subge	r6, r3, r6
 8003f86:	2e00      	cmp	r6, #0
 8003f88:	f77f acd7 	ble.w	800393a <_svfprintf_r+0x65a>
 8003f8c:	f04f 0810 	mov.w	r8, #16
 8003f90:	4f2e      	ldr	r7, [pc, #184]	; (800404c <_svfprintf_r+0xd6c>)
 8003f92:	2e10      	cmp	r6, #16
 8003f94:	6027      	str	r7, [r4, #0]
 8003f96:	f77f aee7 	ble.w	8003d68 <_svfprintf_r+0xa88>
 8003f9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f9c:	f8c4 8004 	str.w	r8, [r4, #4]
 8003fa0:	3310      	adds	r3, #16
 8003fa2:	9323      	str	r3, [sp, #140]	; 0x8c
 8003fa4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	2b07      	cmp	r3, #7
 8003faa:	9322      	str	r3, [sp, #136]	; 0x88
 8003fac:	dc41      	bgt.n	8004032 <_svfprintf_r+0xd52>
 8003fae:	3408      	adds	r4, #8
 8003fb0:	3e10      	subs	r6, #16
 8003fb2:	e7ee      	b.n	8003f92 <_svfprintf_r+0xcb2>
 8003fb4:	aa21      	add	r2, sp, #132	; 0x84
 8003fb6:	4649      	mov	r1, r9
 8003fb8:	4650      	mov	r0, sl
 8003fba:	f001 fceb 	bl	8005994 <__ssprint_r>
 8003fbe:	2800      	cmp	r0, #0
 8003fc0:	f040 80eb 	bne.w	800419a <_svfprintf_r+0xeba>
 8003fc4:	ac2e      	add	r4, sp, #184	; 0xb8
 8003fc6:	e796      	b.n	8003ef6 <_svfprintf_r+0xc16>
 8003fc8:	2310      	movs	r3, #16
 8003fca:	6063      	str	r3, [r4, #4]
 8003fcc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003fce:	3310      	adds	r3, #16
 8003fd0:	9323      	str	r3, [sp, #140]	; 0x8c
 8003fd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	2b07      	cmp	r3, #7
 8003fd8:	9322      	str	r3, [sp, #136]	; 0x88
 8003fda:	dc02      	bgt.n	8003fe2 <_svfprintf_r+0xd02>
 8003fdc:	3408      	adds	r4, #8
 8003fde:	3e10      	subs	r6, #16
 8003fe0:	e791      	b.n	8003f06 <_svfprintf_r+0xc26>
 8003fe2:	aa21      	add	r2, sp, #132	; 0x84
 8003fe4:	4649      	mov	r1, r9
 8003fe6:	4650      	mov	r0, sl
 8003fe8:	f001 fcd4 	bl	8005994 <__ssprint_r>
 8003fec:	2800      	cmp	r0, #0
 8003fee:	f040 80d4 	bne.w	800419a <_svfprintf_r+0xeba>
 8003ff2:	ac2e      	add	r4, sp, #184	; 0xb8
 8003ff4:	e7f3      	b.n	8003fde <_svfprintf_r+0xcfe>
 8003ff6:	aa21      	add	r2, sp, #132	; 0x84
 8003ff8:	4649      	mov	r1, r9
 8003ffa:	4650      	mov	r0, sl
 8003ffc:	f001 fcca 	bl	8005994 <__ssprint_r>
 8004000:	2800      	cmp	r0, #0
 8004002:	f040 80ca 	bne.w	800419a <_svfprintf_r+0xeba>
 8004006:	ac2e      	add	r4, sp, #184	; 0xb8
 8004008:	e78b      	b.n	8003f22 <_svfprintf_r+0xc42>
 800400a:	aa21      	add	r2, sp, #132	; 0x84
 800400c:	4649      	mov	r1, r9
 800400e:	4650      	mov	r0, sl
 8004010:	f001 fcc0 	bl	8005994 <__ssprint_r>
 8004014:	2800      	cmp	r0, #0
 8004016:	f040 80c0 	bne.w	800419a <_svfprintf_r+0xeba>
 800401a:	ac2e      	add	r4, sp, #184	; 0xb8
 800401c:	e795      	b.n	8003f4a <_svfprintf_r+0xc6a>
 800401e:	aa21      	add	r2, sp, #132	; 0x84
 8004020:	4649      	mov	r1, r9
 8004022:	4650      	mov	r0, sl
 8004024:	f001 fcb6 	bl	8005994 <__ssprint_r>
 8004028:	2800      	cmp	r0, #0
 800402a:	f040 80b6 	bne.w	800419a <_svfprintf_r+0xeba>
 800402e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004030:	e7a1      	b.n	8003f76 <_svfprintf_r+0xc96>
 8004032:	aa21      	add	r2, sp, #132	; 0x84
 8004034:	4649      	mov	r1, r9
 8004036:	4650      	mov	r0, sl
 8004038:	f001 fcac 	bl	8005994 <__ssprint_r>
 800403c:	2800      	cmp	r0, #0
 800403e:	f040 80ac 	bne.w	800419a <_svfprintf_r+0xeba>
 8004042:	ac2e      	add	r4, sp, #184	; 0xb8
 8004044:	e7b4      	b.n	8003fb0 <_svfprintf_r+0xcd0>
 8004046:	bf00      	nop
 8004048:	080079ce 	.word	0x080079ce
 800404c:	080079e0 	.word	0x080079e0
 8004050:	9b07      	ldr	r3, [sp, #28]
 8004052:	2b01      	cmp	r3, #1
 8004054:	dc01      	bgt.n	800405a <_svfprintf_r+0xd7a>
 8004056:	07ea      	lsls	r2, r5, #31
 8004058:	d576      	bpl.n	8004148 <_svfprintf_r+0xe68>
 800405a:	2301      	movs	r3, #1
 800405c:	6063      	str	r3, [r4, #4]
 800405e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004060:	f8c4 8000 	str.w	r8, [r4]
 8004064:	3301      	adds	r3, #1
 8004066:	9323      	str	r3, [sp, #140]	; 0x8c
 8004068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800406a:	3301      	adds	r3, #1
 800406c:	2b07      	cmp	r3, #7
 800406e:	9322      	str	r3, [sp, #136]	; 0x88
 8004070:	dc36      	bgt.n	80040e0 <_svfprintf_r+0xe00>
 8004072:	3408      	adds	r4, #8
 8004074:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004076:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004078:	6023      	str	r3, [r4, #0]
 800407a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800407c:	6063      	str	r3, [r4, #4]
 800407e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004080:	4413      	add	r3, r2
 8004082:	9323      	str	r3, [sp, #140]	; 0x8c
 8004084:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004086:	3301      	adds	r3, #1
 8004088:	2b07      	cmp	r3, #7
 800408a:	9322      	str	r3, [sp, #136]	; 0x88
 800408c:	dc31      	bgt.n	80040f2 <_svfprintf_r+0xe12>
 800408e:	3408      	adds	r4, #8
 8004090:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004092:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004094:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004096:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004098:	f7fc fc82 	bl	80009a0 <__aeabi_dcmpeq>
 800409c:	9b07      	ldr	r3, [sp, #28]
 800409e:	1e5e      	subs	r6, r3, #1
 80040a0:	2800      	cmp	r0, #0
 80040a2:	d12f      	bne.n	8004104 <_svfprintf_r+0xe24>
 80040a4:	f108 0301 	add.w	r3, r8, #1
 80040a8:	e884 0048 	stmia.w	r4, {r3, r6}
 80040ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80040ae:	9a07      	ldr	r2, [sp, #28]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	4413      	add	r3, r2
 80040b4:	9323      	str	r3, [sp, #140]	; 0x8c
 80040b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80040b8:	3301      	adds	r3, #1
 80040ba:	2b07      	cmp	r3, #7
 80040bc:	9322      	str	r3, [sp, #136]	; 0x88
 80040be:	dd4a      	ble.n	8004156 <_svfprintf_r+0xe76>
 80040c0:	aa21      	add	r2, sp, #132	; 0x84
 80040c2:	4649      	mov	r1, r9
 80040c4:	4650      	mov	r0, sl
 80040c6:	f001 fc65 	bl	8005994 <__ssprint_r>
 80040ca:	2800      	cmp	r0, #0
 80040cc:	d165      	bne.n	800419a <_svfprintf_r+0xeba>
 80040ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80040d0:	ab1d      	add	r3, sp, #116	; 0x74
 80040d2:	6023      	str	r3, [r4, #0]
 80040d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80040d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80040d8:	6063      	str	r3, [r4, #4]
 80040da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80040dc:	4413      	add	r3, r2
 80040de:	e41c      	b.n	800391a <_svfprintf_r+0x63a>
 80040e0:	aa21      	add	r2, sp, #132	; 0x84
 80040e2:	4649      	mov	r1, r9
 80040e4:	4650      	mov	r0, sl
 80040e6:	f001 fc55 	bl	8005994 <__ssprint_r>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d155      	bne.n	800419a <_svfprintf_r+0xeba>
 80040ee:	ac2e      	add	r4, sp, #184	; 0xb8
 80040f0:	e7c0      	b.n	8004074 <_svfprintf_r+0xd94>
 80040f2:	aa21      	add	r2, sp, #132	; 0x84
 80040f4:	4649      	mov	r1, r9
 80040f6:	4650      	mov	r0, sl
 80040f8:	f001 fc4c 	bl	8005994 <__ssprint_r>
 80040fc:	2800      	cmp	r0, #0
 80040fe:	d14c      	bne.n	800419a <_svfprintf_r+0xeba>
 8004100:	ac2e      	add	r4, sp, #184	; 0xb8
 8004102:	e7c5      	b.n	8004090 <_svfprintf_r+0xdb0>
 8004104:	2e00      	cmp	r6, #0
 8004106:	dde3      	ble.n	80040d0 <_svfprintf_r+0xdf0>
 8004108:	f04f 0810 	mov.w	r8, #16
 800410c:	4f58      	ldr	r7, [pc, #352]	; (8004270 <_svfprintf_r+0xf90>)
 800410e:	2e10      	cmp	r6, #16
 8004110:	6027      	str	r7, [r4, #0]
 8004112:	dc04      	bgt.n	800411e <_svfprintf_r+0xe3e>
 8004114:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004116:	6066      	str	r6, [r4, #4]
 8004118:	441e      	add	r6, r3
 800411a:	9623      	str	r6, [sp, #140]	; 0x8c
 800411c:	e7cb      	b.n	80040b6 <_svfprintf_r+0xdd6>
 800411e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004120:	f8c4 8004 	str.w	r8, [r4, #4]
 8004124:	3310      	adds	r3, #16
 8004126:	9323      	str	r3, [sp, #140]	; 0x8c
 8004128:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800412a:	3301      	adds	r3, #1
 800412c:	2b07      	cmp	r3, #7
 800412e:	9322      	str	r3, [sp, #136]	; 0x88
 8004130:	dc02      	bgt.n	8004138 <_svfprintf_r+0xe58>
 8004132:	3408      	adds	r4, #8
 8004134:	3e10      	subs	r6, #16
 8004136:	e7ea      	b.n	800410e <_svfprintf_r+0xe2e>
 8004138:	aa21      	add	r2, sp, #132	; 0x84
 800413a:	4649      	mov	r1, r9
 800413c:	4650      	mov	r0, sl
 800413e:	f001 fc29 	bl	8005994 <__ssprint_r>
 8004142:	bb50      	cbnz	r0, 800419a <_svfprintf_r+0xeba>
 8004144:	ac2e      	add	r4, sp, #184	; 0xb8
 8004146:	e7f5      	b.n	8004134 <_svfprintf_r+0xe54>
 8004148:	2301      	movs	r3, #1
 800414a:	6063      	str	r3, [r4, #4]
 800414c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800414e:	f8c4 8000 	str.w	r8, [r4]
 8004152:	3301      	adds	r3, #1
 8004154:	e7ae      	b.n	80040b4 <_svfprintf_r+0xdd4>
 8004156:	3408      	adds	r4, #8
 8004158:	e7ba      	b.n	80040d0 <_svfprintf_r+0xdf0>
 800415a:	3408      	adds	r4, #8
 800415c:	f7ff bbed 	b.w	800393a <_svfprintf_r+0x65a>
 8004160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004162:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004164:	1a9d      	subs	r5, r3, r2
 8004166:	2d00      	cmp	r5, #0
 8004168:	f77f abea 	ble.w	8003940 <_svfprintf_r+0x660>
 800416c:	2610      	movs	r6, #16
 800416e:	4b41      	ldr	r3, [pc, #260]	; (8004274 <_svfprintf_r+0xf94>)
 8004170:	2d10      	cmp	r5, #16
 8004172:	6023      	str	r3, [r4, #0]
 8004174:	dc1b      	bgt.n	80041ae <_svfprintf_r+0xece>
 8004176:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004178:	6065      	str	r5, [r4, #4]
 800417a:	441d      	add	r5, r3
 800417c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800417e:	9523      	str	r5, [sp, #140]	; 0x8c
 8004180:	3301      	adds	r3, #1
 8004182:	2b07      	cmp	r3, #7
 8004184:	9322      	str	r3, [sp, #136]	; 0x88
 8004186:	f77f abdb 	ble.w	8003940 <_svfprintf_r+0x660>
 800418a:	aa21      	add	r2, sp, #132	; 0x84
 800418c:	4649      	mov	r1, r9
 800418e:	4650      	mov	r0, sl
 8004190:	f001 fc00 	bl	8005994 <__ssprint_r>
 8004194:	2800      	cmp	r0, #0
 8004196:	f43f abd3 	beq.w	8003940 <_svfprintf_r+0x660>
 800419a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800419e:	f013 0f40 	tst.w	r3, #64	; 0x40
 80041a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041a4:	bf18      	it	ne
 80041a6:	f04f 33ff 	movne.w	r3, #4294967295
 80041aa:	f7ff b8bd 	b.w	8003328 <_svfprintf_r+0x48>
 80041ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80041b0:	6066      	str	r6, [r4, #4]
 80041b2:	3310      	adds	r3, #16
 80041b4:	9323      	str	r3, [sp, #140]	; 0x8c
 80041b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041b8:	3301      	adds	r3, #1
 80041ba:	2b07      	cmp	r3, #7
 80041bc:	9322      	str	r3, [sp, #136]	; 0x88
 80041be:	dc02      	bgt.n	80041c6 <_svfprintf_r+0xee6>
 80041c0:	3408      	adds	r4, #8
 80041c2:	3d10      	subs	r5, #16
 80041c4:	e7d3      	b.n	800416e <_svfprintf_r+0xe8e>
 80041c6:	aa21      	add	r2, sp, #132	; 0x84
 80041c8:	4649      	mov	r1, r9
 80041ca:	4650      	mov	r0, sl
 80041cc:	f001 fbe2 	bl	8005994 <__ssprint_r>
 80041d0:	2800      	cmp	r0, #0
 80041d2:	d1e2      	bne.n	800419a <_svfprintf_r+0xeba>
 80041d4:	ac2e      	add	r4, sp, #184	; 0xb8
 80041d6:	e7f4      	b.n	80041c2 <_svfprintf_r+0xee2>
 80041d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d0dd      	beq.n	800419a <_svfprintf_r+0xeba>
 80041de:	aa21      	add	r2, sp, #132	; 0x84
 80041e0:	4649      	mov	r1, r9
 80041e2:	4650      	mov	r0, sl
 80041e4:	f001 fbd6 	bl	8005994 <__ssprint_r>
 80041e8:	e7d7      	b.n	800419a <_svfprintf_r+0xeba>
 80041ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80041ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041ee:	980d      	ldr	r0, [sp, #52]	; 0x34
 80041f0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80041f2:	f7fc fc07 	bl	8000a04 <__aeabi_dcmpun>
 80041f6:	2800      	cmp	r0, #0
 80041f8:	f43f aa3d 	beq.w	8003676 <_svfprintf_r+0x396>
 80041fc:	4b1e      	ldr	r3, [pc, #120]	; (8004278 <_svfprintf_r+0xf98>)
 80041fe:	4a1f      	ldr	r2, [pc, #124]	; (800427c <_svfprintf_r+0xf9c>)
 8004200:	f7ff ba2d 	b.w	800365e <_svfprintf_r+0x37e>
 8004204:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004206:	eba3 0308 	sub.w	r3, r3, r8
 800420a:	9307      	str	r3, [sp, #28]
 800420c:	f7ff baaf 	b.w	800376e <_svfprintf_r+0x48e>
 8004210:	ea56 0207 	orrs.w	r2, r6, r7
 8004214:	950f      	str	r5, [sp, #60]	; 0x3c
 8004216:	f43f ac2b 	beq.w	8003a70 <_svfprintf_r+0x790>
 800421a:	2b01      	cmp	r3, #1
 800421c:	f43f ac9d 	beq.w	8003b5a <_svfprintf_r+0x87a>
 8004220:	2b02      	cmp	r3, #2
 8004222:	f43f acbd 	beq.w	8003ba0 <_svfprintf_r+0x8c0>
 8004226:	ab2e      	add	r3, sp, #184	; 0xb8
 8004228:	08f1      	lsrs	r1, r6, #3
 800422a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800422e:	08f8      	lsrs	r0, r7, #3
 8004230:	f006 0207 	and.w	r2, r6, #7
 8004234:	4607      	mov	r7, r0
 8004236:	460e      	mov	r6, r1
 8004238:	3230      	adds	r2, #48	; 0x30
 800423a:	ea56 0107 	orrs.w	r1, r6, r7
 800423e:	f103 38ff 	add.w	r8, r3, #4294967295
 8004242:	f803 2c01 	strb.w	r2, [r3, #-1]
 8004246:	f47f ac86 	bne.w	8003b56 <_svfprintf_r+0x876>
 800424a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800424c:	07c9      	lsls	r1, r1, #31
 800424e:	d506      	bpl.n	800425e <_svfprintf_r+0xf7e>
 8004250:	2a30      	cmp	r2, #48	; 0x30
 8004252:	d004      	beq.n	800425e <_svfprintf_r+0xf7e>
 8004254:	2230      	movs	r2, #48	; 0x30
 8004256:	f808 2c01 	strb.w	r2, [r8, #-1]
 800425a:	f1a3 0802 	sub.w	r8, r3, #2
 800425e:	ab2e      	add	r3, sp, #184	; 0xb8
 8004260:	465e      	mov	r6, fp
 8004262:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004264:	eba3 0b08 	sub.w	fp, r3, r8
 8004268:	2700      	movs	r7, #0
 800426a:	f7ff bace 	b.w	800380a <_svfprintf_r+0x52a>
 800426e:	bf00      	nop
 8004270:	080079e0 	.word	0x080079e0
 8004274:	080079d0 	.word	0x080079d0
 8004278:	080079a4 	.word	0x080079a4
 800427c:	080079a8 	.word	0x080079a8

08004280 <quorem>:
 8004280:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004284:	6903      	ldr	r3, [r0, #16]
 8004286:	690c      	ldr	r4, [r1, #16]
 8004288:	4680      	mov	r8, r0
 800428a:	429c      	cmp	r4, r3
 800428c:	f300 8082 	bgt.w	8004394 <quorem+0x114>
 8004290:	3c01      	subs	r4, #1
 8004292:	f101 0714 	add.w	r7, r1, #20
 8004296:	f100 0614 	add.w	r6, r0, #20
 800429a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800429e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80042a2:	3501      	adds	r5, #1
 80042a4:	fbb0 f5f5 	udiv	r5, r0, r5
 80042a8:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80042ac:	eb06 030e 	add.w	r3, r6, lr
 80042b0:	eb07 090e 	add.w	r9, r7, lr
 80042b4:	9301      	str	r3, [sp, #4]
 80042b6:	b38d      	cbz	r5, 800431c <quorem+0x9c>
 80042b8:	f04f 0a00 	mov.w	sl, #0
 80042bc:	4638      	mov	r0, r7
 80042be:	46b4      	mov	ip, r6
 80042c0:	46d3      	mov	fp, sl
 80042c2:	f850 2b04 	ldr.w	r2, [r0], #4
 80042c6:	b293      	uxth	r3, r2
 80042c8:	fb05 a303 	mla	r3, r5, r3, sl
 80042cc:	0c12      	lsrs	r2, r2, #16
 80042ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80042d2:	fb05 a202 	mla	r2, r5, r2, sl
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	ebab 0303 	sub.w	r3, fp, r3
 80042dc:	f8bc b000 	ldrh.w	fp, [ip]
 80042e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80042e4:	445b      	add	r3, fp
 80042e6:	fa1f fb82 	uxth.w	fp, r2
 80042ea:	f8dc 2000 	ldr.w	r2, [ip]
 80042ee:	4581      	cmp	r9, r0
 80042f0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80042f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042fe:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004302:	f84c 3b04 	str.w	r3, [ip], #4
 8004306:	d2dc      	bcs.n	80042c2 <quorem+0x42>
 8004308:	f856 300e 	ldr.w	r3, [r6, lr]
 800430c:	b933      	cbnz	r3, 800431c <quorem+0x9c>
 800430e:	9b01      	ldr	r3, [sp, #4]
 8004310:	3b04      	subs	r3, #4
 8004312:	429e      	cmp	r6, r3
 8004314:	461a      	mov	r2, r3
 8004316:	d331      	bcc.n	800437c <quorem+0xfc>
 8004318:	f8c8 4010 	str.w	r4, [r8, #16]
 800431c:	4640      	mov	r0, r8
 800431e:	f001 fa60 	bl	80057e2 <__mcmp>
 8004322:	2800      	cmp	r0, #0
 8004324:	db26      	blt.n	8004374 <quorem+0xf4>
 8004326:	4630      	mov	r0, r6
 8004328:	f04f 0e00 	mov.w	lr, #0
 800432c:	3501      	adds	r5, #1
 800432e:	f857 1b04 	ldr.w	r1, [r7], #4
 8004332:	f8d0 c000 	ldr.w	ip, [r0]
 8004336:	b28b      	uxth	r3, r1
 8004338:	ebae 0303 	sub.w	r3, lr, r3
 800433c:	fa1f f28c 	uxth.w	r2, ip
 8004340:	4413      	add	r3, r2
 8004342:	0c0a      	lsrs	r2, r1, #16
 8004344:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004348:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800434c:	b29b      	uxth	r3, r3
 800434e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004352:	45b9      	cmp	r9, r7
 8004354:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004358:	f840 3b04 	str.w	r3, [r0], #4
 800435c:	d2e7      	bcs.n	800432e <quorem+0xae>
 800435e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004362:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004366:	b92a      	cbnz	r2, 8004374 <quorem+0xf4>
 8004368:	3b04      	subs	r3, #4
 800436a:	429e      	cmp	r6, r3
 800436c:	461a      	mov	r2, r3
 800436e:	d30b      	bcc.n	8004388 <quorem+0x108>
 8004370:	f8c8 4010 	str.w	r4, [r8, #16]
 8004374:	4628      	mov	r0, r5
 8004376:	b003      	add	sp, #12
 8004378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	3b04      	subs	r3, #4
 8004380:	2a00      	cmp	r2, #0
 8004382:	d1c9      	bne.n	8004318 <quorem+0x98>
 8004384:	3c01      	subs	r4, #1
 8004386:	e7c4      	b.n	8004312 <quorem+0x92>
 8004388:	6812      	ldr	r2, [r2, #0]
 800438a:	3b04      	subs	r3, #4
 800438c:	2a00      	cmp	r2, #0
 800438e:	d1ef      	bne.n	8004370 <quorem+0xf0>
 8004390:	3c01      	subs	r4, #1
 8004392:	e7ea      	b.n	800436a <quorem+0xea>
 8004394:	2000      	movs	r0, #0
 8004396:	e7ee      	b.n	8004376 <quorem+0xf6>

08004398 <_dtoa_r>:
 8004398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800439c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800439e:	b095      	sub	sp, #84	; 0x54
 80043a0:	4604      	mov	r4, r0
 80043a2:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80043a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043a8:	b93e      	cbnz	r6, 80043ba <_dtoa_r+0x22>
 80043aa:	2010      	movs	r0, #16
 80043ac:	f000 fdd6 	bl	8004f5c <malloc>
 80043b0:	6260      	str	r0, [r4, #36]	; 0x24
 80043b2:	6046      	str	r6, [r0, #4]
 80043b4:	6086      	str	r6, [r0, #8]
 80043b6:	6006      	str	r6, [r0, #0]
 80043b8:	60c6      	str	r6, [r0, #12]
 80043ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043bc:	6819      	ldr	r1, [r3, #0]
 80043be:	b151      	cbz	r1, 80043d6 <_dtoa_r+0x3e>
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	2301      	movs	r3, #1
 80043c4:	4093      	lsls	r3, r2
 80043c6:	604a      	str	r2, [r1, #4]
 80043c8:	608b      	str	r3, [r1, #8]
 80043ca:	4620      	mov	r0, r4
 80043cc:	f001 f834 	bl	8005438 <_Bfree>
 80043d0:	2200      	movs	r2, #0
 80043d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	9b03      	ldr	r3, [sp, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bfb7      	itett	lt
 80043dc:	2301      	movlt	r3, #1
 80043de:	2300      	movge	r3, #0
 80043e0:	602b      	strlt	r3, [r5, #0]
 80043e2:	9b03      	ldrlt	r3, [sp, #12]
 80043e4:	bfae      	itee	ge
 80043e6:	602b      	strge	r3, [r5, #0]
 80043e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80043ec:	9303      	strlt	r3, [sp, #12]
 80043ee:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80043f2:	4bab      	ldr	r3, [pc, #684]	; (80046a0 <_dtoa_r+0x308>)
 80043f4:	ea33 0309 	bics.w	r3, r3, r9
 80043f8:	d11b      	bne.n	8004432 <_dtoa_r+0x9a>
 80043fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80043fe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004400:	6013      	str	r3, [r2, #0]
 8004402:	9b02      	ldr	r3, [sp, #8]
 8004404:	b923      	cbnz	r3, 8004410 <_dtoa_r+0x78>
 8004406:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800440a:	2800      	cmp	r0, #0
 800440c:	f000 8583 	beq.w	8004f16 <_dtoa_r+0xb7e>
 8004410:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004412:	b953      	cbnz	r3, 800442a <_dtoa_r+0x92>
 8004414:	4ba3      	ldr	r3, [pc, #652]	; (80046a4 <_dtoa_r+0x30c>)
 8004416:	e021      	b.n	800445c <_dtoa_r+0xc4>
 8004418:	4ba3      	ldr	r3, [pc, #652]	; (80046a8 <_dtoa_r+0x310>)
 800441a:	9306      	str	r3, [sp, #24]
 800441c:	3308      	adds	r3, #8
 800441e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004420:	6013      	str	r3, [r2, #0]
 8004422:	9806      	ldr	r0, [sp, #24]
 8004424:	b015      	add	sp, #84	; 0x54
 8004426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800442a:	4b9e      	ldr	r3, [pc, #632]	; (80046a4 <_dtoa_r+0x30c>)
 800442c:	9306      	str	r3, [sp, #24]
 800442e:	3303      	adds	r3, #3
 8004430:	e7f5      	b.n	800441e <_dtoa_r+0x86>
 8004432:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004436:	2200      	movs	r2, #0
 8004438:	2300      	movs	r3, #0
 800443a:	4630      	mov	r0, r6
 800443c:	4639      	mov	r1, r7
 800443e:	f7fc faaf 	bl	80009a0 <__aeabi_dcmpeq>
 8004442:	4680      	mov	r8, r0
 8004444:	b160      	cbz	r0, 8004460 <_dtoa_r+0xc8>
 8004446:	2301      	movs	r3, #1
 8004448:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 855e 	beq.w	8004f10 <_dtoa_r+0xb78>
 8004454:	4b95      	ldr	r3, [pc, #596]	; (80046ac <_dtoa_r+0x314>)
 8004456:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	3b01      	subs	r3, #1
 800445c:	9306      	str	r3, [sp, #24]
 800445e:	e7e0      	b.n	8004422 <_dtoa_r+0x8a>
 8004460:	ab12      	add	r3, sp, #72	; 0x48
 8004462:	9301      	str	r3, [sp, #4]
 8004464:	ab13      	add	r3, sp, #76	; 0x4c
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	4632      	mov	r2, r6
 800446a:	463b      	mov	r3, r7
 800446c:	4620      	mov	r0, r4
 800446e:	f001 fa31 	bl	80058d4 <__d2b>
 8004472:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004476:	4682      	mov	sl, r0
 8004478:	2d00      	cmp	r5, #0
 800447a:	d07d      	beq.n	8004578 <_dtoa_r+0x1e0>
 800447c:	4630      	mov	r0, r6
 800447e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004482:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004486:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800448a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800448e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004492:	2200      	movs	r2, #0
 8004494:	4b86      	ldr	r3, [pc, #536]	; (80046b0 <_dtoa_r+0x318>)
 8004496:	f7fb fe67 	bl	8000168 <__aeabi_dsub>
 800449a:	a37b      	add	r3, pc, #492	; (adr r3, 8004688 <_dtoa_r+0x2f0>)
 800449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a0:	f7fc f816 	bl	80004d0 <__aeabi_dmul>
 80044a4:	a37a      	add	r3, pc, #488	; (adr r3, 8004690 <_dtoa_r+0x2f8>)
 80044a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044aa:	f7fb fe5f 	bl	800016c <__adddf3>
 80044ae:	4606      	mov	r6, r0
 80044b0:	4628      	mov	r0, r5
 80044b2:	460f      	mov	r7, r1
 80044b4:	f7fb ffa6 	bl	8000404 <__aeabi_i2d>
 80044b8:	a377      	add	r3, pc, #476	; (adr r3, 8004698 <_dtoa_r+0x300>)
 80044ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044be:	f7fc f807 	bl	80004d0 <__aeabi_dmul>
 80044c2:	4602      	mov	r2, r0
 80044c4:	460b      	mov	r3, r1
 80044c6:	4630      	mov	r0, r6
 80044c8:	4639      	mov	r1, r7
 80044ca:	f7fb fe4f 	bl	800016c <__adddf3>
 80044ce:	4606      	mov	r6, r0
 80044d0:	460f      	mov	r7, r1
 80044d2:	f7fc faad 	bl	8000a30 <__aeabi_d2iz>
 80044d6:	2200      	movs	r2, #0
 80044d8:	4683      	mov	fp, r0
 80044da:	2300      	movs	r3, #0
 80044dc:	4630      	mov	r0, r6
 80044de:	4639      	mov	r1, r7
 80044e0:	f7fc fa68 	bl	80009b4 <__aeabi_dcmplt>
 80044e4:	b158      	cbz	r0, 80044fe <_dtoa_r+0x166>
 80044e6:	4658      	mov	r0, fp
 80044e8:	f7fb ff8c 	bl	8000404 <__aeabi_i2d>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	4630      	mov	r0, r6
 80044f2:	4639      	mov	r1, r7
 80044f4:	f7fc fa54 	bl	80009a0 <__aeabi_dcmpeq>
 80044f8:	b908      	cbnz	r0, 80044fe <_dtoa_r+0x166>
 80044fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80044fe:	f1bb 0f16 	cmp.w	fp, #22
 8004502:	d858      	bhi.n	80045b6 <_dtoa_r+0x21e>
 8004504:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004508:	496a      	ldr	r1, [pc, #424]	; (80046b4 <_dtoa_r+0x31c>)
 800450a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800450e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004512:	f7fc fa6d 	bl	80009f0 <__aeabi_dcmpgt>
 8004516:	2800      	cmp	r0, #0
 8004518:	d04f      	beq.n	80045ba <_dtoa_r+0x222>
 800451a:	2300      	movs	r3, #0
 800451c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004520:	930d      	str	r3, [sp, #52]	; 0x34
 8004522:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004524:	1b5d      	subs	r5, r3, r5
 8004526:	1e6b      	subs	r3, r5, #1
 8004528:	9307      	str	r3, [sp, #28]
 800452a:	bf43      	ittte	mi
 800452c:	2300      	movmi	r3, #0
 800452e:	f1c5 0801 	rsbmi	r8, r5, #1
 8004532:	9307      	strmi	r3, [sp, #28]
 8004534:	f04f 0800 	movpl.w	r8, #0
 8004538:	f1bb 0f00 	cmp.w	fp, #0
 800453c:	db3f      	blt.n	80045be <_dtoa_r+0x226>
 800453e:	9b07      	ldr	r3, [sp, #28]
 8004540:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8004544:	445b      	add	r3, fp
 8004546:	9307      	str	r3, [sp, #28]
 8004548:	2300      	movs	r3, #0
 800454a:	9308      	str	r3, [sp, #32]
 800454c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800454e:	2b09      	cmp	r3, #9
 8004550:	f200 80b4 	bhi.w	80046bc <_dtoa_r+0x324>
 8004554:	2b05      	cmp	r3, #5
 8004556:	bfc4      	itt	gt
 8004558:	3b04      	subgt	r3, #4
 800455a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800455c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800455e:	bfc8      	it	gt
 8004560:	2600      	movgt	r6, #0
 8004562:	f1a3 0302 	sub.w	r3, r3, #2
 8004566:	bfd8      	it	le
 8004568:	2601      	movle	r6, #1
 800456a:	2b03      	cmp	r3, #3
 800456c:	f200 80b2 	bhi.w	80046d4 <_dtoa_r+0x33c>
 8004570:	e8df f003 	tbb	[pc, r3]
 8004574:	782d8684 	.word	0x782d8684
 8004578:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800457a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800457c:	441d      	add	r5, r3
 800457e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004582:	2b20      	cmp	r3, #32
 8004584:	dd11      	ble.n	80045aa <_dtoa_r+0x212>
 8004586:	9a02      	ldr	r2, [sp, #8]
 8004588:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800458c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004590:	fa22 f000 	lsr.w	r0, r2, r0
 8004594:	fa09 f303 	lsl.w	r3, r9, r3
 8004598:	4318      	orrs	r0, r3
 800459a:	f7fb ff23 	bl	80003e4 <__aeabi_ui2d>
 800459e:	2301      	movs	r3, #1
 80045a0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80045a4:	3d01      	subs	r5, #1
 80045a6:	9310      	str	r3, [sp, #64]	; 0x40
 80045a8:	e773      	b.n	8004492 <_dtoa_r+0xfa>
 80045aa:	f1c3 0020 	rsb	r0, r3, #32
 80045ae:	9b02      	ldr	r3, [sp, #8]
 80045b0:	fa03 f000 	lsl.w	r0, r3, r0
 80045b4:	e7f1      	b.n	800459a <_dtoa_r+0x202>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e7b2      	b.n	8004520 <_dtoa_r+0x188>
 80045ba:	900d      	str	r0, [sp, #52]	; 0x34
 80045bc:	e7b1      	b.n	8004522 <_dtoa_r+0x18a>
 80045be:	f1cb 0300 	rsb	r3, fp, #0
 80045c2:	9308      	str	r3, [sp, #32]
 80045c4:	2300      	movs	r3, #0
 80045c6:	eba8 080b 	sub.w	r8, r8, fp
 80045ca:	930c      	str	r3, [sp, #48]	; 0x30
 80045cc:	e7be      	b.n	800454c <_dtoa_r+0x1b4>
 80045ce:	2301      	movs	r3, #1
 80045d0:	9309      	str	r3, [sp, #36]	; 0x24
 80045d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f340 8080 	ble.w	80046da <_dtoa_r+0x342>
 80045da:	4699      	mov	r9, r3
 80045dc:	9304      	str	r3, [sp, #16]
 80045de:	2200      	movs	r2, #0
 80045e0:	2104      	movs	r1, #4
 80045e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80045e4:	606a      	str	r2, [r5, #4]
 80045e6:	f101 0214 	add.w	r2, r1, #20
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d97a      	bls.n	80046e4 <_dtoa_r+0x34c>
 80045ee:	6869      	ldr	r1, [r5, #4]
 80045f0:	4620      	mov	r0, r4
 80045f2:	f000 feed 	bl	80053d0 <_Balloc>
 80045f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045f8:	6028      	str	r0, [r5, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f1b9 0f0e 	cmp.w	r9, #14
 8004600:	9306      	str	r3, [sp, #24]
 8004602:	f200 80f0 	bhi.w	80047e6 <_dtoa_r+0x44e>
 8004606:	2e00      	cmp	r6, #0
 8004608:	f000 80ed 	beq.w	80047e6 <_dtoa_r+0x44e>
 800460c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004610:	f1bb 0f00 	cmp.w	fp, #0
 8004614:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004618:	dd79      	ble.n	800470e <_dtoa_r+0x376>
 800461a:	4a26      	ldr	r2, [pc, #152]	; (80046b4 <_dtoa_r+0x31c>)
 800461c:	f00b 030f 	and.w	r3, fp, #15
 8004620:	ea4f 162b 	mov.w	r6, fp, asr #4
 8004624:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004628:	06f0      	lsls	r0, r6, #27
 800462a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004632:	d55c      	bpl.n	80046ee <_dtoa_r+0x356>
 8004634:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004638:	4b1f      	ldr	r3, [pc, #124]	; (80046b8 <_dtoa_r+0x320>)
 800463a:	2503      	movs	r5, #3
 800463c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004640:	f7fc f870 	bl	8000724 <__aeabi_ddiv>
 8004644:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004648:	f006 060f 	and.w	r6, r6, #15
 800464c:	4f1a      	ldr	r7, [pc, #104]	; (80046b8 <_dtoa_r+0x320>)
 800464e:	2e00      	cmp	r6, #0
 8004650:	d14f      	bne.n	80046f2 <_dtoa_r+0x35a>
 8004652:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800465a:	f7fc f863 	bl	8000724 <__aeabi_ddiv>
 800465e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004662:	e06e      	b.n	8004742 <_dtoa_r+0x3aa>
 8004664:	2301      	movs	r3, #1
 8004666:	9309      	str	r3, [sp, #36]	; 0x24
 8004668:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800466a:	445b      	add	r3, fp
 800466c:	f103 0901 	add.w	r9, r3, #1
 8004670:	9304      	str	r3, [sp, #16]
 8004672:	464b      	mov	r3, r9
 8004674:	2b01      	cmp	r3, #1
 8004676:	bfb8      	it	lt
 8004678:	2301      	movlt	r3, #1
 800467a:	e7b0      	b.n	80045de <_dtoa_r+0x246>
 800467c:	2300      	movs	r3, #0
 800467e:	e7a7      	b.n	80045d0 <_dtoa_r+0x238>
 8004680:	2300      	movs	r3, #0
 8004682:	e7f0      	b.n	8004666 <_dtoa_r+0x2ce>
 8004684:	f3af 8000 	nop.w
 8004688:	636f4361 	.word	0x636f4361
 800468c:	3fd287a7 	.word	0x3fd287a7
 8004690:	8b60c8b3 	.word	0x8b60c8b3
 8004694:	3fc68a28 	.word	0x3fc68a28
 8004698:	509f79fb 	.word	0x509f79fb
 800469c:	3fd34413 	.word	0x3fd34413
 80046a0:	7ff00000 	.word	0x7ff00000
 80046a4:	080079f9 	.word	0x080079f9
 80046a8:	080079f0 	.word	0x080079f0
 80046ac:	080079cf 	.word	0x080079cf
 80046b0:	3ff80000 	.word	0x3ff80000
 80046b4:	08007a28 	.word	0x08007a28
 80046b8:	08007a00 	.word	0x08007a00
 80046bc:	2601      	movs	r6, #1
 80046be:	2300      	movs	r3, #0
 80046c0:	9609      	str	r6, [sp, #36]	; 0x24
 80046c2:	931e      	str	r3, [sp, #120]	; 0x78
 80046c4:	f04f 33ff 	mov.w	r3, #4294967295
 80046c8:	2200      	movs	r2, #0
 80046ca:	9304      	str	r3, [sp, #16]
 80046cc:	4699      	mov	r9, r3
 80046ce:	2312      	movs	r3, #18
 80046d0:	921f      	str	r2, [sp, #124]	; 0x7c
 80046d2:	e784      	b.n	80045de <_dtoa_r+0x246>
 80046d4:	2301      	movs	r3, #1
 80046d6:	9309      	str	r3, [sp, #36]	; 0x24
 80046d8:	e7f4      	b.n	80046c4 <_dtoa_r+0x32c>
 80046da:	2301      	movs	r3, #1
 80046dc:	9304      	str	r3, [sp, #16]
 80046de:	4699      	mov	r9, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	e7f5      	b.n	80046d0 <_dtoa_r+0x338>
 80046e4:	686a      	ldr	r2, [r5, #4]
 80046e6:	0049      	lsls	r1, r1, #1
 80046e8:	3201      	adds	r2, #1
 80046ea:	606a      	str	r2, [r5, #4]
 80046ec:	e77b      	b.n	80045e6 <_dtoa_r+0x24e>
 80046ee:	2502      	movs	r5, #2
 80046f0:	e7ac      	b.n	800464c <_dtoa_r+0x2b4>
 80046f2:	07f1      	lsls	r1, r6, #31
 80046f4:	d508      	bpl.n	8004708 <_dtoa_r+0x370>
 80046f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80046fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046fe:	f7fb fee7 	bl	80004d0 <__aeabi_dmul>
 8004702:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004706:	3501      	adds	r5, #1
 8004708:	1076      	asrs	r6, r6, #1
 800470a:	3708      	adds	r7, #8
 800470c:	e79f      	b.n	800464e <_dtoa_r+0x2b6>
 800470e:	f000 80a5 	beq.w	800485c <_dtoa_r+0x4c4>
 8004712:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004716:	f1cb 0600 	rsb	r6, fp, #0
 800471a:	4ba2      	ldr	r3, [pc, #648]	; (80049a4 <_dtoa_r+0x60c>)
 800471c:	f006 020f 	and.w	r2, r6, #15
 8004720:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004728:	f7fb fed2 	bl	80004d0 <__aeabi_dmul>
 800472c:	2502      	movs	r5, #2
 800472e:	2300      	movs	r3, #0
 8004730:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004734:	4f9c      	ldr	r7, [pc, #624]	; (80049a8 <_dtoa_r+0x610>)
 8004736:	1136      	asrs	r6, r6, #4
 8004738:	2e00      	cmp	r6, #0
 800473a:	f040 8084 	bne.w	8004846 <_dtoa_r+0x4ae>
 800473e:	2b00      	cmp	r3, #0
 8004740:	d18d      	bne.n	800465e <_dtoa_r+0x2c6>
 8004742:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 808b 	beq.w	8004860 <_dtoa_r+0x4c8>
 800474a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800474e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004752:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004756:	2200      	movs	r2, #0
 8004758:	4b94      	ldr	r3, [pc, #592]	; (80049ac <_dtoa_r+0x614>)
 800475a:	f7fc f92b 	bl	80009b4 <__aeabi_dcmplt>
 800475e:	2800      	cmp	r0, #0
 8004760:	d07e      	beq.n	8004860 <_dtoa_r+0x4c8>
 8004762:	f1b9 0f00 	cmp.w	r9, #0
 8004766:	d07b      	beq.n	8004860 <_dtoa_r+0x4c8>
 8004768:	9b04      	ldr	r3, [sp, #16]
 800476a:	2b00      	cmp	r3, #0
 800476c:	dd37      	ble.n	80047de <_dtoa_r+0x446>
 800476e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004772:	2200      	movs	r2, #0
 8004774:	4b8e      	ldr	r3, [pc, #568]	; (80049b0 <_dtoa_r+0x618>)
 8004776:	f7fb feab 	bl	80004d0 <__aeabi_dmul>
 800477a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800477e:	9e04      	ldr	r6, [sp, #16]
 8004780:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004784:	3501      	adds	r5, #1
 8004786:	4628      	mov	r0, r5
 8004788:	f7fb fe3c 	bl	8000404 <__aeabi_i2d>
 800478c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004790:	f7fb fe9e 	bl	80004d0 <__aeabi_dmul>
 8004794:	4b87      	ldr	r3, [pc, #540]	; (80049b4 <_dtoa_r+0x61c>)
 8004796:	2200      	movs	r2, #0
 8004798:	f7fb fce8 	bl	800016c <__adddf3>
 800479c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80047a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047a2:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80047a6:	950b      	str	r5, [sp, #44]	; 0x2c
 80047a8:	2e00      	cmp	r6, #0
 80047aa:	d15c      	bne.n	8004866 <_dtoa_r+0x4ce>
 80047ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047b0:	2200      	movs	r2, #0
 80047b2:	4b81      	ldr	r3, [pc, #516]	; (80049b8 <_dtoa_r+0x620>)
 80047b4:	f7fb fcd8 	bl	8000168 <__aeabi_dsub>
 80047b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ba:	462b      	mov	r3, r5
 80047bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047c0:	f7fc f916 	bl	80009f0 <__aeabi_dcmpgt>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	f040 82f7 	bne.w	8004db8 <_dtoa_r+0xa20>
 80047ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047d0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80047d4:	f7fc f8ee 	bl	80009b4 <__aeabi_dcmplt>
 80047d8:	2800      	cmp	r0, #0
 80047da:	f040 82eb 	bne.w	8004db4 <_dtoa_r+0xa1c>
 80047de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80047e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80047e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f2c0 8150 	blt.w	8004a8e <_dtoa_r+0x6f6>
 80047ee:	f1bb 0f0e 	cmp.w	fp, #14
 80047f2:	f300 814c 	bgt.w	8004a8e <_dtoa_r+0x6f6>
 80047f6:	4b6b      	ldr	r3, [pc, #428]	; (80049a4 <_dtoa_r+0x60c>)
 80047f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80047fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004800:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004804:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004806:	2b00      	cmp	r3, #0
 8004808:	f280 80da 	bge.w	80049c0 <_dtoa_r+0x628>
 800480c:	f1b9 0f00 	cmp.w	r9, #0
 8004810:	f300 80d6 	bgt.w	80049c0 <_dtoa_r+0x628>
 8004814:	f040 82cd 	bne.w	8004db2 <_dtoa_r+0xa1a>
 8004818:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800481c:	2200      	movs	r2, #0
 800481e:	4b66      	ldr	r3, [pc, #408]	; (80049b8 <_dtoa_r+0x620>)
 8004820:	f7fb fe56 	bl	80004d0 <__aeabi_dmul>
 8004824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004828:	f7fc f8d8 	bl	80009dc <__aeabi_dcmpge>
 800482c:	464e      	mov	r6, r9
 800482e:	464f      	mov	r7, r9
 8004830:	2800      	cmp	r0, #0
 8004832:	f040 82a4 	bne.w	8004d7e <_dtoa_r+0x9e6>
 8004836:	9b06      	ldr	r3, [sp, #24]
 8004838:	9a06      	ldr	r2, [sp, #24]
 800483a:	1c5d      	adds	r5, r3, #1
 800483c:	2331      	movs	r3, #49	; 0x31
 800483e:	f10b 0b01 	add.w	fp, fp, #1
 8004842:	7013      	strb	r3, [r2, #0]
 8004844:	e29f      	b.n	8004d86 <_dtoa_r+0x9ee>
 8004846:	07f2      	lsls	r2, r6, #31
 8004848:	d505      	bpl.n	8004856 <_dtoa_r+0x4be>
 800484a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800484e:	f7fb fe3f 	bl	80004d0 <__aeabi_dmul>
 8004852:	2301      	movs	r3, #1
 8004854:	3501      	adds	r5, #1
 8004856:	1076      	asrs	r6, r6, #1
 8004858:	3708      	adds	r7, #8
 800485a:	e76d      	b.n	8004738 <_dtoa_r+0x3a0>
 800485c:	2502      	movs	r5, #2
 800485e:	e770      	b.n	8004742 <_dtoa_r+0x3aa>
 8004860:	465f      	mov	r7, fp
 8004862:	464e      	mov	r6, r9
 8004864:	e78f      	b.n	8004786 <_dtoa_r+0x3ee>
 8004866:	9a06      	ldr	r2, [sp, #24]
 8004868:	4b4e      	ldr	r3, [pc, #312]	; (80049a4 <_dtoa_r+0x60c>)
 800486a:	4432      	add	r2, r6
 800486c:	9211      	str	r2, [sp, #68]	; 0x44
 800486e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004870:	1e71      	subs	r1, r6, #1
 8004872:	2a00      	cmp	r2, #0
 8004874:	d048      	beq.n	8004908 <_dtoa_r+0x570>
 8004876:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800487a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487e:	2000      	movs	r0, #0
 8004880:	494e      	ldr	r1, [pc, #312]	; (80049bc <_dtoa_r+0x624>)
 8004882:	f7fb ff4f 	bl	8000724 <__aeabi_ddiv>
 8004886:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800488a:	f7fb fc6d 	bl	8000168 <__aeabi_dsub>
 800488e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004892:	9d06      	ldr	r5, [sp, #24]
 8004894:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004898:	f7fc f8ca 	bl	8000a30 <__aeabi_d2iz>
 800489c:	4606      	mov	r6, r0
 800489e:	f7fb fdb1 	bl	8000404 <__aeabi_i2d>
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048aa:	f7fb fc5d 	bl	8000168 <__aeabi_dsub>
 80048ae:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80048b2:	3630      	adds	r6, #48	; 0x30
 80048b4:	f805 6b01 	strb.w	r6, [r5], #1
 80048b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048bc:	f7fc f87a 	bl	80009b4 <__aeabi_dcmplt>
 80048c0:	2800      	cmp	r0, #0
 80048c2:	d164      	bne.n	800498e <_dtoa_r+0x5f6>
 80048c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048c8:	2000      	movs	r0, #0
 80048ca:	4938      	ldr	r1, [pc, #224]	; (80049ac <_dtoa_r+0x614>)
 80048cc:	f7fb fc4c 	bl	8000168 <__aeabi_dsub>
 80048d0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80048d4:	f7fc f86e 	bl	80009b4 <__aeabi_dcmplt>
 80048d8:	2800      	cmp	r0, #0
 80048da:	f040 80b9 	bne.w	8004a50 <_dtoa_r+0x6b8>
 80048de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80048e0:	429d      	cmp	r5, r3
 80048e2:	f43f af7c 	beq.w	80047de <_dtoa_r+0x446>
 80048e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80048ea:	2200      	movs	r2, #0
 80048ec:	4b30      	ldr	r3, [pc, #192]	; (80049b0 <_dtoa_r+0x618>)
 80048ee:	f7fb fdef 	bl	80004d0 <__aeabi_dmul>
 80048f2:	2200      	movs	r2, #0
 80048f4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80048f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048fc:	4b2c      	ldr	r3, [pc, #176]	; (80049b0 <_dtoa_r+0x618>)
 80048fe:	f7fb fde7 	bl	80004d0 <__aeabi_dmul>
 8004902:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004906:	e7c5      	b.n	8004894 <_dtoa_r+0x4fc>
 8004908:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800490c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004910:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004914:	f7fb fddc 	bl	80004d0 <__aeabi_dmul>
 8004918:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800491c:	9d06      	ldr	r5, [sp, #24]
 800491e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004922:	f7fc f885 	bl	8000a30 <__aeabi_d2iz>
 8004926:	4606      	mov	r6, r0
 8004928:	f7fb fd6c 	bl	8000404 <__aeabi_i2d>
 800492c:	4602      	mov	r2, r0
 800492e:	460b      	mov	r3, r1
 8004930:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004934:	f7fb fc18 	bl	8000168 <__aeabi_dsub>
 8004938:	3630      	adds	r6, #48	; 0x30
 800493a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800493c:	f805 6b01 	strb.w	r6, [r5], #1
 8004940:	42ab      	cmp	r3, r5
 8004942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004946:	f04f 0200 	mov.w	r2, #0
 800494a:	d124      	bne.n	8004996 <_dtoa_r+0x5fe>
 800494c:	4b1b      	ldr	r3, [pc, #108]	; (80049bc <_dtoa_r+0x624>)
 800494e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004952:	f7fb fc0b 	bl	800016c <__adddf3>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800495e:	f7fc f847 	bl	80009f0 <__aeabi_dcmpgt>
 8004962:	2800      	cmp	r0, #0
 8004964:	d174      	bne.n	8004a50 <_dtoa_r+0x6b8>
 8004966:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800496a:	2000      	movs	r0, #0
 800496c:	4913      	ldr	r1, [pc, #76]	; (80049bc <_dtoa_r+0x624>)
 800496e:	f7fb fbfb 	bl	8000168 <__aeabi_dsub>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800497a:	f7fc f81b 	bl	80009b4 <__aeabi_dcmplt>
 800497e:	2800      	cmp	r0, #0
 8004980:	f43f af2d 	beq.w	80047de <_dtoa_r+0x446>
 8004984:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004988:	1e6a      	subs	r2, r5, #1
 800498a:	2b30      	cmp	r3, #48	; 0x30
 800498c:	d001      	beq.n	8004992 <_dtoa_r+0x5fa>
 800498e:	46bb      	mov	fp, r7
 8004990:	e04d      	b.n	8004a2e <_dtoa_r+0x696>
 8004992:	4615      	mov	r5, r2
 8004994:	e7f6      	b.n	8004984 <_dtoa_r+0x5ec>
 8004996:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <_dtoa_r+0x618>)
 8004998:	f7fb fd9a 	bl	80004d0 <__aeabi_dmul>
 800499c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049a0:	e7bd      	b.n	800491e <_dtoa_r+0x586>
 80049a2:	bf00      	nop
 80049a4:	08007a28 	.word	0x08007a28
 80049a8:	08007a00 	.word	0x08007a00
 80049ac:	3ff00000 	.word	0x3ff00000
 80049b0:	40240000 	.word	0x40240000
 80049b4:	401c0000 	.word	0x401c0000
 80049b8:	40140000 	.word	0x40140000
 80049bc:	3fe00000 	.word	0x3fe00000
 80049c0:	9d06      	ldr	r5, [sp, #24]
 80049c2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80049c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049ca:	4630      	mov	r0, r6
 80049cc:	4639      	mov	r1, r7
 80049ce:	f7fb fea9 	bl	8000724 <__aeabi_ddiv>
 80049d2:	f7fc f82d 	bl	8000a30 <__aeabi_d2iz>
 80049d6:	4680      	mov	r8, r0
 80049d8:	f7fb fd14 	bl	8000404 <__aeabi_i2d>
 80049dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049e0:	f7fb fd76 	bl	80004d0 <__aeabi_dmul>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	4630      	mov	r0, r6
 80049ea:	4639      	mov	r1, r7
 80049ec:	f7fb fbbc 	bl	8000168 <__aeabi_dsub>
 80049f0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80049f4:	f805 6b01 	strb.w	r6, [r5], #1
 80049f8:	9e06      	ldr	r6, [sp, #24]
 80049fa:	4602      	mov	r2, r0
 80049fc:	1bae      	subs	r6, r5, r6
 80049fe:	45b1      	cmp	r9, r6
 8004a00:	460b      	mov	r3, r1
 8004a02:	d137      	bne.n	8004a74 <_dtoa_r+0x6dc>
 8004a04:	f7fb fbb2 	bl	800016c <__adddf3>
 8004a08:	4606      	mov	r6, r0
 8004a0a:	460f      	mov	r7, r1
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a14:	f7fb ffce 	bl	80009b4 <__aeabi_dcmplt>
 8004a18:	b9c8      	cbnz	r0, 8004a4e <_dtoa_r+0x6b6>
 8004a1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a1e:	4632      	mov	r2, r6
 8004a20:	463b      	mov	r3, r7
 8004a22:	f7fb ffbd 	bl	80009a0 <__aeabi_dcmpeq>
 8004a26:	b110      	cbz	r0, 8004a2e <_dtoa_r+0x696>
 8004a28:	f018 0f01 	tst.w	r8, #1
 8004a2c:	d10f      	bne.n	8004a4e <_dtoa_r+0x6b6>
 8004a2e:	4651      	mov	r1, sl
 8004a30:	4620      	mov	r0, r4
 8004a32:	f000 fd01 	bl	8005438 <_Bfree>
 8004a36:	2300      	movs	r3, #0
 8004a38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004a3a:	702b      	strb	r3, [r5, #0]
 8004a3c:	f10b 0301 	add.w	r3, fp, #1
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f43f acec 	beq.w	8004422 <_dtoa_r+0x8a>
 8004a4a:	601d      	str	r5, [r3, #0]
 8004a4c:	e4e9      	b.n	8004422 <_dtoa_r+0x8a>
 8004a4e:	465f      	mov	r7, fp
 8004a50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004a54:	1e6b      	subs	r3, r5, #1
 8004a56:	2a39      	cmp	r2, #57	; 0x39
 8004a58:	d106      	bne.n	8004a68 <_dtoa_r+0x6d0>
 8004a5a:	9a06      	ldr	r2, [sp, #24]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d107      	bne.n	8004a70 <_dtoa_r+0x6d8>
 8004a60:	2330      	movs	r3, #48	; 0x30
 8004a62:	7013      	strb	r3, [r2, #0]
 8004a64:	4613      	mov	r3, r2
 8004a66:	3701      	adds	r7, #1
 8004a68:	781a      	ldrb	r2, [r3, #0]
 8004a6a:	3201      	adds	r2, #1
 8004a6c:	701a      	strb	r2, [r3, #0]
 8004a6e:	e78e      	b.n	800498e <_dtoa_r+0x5f6>
 8004a70:	461d      	mov	r5, r3
 8004a72:	e7ed      	b.n	8004a50 <_dtoa_r+0x6b8>
 8004a74:	2200      	movs	r2, #0
 8004a76:	4bb5      	ldr	r3, [pc, #724]	; (8004d4c <_dtoa_r+0x9b4>)
 8004a78:	f7fb fd2a 	bl	80004d0 <__aeabi_dmul>
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2300      	movs	r3, #0
 8004a80:	4606      	mov	r6, r0
 8004a82:	460f      	mov	r7, r1
 8004a84:	f7fb ff8c 	bl	80009a0 <__aeabi_dcmpeq>
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	d09c      	beq.n	80049c6 <_dtoa_r+0x62e>
 8004a8c:	e7cf      	b.n	8004a2e <_dtoa_r+0x696>
 8004a8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a90:	2a00      	cmp	r2, #0
 8004a92:	f000 8129 	beq.w	8004ce8 <_dtoa_r+0x950>
 8004a96:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004a98:	2a01      	cmp	r2, #1
 8004a9a:	f300 810e 	bgt.w	8004cba <_dtoa_r+0x922>
 8004a9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004aa0:	2a00      	cmp	r2, #0
 8004aa2:	f000 8106 	beq.w	8004cb2 <_dtoa_r+0x91a>
 8004aa6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004aaa:	4645      	mov	r5, r8
 8004aac:	9e08      	ldr	r6, [sp, #32]
 8004aae:	9a07      	ldr	r2, [sp, #28]
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	441a      	add	r2, r3
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	4498      	add	r8, r3
 8004ab8:	9207      	str	r2, [sp, #28]
 8004aba:	f000 fd5d 	bl	8005578 <__i2b>
 8004abe:	4607      	mov	r7, r0
 8004ac0:	2d00      	cmp	r5, #0
 8004ac2:	dd0b      	ble.n	8004adc <_dtoa_r+0x744>
 8004ac4:	9b07      	ldr	r3, [sp, #28]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	dd08      	ble.n	8004adc <_dtoa_r+0x744>
 8004aca:	42ab      	cmp	r3, r5
 8004acc:	bfa8      	it	ge
 8004ace:	462b      	movge	r3, r5
 8004ad0:	9a07      	ldr	r2, [sp, #28]
 8004ad2:	eba8 0803 	sub.w	r8, r8, r3
 8004ad6:	1aed      	subs	r5, r5, r3
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	9307      	str	r3, [sp, #28]
 8004adc:	9b08      	ldr	r3, [sp, #32]
 8004ade:	b1fb      	cbz	r3, 8004b20 <_dtoa_r+0x788>
 8004ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f000 8104 	beq.w	8004cf0 <_dtoa_r+0x958>
 8004ae8:	2e00      	cmp	r6, #0
 8004aea:	dd11      	ble.n	8004b10 <_dtoa_r+0x778>
 8004aec:	4639      	mov	r1, r7
 8004aee:	4632      	mov	r2, r6
 8004af0:	4620      	mov	r0, r4
 8004af2:	f000 fdd7 	bl	80056a4 <__pow5mult>
 8004af6:	4652      	mov	r2, sl
 8004af8:	4601      	mov	r1, r0
 8004afa:	4607      	mov	r7, r0
 8004afc:	4620      	mov	r0, r4
 8004afe:	f000 fd44 	bl	800558a <__multiply>
 8004b02:	4651      	mov	r1, sl
 8004b04:	900a      	str	r0, [sp, #40]	; 0x28
 8004b06:	4620      	mov	r0, r4
 8004b08:	f000 fc96 	bl	8005438 <_Bfree>
 8004b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b0e:	469a      	mov	sl, r3
 8004b10:	9b08      	ldr	r3, [sp, #32]
 8004b12:	1b9a      	subs	r2, r3, r6
 8004b14:	d004      	beq.n	8004b20 <_dtoa_r+0x788>
 8004b16:	4651      	mov	r1, sl
 8004b18:	4620      	mov	r0, r4
 8004b1a:	f000 fdc3 	bl	80056a4 <__pow5mult>
 8004b1e:	4682      	mov	sl, r0
 8004b20:	2101      	movs	r1, #1
 8004b22:	4620      	mov	r0, r4
 8004b24:	f000 fd28 	bl	8005578 <__i2b>
 8004b28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b2a:	4606      	mov	r6, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f340 80e1 	ble.w	8004cf4 <_dtoa_r+0x95c>
 8004b32:	461a      	mov	r2, r3
 8004b34:	4601      	mov	r1, r0
 8004b36:	4620      	mov	r0, r4
 8004b38:	f000 fdb4 	bl	80056a4 <__pow5mult>
 8004b3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004b3e:	4606      	mov	r6, r0
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	f340 80da 	ble.w	8004cfa <_dtoa_r+0x962>
 8004b46:	2300      	movs	r3, #0
 8004b48:	9308      	str	r3, [sp, #32]
 8004b4a:	6933      	ldr	r3, [r6, #16]
 8004b4c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004b50:	6918      	ldr	r0, [r3, #16]
 8004b52:	f000 fcc3 	bl	80054dc <__hi0bits>
 8004b56:	f1c0 0020 	rsb	r0, r0, #32
 8004b5a:	9b07      	ldr	r3, [sp, #28]
 8004b5c:	4418      	add	r0, r3
 8004b5e:	f010 001f 	ands.w	r0, r0, #31
 8004b62:	f000 80f0 	beq.w	8004d46 <_dtoa_r+0x9ae>
 8004b66:	f1c0 0320 	rsb	r3, r0, #32
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	f340 80e2 	ble.w	8004d34 <_dtoa_r+0x99c>
 8004b70:	9b07      	ldr	r3, [sp, #28]
 8004b72:	f1c0 001c 	rsb	r0, r0, #28
 8004b76:	4480      	add	r8, r0
 8004b78:	4405      	add	r5, r0
 8004b7a:	4403      	add	r3, r0
 8004b7c:	9307      	str	r3, [sp, #28]
 8004b7e:	f1b8 0f00 	cmp.w	r8, #0
 8004b82:	dd05      	ble.n	8004b90 <_dtoa_r+0x7f8>
 8004b84:	4651      	mov	r1, sl
 8004b86:	4642      	mov	r2, r8
 8004b88:	4620      	mov	r0, r4
 8004b8a:	f000 fdd9 	bl	8005740 <__lshift>
 8004b8e:	4682      	mov	sl, r0
 8004b90:	9b07      	ldr	r3, [sp, #28]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	dd05      	ble.n	8004ba2 <_dtoa_r+0x80a>
 8004b96:	4631      	mov	r1, r6
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	f000 fdd0 	bl	8005740 <__lshift>
 8004ba0:	4606      	mov	r6, r0
 8004ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 80d3 	beq.w	8004d50 <_dtoa_r+0x9b8>
 8004baa:	4631      	mov	r1, r6
 8004bac:	4650      	mov	r0, sl
 8004bae:	f000 fe18 	bl	80057e2 <__mcmp>
 8004bb2:	2800      	cmp	r0, #0
 8004bb4:	f280 80cc 	bge.w	8004d50 <_dtoa_r+0x9b8>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	4651      	mov	r1, sl
 8004bbc:	220a      	movs	r2, #10
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	f000 fc51 	bl	8005466 <__multadd>
 8004bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bc6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004bca:	4682      	mov	sl, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 81a9 	beq.w	8004f24 <_dtoa_r+0xb8c>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	4639      	mov	r1, r7
 8004bd6:	220a      	movs	r2, #10
 8004bd8:	4620      	mov	r0, r4
 8004bda:	f000 fc44 	bl	8005466 <__multadd>
 8004bde:	9b04      	ldr	r3, [sp, #16]
 8004be0:	4607      	mov	r7, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	dc03      	bgt.n	8004bee <_dtoa_r+0x856>
 8004be6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	f300 80b9 	bgt.w	8004d60 <_dtoa_r+0x9c8>
 8004bee:	2d00      	cmp	r5, #0
 8004bf0:	dd05      	ble.n	8004bfe <_dtoa_r+0x866>
 8004bf2:	4639      	mov	r1, r7
 8004bf4:	462a      	mov	r2, r5
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f000 fda2 	bl	8005740 <__lshift>
 8004bfc:	4607      	mov	r7, r0
 8004bfe:	9b08      	ldr	r3, [sp, #32]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	f000 8110 	beq.w	8004e26 <_dtoa_r+0xa8e>
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f000 fbe1 	bl	80053d0 <_Balloc>
 8004c0e:	4605      	mov	r5, r0
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	f107 010c 	add.w	r1, r7, #12
 8004c16:	3202      	adds	r2, #2
 8004c18:	0092      	lsls	r2, r2, #2
 8004c1a:	300c      	adds	r0, #12
 8004c1c:	f000 fbc0 	bl	80053a0 <memcpy>
 8004c20:	2201      	movs	r2, #1
 8004c22:	4629      	mov	r1, r5
 8004c24:	4620      	mov	r0, r4
 8004c26:	f000 fd8b 	bl	8005740 <__lshift>
 8004c2a:	9707      	str	r7, [sp, #28]
 8004c2c:	4607      	mov	r7, r0
 8004c2e:	9b02      	ldr	r3, [sp, #8]
 8004c30:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	9308      	str	r3, [sp, #32]
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4650      	mov	r0, sl
 8004c3e:	f7ff fb1f 	bl	8004280 <quorem>
 8004c42:	9907      	ldr	r1, [sp, #28]
 8004c44:	4605      	mov	r5, r0
 8004c46:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004c4a:	4650      	mov	r0, sl
 8004c4c:	f000 fdc9 	bl	80057e2 <__mcmp>
 8004c50:	463a      	mov	r2, r7
 8004c52:	9002      	str	r0, [sp, #8]
 8004c54:	4631      	mov	r1, r6
 8004c56:	4620      	mov	r0, r4
 8004c58:	f000 fddd 	bl	8005816 <__mdiff>
 8004c5c:	68c3      	ldr	r3, [r0, #12]
 8004c5e:	4602      	mov	r2, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f040 80e2 	bne.w	8004e2a <_dtoa_r+0xa92>
 8004c66:	4601      	mov	r1, r0
 8004c68:	9009      	str	r0, [sp, #36]	; 0x24
 8004c6a:	4650      	mov	r0, sl
 8004c6c:	f000 fdb9 	bl	80057e2 <__mcmp>
 8004c70:	4603      	mov	r3, r0
 8004c72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c74:	4611      	mov	r1, r2
 8004c76:	4620      	mov	r0, r4
 8004c78:	9309      	str	r3, [sp, #36]	; 0x24
 8004c7a:	f000 fbdd 	bl	8005438 <_Bfree>
 8004c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f040 80d4 	bne.w	8004e2e <_dtoa_r+0xa96>
 8004c86:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004c88:	2a00      	cmp	r2, #0
 8004c8a:	f040 80d0 	bne.w	8004e2e <_dtoa_r+0xa96>
 8004c8e:	9a08      	ldr	r2, [sp, #32]
 8004c90:	2a00      	cmp	r2, #0
 8004c92:	f040 80cc 	bne.w	8004e2e <_dtoa_r+0xa96>
 8004c96:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004c9a:	f000 80e8 	beq.w	8004e6e <_dtoa_r+0xad6>
 8004c9e:	9b02      	ldr	r3, [sp, #8]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	dd01      	ble.n	8004ca8 <_dtoa_r+0x910>
 8004ca4:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004ca8:	f108 0501 	add.w	r5, r8, #1
 8004cac:	f888 9000 	strb.w	r9, [r8]
 8004cb0:	e06b      	b.n	8004d8a <_dtoa_r+0x9f2>
 8004cb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004cb4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004cb8:	e6f7      	b.n	8004aaa <_dtoa_r+0x712>
 8004cba:	9b08      	ldr	r3, [sp, #32]
 8004cbc:	f109 36ff 	add.w	r6, r9, #4294967295
 8004cc0:	42b3      	cmp	r3, r6
 8004cc2:	bfb7      	itett	lt
 8004cc4:	9b08      	ldrlt	r3, [sp, #32]
 8004cc6:	1b9e      	subge	r6, r3, r6
 8004cc8:	1af2      	sublt	r2, r6, r3
 8004cca:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004ccc:	bfbf      	itttt	lt
 8004cce:	9608      	strlt	r6, [sp, #32]
 8004cd0:	189b      	addlt	r3, r3, r2
 8004cd2:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004cd4:	2600      	movlt	r6, #0
 8004cd6:	f1b9 0f00 	cmp.w	r9, #0
 8004cda:	bfb9      	ittee	lt
 8004cdc:	eba8 0509 	sublt.w	r5, r8, r9
 8004ce0:	2300      	movlt	r3, #0
 8004ce2:	4645      	movge	r5, r8
 8004ce4:	464b      	movge	r3, r9
 8004ce6:	e6e2      	b.n	8004aae <_dtoa_r+0x716>
 8004ce8:	9e08      	ldr	r6, [sp, #32]
 8004cea:	4645      	mov	r5, r8
 8004cec:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004cee:	e6e7      	b.n	8004ac0 <_dtoa_r+0x728>
 8004cf0:	9a08      	ldr	r2, [sp, #32]
 8004cf2:	e710      	b.n	8004b16 <_dtoa_r+0x77e>
 8004cf4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	dc18      	bgt.n	8004d2c <_dtoa_r+0x994>
 8004cfa:	9b02      	ldr	r3, [sp, #8]
 8004cfc:	b9b3      	cbnz	r3, 8004d2c <_dtoa_r+0x994>
 8004cfe:	9b03      	ldr	r3, [sp, #12]
 8004d00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d04:	b9a3      	cbnz	r3, 8004d30 <_dtoa_r+0x998>
 8004d06:	9b03      	ldr	r3, [sp, #12]
 8004d08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d0c:	0d1b      	lsrs	r3, r3, #20
 8004d0e:	051b      	lsls	r3, r3, #20
 8004d10:	b12b      	cbz	r3, 8004d1e <_dtoa_r+0x986>
 8004d12:	9b07      	ldr	r3, [sp, #28]
 8004d14:	f108 0801 	add.w	r8, r8, #1
 8004d18:	3301      	adds	r3, #1
 8004d1a:	9307      	str	r3, [sp, #28]
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	9308      	str	r3, [sp, #32]
 8004d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f47f af11 	bne.w	8004b4a <_dtoa_r+0x7b2>
 8004d28:	2001      	movs	r0, #1
 8004d2a:	e716      	b.n	8004b5a <_dtoa_r+0x7c2>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	e7f6      	b.n	8004d1e <_dtoa_r+0x986>
 8004d30:	9b02      	ldr	r3, [sp, #8]
 8004d32:	e7f4      	b.n	8004d1e <_dtoa_r+0x986>
 8004d34:	f43f af23 	beq.w	8004b7e <_dtoa_r+0x7e6>
 8004d38:	9a07      	ldr	r2, [sp, #28]
 8004d3a:	331c      	adds	r3, #28
 8004d3c:	441a      	add	r2, r3
 8004d3e:	4498      	add	r8, r3
 8004d40:	441d      	add	r5, r3
 8004d42:	4613      	mov	r3, r2
 8004d44:	e71a      	b.n	8004b7c <_dtoa_r+0x7e4>
 8004d46:	4603      	mov	r3, r0
 8004d48:	e7f6      	b.n	8004d38 <_dtoa_r+0x9a0>
 8004d4a:	bf00      	nop
 8004d4c:	40240000 	.word	0x40240000
 8004d50:	f1b9 0f00 	cmp.w	r9, #0
 8004d54:	dc33      	bgt.n	8004dbe <_dtoa_r+0xa26>
 8004d56:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	dd30      	ble.n	8004dbe <_dtoa_r+0xa26>
 8004d5c:	f8cd 9010 	str.w	r9, [sp, #16]
 8004d60:	9b04      	ldr	r3, [sp, #16]
 8004d62:	b963      	cbnz	r3, 8004d7e <_dtoa_r+0x9e6>
 8004d64:	4631      	mov	r1, r6
 8004d66:	2205      	movs	r2, #5
 8004d68:	4620      	mov	r0, r4
 8004d6a:	f000 fb7c 	bl	8005466 <__multadd>
 8004d6e:	4601      	mov	r1, r0
 8004d70:	4606      	mov	r6, r0
 8004d72:	4650      	mov	r0, sl
 8004d74:	f000 fd35 	bl	80057e2 <__mcmp>
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	f73f ad5c 	bgt.w	8004836 <_dtoa_r+0x49e>
 8004d7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004d80:	9d06      	ldr	r5, [sp, #24]
 8004d82:	ea6f 0b03 	mvn.w	fp, r3
 8004d86:	2300      	movs	r3, #0
 8004d88:	9307      	str	r3, [sp, #28]
 8004d8a:	4631      	mov	r1, r6
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	f000 fb53 	bl	8005438 <_Bfree>
 8004d92:	2f00      	cmp	r7, #0
 8004d94:	f43f ae4b 	beq.w	8004a2e <_dtoa_r+0x696>
 8004d98:	9b07      	ldr	r3, [sp, #28]
 8004d9a:	b12b      	cbz	r3, 8004da8 <_dtoa_r+0xa10>
 8004d9c:	42bb      	cmp	r3, r7
 8004d9e:	d003      	beq.n	8004da8 <_dtoa_r+0xa10>
 8004da0:	4619      	mov	r1, r3
 8004da2:	4620      	mov	r0, r4
 8004da4:	f000 fb48 	bl	8005438 <_Bfree>
 8004da8:	4639      	mov	r1, r7
 8004daa:	4620      	mov	r0, r4
 8004dac:	f000 fb44 	bl	8005438 <_Bfree>
 8004db0:	e63d      	b.n	8004a2e <_dtoa_r+0x696>
 8004db2:	2600      	movs	r6, #0
 8004db4:	4637      	mov	r7, r6
 8004db6:	e7e2      	b.n	8004d7e <_dtoa_r+0x9e6>
 8004db8:	46bb      	mov	fp, r7
 8004dba:	4637      	mov	r7, r6
 8004dbc:	e53b      	b.n	8004836 <_dtoa_r+0x49e>
 8004dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dc0:	f8cd 9010 	str.w	r9, [sp, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f47f af12 	bne.w	8004bee <_dtoa_r+0x856>
 8004dca:	9d06      	ldr	r5, [sp, #24]
 8004dcc:	4631      	mov	r1, r6
 8004dce:	4650      	mov	r0, sl
 8004dd0:	f7ff fa56 	bl	8004280 <quorem>
 8004dd4:	9b06      	ldr	r3, [sp, #24]
 8004dd6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004dda:	f805 9b01 	strb.w	r9, [r5], #1
 8004dde:	9a04      	ldr	r2, [sp, #16]
 8004de0:	1aeb      	subs	r3, r5, r3
 8004de2:	429a      	cmp	r2, r3
 8004de4:	f300 8081 	bgt.w	8004eea <_dtoa_r+0xb52>
 8004de8:	9b06      	ldr	r3, [sp, #24]
 8004dea:	2a01      	cmp	r2, #1
 8004dec:	bfac      	ite	ge
 8004dee:	189b      	addge	r3, r3, r2
 8004df0:	3301      	addlt	r3, #1
 8004df2:	4698      	mov	r8, r3
 8004df4:	2300      	movs	r3, #0
 8004df6:	9307      	str	r3, [sp, #28]
 8004df8:	4651      	mov	r1, sl
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	f000 fc9f 	bl	8005740 <__lshift>
 8004e02:	4631      	mov	r1, r6
 8004e04:	4682      	mov	sl, r0
 8004e06:	f000 fcec 	bl	80057e2 <__mcmp>
 8004e0a:	2800      	cmp	r0, #0
 8004e0c:	dc34      	bgt.n	8004e78 <_dtoa_r+0xae0>
 8004e0e:	d102      	bne.n	8004e16 <_dtoa_r+0xa7e>
 8004e10:	f019 0f01 	tst.w	r9, #1
 8004e14:	d130      	bne.n	8004e78 <_dtoa_r+0xae0>
 8004e16:	4645      	mov	r5, r8
 8004e18:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004e1c:	1e6a      	subs	r2, r5, #1
 8004e1e:	2b30      	cmp	r3, #48	; 0x30
 8004e20:	d1b3      	bne.n	8004d8a <_dtoa_r+0x9f2>
 8004e22:	4615      	mov	r5, r2
 8004e24:	e7f8      	b.n	8004e18 <_dtoa_r+0xa80>
 8004e26:	4638      	mov	r0, r7
 8004e28:	e6ff      	b.n	8004c2a <_dtoa_r+0x892>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e722      	b.n	8004c74 <_dtoa_r+0x8dc>
 8004e2e:	9a02      	ldr	r2, [sp, #8]
 8004e30:	2a00      	cmp	r2, #0
 8004e32:	db04      	blt.n	8004e3e <_dtoa_r+0xaa6>
 8004e34:	d128      	bne.n	8004e88 <_dtoa_r+0xaf0>
 8004e36:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004e38:	bb32      	cbnz	r2, 8004e88 <_dtoa_r+0xaf0>
 8004e3a:	9a08      	ldr	r2, [sp, #32]
 8004e3c:	bb22      	cbnz	r2, 8004e88 <_dtoa_r+0xaf0>
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f77f af32 	ble.w	8004ca8 <_dtoa_r+0x910>
 8004e44:	4651      	mov	r1, sl
 8004e46:	2201      	movs	r2, #1
 8004e48:	4620      	mov	r0, r4
 8004e4a:	f000 fc79 	bl	8005740 <__lshift>
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4682      	mov	sl, r0
 8004e52:	f000 fcc6 	bl	80057e2 <__mcmp>
 8004e56:	2800      	cmp	r0, #0
 8004e58:	dc05      	bgt.n	8004e66 <_dtoa_r+0xace>
 8004e5a:	f47f af25 	bne.w	8004ca8 <_dtoa_r+0x910>
 8004e5e:	f019 0f01 	tst.w	r9, #1
 8004e62:	f43f af21 	beq.w	8004ca8 <_dtoa_r+0x910>
 8004e66:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004e6a:	f47f af1b 	bne.w	8004ca4 <_dtoa_r+0x90c>
 8004e6e:	2339      	movs	r3, #57	; 0x39
 8004e70:	f108 0801 	add.w	r8, r8, #1
 8004e74:	f808 3c01 	strb.w	r3, [r8, #-1]
 8004e78:	4645      	mov	r5, r8
 8004e7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004e7e:	1e6a      	subs	r2, r5, #1
 8004e80:	2b39      	cmp	r3, #57	; 0x39
 8004e82:	d03a      	beq.n	8004efa <_dtoa_r+0xb62>
 8004e84:	3301      	adds	r3, #1
 8004e86:	e03f      	b.n	8004f08 <_dtoa_r+0xb70>
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f108 0501 	add.w	r5, r8, #1
 8004e8e:	dd05      	ble.n	8004e9c <_dtoa_r+0xb04>
 8004e90:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004e94:	d0eb      	beq.n	8004e6e <_dtoa_r+0xad6>
 8004e96:	f109 0901 	add.w	r9, r9, #1
 8004e9a:	e707      	b.n	8004cac <_dtoa_r+0x914>
 8004e9c:	9b06      	ldr	r3, [sp, #24]
 8004e9e:	9a04      	ldr	r2, [sp, #16]
 8004ea0:	1aeb      	subs	r3, r5, r3
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	46a8      	mov	r8, r5
 8004ea6:	f805 9c01 	strb.w	r9, [r5, #-1]
 8004eaa:	d0a5      	beq.n	8004df8 <_dtoa_r+0xa60>
 8004eac:	4651      	mov	r1, sl
 8004eae:	2300      	movs	r3, #0
 8004eb0:	220a      	movs	r2, #10
 8004eb2:	4620      	mov	r0, r4
 8004eb4:	f000 fad7 	bl	8005466 <__multadd>
 8004eb8:	9b07      	ldr	r3, [sp, #28]
 8004eba:	4682      	mov	sl, r0
 8004ebc:	42bb      	cmp	r3, r7
 8004ebe:	f04f 020a 	mov.w	r2, #10
 8004ec2:	f04f 0300 	mov.w	r3, #0
 8004ec6:	9907      	ldr	r1, [sp, #28]
 8004ec8:	4620      	mov	r0, r4
 8004eca:	d104      	bne.n	8004ed6 <_dtoa_r+0xb3e>
 8004ecc:	f000 facb 	bl	8005466 <__multadd>
 8004ed0:	9007      	str	r0, [sp, #28]
 8004ed2:	4607      	mov	r7, r0
 8004ed4:	e6b1      	b.n	8004c3a <_dtoa_r+0x8a2>
 8004ed6:	f000 fac6 	bl	8005466 <__multadd>
 8004eda:	2300      	movs	r3, #0
 8004edc:	9007      	str	r0, [sp, #28]
 8004ede:	220a      	movs	r2, #10
 8004ee0:	4639      	mov	r1, r7
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	f000 fabf 	bl	8005466 <__multadd>
 8004ee8:	e7f3      	b.n	8004ed2 <_dtoa_r+0xb3a>
 8004eea:	4651      	mov	r1, sl
 8004eec:	2300      	movs	r3, #0
 8004eee:	220a      	movs	r2, #10
 8004ef0:	4620      	mov	r0, r4
 8004ef2:	f000 fab8 	bl	8005466 <__multadd>
 8004ef6:	4682      	mov	sl, r0
 8004ef8:	e768      	b.n	8004dcc <_dtoa_r+0xa34>
 8004efa:	9b06      	ldr	r3, [sp, #24]
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d105      	bne.n	8004f0c <_dtoa_r+0xb74>
 8004f00:	2331      	movs	r3, #49	; 0x31
 8004f02:	9a06      	ldr	r2, [sp, #24]
 8004f04:	f10b 0b01 	add.w	fp, fp, #1
 8004f08:	7013      	strb	r3, [r2, #0]
 8004f0a:	e73e      	b.n	8004d8a <_dtoa_r+0x9f2>
 8004f0c:	4615      	mov	r5, r2
 8004f0e:	e7b4      	b.n	8004e7a <_dtoa_r+0xae2>
 8004f10:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <_dtoa_r+0xba0>)
 8004f12:	f7ff baa3 	b.w	800445c <_dtoa_r+0xc4>
 8004f16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f47f aa7d 	bne.w	8004418 <_dtoa_r+0x80>
 8004f1e:	4b07      	ldr	r3, [pc, #28]	; (8004f3c <_dtoa_r+0xba4>)
 8004f20:	f7ff ba9c 	b.w	800445c <_dtoa_r+0xc4>
 8004f24:	9b04      	ldr	r3, [sp, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f73f af4f 	bgt.w	8004dca <_dtoa_r+0xa32>
 8004f2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	f77f af4b 	ble.w	8004dca <_dtoa_r+0xa32>
 8004f34:	e714      	b.n	8004d60 <_dtoa_r+0x9c8>
 8004f36:	bf00      	nop
 8004f38:	080079ce 	.word	0x080079ce
 8004f3c:	080079f0 	.word	0x080079f0

08004f40 <_localeconv_r>:
 8004f40:	4b04      	ldr	r3, [pc, #16]	; (8004f54 <_localeconv_r+0x14>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6a18      	ldr	r0, [r3, #32]
 8004f46:	4b04      	ldr	r3, [pc, #16]	; (8004f58 <_localeconv_r+0x18>)
 8004f48:	2800      	cmp	r0, #0
 8004f4a:	bf08      	it	eq
 8004f4c:	4618      	moveq	r0, r3
 8004f4e:	30f0      	adds	r0, #240	; 0xf0
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	20000028 	.word	0x20000028
 8004f58:	2000052c 	.word	0x2000052c

08004f5c <malloc>:
 8004f5c:	4b02      	ldr	r3, [pc, #8]	; (8004f68 <malloc+0xc>)
 8004f5e:	4601      	mov	r1, r0
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	f000 b803 	b.w	8004f6c <_malloc_r>
 8004f66:	bf00      	nop
 8004f68:	20000028 	.word	0x20000028

08004f6c <_malloc_r>:
 8004f6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f70:	f101 040b 	add.w	r4, r1, #11
 8004f74:	2c16      	cmp	r4, #22
 8004f76:	4681      	mov	r9, r0
 8004f78:	d907      	bls.n	8004f8a <_malloc_r+0x1e>
 8004f7a:	f034 0407 	bics.w	r4, r4, #7
 8004f7e:	d505      	bpl.n	8004f8c <_malloc_r+0x20>
 8004f80:	230c      	movs	r3, #12
 8004f82:	f8c9 3000 	str.w	r3, [r9]
 8004f86:	2600      	movs	r6, #0
 8004f88:	e131      	b.n	80051ee <_malloc_r+0x282>
 8004f8a:	2410      	movs	r4, #16
 8004f8c:	428c      	cmp	r4, r1
 8004f8e:	d3f7      	bcc.n	8004f80 <_malloc_r+0x14>
 8004f90:	4648      	mov	r0, r9
 8004f92:	f000 fa11 	bl	80053b8 <__malloc_lock>
 8004f96:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8004f9a:	4d9b      	ldr	r5, [pc, #620]	; (8005208 <_malloc_r+0x29c>)
 8004f9c:	d236      	bcs.n	800500c <_malloc_r+0xa0>
 8004f9e:	f104 0208 	add.w	r2, r4, #8
 8004fa2:	442a      	add	r2, r5
 8004fa4:	6856      	ldr	r6, [r2, #4]
 8004fa6:	f1a2 0108 	sub.w	r1, r2, #8
 8004faa:	428e      	cmp	r6, r1
 8004fac:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8004fb0:	d102      	bne.n	8004fb8 <_malloc_r+0x4c>
 8004fb2:	68d6      	ldr	r6, [r2, #12]
 8004fb4:	42b2      	cmp	r2, r6
 8004fb6:	d010      	beq.n	8004fda <_malloc_r+0x6e>
 8004fb8:	6873      	ldr	r3, [r6, #4]
 8004fba:	68f2      	ldr	r2, [r6, #12]
 8004fbc:	68b1      	ldr	r1, [r6, #8]
 8004fbe:	f023 0303 	bic.w	r3, r3, #3
 8004fc2:	60ca      	str	r2, [r1, #12]
 8004fc4:	4433      	add	r3, r6
 8004fc6:	6091      	str	r1, [r2, #8]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	f042 0201 	orr.w	r2, r2, #1
 8004fce:	605a      	str	r2, [r3, #4]
 8004fd0:	4648      	mov	r0, r9
 8004fd2:	f000 f9f7 	bl	80053c4 <__malloc_unlock>
 8004fd6:	3608      	adds	r6, #8
 8004fd8:	e109      	b.n	80051ee <_malloc_r+0x282>
 8004fda:	3302      	adds	r3, #2
 8004fdc:	4a8b      	ldr	r2, [pc, #556]	; (800520c <_malloc_r+0x2a0>)
 8004fde:	692e      	ldr	r6, [r5, #16]
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	4296      	cmp	r6, r2
 8004fe4:	d06d      	beq.n	80050c2 <_malloc_r+0x156>
 8004fe6:	6870      	ldr	r0, [r6, #4]
 8004fe8:	f020 0003 	bic.w	r0, r0, #3
 8004fec:	1b07      	subs	r7, r0, r4
 8004fee:	2f0f      	cmp	r7, #15
 8004ff0:	dd47      	ble.n	8005082 <_malloc_r+0x116>
 8004ff2:	1933      	adds	r3, r6, r4
 8004ff4:	f044 0401 	orr.w	r4, r4, #1
 8004ff8:	6074      	str	r4, [r6, #4]
 8004ffa:	616b      	str	r3, [r5, #20]
 8004ffc:	612b      	str	r3, [r5, #16]
 8004ffe:	60da      	str	r2, [r3, #12]
 8005000:	609a      	str	r2, [r3, #8]
 8005002:	f047 0201 	orr.w	r2, r7, #1
 8005006:	605a      	str	r2, [r3, #4]
 8005008:	5037      	str	r7, [r6, r0]
 800500a:	e7e1      	b.n	8004fd0 <_malloc_r+0x64>
 800500c:	0a63      	lsrs	r3, r4, #9
 800500e:	d02a      	beq.n	8005066 <_malloc_r+0xfa>
 8005010:	2b04      	cmp	r3, #4
 8005012:	d812      	bhi.n	800503a <_malloc_r+0xce>
 8005014:	09a3      	lsrs	r3, r4, #6
 8005016:	3338      	adds	r3, #56	; 0x38
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800501e:	6856      	ldr	r6, [r2, #4]
 8005020:	f1a2 0008 	sub.w	r0, r2, #8
 8005024:	4286      	cmp	r6, r0
 8005026:	d006      	beq.n	8005036 <_malloc_r+0xca>
 8005028:	6872      	ldr	r2, [r6, #4]
 800502a:	f022 0203 	bic.w	r2, r2, #3
 800502e:	1b11      	subs	r1, r2, r4
 8005030:	290f      	cmp	r1, #15
 8005032:	dd1c      	ble.n	800506e <_malloc_r+0x102>
 8005034:	3b01      	subs	r3, #1
 8005036:	3301      	adds	r3, #1
 8005038:	e7d0      	b.n	8004fdc <_malloc_r+0x70>
 800503a:	2b14      	cmp	r3, #20
 800503c:	d801      	bhi.n	8005042 <_malloc_r+0xd6>
 800503e:	335b      	adds	r3, #91	; 0x5b
 8005040:	e7ea      	b.n	8005018 <_malloc_r+0xac>
 8005042:	2b54      	cmp	r3, #84	; 0x54
 8005044:	d802      	bhi.n	800504c <_malloc_r+0xe0>
 8005046:	0b23      	lsrs	r3, r4, #12
 8005048:	336e      	adds	r3, #110	; 0x6e
 800504a:	e7e5      	b.n	8005018 <_malloc_r+0xac>
 800504c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005050:	d802      	bhi.n	8005058 <_malloc_r+0xec>
 8005052:	0be3      	lsrs	r3, r4, #15
 8005054:	3377      	adds	r3, #119	; 0x77
 8005056:	e7df      	b.n	8005018 <_malloc_r+0xac>
 8005058:	f240 5254 	movw	r2, #1364	; 0x554
 800505c:	4293      	cmp	r3, r2
 800505e:	d804      	bhi.n	800506a <_malloc_r+0xfe>
 8005060:	0ca3      	lsrs	r3, r4, #18
 8005062:	337c      	adds	r3, #124	; 0x7c
 8005064:	e7d8      	b.n	8005018 <_malloc_r+0xac>
 8005066:	233f      	movs	r3, #63	; 0x3f
 8005068:	e7d6      	b.n	8005018 <_malloc_r+0xac>
 800506a:	237e      	movs	r3, #126	; 0x7e
 800506c:	e7d4      	b.n	8005018 <_malloc_r+0xac>
 800506e:	2900      	cmp	r1, #0
 8005070:	68f1      	ldr	r1, [r6, #12]
 8005072:	db04      	blt.n	800507e <_malloc_r+0x112>
 8005074:	68b3      	ldr	r3, [r6, #8]
 8005076:	60d9      	str	r1, [r3, #12]
 8005078:	608b      	str	r3, [r1, #8]
 800507a:	18b3      	adds	r3, r6, r2
 800507c:	e7a4      	b.n	8004fc8 <_malloc_r+0x5c>
 800507e:	460e      	mov	r6, r1
 8005080:	e7d0      	b.n	8005024 <_malloc_r+0xb8>
 8005082:	2f00      	cmp	r7, #0
 8005084:	616a      	str	r2, [r5, #20]
 8005086:	612a      	str	r2, [r5, #16]
 8005088:	db05      	blt.n	8005096 <_malloc_r+0x12a>
 800508a:	4430      	add	r0, r6
 800508c:	6843      	ldr	r3, [r0, #4]
 800508e:	f043 0301 	orr.w	r3, r3, #1
 8005092:	6043      	str	r3, [r0, #4]
 8005094:	e79c      	b.n	8004fd0 <_malloc_r+0x64>
 8005096:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800509a:	d244      	bcs.n	8005126 <_malloc_r+0x1ba>
 800509c:	2201      	movs	r2, #1
 800509e:	08c0      	lsrs	r0, r0, #3
 80050a0:	1087      	asrs	r7, r0, #2
 80050a2:	fa02 f707 	lsl.w	r7, r2, r7
 80050a6:	686a      	ldr	r2, [r5, #4]
 80050a8:	3001      	adds	r0, #1
 80050aa:	433a      	orrs	r2, r7
 80050ac:	606a      	str	r2, [r5, #4]
 80050ae:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80050b2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80050b6:	3a08      	subs	r2, #8
 80050b8:	60f2      	str	r2, [r6, #12]
 80050ba:	60b7      	str	r7, [r6, #8]
 80050bc:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80050c0:	60fe      	str	r6, [r7, #12]
 80050c2:	2001      	movs	r0, #1
 80050c4:	109a      	asrs	r2, r3, #2
 80050c6:	fa00 f202 	lsl.w	r2, r0, r2
 80050ca:	6868      	ldr	r0, [r5, #4]
 80050cc:	4282      	cmp	r2, r0
 80050ce:	f200 809f 	bhi.w	8005210 <_malloc_r+0x2a4>
 80050d2:	4202      	tst	r2, r0
 80050d4:	d106      	bne.n	80050e4 <_malloc_r+0x178>
 80050d6:	f023 0303 	bic.w	r3, r3, #3
 80050da:	0052      	lsls	r2, r2, #1
 80050dc:	4202      	tst	r2, r0
 80050de:	f103 0304 	add.w	r3, r3, #4
 80050e2:	d0fa      	beq.n	80050da <_malloc_r+0x16e>
 80050e4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80050e8:	46e0      	mov	r8, ip
 80050ea:	469e      	mov	lr, r3
 80050ec:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80050f0:	4546      	cmp	r6, r8
 80050f2:	d153      	bne.n	800519c <_malloc_r+0x230>
 80050f4:	f10e 0e01 	add.w	lr, lr, #1
 80050f8:	f01e 0f03 	tst.w	lr, #3
 80050fc:	f108 0808 	add.w	r8, r8, #8
 8005100:	d1f4      	bne.n	80050ec <_malloc_r+0x180>
 8005102:	0798      	lsls	r0, r3, #30
 8005104:	d179      	bne.n	80051fa <_malloc_r+0x28e>
 8005106:	686b      	ldr	r3, [r5, #4]
 8005108:	ea23 0302 	bic.w	r3, r3, r2
 800510c:	606b      	str	r3, [r5, #4]
 800510e:	6868      	ldr	r0, [r5, #4]
 8005110:	0052      	lsls	r2, r2, #1
 8005112:	4282      	cmp	r2, r0
 8005114:	d87c      	bhi.n	8005210 <_malloc_r+0x2a4>
 8005116:	2a00      	cmp	r2, #0
 8005118:	d07a      	beq.n	8005210 <_malloc_r+0x2a4>
 800511a:	4673      	mov	r3, lr
 800511c:	4202      	tst	r2, r0
 800511e:	d1e1      	bne.n	80050e4 <_malloc_r+0x178>
 8005120:	3304      	adds	r3, #4
 8005122:	0052      	lsls	r2, r2, #1
 8005124:	e7fa      	b.n	800511c <_malloc_r+0x1b0>
 8005126:	0a42      	lsrs	r2, r0, #9
 8005128:	2a04      	cmp	r2, #4
 800512a:	d815      	bhi.n	8005158 <_malloc_r+0x1ec>
 800512c:	0982      	lsrs	r2, r0, #6
 800512e:	3238      	adds	r2, #56	; 0x38
 8005130:	1c57      	adds	r7, r2, #1
 8005132:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005136:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800513a:	45be      	cmp	lr, r7
 800513c:	d126      	bne.n	800518c <_malloc_r+0x220>
 800513e:	2001      	movs	r0, #1
 8005140:	1092      	asrs	r2, r2, #2
 8005142:	fa00 f202 	lsl.w	r2, r0, r2
 8005146:	6868      	ldr	r0, [r5, #4]
 8005148:	4310      	orrs	r0, r2
 800514a:	6068      	str	r0, [r5, #4]
 800514c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8005150:	60b7      	str	r7, [r6, #8]
 8005152:	f8ce 6008 	str.w	r6, [lr, #8]
 8005156:	e7b3      	b.n	80050c0 <_malloc_r+0x154>
 8005158:	2a14      	cmp	r2, #20
 800515a:	d801      	bhi.n	8005160 <_malloc_r+0x1f4>
 800515c:	325b      	adds	r2, #91	; 0x5b
 800515e:	e7e7      	b.n	8005130 <_malloc_r+0x1c4>
 8005160:	2a54      	cmp	r2, #84	; 0x54
 8005162:	d802      	bhi.n	800516a <_malloc_r+0x1fe>
 8005164:	0b02      	lsrs	r2, r0, #12
 8005166:	326e      	adds	r2, #110	; 0x6e
 8005168:	e7e2      	b.n	8005130 <_malloc_r+0x1c4>
 800516a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800516e:	d802      	bhi.n	8005176 <_malloc_r+0x20a>
 8005170:	0bc2      	lsrs	r2, r0, #15
 8005172:	3277      	adds	r2, #119	; 0x77
 8005174:	e7dc      	b.n	8005130 <_malloc_r+0x1c4>
 8005176:	f240 5754 	movw	r7, #1364	; 0x554
 800517a:	42ba      	cmp	r2, r7
 800517c:	bf9a      	itte	ls
 800517e:	0c82      	lsrls	r2, r0, #18
 8005180:	327c      	addls	r2, #124	; 0x7c
 8005182:	227e      	movhi	r2, #126	; 0x7e
 8005184:	e7d4      	b.n	8005130 <_malloc_r+0x1c4>
 8005186:	68bf      	ldr	r7, [r7, #8]
 8005188:	45be      	cmp	lr, r7
 800518a:	d004      	beq.n	8005196 <_malloc_r+0x22a>
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	f022 0203 	bic.w	r2, r2, #3
 8005192:	4290      	cmp	r0, r2
 8005194:	d3f7      	bcc.n	8005186 <_malloc_r+0x21a>
 8005196:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800519a:	e7d7      	b.n	800514c <_malloc_r+0x1e0>
 800519c:	6870      	ldr	r0, [r6, #4]
 800519e:	68f7      	ldr	r7, [r6, #12]
 80051a0:	f020 0003 	bic.w	r0, r0, #3
 80051a4:	eba0 0a04 	sub.w	sl, r0, r4
 80051a8:	f1ba 0f0f 	cmp.w	sl, #15
 80051ac:	dd10      	ble.n	80051d0 <_malloc_r+0x264>
 80051ae:	68b2      	ldr	r2, [r6, #8]
 80051b0:	1933      	adds	r3, r6, r4
 80051b2:	f044 0401 	orr.w	r4, r4, #1
 80051b6:	6074      	str	r4, [r6, #4]
 80051b8:	60d7      	str	r7, [r2, #12]
 80051ba:	60ba      	str	r2, [r7, #8]
 80051bc:	f04a 0201 	orr.w	r2, sl, #1
 80051c0:	616b      	str	r3, [r5, #20]
 80051c2:	612b      	str	r3, [r5, #16]
 80051c4:	60d9      	str	r1, [r3, #12]
 80051c6:	6099      	str	r1, [r3, #8]
 80051c8:	605a      	str	r2, [r3, #4]
 80051ca:	f846 a000 	str.w	sl, [r6, r0]
 80051ce:	e6ff      	b.n	8004fd0 <_malloc_r+0x64>
 80051d0:	f1ba 0f00 	cmp.w	sl, #0
 80051d4:	db0f      	blt.n	80051f6 <_malloc_r+0x28a>
 80051d6:	4430      	add	r0, r6
 80051d8:	6843      	ldr	r3, [r0, #4]
 80051da:	f043 0301 	orr.w	r3, r3, #1
 80051de:	6043      	str	r3, [r0, #4]
 80051e0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80051e4:	4648      	mov	r0, r9
 80051e6:	60df      	str	r7, [r3, #12]
 80051e8:	60bb      	str	r3, [r7, #8]
 80051ea:	f000 f8eb 	bl	80053c4 <__malloc_unlock>
 80051ee:	4630      	mov	r0, r6
 80051f0:	b003      	add	sp, #12
 80051f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f6:	463e      	mov	r6, r7
 80051f8:	e77a      	b.n	80050f0 <_malloc_r+0x184>
 80051fa:	f85c 0908 	ldr.w	r0, [ip], #-8
 80051fe:	3b01      	subs	r3, #1
 8005200:	4584      	cmp	ip, r0
 8005202:	f43f af7e 	beq.w	8005102 <_malloc_r+0x196>
 8005206:	e782      	b.n	800510e <_malloc_r+0x1a2>
 8005208:	2000011c 	.word	0x2000011c
 800520c:	20000124 	.word	0x20000124
 8005210:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005214:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005218:	f026 0603 	bic.w	r6, r6, #3
 800521c:	42b4      	cmp	r4, r6
 800521e:	d803      	bhi.n	8005228 <_malloc_r+0x2bc>
 8005220:	1b33      	subs	r3, r6, r4
 8005222:	2b0f      	cmp	r3, #15
 8005224:	f300 8095 	bgt.w	8005352 <_malloc_r+0x3e6>
 8005228:	4a4f      	ldr	r2, [pc, #316]	; (8005368 <_malloc_r+0x3fc>)
 800522a:	eb0b 0306 	add.w	r3, fp, r6
 800522e:	6817      	ldr	r7, [r2, #0]
 8005230:	4a4e      	ldr	r2, [pc, #312]	; (800536c <_malloc_r+0x400>)
 8005232:	3710      	adds	r7, #16
 8005234:	6811      	ldr	r1, [r2, #0]
 8005236:	4427      	add	r7, r4
 8005238:	3101      	adds	r1, #1
 800523a:	d005      	beq.n	8005248 <_malloc_r+0x2dc>
 800523c:	494c      	ldr	r1, [pc, #304]	; (8005370 <_malloc_r+0x404>)
 800523e:	3901      	subs	r1, #1
 8005240:	440f      	add	r7, r1
 8005242:	3101      	adds	r1, #1
 8005244:	4249      	negs	r1, r1
 8005246:	400f      	ands	r7, r1
 8005248:	4639      	mov	r1, r7
 800524a:	4648      	mov	r0, r9
 800524c:	9201      	str	r2, [sp, #4]
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	f000 fb90 	bl	8005974 <_sbrk_r>
 8005254:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005258:	4680      	mov	r8, r0
 800525a:	d055      	beq.n	8005308 <_malloc_r+0x39c>
 800525c:	9b00      	ldr	r3, [sp, #0]
 800525e:	9a01      	ldr	r2, [sp, #4]
 8005260:	4283      	cmp	r3, r0
 8005262:	d901      	bls.n	8005268 <_malloc_r+0x2fc>
 8005264:	45ab      	cmp	fp, r5
 8005266:	d14f      	bne.n	8005308 <_malloc_r+0x39c>
 8005268:	4842      	ldr	r0, [pc, #264]	; (8005374 <_malloc_r+0x408>)
 800526a:	4543      	cmp	r3, r8
 800526c:	6801      	ldr	r1, [r0, #0]
 800526e:	4682      	mov	sl, r0
 8005270:	eb07 0e01 	add.w	lr, r7, r1
 8005274:	f8c0 e000 	str.w	lr, [r0]
 8005278:	493f      	ldr	r1, [pc, #252]	; (8005378 <_malloc_r+0x40c>)
 800527a:	d113      	bne.n	80052a4 <_malloc_r+0x338>
 800527c:	420b      	tst	r3, r1
 800527e:	d111      	bne.n	80052a4 <_malloc_r+0x338>
 8005280:	68ab      	ldr	r3, [r5, #8]
 8005282:	443e      	add	r6, r7
 8005284:	f046 0601 	orr.w	r6, r6, #1
 8005288:	605e      	str	r6, [r3, #4]
 800528a:	4a3c      	ldr	r2, [pc, #240]	; (800537c <_malloc_r+0x410>)
 800528c:	f8da 3000 	ldr.w	r3, [sl]
 8005290:	6811      	ldr	r1, [r2, #0]
 8005292:	428b      	cmp	r3, r1
 8005294:	bf88      	it	hi
 8005296:	6013      	strhi	r3, [r2, #0]
 8005298:	4a39      	ldr	r2, [pc, #228]	; (8005380 <_malloc_r+0x414>)
 800529a:	6811      	ldr	r1, [r2, #0]
 800529c:	428b      	cmp	r3, r1
 800529e:	bf88      	it	hi
 80052a0:	6013      	strhi	r3, [r2, #0]
 80052a2:	e031      	b.n	8005308 <_malloc_r+0x39c>
 80052a4:	6810      	ldr	r0, [r2, #0]
 80052a6:	3001      	adds	r0, #1
 80052a8:	bf1b      	ittet	ne
 80052aa:	eba8 0303 	subne.w	r3, r8, r3
 80052ae:	4473      	addne	r3, lr
 80052b0:	f8c2 8000 	streq.w	r8, [r2]
 80052b4:	f8ca 3000 	strne.w	r3, [sl]
 80052b8:	f018 0007 	ands.w	r0, r8, #7
 80052bc:	bf1c      	itt	ne
 80052be:	f1c0 0008 	rsbne	r0, r0, #8
 80052c2:	4480      	addne	r8, r0
 80052c4:	4b2a      	ldr	r3, [pc, #168]	; (8005370 <_malloc_r+0x404>)
 80052c6:	4447      	add	r7, r8
 80052c8:	4418      	add	r0, r3
 80052ca:	400f      	ands	r7, r1
 80052cc:	1bc7      	subs	r7, r0, r7
 80052ce:	4639      	mov	r1, r7
 80052d0:	4648      	mov	r0, r9
 80052d2:	f000 fb4f 	bl	8005974 <_sbrk_r>
 80052d6:	1c43      	adds	r3, r0, #1
 80052d8:	bf04      	itt	eq
 80052da:	4640      	moveq	r0, r8
 80052dc:	2700      	moveq	r7, #0
 80052de:	f8da 3000 	ldr.w	r3, [sl]
 80052e2:	eba0 0008 	sub.w	r0, r0, r8
 80052e6:	443b      	add	r3, r7
 80052e8:	4407      	add	r7, r0
 80052ea:	f047 0701 	orr.w	r7, r7, #1
 80052ee:	45ab      	cmp	fp, r5
 80052f0:	f8c5 8008 	str.w	r8, [r5, #8]
 80052f4:	f8ca 3000 	str.w	r3, [sl]
 80052f8:	f8c8 7004 	str.w	r7, [r8, #4]
 80052fc:	d0c5      	beq.n	800528a <_malloc_r+0x31e>
 80052fe:	2e0f      	cmp	r6, #15
 8005300:	d810      	bhi.n	8005324 <_malloc_r+0x3b8>
 8005302:	2301      	movs	r3, #1
 8005304:	f8c8 3004 	str.w	r3, [r8, #4]
 8005308:	68ab      	ldr	r3, [r5, #8]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	f022 0203 	bic.w	r2, r2, #3
 8005310:	4294      	cmp	r4, r2
 8005312:	eba2 0304 	sub.w	r3, r2, r4
 8005316:	d801      	bhi.n	800531c <_malloc_r+0x3b0>
 8005318:	2b0f      	cmp	r3, #15
 800531a:	dc1a      	bgt.n	8005352 <_malloc_r+0x3e6>
 800531c:	4648      	mov	r0, r9
 800531e:	f000 f851 	bl	80053c4 <__malloc_unlock>
 8005322:	e630      	b.n	8004f86 <_malloc_r+0x1a>
 8005324:	2205      	movs	r2, #5
 8005326:	f8db 3004 	ldr.w	r3, [fp, #4]
 800532a:	3e0c      	subs	r6, #12
 800532c:	f026 0607 	bic.w	r6, r6, #7
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	4333      	orrs	r3, r6
 8005336:	f8cb 3004 	str.w	r3, [fp, #4]
 800533a:	2e0f      	cmp	r6, #15
 800533c:	eb0b 0306 	add.w	r3, fp, r6
 8005340:	605a      	str	r2, [r3, #4]
 8005342:	609a      	str	r2, [r3, #8]
 8005344:	d9a1      	bls.n	800528a <_malloc_r+0x31e>
 8005346:	f10b 0108 	add.w	r1, fp, #8
 800534a:	4648      	mov	r0, r9
 800534c:	f000 fc20 	bl	8005b90 <_free_r>
 8005350:	e79b      	b.n	800528a <_malloc_r+0x31e>
 8005352:	68ae      	ldr	r6, [r5, #8]
 8005354:	f044 0201 	orr.w	r2, r4, #1
 8005358:	f043 0301 	orr.w	r3, r3, #1
 800535c:	4434      	add	r4, r6
 800535e:	6072      	str	r2, [r6, #4]
 8005360:	60ac      	str	r4, [r5, #8]
 8005362:	6063      	str	r3, [r4, #4]
 8005364:	e634      	b.n	8004fd0 <_malloc_r+0x64>
 8005366:	bf00      	nop
 8005368:	20000768 	.word	0x20000768
 800536c:	20000524 	.word	0x20000524
 8005370:	00000080 	.word	0x00000080
 8005374:	20000738 	.word	0x20000738
 8005378:	0000007f 	.word	0x0000007f
 800537c:	20000760 	.word	0x20000760
 8005380:	20000764 	.word	0x20000764

08005384 <memchr>:
 8005384:	b510      	push	{r4, lr}
 8005386:	b2c9      	uxtb	r1, r1
 8005388:	4402      	add	r2, r0
 800538a:	4290      	cmp	r0, r2
 800538c:	4603      	mov	r3, r0
 800538e:	d101      	bne.n	8005394 <memchr+0x10>
 8005390:	2000      	movs	r0, #0
 8005392:	bd10      	pop	{r4, pc}
 8005394:	781c      	ldrb	r4, [r3, #0]
 8005396:	3001      	adds	r0, #1
 8005398:	428c      	cmp	r4, r1
 800539a:	d1f6      	bne.n	800538a <memchr+0x6>
 800539c:	4618      	mov	r0, r3
 800539e:	bd10      	pop	{r4, pc}

080053a0 <memcpy>:
 80053a0:	b510      	push	{r4, lr}
 80053a2:	1e43      	subs	r3, r0, #1
 80053a4:	440a      	add	r2, r1
 80053a6:	4291      	cmp	r1, r2
 80053a8:	d100      	bne.n	80053ac <memcpy+0xc>
 80053aa:	bd10      	pop	{r4, pc}
 80053ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053b4:	e7f7      	b.n	80053a6 <memcpy+0x6>
	...

080053b8 <__malloc_lock>:
 80053b8:	4801      	ldr	r0, [pc, #4]	; (80053c0 <__malloc_lock+0x8>)
 80053ba:	f000 bca5 	b.w	8005d08 <__retarget_lock_acquire_recursive>
 80053be:	bf00      	nop
 80053c0:	200008c6 	.word	0x200008c6

080053c4 <__malloc_unlock>:
 80053c4:	4801      	ldr	r0, [pc, #4]	; (80053cc <__malloc_unlock+0x8>)
 80053c6:	f000 bca0 	b.w	8005d0a <__retarget_lock_release_recursive>
 80053ca:	bf00      	nop
 80053cc:	200008c6 	.word	0x200008c6

080053d0 <_Balloc>:
 80053d0:	b570      	push	{r4, r5, r6, lr}
 80053d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80053d4:	4604      	mov	r4, r0
 80053d6:	460e      	mov	r6, r1
 80053d8:	b93d      	cbnz	r5, 80053ea <_Balloc+0x1a>
 80053da:	2010      	movs	r0, #16
 80053dc:	f7ff fdbe 	bl	8004f5c <malloc>
 80053e0:	6260      	str	r0, [r4, #36]	; 0x24
 80053e2:	6045      	str	r5, [r0, #4]
 80053e4:	6085      	str	r5, [r0, #8]
 80053e6:	6005      	str	r5, [r0, #0]
 80053e8:	60c5      	str	r5, [r0, #12]
 80053ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80053ec:	68eb      	ldr	r3, [r5, #12]
 80053ee:	b183      	cbz	r3, 8005412 <_Balloc+0x42>
 80053f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80053f8:	b9b8      	cbnz	r0, 800542a <_Balloc+0x5a>
 80053fa:	2101      	movs	r1, #1
 80053fc:	fa01 f506 	lsl.w	r5, r1, r6
 8005400:	1d6a      	adds	r2, r5, #5
 8005402:	0092      	lsls	r2, r2, #2
 8005404:	4620      	mov	r0, r4
 8005406:	f000 fb3f 	bl	8005a88 <_calloc_r>
 800540a:	b160      	cbz	r0, 8005426 <_Balloc+0x56>
 800540c:	6046      	str	r6, [r0, #4]
 800540e:	6085      	str	r5, [r0, #8]
 8005410:	e00e      	b.n	8005430 <_Balloc+0x60>
 8005412:	2221      	movs	r2, #33	; 0x21
 8005414:	2104      	movs	r1, #4
 8005416:	4620      	mov	r0, r4
 8005418:	f000 fb36 	bl	8005a88 <_calloc_r>
 800541c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800541e:	60e8      	str	r0, [r5, #12]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1e4      	bne.n	80053f0 <_Balloc+0x20>
 8005426:	2000      	movs	r0, #0
 8005428:	bd70      	pop	{r4, r5, r6, pc}
 800542a:	6802      	ldr	r2, [r0, #0]
 800542c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005430:	2300      	movs	r3, #0
 8005432:	6103      	str	r3, [r0, #16]
 8005434:	60c3      	str	r3, [r0, #12]
 8005436:	bd70      	pop	{r4, r5, r6, pc}

08005438 <_Bfree>:
 8005438:	b570      	push	{r4, r5, r6, lr}
 800543a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800543c:	4606      	mov	r6, r0
 800543e:	460d      	mov	r5, r1
 8005440:	b93c      	cbnz	r4, 8005452 <_Bfree+0x1a>
 8005442:	2010      	movs	r0, #16
 8005444:	f7ff fd8a 	bl	8004f5c <malloc>
 8005448:	6270      	str	r0, [r6, #36]	; 0x24
 800544a:	6044      	str	r4, [r0, #4]
 800544c:	6084      	str	r4, [r0, #8]
 800544e:	6004      	str	r4, [r0, #0]
 8005450:	60c4      	str	r4, [r0, #12]
 8005452:	b13d      	cbz	r5, 8005464 <_Bfree+0x2c>
 8005454:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005456:	686a      	ldr	r2, [r5, #4]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800545e:	6029      	str	r1, [r5, #0]
 8005460:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005464:	bd70      	pop	{r4, r5, r6, pc}

08005466 <__multadd>:
 8005466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800546a:	461f      	mov	r7, r3
 800546c:	4606      	mov	r6, r0
 800546e:	460c      	mov	r4, r1
 8005470:	2300      	movs	r3, #0
 8005472:	690d      	ldr	r5, [r1, #16]
 8005474:	f101 0e14 	add.w	lr, r1, #20
 8005478:	f8de 0000 	ldr.w	r0, [lr]
 800547c:	3301      	adds	r3, #1
 800547e:	b281      	uxth	r1, r0
 8005480:	fb02 7101 	mla	r1, r2, r1, r7
 8005484:	0c00      	lsrs	r0, r0, #16
 8005486:	0c0f      	lsrs	r7, r1, #16
 8005488:	fb02 7000 	mla	r0, r2, r0, r7
 800548c:	b289      	uxth	r1, r1
 800548e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005492:	429d      	cmp	r5, r3
 8005494:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005498:	f84e 1b04 	str.w	r1, [lr], #4
 800549c:	dcec      	bgt.n	8005478 <__multadd+0x12>
 800549e:	b1d7      	cbz	r7, 80054d6 <__multadd+0x70>
 80054a0:	68a3      	ldr	r3, [r4, #8]
 80054a2:	429d      	cmp	r5, r3
 80054a4:	db12      	blt.n	80054cc <__multadd+0x66>
 80054a6:	6861      	ldr	r1, [r4, #4]
 80054a8:	4630      	mov	r0, r6
 80054aa:	3101      	adds	r1, #1
 80054ac:	f7ff ff90 	bl	80053d0 <_Balloc>
 80054b0:	4680      	mov	r8, r0
 80054b2:	6922      	ldr	r2, [r4, #16]
 80054b4:	f104 010c 	add.w	r1, r4, #12
 80054b8:	3202      	adds	r2, #2
 80054ba:	0092      	lsls	r2, r2, #2
 80054bc:	300c      	adds	r0, #12
 80054be:	f7ff ff6f 	bl	80053a0 <memcpy>
 80054c2:	4621      	mov	r1, r4
 80054c4:	4630      	mov	r0, r6
 80054c6:	f7ff ffb7 	bl	8005438 <_Bfree>
 80054ca:	4644      	mov	r4, r8
 80054cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80054d0:	3501      	adds	r5, #1
 80054d2:	615f      	str	r7, [r3, #20]
 80054d4:	6125      	str	r5, [r4, #16]
 80054d6:	4620      	mov	r0, r4
 80054d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080054dc <__hi0bits>:
 80054dc:	0c02      	lsrs	r2, r0, #16
 80054de:	0412      	lsls	r2, r2, #16
 80054e0:	4603      	mov	r3, r0
 80054e2:	b9b2      	cbnz	r2, 8005512 <__hi0bits+0x36>
 80054e4:	0403      	lsls	r3, r0, #16
 80054e6:	2010      	movs	r0, #16
 80054e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80054ec:	bf04      	itt	eq
 80054ee:	021b      	lsleq	r3, r3, #8
 80054f0:	3008      	addeq	r0, #8
 80054f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80054f6:	bf04      	itt	eq
 80054f8:	011b      	lsleq	r3, r3, #4
 80054fa:	3004      	addeq	r0, #4
 80054fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005500:	bf04      	itt	eq
 8005502:	009b      	lsleq	r3, r3, #2
 8005504:	3002      	addeq	r0, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	db06      	blt.n	8005518 <__hi0bits+0x3c>
 800550a:	005b      	lsls	r3, r3, #1
 800550c:	d503      	bpl.n	8005516 <__hi0bits+0x3a>
 800550e:	3001      	adds	r0, #1
 8005510:	4770      	bx	lr
 8005512:	2000      	movs	r0, #0
 8005514:	e7e8      	b.n	80054e8 <__hi0bits+0xc>
 8005516:	2020      	movs	r0, #32
 8005518:	4770      	bx	lr

0800551a <__lo0bits>:
 800551a:	6803      	ldr	r3, [r0, #0]
 800551c:	4601      	mov	r1, r0
 800551e:	f013 0207 	ands.w	r2, r3, #7
 8005522:	d00b      	beq.n	800553c <__lo0bits+0x22>
 8005524:	07da      	lsls	r2, r3, #31
 8005526:	d423      	bmi.n	8005570 <__lo0bits+0x56>
 8005528:	0798      	lsls	r0, r3, #30
 800552a:	bf49      	itett	mi
 800552c:	085b      	lsrmi	r3, r3, #1
 800552e:	089b      	lsrpl	r3, r3, #2
 8005530:	2001      	movmi	r0, #1
 8005532:	600b      	strmi	r3, [r1, #0]
 8005534:	bf5c      	itt	pl
 8005536:	600b      	strpl	r3, [r1, #0]
 8005538:	2002      	movpl	r0, #2
 800553a:	4770      	bx	lr
 800553c:	b298      	uxth	r0, r3
 800553e:	b9a8      	cbnz	r0, 800556c <__lo0bits+0x52>
 8005540:	2010      	movs	r0, #16
 8005542:	0c1b      	lsrs	r3, r3, #16
 8005544:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005548:	bf04      	itt	eq
 800554a:	0a1b      	lsreq	r3, r3, #8
 800554c:	3008      	addeq	r0, #8
 800554e:	071a      	lsls	r2, r3, #28
 8005550:	bf04      	itt	eq
 8005552:	091b      	lsreq	r3, r3, #4
 8005554:	3004      	addeq	r0, #4
 8005556:	079a      	lsls	r2, r3, #30
 8005558:	bf04      	itt	eq
 800555a:	089b      	lsreq	r3, r3, #2
 800555c:	3002      	addeq	r0, #2
 800555e:	07da      	lsls	r2, r3, #31
 8005560:	d402      	bmi.n	8005568 <__lo0bits+0x4e>
 8005562:	085b      	lsrs	r3, r3, #1
 8005564:	d006      	beq.n	8005574 <__lo0bits+0x5a>
 8005566:	3001      	adds	r0, #1
 8005568:	600b      	str	r3, [r1, #0]
 800556a:	4770      	bx	lr
 800556c:	4610      	mov	r0, r2
 800556e:	e7e9      	b.n	8005544 <__lo0bits+0x2a>
 8005570:	2000      	movs	r0, #0
 8005572:	4770      	bx	lr
 8005574:	2020      	movs	r0, #32
 8005576:	4770      	bx	lr

08005578 <__i2b>:
 8005578:	b510      	push	{r4, lr}
 800557a:	460c      	mov	r4, r1
 800557c:	2101      	movs	r1, #1
 800557e:	f7ff ff27 	bl	80053d0 <_Balloc>
 8005582:	2201      	movs	r2, #1
 8005584:	6144      	str	r4, [r0, #20]
 8005586:	6102      	str	r2, [r0, #16]
 8005588:	bd10      	pop	{r4, pc}

0800558a <__multiply>:
 800558a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558e:	4614      	mov	r4, r2
 8005590:	690a      	ldr	r2, [r1, #16]
 8005592:	6923      	ldr	r3, [r4, #16]
 8005594:	4689      	mov	r9, r1
 8005596:	429a      	cmp	r2, r3
 8005598:	bfbe      	ittt	lt
 800559a:	460b      	movlt	r3, r1
 800559c:	46a1      	movlt	r9, r4
 800559e:	461c      	movlt	r4, r3
 80055a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80055a4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80055a8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80055ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80055b0:	eb07 060a 	add.w	r6, r7, sl
 80055b4:	429e      	cmp	r6, r3
 80055b6:	bfc8      	it	gt
 80055b8:	3101      	addgt	r1, #1
 80055ba:	f7ff ff09 	bl	80053d0 <_Balloc>
 80055be:	f100 0514 	add.w	r5, r0, #20
 80055c2:	462b      	mov	r3, r5
 80055c4:	2200      	movs	r2, #0
 80055c6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80055ca:	4543      	cmp	r3, r8
 80055cc:	d316      	bcc.n	80055fc <__multiply+0x72>
 80055ce:	f104 0214 	add.w	r2, r4, #20
 80055d2:	f109 0114 	add.w	r1, r9, #20
 80055d6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80055da:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80055de:	9301      	str	r3, [sp, #4]
 80055e0:	9c01      	ldr	r4, [sp, #4]
 80055e2:	4613      	mov	r3, r2
 80055e4:	4294      	cmp	r4, r2
 80055e6:	d80c      	bhi.n	8005602 <__multiply+0x78>
 80055e8:	2e00      	cmp	r6, #0
 80055ea:	dd03      	ble.n	80055f4 <__multiply+0x6a>
 80055ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d054      	beq.n	800569e <__multiply+0x114>
 80055f4:	6106      	str	r6, [r0, #16]
 80055f6:	b003      	add	sp, #12
 80055f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055fc:	f843 2b04 	str.w	r2, [r3], #4
 8005600:	e7e3      	b.n	80055ca <__multiply+0x40>
 8005602:	f8b3 a000 	ldrh.w	sl, [r3]
 8005606:	3204      	adds	r2, #4
 8005608:	f1ba 0f00 	cmp.w	sl, #0
 800560c:	d020      	beq.n	8005650 <__multiply+0xc6>
 800560e:	46ae      	mov	lr, r5
 8005610:	4689      	mov	r9, r1
 8005612:	f04f 0c00 	mov.w	ip, #0
 8005616:	f859 4b04 	ldr.w	r4, [r9], #4
 800561a:	f8be b000 	ldrh.w	fp, [lr]
 800561e:	b2a3      	uxth	r3, r4
 8005620:	fb0a b303 	mla	r3, sl, r3, fp
 8005624:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005628:	f8de 4000 	ldr.w	r4, [lr]
 800562c:	4463      	add	r3, ip
 800562e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005632:	fb0a c40b 	mla	r4, sl, fp, ip
 8005636:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800563a:	b29b      	uxth	r3, r3
 800563c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005640:	454f      	cmp	r7, r9
 8005642:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005646:	f84e 3b04 	str.w	r3, [lr], #4
 800564a:	d8e4      	bhi.n	8005616 <__multiply+0x8c>
 800564c:	f8ce c000 	str.w	ip, [lr]
 8005650:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005654:	f1b9 0f00 	cmp.w	r9, #0
 8005658:	d01f      	beq.n	800569a <__multiply+0x110>
 800565a:	46ae      	mov	lr, r5
 800565c:	468c      	mov	ip, r1
 800565e:	f04f 0a00 	mov.w	sl, #0
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	f8bc 4000 	ldrh.w	r4, [ip]
 8005668:	f8be b002 	ldrh.w	fp, [lr, #2]
 800566c:	b29b      	uxth	r3, r3
 800566e:	fb09 b404 	mla	r4, r9, r4, fp
 8005672:	44a2      	add	sl, r4
 8005674:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005678:	f84e 3b04 	str.w	r3, [lr], #4
 800567c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005680:	f8be 4000 	ldrh.w	r4, [lr]
 8005684:	0c1b      	lsrs	r3, r3, #16
 8005686:	fb09 4303 	mla	r3, r9, r3, r4
 800568a:	4567      	cmp	r7, ip
 800568c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005690:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005694:	d8e6      	bhi.n	8005664 <__multiply+0xda>
 8005696:	f8ce 3000 	str.w	r3, [lr]
 800569a:	3504      	adds	r5, #4
 800569c:	e7a0      	b.n	80055e0 <__multiply+0x56>
 800569e:	3e01      	subs	r6, #1
 80056a0:	e7a2      	b.n	80055e8 <__multiply+0x5e>
	...

080056a4 <__pow5mult>:
 80056a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056a8:	4615      	mov	r5, r2
 80056aa:	f012 0203 	ands.w	r2, r2, #3
 80056ae:	4606      	mov	r6, r0
 80056b0:	460f      	mov	r7, r1
 80056b2:	d007      	beq.n	80056c4 <__pow5mult+0x20>
 80056b4:	4c21      	ldr	r4, [pc, #132]	; (800573c <__pow5mult+0x98>)
 80056b6:	3a01      	subs	r2, #1
 80056b8:	2300      	movs	r3, #0
 80056ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80056be:	f7ff fed2 	bl	8005466 <__multadd>
 80056c2:	4607      	mov	r7, r0
 80056c4:	10ad      	asrs	r5, r5, #2
 80056c6:	d035      	beq.n	8005734 <__pow5mult+0x90>
 80056c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80056ca:	b93c      	cbnz	r4, 80056dc <__pow5mult+0x38>
 80056cc:	2010      	movs	r0, #16
 80056ce:	f7ff fc45 	bl	8004f5c <malloc>
 80056d2:	6270      	str	r0, [r6, #36]	; 0x24
 80056d4:	6044      	str	r4, [r0, #4]
 80056d6:	6084      	str	r4, [r0, #8]
 80056d8:	6004      	str	r4, [r0, #0]
 80056da:	60c4      	str	r4, [r0, #12]
 80056dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80056e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80056e4:	b94c      	cbnz	r4, 80056fa <__pow5mult+0x56>
 80056e6:	f240 2171 	movw	r1, #625	; 0x271
 80056ea:	4630      	mov	r0, r6
 80056ec:	f7ff ff44 	bl	8005578 <__i2b>
 80056f0:	2300      	movs	r3, #0
 80056f2:	4604      	mov	r4, r0
 80056f4:	f8c8 0008 	str.w	r0, [r8, #8]
 80056f8:	6003      	str	r3, [r0, #0]
 80056fa:	f04f 0800 	mov.w	r8, #0
 80056fe:	07eb      	lsls	r3, r5, #31
 8005700:	d50a      	bpl.n	8005718 <__pow5mult+0x74>
 8005702:	4639      	mov	r1, r7
 8005704:	4622      	mov	r2, r4
 8005706:	4630      	mov	r0, r6
 8005708:	f7ff ff3f 	bl	800558a <__multiply>
 800570c:	4681      	mov	r9, r0
 800570e:	4639      	mov	r1, r7
 8005710:	4630      	mov	r0, r6
 8005712:	f7ff fe91 	bl	8005438 <_Bfree>
 8005716:	464f      	mov	r7, r9
 8005718:	106d      	asrs	r5, r5, #1
 800571a:	d00b      	beq.n	8005734 <__pow5mult+0x90>
 800571c:	6820      	ldr	r0, [r4, #0]
 800571e:	b938      	cbnz	r0, 8005730 <__pow5mult+0x8c>
 8005720:	4622      	mov	r2, r4
 8005722:	4621      	mov	r1, r4
 8005724:	4630      	mov	r0, r6
 8005726:	f7ff ff30 	bl	800558a <__multiply>
 800572a:	6020      	str	r0, [r4, #0]
 800572c:	f8c0 8000 	str.w	r8, [r0]
 8005730:	4604      	mov	r4, r0
 8005732:	e7e4      	b.n	80056fe <__pow5mult+0x5a>
 8005734:	4638      	mov	r0, r7
 8005736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800573a:	bf00      	nop
 800573c:	08007af0 	.word	0x08007af0

08005740 <__lshift>:
 8005740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005744:	460c      	mov	r4, r1
 8005746:	4607      	mov	r7, r0
 8005748:	4616      	mov	r6, r2
 800574a:	6923      	ldr	r3, [r4, #16]
 800574c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005750:	eb0a 0903 	add.w	r9, sl, r3
 8005754:	6849      	ldr	r1, [r1, #4]
 8005756:	68a3      	ldr	r3, [r4, #8]
 8005758:	f109 0501 	add.w	r5, r9, #1
 800575c:	42ab      	cmp	r3, r5
 800575e:	db31      	blt.n	80057c4 <__lshift+0x84>
 8005760:	4638      	mov	r0, r7
 8005762:	f7ff fe35 	bl	80053d0 <_Balloc>
 8005766:	2200      	movs	r2, #0
 8005768:	4680      	mov	r8, r0
 800576a:	4611      	mov	r1, r2
 800576c:	f100 0314 	add.w	r3, r0, #20
 8005770:	4552      	cmp	r2, sl
 8005772:	db2a      	blt.n	80057ca <__lshift+0x8a>
 8005774:	6920      	ldr	r0, [r4, #16]
 8005776:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800577a:	f104 0114 	add.w	r1, r4, #20
 800577e:	f016 021f 	ands.w	r2, r6, #31
 8005782:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005786:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800578a:	d022      	beq.n	80057d2 <__lshift+0x92>
 800578c:	2000      	movs	r0, #0
 800578e:	f1c2 0c20 	rsb	ip, r2, #32
 8005792:	680e      	ldr	r6, [r1, #0]
 8005794:	4096      	lsls	r6, r2
 8005796:	4330      	orrs	r0, r6
 8005798:	f843 0b04 	str.w	r0, [r3], #4
 800579c:	f851 0b04 	ldr.w	r0, [r1], #4
 80057a0:	458e      	cmp	lr, r1
 80057a2:	fa20 f00c 	lsr.w	r0, r0, ip
 80057a6:	d8f4      	bhi.n	8005792 <__lshift+0x52>
 80057a8:	6018      	str	r0, [r3, #0]
 80057aa:	b108      	cbz	r0, 80057b0 <__lshift+0x70>
 80057ac:	f109 0502 	add.w	r5, r9, #2
 80057b0:	3d01      	subs	r5, #1
 80057b2:	4638      	mov	r0, r7
 80057b4:	f8c8 5010 	str.w	r5, [r8, #16]
 80057b8:	4621      	mov	r1, r4
 80057ba:	f7ff fe3d 	bl	8005438 <_Bfree>
 80057be:	4640      	mov	r0, r8
 80057c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c4:	3101      	adds	r1, #1
 80057c6:	005b      	lsls	r3, r3, #1
 80057c8:	e7c8      	b.n	800575c <__lshift+0x1c>
 80057ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80057ce:	3201      	adds	r2, #1
 80057d0:	e7ce      	b.n	8005770 <__lshift+0x30>
 80057d2:	3b04      	subs	r3, #4
 80057d4:	f851 2b04 	ldr.w	r2, [r1], #4
 80057d8:	458e      	cmp	lr, r1
 80057da:	f843 2f04 	str.w	r2, [r3, #4]!
 80057de:	d8f9      	bhi.n	80057d4 <__lshift+0x94>
 80057e0:	e7e6      	b.n	80057b0 <__lshift+0x70>

080057e2 <__mcmp>:
 80057e2:	6903      	ldr	r3, [r0, #16]
 80057e4:	690a      	ldr	r2, [r1, #16]
 80057e6:	b530      	push	{r4, r5, lr}
 80057e8:	1a9b      	subs	r3, r3, r2
 80057ea:	d10c      	bne.n	8005806 <__mcmp+0x24>
 80057ec:	0092      	lsls	r2, r2, #2
 80057ee:	3014      	adds	r0, #20
 80057f0:	3114      	adds	r1, #20
 80057f2:	1884      	adds	r4, r0, r2
 80057f4:	4411      	add	r1, r2
 80057f6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80057fa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80057fe:	4295      	cmp	r5, r2
 8005800:	d003      	beq.n	800580a <__mcmp+0x28>
 8005802:	d305      	bcc.n	8005810 <__mcmp+0x2e>
 8005804:	2301      	movs	r3, #1
 8005806:	4618      	mov	r0, r3
 8005808:	bd30      	pop	{r4, r5, pc}
 800580a:	42a0      	cmp	r0, r4
 800580c:	d3f3      	bcc.n	80057f6 <__mcmp+0x14>
 800580e:	e7fa      	b.n	8005806 <__mcmp+0x24>
 8005810:	f04f 33ff 	mov.w	r3, #4294967295
 8005814:	e7f7      	b.n	8005806 <__mcmp+0x24>

08005816 <__mdiff>:
 8005816:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800581a:	460d      	mov	r5, r1
 800581c:	4607      	mov	r7, r0
 800581e:	4611      	mov	r1, r2
 8005820:	4628      	mov	r0, r5
 8005822:	4614      	mov	r4, r2
 8005824:	f7ff ffdd 	bl	80057e2 <__mcmp>
 8005828:	1e06      	subs	r6, r0, #0
 800582a:	d108      	bne.n	800583e <__mdiff+0x28>
 800582c:	4631      	mov	r1, r6
 800582e:	4638      	mov	r0, r7
 8005830:	f7ff fdce 	bl	80053d0 <_Balloc>
 8005834:	2301      	movs	r3, #1
 8005836:	6146      	str	r6, [r0, #20]
 8005838:	6103      	str	r3, [r0, #16]
 800583a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800583e:	bfa4      	itt	ge
 8005840:	4623      	movge	r3, r4
 8005842:	462c      	movge	r4, r5
 8005844:	4638      	mov	r0, r7
 8005846:	6861      	ldr	r1, [r4, #4]
 8005848:	bfa6      	itte	ge
 800584a:	461d      	movge	r5, r3
 800584c:	2600      	movge	r6, #0
 800584e:	2601      	movlt	r6, #1
 8005850:	f7ff fdbe 	bl	80053d0 <_Balloc>
 8005854:	f04f 0c00 	mov.w	ip, #0
 8005858:	60c6      	str	r6, [r0, #12]
 800585a:	692b      	ldr	r3, [r5, #16]
 800585c:	6926      	ldr	r6, [r4, #16]
 800585e:	f104 0214 	add.w	r2, r4, #20
 8005862:	f105 0914 	add.w	r9, r5, #20
 8005866:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800586a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800586e:	f100 0114 	add.w	r1, r0, #20
 8005872:	f852 ab04 	ldr.w	sl, [r2], #4
 8005876:	f859 5b04 	ldr.w	r5, [r9], #4
 800587a:	fa1f f38a 	uxth.w	r3, sl
 800587e:	4463      	add	r3, ip
 8005880:	b2ac      	uxth	r4, r5
 8005882:	1b1b      	subs	r3, r3, r4
 8005884:	0c2c      	lsrs	r4, r5, #16
 8005886:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800588a:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800588e:	b29b      	uxth	r3, r3
 8005890:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005894:	45c8      	cmp	r8, r9
 8005896:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800589a:	4696      	mov	lr, r2
 800589c:	f841 4b04 	str.w	r4, [r1], #4
 80058a0:	d8e7      	bhi.n	8005872 <__mdiff+0x5c>
 80058a2:	45be      	cmp	lr, r7
 80058a4:	d305      	bcc.n	80058b2 <__mdiff+0x9c>
 80058a6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80058aa:	b18b      	cbz	r3, 80058d0 <__mdiff+0xba>
 80058ac:	6106      	str	r6, [r0, #16]
 80058ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058b2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80058b6:	b2a2      	uxth	r2, r4
 80058b8:	4462      	add	r2, ip
 80058ba:	1413      	asrs	r3, r2, #16
 80058bc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80058c0:	b292      	uxth	r2, r2
 80058c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80058c6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80058ca:	f841 2b04 	str.w	r2, [r1], #4
 80058ce:	e7e8      	b.n	80058a2 <__mdiff+0x8c>
 80058d0:	3e01      	subs	r6, #1
 80058d2:	e7e8      	b.n	80058a6 <__mdiff+0x90>

080058d4 <__d2b>:
 80058d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80058d8:	461c      	mov	r4, r3
 80058da:	2101      	movs	r1, #1
 80058dc:	4690      	mov	r8, r2
 80058de:	9e08      	ldr	r6, [sp, #32]
 80058e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80058e2:	f7ff fd75 	bl	80053d0 <_Balloc>
 80058e6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80058ea:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80058ee:	4607      	mov	r7, r0
 80058f0:	bb34      	cbnz	r4, 8005940 <__d2b+0x6c>
 80058f2:	9201      	str	r2, [sp, #4]
 80058f4:	f1b8 0f00 	cmp.w	r8, #0
 80058f8:	d027      	beq.n	800594a <__d2b+0x76>
 80058fa:	a802      	add	r0, sp, #8
 80058fc:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005900:	f7ff fe0b 	bl	800551a <__lo0bits>
 8005904:	9900      	ldr	r1, [sp, #0]
 8005906:	b1f0      	cbz	r0, 8005946 <__d2b+0x72>
 8005908:	9a01      	ldr	r2, [sp, #4]
 800590a:	f1c0 0320 	rsb	r3, r0, #32
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	430b      	orrs	r3, r1
 8005914:	40c2      	lsrs	r2, r0
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	9201      	str	r2, [sp, #4]
 800591a:	9b01      	ldr	r3, [sp, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	bf14      	ite	ne
 8005920:	2102      	movne	r1, #2
 8005922:	2101      	moveq	r1, #1
 8005924:	61bb      	str	r3, [r7, #24]
 8005926:	6139      	str	r1, [r7, #16]
 8005928:	b1c4      	cbz	r4, 800595c <__d2b+0x88>
 800592a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800592e:	4404      	add	r4, r0
 8005930:	6034      	str	r4, [r6, #0]
 8005932:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005936:	6028      	str	r0, [r5, #0]
 8005938:	4638      	mov	r0, r7
 800593a:	b002      	add	sp, #8
 800593c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005940:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005944:	e7d5      	b.n	80058f2 <__d2b+0x1e>
 8005946:	6179      	str	r1, [r7, #20]
 8005948:	e7e7      	b.n	800591a <__d2b+0x46>
 800594a:	a801      	add	r0, sp, #4
 800594c:	f7ff fde5 	bl	800551a <__lo0bits>
 8005950:	2101      	movs	r1, #1
 8005952:	9b01      	ldr	r3, [sp, #4]
 8005954:	6139      	str	r1, [r7, #16]
 8005956:	617b      	str	r3, [r7, #20]
 8005958:	3020      	adds	r0, #32
 800595a:	e7e5      	b.n	8005928 <__d2b+0x54>
 800595c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005960:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005964:	6030      	str	r0, [r6, #0]
 8005966:	6918      	ldr	r0, [r3, #16]
 8005968:	f7ff fdb8 	bl	80054dc <__hi0bits>
 800596c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005970:	e7e1      	b.n	8005936 <__d2b+0x62>
	...

08005974 <_sbrk_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	2300      	movs	r3, #0
 8005978:	4c05      	ldr	r4, [pc, #20]	; (8005990 <_sbrk_r+0x1c>)
 800597a:	4605      	mov	r5, r0
 800597c:	4608      	mov	r0, r1
 800597e:	6023      	str	r3, [r4, #0]
 8005980:	f000 fb80 	bl	8006084 <_sbrk>
 8005984:	1c43      	adds	r3, r0, #1
 8005986:	d102      	bne.n	800598e <_sbrk_r+0x1a>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	b103      	cbz	r3, 800598e <_sbrk_r+0x1a>
 800598c:	602b      	str	r3, [r5, #0]
 800598e:	bd38      	pop	{r3, r4, r5, pc}
 8005990:	200008cc 	.word	0x200008cc

08005994 <__ssprint_r>:
 8005994:	6893      	ldr	r3, [r2, #8]
 8005996:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800599a:	4681      	mov	r9, r0
 800599c:	460c      	mov	r4, r1
 800599e:	4617      	mov	r7, r2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d060      	beq.n	8005a66 <__ssprint_r+0xd2>
 80059a4:	f04f 0b00 	mov.w	fp, #0
 80059a8:	465e      	mov	r6, fp
 80059aa:	f8d2 a000 	ldr.w	sl, [r2]
 80059ae:	b356      	cbz	r6, 8005a06 <__ssprint_r+0x72>
 80059b0:	68a3      	ldr	r3, [r4, #8]
 80059b2:	429e      	cmp	r6, r3
 80059b4:	d344      	bcc.n	8005a40 <__ssprint_r+0xac>
 80059b6:	89a2      	ldrh	r2, [r4, #12]
 80059b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80059bc:	d03e      	beq.n	8005a3c <__ssprint_r+0xa8>
 80059be:	2302      	movs	r3, #2
 80059c0:	6825      	ldr	r5, [r4, #0]
 80059c2:	6921      	ldr	r1, [r4, #16]
 80059c4:	eba5 0801 	sub.w	r8, r5, r1
 80059c8:	6965      	ldr	r5, [r4, #20]
 80059ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059ce:	fb95 f5f3 	sdiv	r5, r5, r3
 80059d2:	f108 0301 	add.w	r3, r8, #1
 80059d6:	4433      	add	r3, r6
 80059d8:	429d      	cmp	r5, r3
 80059da:	bf38      	it	cc
 80059dc:	461d      	movcc	r5, r3
 80059de:	0553      	lsls	r3, r2, #21
 80059e0:	d546      	bpl.n	8005a70 <__ssprint_r+0xdc>
 80059e2:	4629      	mov	r1, r5
 80059e4:	4648      	mov	r0, r9
 80059e6:	f7ff fac1 	bl	8004f6c <_malloc_r>
 80059ea:	b998      	cbnz	r0, 8005a14 <__ssprint_r+0x80>
 80059ec:	230c      	movs	r3, #12
 80059ee:	f8c9 3000 	str.w	r3, [r9]
 80059f2:	89a3      	ldrh	r3, [r4, #12]
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295
 80059f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059fc:	81a3      	strh	r3, [r4, #12]
 80059fe:	2300      	movs	r3, #0
 8005a00:	60bb      	str	r3, [r7, #8]
 8005a02:	607b      	str	r3, [r7, #4]
 8005a04:	e031      	b.n	8005a6a <__ssprint_r+0xd6>
 8005a06:	f8da b000 	ldr.w	fp, [sl]
 8005a0a:	f8da 6004 	ldr.w	r6, [sl, #4]
 8005a0e:	f10a 0a08 	add.w	sl, sl, #8
 8005a12:	e7cc      	b.n	80059ae <__ssprint_r+0x1a>
 8005a14:	4642      	mov	r2, r8
 8005a16:	6921      	ldr	r1, [r4, #16]
 8005a18:	9001      	str	r0, [sp, #4]
 8005a1a:	f7ff fcc1 	bl	80053a0 <memcpy>
 8005a1e:	89a2      	ldrh	r2, [r4, #12]
 8005a20:	9b01      	ldr	r3, [sp, #4]
 8005a22:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005a26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a2a:	81a2      	strh	r2, [r4, #12]
 8005a2c:	6123      	str	r3, [r4, #16]
 8005a2e:	4443      	add	r3, r8
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	4633      	mov	r3, r6
 8005a34:	6165      	str	r5, [r4, #20]
 8005a36:	eba5 0508 	sub.w	r5, r5, r8
 8005a3a:	60a5      	str	r5, [r4, #8]
 8005a3c:	429e      	cmp	r6, r3
 8005a3e:	d200      	bcs.n	8005a42 <__ssprint_r+0xae>
 8005a40:	4633      	mov	r3, r6
 8005a42:	461a      	mov	r2, r3
 8005a44:	4659      	mov	r1, fp
 8005a46:	6820      	ldr	r0, [r4, #0]
 8005a48:	9301      	str	r3, [sp, #4]
 8005a4a:	f000 f971 	bl	8005d30 <memmove>
 8005a4e:	68a2      	ldr	r2, [r4, #8]
 8005a50:	9b01      	ldr	r3, [sp, #4]
 8005a52:	1ad2      	subs	r2, r2, r3
 8005a54:	60a2      	str	r2, [r4, #8]
 8005a56:	6822      	ldr	r2, [r4, #0]
 8005a58:	4413      	add	r3, r2
 8005a5a:	6023      	str	r3, [r4, #0]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	1b9e      	subs	r6, r3, r6
 8005a60:	60be      	str	r6, [r7, #8]
 8005a62:	2e00      	cmp	r6, #0
 8005a64:	d1cf      	bne.n	8005a06 <__ssprint_r+0x72>
 8005a66:	2000      	movs	r0, #0
 8005a68:	6078      	str	r0, [r7, #4]
 8005a6a:	b003      	add	sp, #12
 8005a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a70:	462a      	mov	r2, r5
 8005a72:	4648      	mov	r0, r9
 8005a74:	f000 f976 	bl	8005d64 <_realloc_r>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	d1d6      	bne.n	8005a2c <__ssprint_r+0x98>
 8005a7e:	6921      	ldr	r1, [r4, #16]
 8005a80:	4648      	mov	r0, r9
 8005a82:	f000 f885 	bl	8005b90 <_free_r>
 8005a86:	e7b1      	b.n	80059ec <__ssprint_r+0x58>

08005a88 <_calloc_r>:
 8005a88:	b510      	push	{r4, lr}
 8005a8a:	4351      	muls	r1, r2
 8005a8c:	f7ff fa6e 	bl	8004f6c <_malloc_r>
 8005a90:	4604      	mov	r4, r0
 8005a92:	b198      	cbz	r0, 8005abc <_calloc_r+0x34>
 8005a94:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005a98:	f022 0203 	bic.w	r2, r2, #3
 8005a9c:	3a04      	subs	r2, #4
 8005a9e:	2a24      	cmp	r2, #36	; 0x24
 8005aa0:	d81b      	bhi.n	8005ada <_calloc_r+0x52>
 8005aa2:	2a13      	cmp	r2, #19
 8005aa4:	d917      	bls.n	8005ad6 <_calloc_r+0x4e>
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	2a1b      	cmp	r2, #27
 8005aaa:	6001      	str	r1, [r0, #0]
 8005aac:	6041      	str	r1, [r0, #4]
 8005aae:	d807      	bhi.n	8005ac0 <_calloc_r+0x38>
 8005ab0:	f100 0308 	add.w	r3, r0, #8
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	601a      	str	r2, [r3, #0]
 8005ab8:	605a      	str	r2, [r3, #4]
 8005aba:	609a      	str	r2, [r3, #8]
 8005abc:	4620      	mov	r0, r4
 8005abe:	bd10      	pop	{r4, pc}
 8005ac0:	2a24      	cmp	r2, #36	; 0x24
 8005ac2:	6081      	str	r1, [r0, #8]
 8005ac4:	60c1      	str	r1, [r0, #12]
 8005ac6:	bf11      	iteee	ne
 8005ac8:	f100 0310 	addne.w	r3, r0, #16
 8005acc:	6101      	streq	r1, [r0, #16]
 8005ace:	f100 0318 	addeq.w	r3, r0, #24
 8005ad2:	6141      	streq	r1, [r0, #20]
 8005ad4:	e7ee      	b.n	8005ab4 <_calloc_r+0x2c>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	e7ec      	b.n	8005ab4 <_calloc_r+0x2c>
 8005ada:	2100      	movs	r1, #0
 8005adc:	f7fd fbbe 	bl	800325c <memset>
 8005ae0:	e7ec      	b.n	8005abc <_calloc_r+0x34>
	...

08005ae4 <_malloc_trim_r>:
 8005ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae8:	4689      	mov	r9, r1
 8005aea:	4f25      	ldr	r7, [pc, #148]	; (8005b80 <_malloc_trim_r+0x9c>)
 8005aec:	4606      	mov	r6, r0
 8005aee:	f7ff fc63 	bl	80053b8 <__malloc_lock>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8005b8c <_malloc_trim_r+0xa8>
 8005af8:	685d      	ldr	r5, [r3, #4]
 8005afa:	f1a8 0411 	sub.w	r4, r8, #17
 8005afe:	f025 0503 	bic.w	r5, r5, #3
 8005b02:	eba4 0409 	sub.w	r4, r4, r9
 8005b06:	442c      	add	r4, r5
 8005b08:	fbb4 f4f8 	udiv	r4, r4, r8
 8005b0c:	3c01      	subs	r4, #1
 8005b0e:	fb08 f404 	mul.w	r4, r8, r4
 8005b12:	4544      	cmp	r4, r8
 8005b14:	da05      	bge.n	8005b22 <_malloc_trim_r+0x3e>
 8005b16:	4630      	mov	r0, r6
 8005b18:	f7ff fc54 	bl	80053c4 <__malloc_unlock>
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b22:	2100      	movs	r1, #0
 8005b24:	4630      	mov	r0, r6
 8005b26:	f7ff ff25 	bl	8005974 <_sbrk_r>
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	442b      	add	r3, r5
 8005b2e:	4298      	cmp	r0, r3
 8005b30:	d1f1      	bne.n	8005b16 <_malloc_trim_r+0x32>
 8005b32:	4261      	negs	r1, r4
 8005b34:	4630      	mov	r0, r6
 8005b36:	f7ff ff1d 	bl	8005974 <_sbrk_r>
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d110      	bne.n	8005b60 <_malloc_trim_r+0x7c>
 8005b3e:	2100      	movs	r1, #0
 8005b40:	4630      	mov	r0, r6
 8005b42:	f7ff ff17 	bl	8005974 <_sbrk_r>
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	1a83      	subs	r3, r0, r2
 8005b4a:	2b0f      	cmp	r3, #15
 8005b4c:	dde3      	ble.n	8005b16 <_malloc_trim_r+0x32>
 8005b4e:	490d      	ldr	r1, [pc, #52]	; (8005b84 <_malloc_trim_r+0xa0>)
 8005b50:	f043 0301 	orr.w	r3, r3, #1
 8005b54:	6809      	ldr	r1, [r1, #0]
 8005b56:	6053      	str	r3, [r2, #4]
 8005b58:	1a40      	subs	r0, r0, r1
 8005b5a:	490b      	ldr	r1, [pc, #44]	; (8005b88 <_malloc_trim_r+0xa4>)
 8005b5c:	6008      	str	r0, [r1, #0]
 8005b5e:	e7da      	b.n	8005b16 <_malloc_trim_r+0x32>
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	4a09      	ldr	r2, [pc, #36]	; (8005b88 <_malloc_trim_r+0xa4>)
 8005b64:	1b2d      	subs	r5, r5, r4
 8005b66:	f045 0501 	orr.w	r5, r5, #1
 8005b6a:	605d      	str	r5, [r3, #4]
 8005b6c:	6813      	ldr	r3, [r2, #0]
 8005b6e:	4630      	mov	r0, r6
 8005b70:	1b1c      	subs	r4, r3, r4
 8005b72:	6014      	str	r4, [r2, #0]
 8005b74:	f7ff fc26 	bl	80053c4 <__malloc_unlock>
 8005b78:	2001      	movs	r0, #1
 8005b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b7e:	bf00      	nop
 8005b80:	2000011c 	.word	0x2000011c
 8005b84:	20000524 	.word	0x20000524
 8005b88:	20000738 	.word	0x20000738
 8005b8c:	00000080 	.word	0x00000080

08005b90 <_free_r>:
 8005b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b94:	4604      	mov	r4, r0
 8005b96:	4688      	mov	r8, r1
 8005b98:	2900      	cmp	r1, #0
 8005b9a:	f000 80ab 	beq.w	8005cf4 <_free_r+0x164>
 8005b9e:	f7ff fc0b 	bl	80053b8 <__malloc_lock>
 8005ba2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005ba6:	4d54      	ldr	r5, [pc, #336]	; (8005cf8 <_free_r+0x168>)
 8005ba8:	f022 0001 	bic.w	r0, r2, #1
 8005bac:	f1a8 0308 	sub.w	r3, r8, #8
 8005bb0:	181f      	adds	r7, r3, r0
 8005bb2:	68a9      	ldr	r1, [r5, #8]
 8005bb4:	687e      	ldr	r6, [r7, #4]
 8005bb6:	428f      	cmp	r7, r1
 8005bb8:	f026 0603 	bic.w	r6, r6, #3
 8005bbc:	f002 0201 	and.w	r2, r2, #1
 8005bc0:	d11b      	bne.n	8005bfa <_free_r+0x6a>
 8005bc2:	4430      	add	r0, r6
 8005bc4:	b93a      	cbnz	r2, 8005bd6 <_free_r+0x46>
 8005bc6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005bca:	1a9b      	subs	r3, r3, r2
 8005bcc:	6899      	ldr	r1, [r3, #8]
 8005bce:	4410      	add	r0, r2
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	60ca      	str	r2, [r1, #12]
 8005bd4:	6091      	str	r1, [r2, #8]
 8005bd6:	f040 0201 	orr.w	r2, r0, #1
 8005bda:	605a      	str	r2, [r3, #4]
 8005bdc:	60ab      	str	r3, [r5, #8]
 8005bde:	4b47      	ldr	r3, [pc, #284]	; (8005cfc <_free_r+0x16c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4298      	cmp	r0, r3
 8005be4:	d304      	bcc.n	8005bf0 <_free_r+0x60>
 8005be6:	4b46      	ldr	r3, [pc, #280]	; (8005d00 <_free_r+0x170>)
 8005be8:	4620      	mov	r0, r4
 8005bea:	6819      	ldr	r1, [r3, #0]
 8005bec:	f7ff ff7a 	bl	8005ae4 <_malloc_trim_r>
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bf6:	f7ff bbe5 	b.w	80053c4 <__malloc_unlock>
 8005bfa:	607e      	str	r6, [r7, #4]
 8005bfc:	2a00      	cmp	r2, #0
 8005bfe:	d139      	bne.n	8005c74 <_free_r+0xe4>
 8005c00:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005c04:	f105 0e08 	add.w	lr, r5, #8
 8005c08:	1a5b      	subs	r3, r3, r1
 8005c0a:	4408      	add	r0, r1
 8005c0c:	6899      	ldr	r1, [r3, #8]
 8005c0e:	4571      	cmp	r1, lr
 8005c10:	d032      	beq.n	8005c78 <_free_r+0xe8>
 8005c12:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005c16:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005c1a:	f8ce 1008 	str.w	r1, [lr, #8]
 8005c1e:	19b9      	adds	r1, r7, r6
 8005c20:	6849      	ldr	r1, [r1, #4]
 8005c22:	07c9      	lsls	r1, r1, #31
 8005c24:	d40a      	bmi.n	8005c3c <_free_r+0xac>
 8005c26:	4430      	add	r0, r6
 8005c28:	68b9      	ldr	r1, [r7, #8]
 8005c2a:	bb3a      	cbnz	r2, 8005c7c <_free_r+0xec>
 8005c2c:	4e35      	ldr	r6, [pc, #212]	; (8005d04 <_free_r+0x174>)
 8005c2e:	42b1      	cmp	r1, r6
 8005c30:	d124      	bne.n	8005c7c <_free_r+0xec>
 8005c32:	2201      	movs	r2, #1
 8005c34:	616b      	str	r3, [r5, #20]
 8005c36:	612b      	str	r3, [r5, #16]
 8005c38:	60d9      	str	r1, [r3, #12]
 8005c3a:	6099      	str	r1, [r3, #8]
 8005c3c:	f040 0101 	orr.w	r1, r0, #1
 8005c40:	6059      	str	r1, [r3, #4]
 8005c42:	5018      	str	r0, [r3, r0]
 8005c44:	2a00      	cmp	r2, #0
 8005c46:	d1d3      	bne.n	8005bf0 <_free_r+0x60>
 8005c48:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005c4c:	d21a      	bcs.n	8005c84 <_free_r+0xf4>
 8005c4e:	2201      	movs	r2, #1
 8005c50:	08c0      	lsrs	r0, r0, #3
 8005c52:	1081      	asrs	r1, r0, #2
 8005c54:	408a      	lsls	r2, r1
 8005c56:	6869      	ldr	r1, [r5, #4]
 8005c58:	3001      	adds	r0, #1
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	606a      	str	r2, [r5, #4]
 8005c5e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005c62:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005c66:	3a08      	subs	r2, #8
 8005c68:	60da      	str	r2, [r3, #12]
 8005c6a:	6099      	str	r1, [r3, #8]
 8005c6c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005c70:	60cb      	str	r3, [r1, #12]
 8005c72:	e7bd      	b.n	8005bf0 <_free_r+0x60>
 8005c74:	2200      	movs	r2, #0
 8005c76:	e7d2      	b.n	8005c1e <_free_r+0x8e>
 8005c78:	2201      	movs	r2, #1
 8005c7a:	e7d0      	b.n	8005c1e <_free_r+0x8e>
 8005c7c:	68fe      	ldr	r6, [r7, #12]
 8005c7e:	60ce      	str	r6, [r1, #12]
 8005c80:	60b1      	str	r1, [r6, #8]
 8005c82:	e7db      	b.n	8005c3c <_free_r+0xac>
 8005c84:	0a42      	lsrs	r2, r0, #9
 8005c86:	2a04      	cmp	r2, #4
 8005c88:	d813      	bhi.n	8005cb2 <_free_r+0x122>
 8005c8a:	0982      	lsrs	r2, r0, #6
 8005c8c:	3238      	adds	r2, #56	; 0x38
 8005c8e:	1c51      	adds	r1, r2, #1
 8005c90:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005c94:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005c98:	428e      	cmp	r6, r1
 8005c9a:	d124      	bne.n	8005ce6 <_free_r+0x156>
 8005c9c:	2001      	movs	r0, #1
 8005c9e:	1092      	asrs	r2, r2, #2
 8005ca0:	fa00 f202 	lsl.w	r2, r0, r2
 8005ca4:	6868      	ldr	r0, [r5, #4]
 8005ca6:	4302      	orrs	r2, r0
 8005ca8:	606a      	str	r2, [r5, #4]
 8005caa:	60de      	str	r6, [r3, #12]
 8005cac:	6099      	str	r1, [r3, #8]
 8005cae:	60b3      	str	r3, [r6, #8]
 8005cb0:	e7de      	b.n	8005c70 <_free_r+0xe0>
 8005cb2:	2a14      	cmp	r2, #20
 8005cb4:	d801      	bhi.n	8005cba <_free_r+0x12a>
 8005cb6:	325b      	adds	r2, #91	; 0x5b
 8005cb8:	e7e9      	b.n	8005c8e <_free_r+0xfe>
 8005cba:	2a54      	cmp	r2, #84	; 0x54
 8005cbc:	d802      	bhi.n	8005cc4 <_free_r+0x134>
 8005cbe:	0b02      	lsrs	r2, r0, #12
 8005cc0:	326e      	adds	r2, #110	; 0x6e
 8005cc2:	e7e4      	b.n	8005c8e <_free_r+0xfe>
 8005cc4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005cc8:	d802      	bhi.n	8005cd0 <_free_r+0x140>
 8005cca:	0bc2      	lsrs	r2, r0, #15
 8005ccc:	3277      	adds	r2, #119	; 0x77
 8005cce:	e7de      	b.n	8005c8e <_free_r+0xfe>
 8005cd0:	f240 5154 	movw	r1, #1364	; 0x554
 8005cd4:	428a      	cmp	r2, r1
 8005cd6:	bf9a      	itte	ls
 8005cd8:	0c82      	lsrls	r2, r0, #18
 8005cda:	327c      	addls	r2, #124	; 0x7c
 8005cdc:	227e      	movhi	r2, #126	; 0x7e
 8005cde:	e7d6      	b.n	8005c8e <_free_r+0xfe>
 8005ce0:	6889      	ldr	r1, [r1, #8]
 8005ce2:	428e      	cmp	r6, r1
 8005ce4:	d004      	beq.n	8005cf0 <_free_r+0x160>
 8005ce6:	684a      	ldr	r2, [r1, #4]
 8005ce8:	f022 0203 	bic.w	r2, r2, #3
 8005cec:	4290      	cmp	r0, r2
 8005cee:	d3f7      	bcc.n	8005ce0 <_free_r+0x150>
 8005cf0:	68ce      	ldr	r6, [r1, #12]
 8005cf2:	e7da      	b.n	8005caa <_free_r+0x11a>
 8005cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cf8:	2000011c 	.word	0x2000011c
 8005cfc:	20000528 	.word	0x20000528
 8005d00:	20000768 	.word	0x20000768
 8005d04:	20000124 	.word	0x20000124

08005d08 <__retarget_lock_acquire_recursive>:
 8005d08:	4770      	bx	lr

08005d0a <__retarget_lock_release_recursive>:
 8005d0a:	4770      	bx	lr

08005d0c <__ascii_mbtowc>:
 8005d0c:	b082      	sub	sp, #8
 8005d0e:	b901      	cbnz	r1, 8005d12 <__ascii_mbtowc+0x6>
 8005d10:	a901      	add	r1, sp, #4
 8005d12:	b142      	cbz	r2, 8005d26 <__ascii_mbtowc+0x1a>
 8005d14:	b14b      	cbz	r3, 8005d2a <__ascii_mbtowc+0x1e>
 8005d16:	7813      	ldrb	r3, [r2, #0]
 8005d18:	600b      	str	r3, [r1, #0]
 8005d1a:	7812      	ldrb	r2, [r2, #0]
 8005d1c:	1c10      	adds	r0, r2, #0
 8005d1e:	bf18      	it	ne
 8005d20:	2001      	movne	r0, #1
 8005d22:	b002      	add	sp, #8
 8005d24:	4770      	bx	lr
 8005d26:	4610      	mov	r0, r2
 8005d28:	e7fb      	b.n	8005d22 <__ascii_mbtowc+0x16>
 8005d2a:	f06f 0001 	mvn.w	r0, #1
 8005d2e:	e7f8      	b.n	8005d22 <__ascii_mbtowc+0x16>

08005d30 <memmove>:
 8005d30:	4288      	cmp	r0, r1
 8005d32:	b510      	push	{r4, lr}
 8005d34:	eb01 0302 	add.w	r3, r1, r2
 8005d38:	d803      	bhi.n	8005d42 <memmove+0x12>
 8005d3a:	1e42      	subs	r2, r0, #1
 8005d3c:	4299      	cmp	r1, r3
 8005d3e:	d10c      	bne.n	8005d5a <memmove+0x2a>
 8005d40:	bd10      	pop	{r4, pc}
 8005d42:	4298      	cmp	r0, r3
 8005d44:	d2f9      	bcs.n	8005d3a <memmove+0xa>
 8005d46:	1881      	adds	r1, r0, r2
 8005d48:	1ad2      	subs	r2, r2, r3
 8005d4a:	42d3      	cmn	r3, r2
 8005d4c:	d100      	bne.n	8005d50 <memmove+0x20>
 8005d4e:	bd10      	pop	{r4, pc}
 8005d50:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d54:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005d58:	e7f7      	b.n	8005d4a <memmove+0x1a>
 8005d5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d5e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005d62:	e7eb      	b.n	8005d3c <memmove+0xc>

08005d64 <_realloc_r>:
 8005d64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d68:	4682      	mov	sl, r0
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	b929      	cbnz	r1, 8005d7a <_realloc_r+0x16>
 8005d6e:	4611      	mov	r1, r2
 8005d70:	b003      	add	sp, #12
 8005d72:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d76:	f7ff b8f9 	b.w	8004f6c <_malloc_r>
 8005d7a:	9201      	str	r2, [sp, #4]
 8005d7c:	f7ff fb1c 	bl	80053b8 <__malloc_lock>
 8005d80:	9a01      	ldr	r2, [sp, #4]
 8005d82:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8005d86:	f102 080b 	add.w	r8, r2, #11
 8005d8a:	f1b8 0f16 	cmp.w	r8, #22
 8005d8e:	f1a4 0908 	sub.w	r9, r4, #8
 8005d92:	f025 0603 	bic.w	r6, r5, #3
 8005d96:	d90a      	bls.n	8005dae <_realloc_r+0x4a>
 8005d98:	f038 0807 	bics.w	r8, r8, #7
 8005d9c:	d509      	bpl.n	8005db2 <_realloc_r+0x4e>
 8005d9e:	230c      	movs	r3, #12
 8005da0:	2700      	movs	r7, #0
 8005da2:	f8ca 3000 	str.w	r3, [sl]
 8005da6:	4638      	mov	r0, r7
 8005da8:	b003      	add	sp, #12
 8005daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dae:	f04f 0810 	mov.w	r8, #16
 8005db2:	4590      	cmp	r8, r2
 8005db4:	d3f3      	bcc.n	8005d9e <_realloc_r+0x3a>
 8005db6:	45b0      	cmp	r8, r6
 8005db8:	f340 8148 	ble.w	800604c <_realloc_r+0x2e8>
 8005dbc:	4ba9      	ldr	r3, [pc, #676]	; (8006064 <_realloc_r+0x300>)
 8005dbe:	eb09 0106 	add.w	r1, r9, r6
 8005dc2:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8005dc6:	469b      	mov	fp, r3
 8005dc8:	4571      	cmp	r1, lr
 8005dca:	684b      	ldr	r3, [r1, #4]
 8005dcc:	d005      	beq.n	8005dda <_realloc_r+0x76>
 8005dce:	f023 0001 	bic.w	r0, r3, #1
 8005dd2:	4408      	add	r0, r1
 8005dd4:	6840      	ldr	r0, [r0, #4]
 8005dd6:	07c7      	lsls	r7, r0, #31
 8005dd8:	d447      	bmi.n	8005e6a <_realloc_r+0x106>
 8005dda:	f023 0303 	bic.w	r3, r3, #3
 8005dde:	4571      	cmp	r1, lr
 8005de0:	eb06 0703 	add.w	r7, r6, r3
 8005de4:	d119      	bne.n	8005e1a <_realloc_r+0xb6>
 8005de6:	f108 0010 	add.w	r0, r8, #16
 8005dea:	4287      	cmp	r7, r0
 8005dec:	db3f      	blt.n	8005e6e <_realloc_r+0x10a>
 8005dee:	eba7 0708 	sub.w	r7, r7, r8
 8005df2:	eb09 0308 	add.w	r3, r9, r8
 8005df6:	f047 0701 	orr.w	r7, r7, #1
 8005dfa:	f8cb 3008 	str.w	r3, [fp, #8]
 8005dfe:	605f      	str	r7, [r3, #4]
 8005e00:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005e04:	4650      	mov	r0, sl
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	ea43 0308 	orr.w	r3, r3, r8
 8005e0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8005e12:	f7ff fad7 	bl	80053c4 <__malloc_unlock>
 8005e16:	4627      	mov	r7, r4
 8005e18:	e7c5      	b.n	8005da6 <_realloc_r+0x42>
 8005e1a:	45b8      	cmp	r8, r7
 8005e1c:	dc27      	bgt.n	8005e6e <_realloc_r+0x10a>
 8005e1e:	68cb      	ldr	r3, [r1, #12]
 8005e20:	688a      	ldr	r2, [r1, #8]
 8005e22:	60d3      	str	r3, [r2, #12]
 8005e24:	609a      	str	r2, [r3, #8]
 8005e26:	eba7 0008 	sub.w	r0, r7, r8
 8005e2a:	280f      	cmp	r0, #15
 8005e2c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005e30:	eb09 0207 	add.w	r2, r9, r7
 8005e34:	f240 810c 	bls.w	8006050 <_realloc_r+0x2ec>
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	eb09 0108 	add.w	r1, r9, r8
 8005e40:	ea43 0308 	orr.w	r3, r3, r8
 8005e44:	f040 0001 	orr.w	r0, r0, #1
 8005e48:	f8c9 3004 	str.w	r3, [r9, #4]
 8005e4c:	6048      	str	r0, [r1, #4]
 8005e4e:	6853      	ldr	r3, [r2, #4]
 8005e50:	3108      	adds	r1, #8
 8005e52:	f043 0301 	orr.w	r3, r3, #1
 8005e56:	6053      	str	r3, [r2, #4]
 8005e58:	4650      	mov	r0, sl
 8005e5a:	f7ff fe99 	bl	8005b90 <_free_r>
 8005e5e:	4650      	mov	r0, sl
 8005e60:	f7ff fab0 	bl	80053c4 <__malloc_unlock>
 8005e64:	f109 0708 	add.w	r7, r9, #8
 8005e68:	e79d      	b.n	8005da6 <_realloc_r+0x42>
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	07e8      	lsls	r0, r5, #31
 8005e70:	f100 8085 	bmi.w	8005f7e <_realloc_r+0x21a>
 8005e74:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8005e78:	eba9 0505 	sub.w	r5, r9, r5
 8005e7c:	6868      	ldr	r0, [r5, #4]
 8005e7e:	f020 0003 	bic.w	r0, r0, #3
 8005e82:	4430      	add	r0, r6
 8005e84:	2900      	cmp	r1, #0
 8005e86:	d077      	beq.n	8005f78 <_realloc_r+0x214>
 8005e88:	4571      	cmp	r1, lr
 8005e8a:	d151      	bne.n	8005f30 <_realloc_r+0x1cc>
 8005e8c:	4403      	add	r3, r0
 8005e8e:	f108 0110 	add.w	r1, r8, #16
 8005e92:	428b      	cmp	r3, r1
 8005e94:	db70      	blt.n	8005f78 <_realloc_r+0x214>
 8005e96:	462f      	mov	r7, r5
 8005e98:	68ea      	ldr	r2, [r5, #12]
 8005e9a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8005e9e:	60ca      	str	r2, [r1, #12]
 8005ea0:	6091      	str	r1, [r2, #8]
 8005ea2:	1f32      	subs	r2, r6, #4
 8005ea4:	2a24      	cmp	r2, #36	; 0x24
 8005ea6:	d83c      	bhi.n	8005f22 <_realloc_r+0x1be>
 8005ea8:	2a13      	cmp	r2, #19
 8005eaa:	d937      	bls.n	8005f1c <_realloc_r+0x1b8>
 8005eac:	6821      	ldr	r1, [r4, #0]
 8005eae:	2a1b      	cmp	r2, #27
 8005eb0:	60a9      	str	r1, [r5, #8]
 8005eb2:	6861      	ldr	r1, [r4, #4]
 8005eb4:	60e9      	str	r1, [r5, #12]
 8005eb6:	d81c      	bhi.n	8005ef2 <_realloc_r+0x18e>
 8005eb8:	f105 0210 	add.w	r2, r5, #16
 8005ebc:	f104 0108 	add.w	r1, r4, #8
 8005ec0:	6808      	ldr	r0, [r1, #0]
 8005ec2:	6010      	str	r0, [r2, #0]
 8005ec4:	6848      	ldr	r0, [r1, #4]
 8005ec6:	6050      	str	r0, [r2, #4]
 8005ec8:	6889      	ldr	r1, [r1, #8]
 8005eca:	6091      	str	r1, [r2, #8]
 8005ecc:	eba3 0308 	sub.w	r3, r3, r8
 8005ed0:	eb05 0208 	add.w	r2, r5, r8
 8005ed4:	f043 0301 	orr.w	r3, r3, #1
 8005ed8:	f8cb 2008 	str.w	r2, [fp, #8]
 8005edc:	6053      	str	r3, [r2, #4]
 8005ede:	686b      	ldr	r3, [r5, #4]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	ea43 0308 	orr.w	r3, r3, r8
 8005ee8:	606b      	str	r3, [r5, #4]
 8005eea:	4650      	mov	r0, sl
 8005eec:	f7ff fa6a 	bl	80053c4 <__malloc_unlock>
 8005ef0:	e759      	b.n	8005da6 <_realloc_r+0x42>
 8005ef2:	68a1      	ldr	r1, [r4, #8]
 8005ef4:	2a24      	cmp	r2, #36	; 0x24
 8005ef6:	6129      	str	r1, [r5, #16]
 8005ef8:	68e1      	ldr	r1, [r4, #12]
 8005efa:	bf18      	it	ne
 8005efc:	f105 0218 	addne.w	r2, r5, #24
 8005f00:	6169      	str	r1, [r5, #20]
 8005f02:	bf09      	itett	eq
 8005f04:	6922      	ldreq	r2, [r4, #16]
 8005f06:	f104 0110 	addne.w	r1, r4, #16
 8005f0a:	61aa      	streq	r2, [r5, #24]
 8005f0c:	6960      	ldreq	r0, [r4, #20]
 8005f0e:	bf02      	ittt	eq
 8005f10:	f105 0220 	addeq.w	r2, r5, #32
 8005f14:	f104 0118 	addeq.w	r1, r4, #24
 8005f18:	61e8      	streq	r0, [r5, #28]
 8005f1a:	e7d1      	b.n	8005ec0 <_realloc_r+0x15c>
 8005f1c:	463a      	mov	r2, r7
 8005f1e:	4621      	mov	r1, r4
 8005f20:	e7ce      	b.n	8005ec0 <_realloc_r+0x15c>
 8005f22:	4621      	mov	r1, r4
 8005f24:	4638      	mov	r0, r7
 8005f26:	9301      	str	r3, [sp, #4]
 8005f28:	f7ff ff02 	bl	8005d30 <memmove>
 8005f2c:	9b01      	ldr	r3, [sp, #4]
 8005f2e:	e7cd      	b.n	8005ecc <_realloc_r+0x168>
 8005f30:	18c7      	adds	r7, r0, r3
 8005f32:	45b8      	cmp	r8, r7
 8005f34:	dc20      	bgt.n	8005f78 <_realloc_r+0x214>
 8005f36:	68cb      	ldr	r3, [r1, #12]
 8005f38:	688a      	ldr	r2, [r1, #8]
 8005f3a:	60d3      	str	r3, [r2, #12]
 8005f3c:	609a      	str	r2, [r3, #8]
 8005f3e:	4628      	mov	r0, r5
 8005f40:	68eb      	ldr	r3, [r5, #12]
 8005f42:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8005f46:	60d3      	str	r3, [r2, #12]
 8005f48:	609a      	str	r2, [r3, #8]
 8005f4a:	1f32      	subs	r2, r6, #4
 8005f4c:	2a24      	cmp	r2, #36	; 0x24
 8005f4e:	d843      	bhi.n	8005fd8 <_realloc_r+0x274>
 8005f50:	2a13      	cmp	r2, #19
 8005f52:	d93f      	bls.n	8005fd4 <_realloc_r+0x270>
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	2a1b      	cmp	r2, #27
 8005f58:	60ab      	str	r3, [r5, #8]
 8005f5a:	6863      	ldr	r3, [r4, #4]
 8005f5c:	60eb      	str	r3, [r5, #12]
 8005f5e:	d824      	bhi.n	8005faa <_realloc_r+0x246>
 8005f60:	f105 0010 	add.w	r0, r5, #16
 8005f64:	f104 0308 	add.w	r3, r4, #8
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	6002      	str	r2, [r0, #0]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	6042      	str	r2, [r0, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	6083      	str	r3, [r0, #8]
 8005f74:	46a9      	mov	r9, r5
 8005f76:	e756      	b.n	8005e26 <_realloc_r+0xc2>
 8005f78:	4580      	cmp	r8, r0
 8005f7a:	4607      	mov	r7, r0
 8005f7c:	dddf      	ble.n	8005f3e <_realloc_r+0x1da>
 8005f7e:	4611      	mov	r1, r2
 8005f80:	4650      	mov	r0, sl
 8005f82:	f7fe fff3 	bl	8004f6c <_malloc_r>
 8005f86:	4607      	mov	r7, r0
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	d0ae      	beq.n	8005eea <_realloc_r+0x186>
 8005f8c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005f90:	f1a0 0208 	sub.w	r2, r0, #8
 8005f94:	f023 0301 	bic.w	r3, r3, #1
 8005f98:	444b      	add	r3, r9
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d120      	bne.n	8005fe0 <_realloc_r+0x27c>
 8005f9e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8005fa2:	f027 0703 	bic.w	r7, r7, #3
 8005fa6:	4437      	add	r7, r6
 8005fa8:	e73d      	b.n	8005e26 <_realloc_r+0xc2>
 8005faa:	68a3      	ldr	r3, [r4, #8]
 8005fac:	2a24      	cmp	r2, #36	; 0x24
 8005fae:	612b      	str	r3, [r5, #16]
 8005fb0:	68e3      	ldr	r3, [r4, #12]
 8005fb2:	bf18      	it	ne
 8005fb4:	f105 0018 	addne.w	r0, r5, #24
 8005fb8:	616b      	str	r3, [r5, #20]
 8005fba:	bf09      	itett	eq
 8005fbc:	6923      	ldreq	r3, [r4, #16]
 8005fbe:	f104 0310 	addne.w	r3, r4, #16
 8005fc2:	61ab      	streq	r3, [r5, #24]
 8005fc4:	6962      	ldreq	r2, [r4, #20]
 8005fc6:	bf02      	ittt	eq
 8005fc8:	f105 0020 	addeq.w	r0, r5, #32
 8005fcc:	f104 0318 	addeq.w	r3, r4, #24
 8005fd0:	61ea      	streq	r2, [r5, #28]
 8005fd2:	e7c9      	b.n	8005f68 <_realloc_r+0x204>
 8005fd4:	4623      	mov	r3, r4
 8005fd6:	e7c7      	b.n	8005f68 <_realloc_r+0x204>
 8005fd8:	4621      	mov	r1, r4
 8005fda:	f7ff fea9 	bl	8005d30 <memmove>
 8005fde:	e7c9      	b.n	8005f74 <_realloc_r+0x210>
 8005fe0:	1f32      	subs	r2, r6, #4
 8005fe2:	2a24      	cmp	r2, #36	; 0x24
 8005fe4:	d82e      	bhi.n	8006044 <_realloc_r+0x2e0>
 8005fe6:	2a13      	cmp	r2, #19
 8005fe8:	d929      	bls.n	800603e <_realloc_r+0x2da>
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	2a1b      	cmp	r2, #27
 8005fee:	6003      	str	r3, [r0, #0]
 8005ff0:	6863      	ldr	r3, [r4, #4]
 8005ff2:	6043      	str	r3, [r0, #4]
 8005ff4:	d80e      	bhi.n	8006014 <_realloc_r+0x2b0>
 8005ff6:	f100 0308 	add.w	r3, r0, #8
 8005ffa:	f104 0208 	add.w	r2, r4, #8
 8005ffe:	6811      	ldr	r1, [r2, #0]
 8006000:	6019      	str	r1, [r3, #0]
 8006002:	6851      	ldr	r1, [r2, #4]
 8006004:	6059      	str	r1, [r3, #4]
 8006006:	6892      	ldr	r2, [r2, #8]
 8006008:	609a      	str	r2, [r3, #8]
 800600a:	4621      	mov	r1, r4
 800600c:	4650      	mov	r0, sl
 800600e:	f7ff fdbf 	bl	8005b90 <_free_r>
 8006012:	e76a      	b.n	8005eea <_realloc_r+0x186>
 8006014:	68a3      	ldr	r3, [r4, #8]
 8006016:	2a24      	cmp	r2, #36	; 0x24
 8006018:	6083      	str	r3, [r0, #8]
 800601a:	68e3      	ldr	r3, [r4, #12]
 800601c:	bf18      	it	ne
 800601e:	f104 0210 	addne.w	r2, r4, #16
 8006022:	60c3      	str	r3, [r0, #12]
 8006024:	bf09      	itett	eq
 8006026:	6923      	ldreq	r3, [r4, #16]
 8006028:	f100 0310 	addne.w	r3, r0, #16
 800602c:	6103      	streq	r3, [r0, #16]
 800602e:	6961      	ldreq	r1, [r4, #20]
 8006030:	bf02      	ittt	eq
 8006032:	f100 0318 	addeq.w	r3, r0, #24
 8006036:	f104 0218 	addeq.w	r2, r4, #24
 800603a:	6141      	streq	r1, [r0, #20]
 800603c:	e7df      	b.n	8005ffe <_realloc_r+0x29a>
 800603e:	4603      	mov	r3, r0
 8006040:	4622      	mov	r2, r4
 8006042:	e7dc      	b.n	8005ffe <_realloc_r+0x29a>
 8006044:	4621      	mov	r1, r4
 8006046:	f7ff fe73 	bl	8005d30 <memmove>
 800604a:	e7de      	b.n	800600a <_realloc_r+0x2a6>
 800604c:	4637      	mov	r7, r6
 800604e:	e6ea      	b.n	8005e26 <_realloc_r+0xc2>
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	431f      	orrs	r7, r3
 8006056:	f8c9 7004 	str.w	r7, [r9, #4]
 800605a:	6853      	ldr	r3, [r2, #4]
 800605c:	f043 0301 	orr.w	r3, r3, #1
 8006060:	6053      	str	r3, [r2, #4]
 8006062:	e6fc      	b.n	8005e5e <_realloc_r+0xfa>
 8006064:	2000011c 	.word	0x2000011c

08006068 <__ascii_wctomb>:
 8006068:	b149      	cbz	r1, 800607e <__ascii_wctomb+0x16>
 800606a:	2aff      	cmp	r2, #255	; 0xff
 800606c:	bf8b      	itete	hi
 800606e:	238a      	movhi	r3, #138	; 0x8a
 8006070:	700a      	strbls	r2, [r1, #0]
 8006072:	6003      	strhi	r3, [r0, #0]
 8006074:	2001      	movls	r0, #1
 8006076:	bf88      	it	hi
 8006078:	f04f 30ff 	movhi.w	r0, #4294967295
 800607c:	4770      	bx	lr
 800607e:	4608      	mov	r0, r1
 8006080:	4770      	bx	lr
	...

08006084 <_sbrk>:
 8006084:	4b04      	ldr	r3, [pc, #16]	; (8006098 <_sbrk+0x14>)
 8006086:	4602      	mov	r2, r0
 8006088:	6819      	ldr	r1, [r3, #0]
 800608a:	b909      	cbnz	r1, 8006090 <_sbrk+0xc>
 800608c:	4903      	ldr	r1, [pc, #12]	; (800609c <_sbrk+0x18>)
 800608e:	6019      	str	r1, [r3, #0]
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	4402      	add	r2, r0
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	4770      	bx	lr
 8006098:	2000076c 	.word	0x2000076c
 800609c:	200008d0 	.word	0x200008d0

080060a0 <_init>:
 80060a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a2:	bf00      	nop
 80060a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060a6:	bc08      	pop	{r3}
 80060a8:	469e      	mov	lr, r3
 80060aa:	4770      	bx	lr

080060ac <_fini>:
 80060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ae:	bf00      	nop
 80060b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060b2:	bc08      	pop	{r3}
 80060b4:	469e      	mov	lr, r3
 80060b6:	4770      	bx	lr
