Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 18 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 11:45:37 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             199.00
  Critical Path Length:          2.45
  Critical Path Slack:          -1.68
  Critical Path Clk Period:      0.80
  Total Negative Slack:      -2671.27
  No. of Violating Paths:     6324.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:        -15.55
  No. of Hold Violations:      499.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         30
  Hierarchical Port Count:       7864
  Leaf Cell Count:             168323
  Buf/Inv Cell Count:           36872
  Buf Cell Count:                1156
  Inv Cell Count:               35716
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    143921
  Sequential Cell Count:        24402
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    98202.047129
  Noncombinational Area: 81154.245870
  Buf/Inv Area:          14638.847862
  Total Buffer Area:          1311.58
  Total Inverter Area:       13327.27
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            179356.292999
  Design Area:          179356.292999


  Design Rules
  -----------------------------------
  Total Number of Nets:        170877
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:              786.24
  Overall Compile Wall Clock Time:   788.15

  --------------------------------------------------------------------

  Design  WNS: 1.68  TNS: 2671.27  Number of Violating Paths: 6324


  Design (Hold)  WNS: 0.07  TNS: 15.55  Number of Violating Paths: 499

  --------------------------------------------------------------------


1
