#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct 13 09:49:41 2021
# Process ID: 39556
# Current directory: /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper.vdi
# Journal file: /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Command: open_checkpoint /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1153.586 ; gain = 0.000 ; free physical = 981 ; free virtual = 6705
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1837.039 ; gain = 0.000 ; free physical = 318 ; free virtual = 6052
Restored from archive | CPU: 0.260000 secs | Memory: 1.211197 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1837.039 ; gain = 0.000 ; free physical = 318 ; free virtual = 6052
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1837.039 ; gain = 683.453 ; free physical = 318 ; free virtual = 6051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.070 ; gain = 64.031 ; free physical = 314 ; free virtual = 6047
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 233aef294

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 311 ; free virtual = 6046
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 241d8e8c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 310 ; free virtual = 6045
INFO: [Opt 31-389] Phase Constant propagation created 109 cells and removed 487 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22a4683a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 310 ; free virtual = 6042
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1357 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22a4683a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 310 ; free virtual = 6042
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22a4683a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 310 ; free virtual = 6042
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22a4683a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 310 ; free virtual = 6043
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2035.098 ; gain = 0.000 ; free physical = 310 ; free virtual = 6043
Ending Logic Optimization Task | Checksum: 22a4683a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.098 ; gain = 56.027 ; free physical = 310 ; free virtual = 6043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-0.857 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2320d2bb2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 257 ; free virtual = 5993
Ending Power Optimization Task | Checksum: 2320d2bb2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.328 ; gain = 354.230 ; free physical = 264 ; free virtual = 6000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.328 ; gain = 552.289 ; free physical = 264 ; free virtual = 6000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 260 ; free virtual = 5998
INFO: [Common 17-1381] The checkpoint '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Xilinx/IP/IP2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Xilinx/tpfinal_V2.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pablo/Xilinx/tpfinal_V2.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Xilinx/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 229 ; free virtual = 5970
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 188f5e050

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 229 ; free virtual = 5970
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 232 ; free virtual = 5973

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17a559d79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 241 ; free virtual = 5986

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aca57e43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 225 ; free virtual = 5971

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aca57e43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 225 ; free virtual = 5971
Phase 1 Placer Initialization | Checksum: 1aca57e43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.328 ; gain = 0.000 ; free physical = 225 ; free virtual = 5971

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a0ab0c84

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 195 ; free virtual = 5942

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a0ab0c84

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 195 ; free virtual = 5942

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17ed22082

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 194 ; free virtual = 5942

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10dd1ce64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 194 ; free virtual = 5942

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10dd1ce64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 194 ; free virtual = 5942

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10dd1ce64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 194 ; free virtual = 5942

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 142fa8a98

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 191 ; free virtual = 5939

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17daaec64

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 188 ; free virtual = 5937

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f29cc6b2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 188 ; free virtual = 5937

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f29cc6b2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 188 ; free virtual = 5937

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f29cc6b2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 189 ; free virtual = 5937
Phase 3 Detail Placement | Checksum: f29cc6b2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 188 ; free virtual = 5937

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d2d74d6b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d2d74d6b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 193 ; free virtual = 5941
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.560. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12027c5b4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 192 ; free virtual = 5941
Phase 4.1 Post Commit Optimization | Checksum: 12027c5b4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 192 ; free virtual = 5941

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12027c5b4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 192 ; free virtual = 5942

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12027c5b4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 192 ; free virtual = 5941

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11db57eeb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 192 ; free virtual = 5941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11db57eeb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 191 ; free virtual = 5941
Ending Placer Task | Checksum: fd5f43c2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 207 ; free virtual = 5957
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2401.348 ; gain = 12.020 ; free physical = 207 ; free virtual = 5956
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 210 ; free virtual = 5955
INFO: [Common 17-1381] The checkpoint '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 208 ; free virtual = 5946
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 216 ; free virtual = 5954
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 215 ; free virtual = 5952
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9dcc2036 ConstDB: 0 ShapeSum: 5f93238c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 164c0cb04

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 161 ; free virtual = 5849
Post Restoration Checksum: NetGraph: 96a1df22 NumContArr: ce1eebe2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 164c0cb04

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 157 ; free virtual = 5846

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 164c0cb04

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 159 ; free virtual = 5809

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 164c0cb04

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 159 ; free virtual = 5809
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 111cce6e8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 200 ; free virtual = 5808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.807  | TNS=0.000  | WHS=-0.330 | THS=-45.441|

Phase 2 Router Initialization | Checksum: e980a067

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 195 ; free virtual = 5806

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a059b74f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 196 ; free virtual = 5808

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 697
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.227 | TNS=-1.743 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15bd10249

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 161 ; free virtual = 5770

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.043  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2402572ab

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 161 ; free virtual = 5770

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.076  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1711c7e22

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5763
Phase 4 Rip-up And Reroute | Checksum: 1711c7e22

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5763

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1711c7e22

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5763

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1711c7e22

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5763
Phase 5 Delay and Skew Optimization | Checksum: 1711c7e22

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5763

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 85c2ab97

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.107  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ae9cfaa5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5764
Phase 6 Post Hold Fix | Checksum: ae9cfaa5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5764

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.40178 %
  Global Horizontal Routing Utilization  = 1.68906 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c591e41e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 153 ; free virtual = 5764

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c591e41e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 157 ; free virtual = 5761

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eba8cfdc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 158 ; free virtual = 5762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.107  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: eba8cfdc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 158 ; free virtual = 5762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 193 ; free virtual = 5798

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 193 ; free virtual = 5798
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2401.348 ; gain = 0.000 ; free physical = 181 ; free virtual = 5798
INFO: [Common 17-1381] The checkpoint '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 09:51:44 2021...
