INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_project/lab444/project_1/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_project/lab444/project_1/project_1.srcs/sources_1/new/counter_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_project/lab444/project_1/project_1.srcs/sources_1/new/jk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_project/lab444/project_1/project_1.srcs/sim_1/new/counter_test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_test_tb
