Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:13:17 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div2_timing_summary_routed.rpt -pb operator_double_div2_timing_summary_routed.pb -rpx operator_double_div2_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div2
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                  446        0.049        0.000                      0                  446        0.470        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.597        0.000                      0                  446        0.049        0.000                      0                  446        0.470        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.322ns (20.247%)  route 1.268ns (79.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.832     2.262    ap_NS_fsm1
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[21]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[21]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.322ns (20.247%)  route 1.268ns (79.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.832     2.262    ap_NS_fsm1
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[23]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[23]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.322ns (20.247%)  route 1.268ns (79.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.832     2.262    ap_NS_fsm1
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[30]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[30]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.322ns (21.801%)  route 1.155ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.718     2.149    ap_NS_fsm1
    SLICE_X15Y67         FDRE                                         r  new_mant_V_1_reg_226_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X15Y67         FDRE                                         r  new_mant_V_1_reg_226_reg[45]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y67         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[45]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.322ns (21.801%)  route 1.155ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.718     2.149    ap_NS_fsm1
    SLICE_X15Y67         FDRE                                         r  new_mant_V_1_reg_226_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X15Y67         FDRE                                         r  new_mant_V_1_reg_226_reg[46]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y67         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[46]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.322ns (21.467%)  route 1.178ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.741     2.172    ap_NS_fsm1
    SLICE_X14Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X14Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[20]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y57         FDRE (Setup_fdre_C_CE)      -0.219     2.884    new_mant_V_1_reg_226_reg[20]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.322ns (21.960%)  route 1.144ns (78.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.708     2.138    ap_NS_fsm1
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[22]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[22]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.322ns (21.960%)  route 1.144ns (78.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.708     2.138    ap_NS_fsm1
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[24]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[24]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.322ns (21.960%)  route 1.144ns (78.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.708     2.138    ap_NS_fsm1
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[25]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[25]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            new_mant_V_1_reg_226_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.322ns (21.960%)  route 1.144ns (78.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.672     0.672    ap_clk
    SLICE_X9Y65          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.437     1.378    ap_CS_fsm_reg_n_0_[0]
    SLICE_X9Y65          LUT2 (Prop_lut2_I1_O)        0.053     1.431 r  p_Repl2_2_reg_214[0]_i_1/O
                         net (fo=66, routed)          0.708     2.138    ap_NS_fsm1
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=342, unset)          0.638     3.138    ap_clk
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[26]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.244     2.859    new_mant_V_1_reg_226_reg[26]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][22]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.122%)  route 0.066ns (39.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_226_reg[22]/Q
                         net (fo=2, routed)           0.066     0.450    operator_double_dcud_U2/Q[22]
    SLICE_X16Y56         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][22]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X16Y56         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][22]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][22]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][17]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.465%)  route 0.111ns (48.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X10Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  new_mant_V_1_reg_226_reg[17]/Q
                         net (fo=2, routed)           0.111     0.513    operator_double_dcud_U2/Q[17]
    SLICE_X10Y55         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][17]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X10Y55         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][17]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X10Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][17]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][35]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.242%)  route 0.112ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X14Y59         FDRE                                         r  new_mant_V_1_reg_226_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  new_mant_V_1_reg_226_reg[35]/Q
                         net (fo=2, routed)           0.112     0.514    operator_double_dcud_U2/Q[35]
    SLICE_X14Y58         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][35]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X14Y58         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][35]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][35]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][29]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.895%)  route 0.107ns (54.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X17Y56         FDRE                                         r  new_mant_V_1_reg_226_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  new_mant_V_1_reg_226_reg[29]/Q
                         net (fo=2, routed)           0.107     0.482    operator_double_dcud_U2/Q[29]
    SLICE_X18Y55         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][29]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X18Y55         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][29]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][29]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][23]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.648%)  route 0.152ns (60.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_226_reg[23]/Q
                         net (fo=2, routed)           0.152     0.535    operator_double_dcud_U2/Q[23]
    SLICE_X14Y55         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][23]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X14Y55         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][23]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][23]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][9]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.107ns (47.929%)  route 0.116ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X14Y59         FDRE                                         r  new_mant_V_1_reg_226_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  new_mant_V_1_reg_226_reg[9]/Q
                         net (fo=2, routed)           0.116     0.507    operator_double_dcud_U2/Q[9]
    SLICE_X16Y59         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][9]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X16Y59         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][9]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][9]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.545%)  route 0.067ns (34.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X9Y65          FDRE                                         r  ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.100     0.383 f  ap_CS_fsm_reg[8]/Q
                         net (fo=2, routed)           0.067     0.451    ap_done
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.028     0.479 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    ap_NS_fsm[1]
    SLICE_X8Y65          FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    ap_clk
    SLICE_X8Y65          FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][30]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.005%)  route 0.163ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X15Y57         FDRE                                         r  new_mant_V_1_reg_226_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_226_reg[30]/Q
                         net (fo=2, routed)           0.163     0.546    operator_double_dcud_U2/Q[30]
    SLICE_X16Y56         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][30]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X16Y56         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][30]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][30]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][11]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.529%)  route 0.115ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X9Y60          FDRE                                         r  new_mant_V_1_reg_226_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_226_reg[11]/Q
                         net (fo=2, routed)           0.115     0.498    operator_double_dcud_U2/Q[11]
    SLICE_X10Y60         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][11]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X10Y60         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][11]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X10Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.397    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][11]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_226_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.430%)  route 0.160ns (57.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.283     0.283    ap_clk
    SLICE_X14Y65         FDRE                                         r  new_mant_V_1_reg_226_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  new_mant_V_1_reg_226_reg[0]/Q
                         net (fo=2, routed)           0.160     0.561    operator_double_dcud_U2/Q[0]
    SLICE_X16Y65         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=342, unset)          0.298     0.298    operator_double_dcud_U2/ap_clk
    SLICE_X16Y65         SRL16E                                       r  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X9Y65   ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X8Y65   ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X17Y56  new_mant_V_1_reg_226_reg[27]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X17Y56  new_mant_V_1_reg_226_reg[28]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X17Y56  new_mant_V_1_reg_226_reg[29]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X14Y59  new_mant_V_1_reg_226_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X17Y66  operator_double_dbkb_U1/din1_cast_array_reg_r/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X10Y60  operator_double_dbkb_U1/dout_array_loop[4].din1_cast_array_reg[4][0]_operator_double_dbkb_U1_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X16Y66  operator_double_dbkb_U1/dout_array_loop_r_1/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X16Y66  operator_double_dbkb_U1/dout_array_loop_r_2/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y60  operator_double_dbkb_U1/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y65  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y58  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][10]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y60  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][11]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y58  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][12]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y58  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][13]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y55  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][14]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y55  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][27]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y56  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][28]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y55  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][29]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y60  operator_double_dbkb_U1/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y65  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][0]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y58  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][10]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y60  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][11]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y58  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][12]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y58  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][13]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y55  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][14]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y55  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][27]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y56  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][28]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y55  operator_double_dcud_U2/dout_array_loop[3].dout_array_reg[3][29]_srl4___operator_double_dbkb_U1_dout_array_loop_r_1/CLK



