

================================================================
== Vitis HLS Report for 'dataflow_in_loop_S2M'
================================================================
* Date:           Fri Aug 13 09:10:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_S2MM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |DMAWriteMM_U0                   |DMAWriteMM                   |        ?|        ?|          ?|          ?|     ?|     ?|     none|
        |FillLocalBuffer7_U0             |FillLocalBuffer7             |        ?|        ?|          ?|          ?|     ?|     ?|     none|
        |S2M_FormatLocalBuffer_U0        |S2M_FormatLocalBuffer        |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|     none|
        |dataflow_in_loop_S2M_entry4_U0  |dataflow_in_loop_S2M_entry4  |        0|        0|       0 ns|       0 ns|     0|     0|     none|
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|    1089|    748|    -|
|Instance         |        -|    -|     489|   1086|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1578|   1836|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |DMAWriteMM_U0                   |DMAWriteMM                   |        0|   0|  345|  621|    0|
    |FillLocalBuffer7_U0             |FillLocalBuffer7             |        0|   0|   79|  241|    0|
    |S2M_FormatLocalBuffer_U0        |S2M_FormatLocalBuffer        |        0|   0|   62|  150|    0|
    |dataflow_in_loop_S2M_entry4_U0  |dataflow_in_loop_S2M_entry4  |        0|   0|    3|   74|    0|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                           |                             |        0|   0|  489| 1086|    0|
    +--------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                    Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |axi_elt_dma_buffer_V_U     |dataflow_in_loop_S2M_axi_elt_dma_buffer_V     |        2|  0|   0|    0|   512|   32|     1|        16384|
    |stream_elt_dma_buffer_V_U  |dataflow_in_loop_S2M_stream_elt_dma_buffer_V  |        2|  0|   0|    0|  2048|    8|     1|        16384|
    +---------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                              |        4|  0|   0|    0|  2560|   40|     2|        32768|
    +---------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------------------------------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+
    |                                                            Name                                                            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------------------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+
    |DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_U  |        0|  99|   0|    -|     2|   31|       62|
    |DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U   |        0|  99|   0|    -|     3|   21|       63|
    |ddr_buffer_out_c2_U                                                                                                         |        0|  99|   0|    -|     2|   32|       64|
    |ddr_buffer_out_c_U                                                                                                          |        0|  99|   0|    -|     3|   32|       96|
    |image_h_c4_U                                                                                                                |        0|  99|   0|    -|     2|   21|       42|
    |image_h_c_U                                                                                                                 |        0|  99|   0|    -|     3|   21|       63|
    |image_w_c1_U                                                                                                                |        0|  99|   0|    -|     2|   32|       64|
    |image_w_c_U                                                                                                                 |        0|  99|   0|    -|     3|   32|       96|
    |invert_X_c_U                                                                                                                |        0|  99|   0|    -|     2|    1|        2|
    |invert_Y_c5_U                                                                                                               |        0|  99|   0|    -|     2|    1|        2|
    |invert_Y_c_U                                                                                                                |        0|  99|   0|    -|     3|    1|        3|
    +----------------------------------------------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                                                                                                       |        0|1089|   0|    0|    27|  225|      557|
    +----------------------------------------------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
|                                                           RTL Ports                                                          | Dir | Bits|  Protocol  |                                                     Source Object                                                     |    C Type    |
+------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
|STR_video_in_TDATA                                                                                                            |   in|    8|        axis|                                                                                                  STR_video_in_V_data_V|       pointer|
|STR_video_in_TKEEP                                                                                                            |   in|    1|        axis|                                                                                                  STR_video_in_V_keep_V|       pointer|
|STR_video_in_TSTRB                                                                                                            |   in|    1|        axis|                                                                                                  STR_video_in_V_strb_V|       pointer|
|STR_video_in_TUSER                                                                                                            |   in|    1|        axis|                                                                                                  STR_video_in_V_user_V|       pointer|
|STR_video_in_TLAST                                                                                                            |   in|    1|        axis|                                                                                                  STR_video_in_V_last_V|       pointer|
|STR_video_in_TVALID                                                                                                           |   in|    1|        axis|                                                                                                  STR_video_in_V_last_V|       pointer|
|STR_video_in_TREADY                                                                                                           |  out|    1|        axis|                                                                                                  STR_video_in_V_last_V|       pointer|
|image_w                                                                                                                       |   in|   32|     ap_none|                                                                                                                image_w|        scalar|
|image_w_ap_vld                                                                                                                |   in|    1|     ap_none|                                                                                                                image_w|        scalar|
|invert_X                                                                                                                      |   in|    1|     ap_none|                                                                                                               invert_X|        scalar|
|invert_X_ap_vld                                                                                                               |   in|    1|     ap_none|                                                                                                               invert_X|        scalar|
|m_axi_MM_video_out_AWVALID                                                                                                    |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWREADY                                                                                                    |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWADDR                                                                                                     |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWID                                                                                                       |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWLEN                                                                                                      |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWSIZE                                                                                                     |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWBURST                                                                                                    |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWLOCK                                                                                                     |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWCACHE                                                                                                    |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWPROT                                                                                                     |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWQOS                                                                                                      |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWREGION                                                                                                   |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_AWUSER                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WVALID                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WREADY                                                                                                     |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WDATA                                                                                                      |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WSTRB                                                                                                      |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WLAST                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WID                                                                                                        |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_WUSER                                                                                                      |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARVALID                                                                                                    |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARREADY                                                                                                    |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARADDR                                                                                                     |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARID                                                                                                       |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARLEN                                                                                                      |  out|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARSIZE                                                                                                     |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARBURST                                                                                                    |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARLOCK                                                                                                     |  out|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARCACHE                                                                                                    |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARPROT                                                                                                     |  out|    3|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARQOS                                                                                                      |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARREGION                                                                                                   |  out|    4|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_ARUSER                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RVALID                                                                                                     |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RREADY                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RDATA                                                                                                      |   in|   32|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RLAST                                                                                                      |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RID                                                                                                        |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RUSER                                                                                                      |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_RRESP                                                                                                      |   in|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BVALID                                                                                                     |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BREADY                                                                                                     |  out|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BRESP                                                                                                      |   in|    2|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BID                                                                                                        |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|m_axi_MM_video_out_BUSER                                                                                                      |   in|    1|       m_axi|                                                                                                           MM_video_out|       pointer|
|ddr_buffer_out                                                                                                                |   in|   32|     ap_none|                                                                                                         ddr_buffer_out|        scalar|
|ddr_buffer_out_ap_vld                                                                                                         |   in|    1|     ap_none|                                                                                                         ddr_buffer_out|        scalar|
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0         |   in|   31|     ap_none|  DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0|        scalar|
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_ap_vld  |   in|    1|     ap_none|  DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0|        scalar|
|image_h                                                                                                                       |   in|   21|     ap_none|                                                                                                                image_h|        scalar|
|image_h_ap_vld                                                                                                                |   in|    1|     ap_none|                                                                                                                image_h|        scalar|
|invert_Y                                                                                                                      |   in|    1|     ap_none|                                                                                                               invert_Y|        scalar|
|invert_Y_ap_vld                                                                                                               |   in|    1|     ap_none|                                                                                                               invert_Y|        scalar|
|ap_clk                                                                                                                        |   in|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
|ap_rst                                                                                                                        |   in|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
|ap_start                                                                                                                      |   in|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
|ap_done                                                                                                                       |  out|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
|ap_ready                                                                                                                      |  out|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
|ap_idle                                                                                                                       |  out|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
|ap_continue                                                                                                                   |   in|    1|  ap_ctrl_hs|                                                                                                   dataflow_in_loop_S2M|  return value|
+------------------------------------------------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%invert_Y_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %invert_Y" [src/data_mover_s2mm.cpp:21]   --->   Operation 8 'read' 'invert_Y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%image_h_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %image_h" [src/data_mover_s2mm.cpp:21]   --->   Operation 9 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0" [src/data_mover_s2mm.cpp:21]   --->   Operation 10 'read' 'DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ddr_buffer_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr_buffer_out" [src/data_mover_s2mm.cpp:21]   --->   Operation 11 'read' 'ddr_buffer_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%invert_X_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %invert_X" [src/data_mover_s2mm.cpp:21]   --->   Operation 12 'read' 'invert_X_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w" [src/data_mover_s2mm.cpp:21]   --->   Operation 13 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%invert_Y_c5 = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 14 'alloca' 'invert_Y_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%image_h_c4 = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 15 'alloca' 'image_h_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3 = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 16 'alloca' 'DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ddr_buffer_out_c2 = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 17 'alloca' 'ddr_buffer_out_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%invert_X_c = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 18 'alloca' 'invert_X_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%image_w_c1 = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 19 'alloca' 'image_w_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%invert_Y_c = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 20 'alloca' 'invert_Y_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%image_h_c = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 21 'alloca' 'image_h_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 22 'alloca' 'DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ddr_buffer_out_c = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 23 'alloca' 'ddr_buffer_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%image_w_c = alloca i32 1" [src/data_mover_s2mm.cpp:21]   --->   Operation 24 'alloca' 'image_w_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%call_ln21 = call void @dataflow_in_loop_S2M.entry4, i32 %image_w_read, i1 %invert_X_read, i32 %ddr_buffer_out_read, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read, i21 %image_h_read, i1 %invert_Y_read, i32 %image_w_c1, i1 %invert_X_c, i32 %ddr_buffer_out_c2, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3, i21 %image_h_c4, i1 %invert_Y_c5" [src/data_mover_s2mm.cpp:21]   --->   Operation 25 'call' 'call_ln21' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%call_ln21 = call void @FillLocalBuffer7, i8 %STR_video_in_V_data_V, i1 %STR_video_in_V_keep_V, i1 %STR_video_in_V_strb_V, i1 %STR_video_in_V_user_V, i1 %STR_video_in_V_last_V, i32 %image_w_c1, i1 %invert_X_c, i8 %stream_elt_dma_buffer_V, i32 %ddr_buffer_out_c2, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3, i21 %image_h_c4, i1 %invert_Y_c5, i32 %image_w_c, i32 %ddr_buffer_out_c, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c, i21 %image_h_c, i1 %invert_Y_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 26 'call' 'call_ln21' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln21 = call void @FillLocalBuffer7, i8 %STR_video_in_V_data_V, i1 %STR_video_in_V_keep_V, i1 %STR_video_in_V_strb_V, i1 %STR_video_in_V_user_V, i1 %STR_video_in_V_last_V, i32 %image_w_c1, i1 %invert_X_c, i8 %stream_elt_dma_buffer_V, i32 %ddr_buffer_out_c2, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3, i21 %image_h_c4, i1 %invert_Y_c5, i32 %image_w_c, i32 %ddr_buffer_out_c, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c, i21 %image_h_c, i1 %invert_Y_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 27 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln22 = call void @S2M_FormatLocalBuffer, i8 %stream_elt_dma_buffer_V, i32 %axi_elt_dma_buffer_V" [src/data_mover_s2mm.cpp:22]   --->   Operation 28 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln22 = call void @S2M_FormatLocalBuffer, i8 %stream_elt_dma_buffer_V, i32 %axi_elt_dma_buffer_V" [src/data_mover_s2mm.cpp:22]   --->   Operation 29 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln23 = call void @DMAWriteMM, i32 %MM_video_out, i32 %ddr_buffer_out_c, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c, i21 %image_h_c, i32 %image_w_c, i1 %invert_Y_c, i32 %axi_elt_dma_buffer_V" [src/data_mover_s2mm.cpp:23]   --->   Operation 30 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %STR_video_in_V_data_V, i1 %STR_video_in_V_keep_V, i1 %STR_video_in_V_strb_V, i1 %STR_video_in_V_user_V, i1 %STR_video_in_V_last_V, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln21 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [src/data_mover_s2mm.cpp:21]   --->   Operation 33 'specdataflowpipeline' 'specdataflowpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @image_w_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %image_w_c, i32 %image_w_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 34 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 35 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @ddr_buffer_out_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %ddr_buffer_out_c, i32 %ddr_buffer_out_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 36 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr_buffer_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 37 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%empty_23 = specchannel i32 @_ssdm_op_SpecChannel, void @DataMover_s2mm_32bits_IC_hls_KD_KD_stream_MD_hls_KD_KD_axis_MD_ap_uint_MD_8_OD_MC_AC_1ul_MC_AC_0ul_MC_AC_0ul_OD_MC_AC_0_OD_GC_MC_AC_ap_uint_MD_32_OD_AC_volatile_KC_MC_AC_int_MC_AC_int_MC_AC_ap_uint_MD_1_OD_MC_AC_ap_uint_MD_1_OD_JC_KD_K, i32 1, void @p_str, void @p_str, i32 3, i32 0, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 38 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 39 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @image_h_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i21 %image_h_c, i21 %image_h_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 40 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i21 %image_h_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 41 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @invert_Y_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %invert_Y_c, i1 %invert_Y_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 42 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i1 %invert_Y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 43 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @image_w_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %image_w_c1, i32 %image_w_c1" [src/data_mover_s2mm.cpp:21]   --->   Operation 44 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 45 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @invert_X_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %invert_X_c, i1 %invert_X_c" [src/data_mover_s2mm.cpp:21]   --->   Operation 46 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i1 %invert_X_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 47 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @ddr_buffer_out_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ddr_buffer_out_c2, i32 %ddr_buffer_out_c2" [src/data_mover_s2mm.cpp:21]   --->   Operation 48 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr_buffer_out_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 49 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @DataMover_s2mm_32bits_IC_hls_KD_KD_stream_MD_hls_KD_KD_axis_MD_ap_uint_MD_8_OD_MC_AC_1ul_MC_AC_0ul_MC_AC_0ul_OD_MC_AC_0_OD_GC_MC_AC_ap_uint_MD_32_OD_AC_volatile_KC_MC_AC_int_MC_AC_int_MC_AC_ap_uint_MD_1_OD_MC_AC_ap_uint_MD_1_OD_JC_KD_K_1, i32 1, void @p_str, void @p_str, i32 2, i32 0, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3" [src/data_mover_s2mm.cpp:21]   --->   Operation 50 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 51 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @image_h_c4_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i21 %image_h_c4, i21 %image_h_c4" [src/data_mover_s2mm.cpp:21]   --->   Operation 52 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i21 %image_h_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 53 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @invert_Y_c5_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %invert_Y_c5, i1 %invert_Y_c5" [src/data_mover_s2mm.cpp:21]   --->   Operation 54 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i1 %invert_Y_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [src/data_mover_s2mm.cpp:21]   --->   Operation 55 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln23 = call void @DMAWriteMM, i32 %MM_video_out, i32 %ddr_buffer_out_c, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c, i21 %image_h_c, i32 %image_w_c, i1 %invert_Y_c, i32 %axi_elt_dma_buffer_V" [src/data_mover_s2mm.cpp:23]   --->   Operation 56 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [src/data_mover_s2mm.cpp:23]   --->   Operation 57 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ STR_video_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STR_video_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STR_video_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STR_video_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STR_video_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ image_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MM_video_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr_buffer_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_Y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_elt_dma_buffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ axi_elt_dma_buffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
invert_Y_read                                                                                                              (read                ) [ 00000000]
image_h_read                                                                                                               (read                ) [ 00000000]
DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read (read                ) [ 00000000]
ddr_buffer_out_read                                                                                                        (read                ) [ 00000000]
invert_X_read                                                                                                              (read                ) [ 00000000]
image_w_read                                                                                                               (read                ) [ 00000000]
invert_Y_c5                                                                                                                (alloca              ) [ 01111111]
image_h_c4                                                                                                                 (alloca              ) [ 01111111]
DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3   (alloca              ) [ 01111111]
ddr_buffer_out_c2                                                                                                          (alloca              ) [ 01111111]
invert_X_c                                                                                                                 (alloca              ) [ 01111111]
image_w_c1                                                                                                                 (alloca              ) [ 01111111]
invert_Y_c                                                                                                                 (alloca              ) [ 00111111]
image_h_c                                                                                                                  (alloca              ) [ 00111111]
DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c    (alloca              ) [ 00111111]
ddr_buffer_out_c                                                                                                           (alloca              ) [ 00111111]
image_w_c                                                                                                                  (alloca              ) [ 00111111]
call_ln21                                                                                                                  (call                ) [ 00000000]
call_ln21                                                                                                                  (call                ) [ 00000000]
call_ln22                                                                                                                  (call                ) [ 00000000]
specinterface_ln0                                                                                                          (specinterface       ) [ 00000000]
specinterface_ln0                                                                                                          (specinterface       ) [ 00000000]
specdataflowpipeline_ln21                                                                                                  (specdataflowpipeline) [ 00000000]
empty                                                                                                                      (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_22                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_23                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_24                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_25                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_26                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_27                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_28                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_29                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_30                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
empty_31                                                                                                                   (specchannel         ) [ 00000000]
specinterface_ln21                                                                                                         (specinterface       ) [ 00000000]
call_ln23                                                                                                                  (call                ) [ 00000000]
ret_ln23                                                                                                                   (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="STR_video_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STR_video_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="STR_video_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STR_video_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="STR_video_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STR_video_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="STR_video_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STR_video_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="STR_video_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STR_video_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_X">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_X"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MM_video_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_video_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ddr_buffer_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_buffer_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_h">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_Y">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_Y"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_elt_dma_buffer_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_elt_dma_buffer_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_elt_dma_buffer_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_elt_dma_buffer_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_S2M.entry4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FillLocalBuffer7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S2M_FormatLocalBuffer"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DMAWriteMM"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_buffer_out_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataMover_s2mm_32bits_IC_hls_KD_KD_stream_MD_hls_KD_KD_axis_MD_ap_uint_MD_8_OD_MC_AC_1ul_MC_AC_0ul_MC_AC_0ul_OD_MC_AC_0_OD_GC_MC_AC_ap_uint_MD_32_OD_AC_volatile_KC_MC_AC_int_MC_AC_int_MC_AC_ap_uint_MD_1_OD_MC_AC_ap_uint_MD_1_OD_JC_KD_K"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_Y_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w_c1_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_X_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_buffer_out_c2_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataMover_s2mm_32bits_IC_hls_KD_KD_stream_MD_hls_KD_KD_axis_MD_ap_uint_MD_8_OD_MC_AC_1ul_MC_AC_0ul_MC_AC_0ul_OD_MC_AC_0_OD_GC_MC_AC_ap_uint_MD_32_OD_AC_volatile_KC_MC_AC_int_MC_AC_int_MC_AC_ap_uint_MD_1_OD_MC_AC_ap_uint_MD_1_OD_JC_KD_K_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h_c4_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_Y_c5_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="invert_Y_c5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="invert_Y_c5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="image_h_c4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_h_c4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ddr_buffer_out_c2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ddr_buffer_out_c2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="invert_X_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="invert_X_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="image_w_c1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_w_c1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="invert_Y_c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="invert_Y_c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="image_h_c_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_h_c/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ddr_buffer_out_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ddr_buffer_out_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="image_w_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_w_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="invert_Y_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invert_Y_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="image_h_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="21" slack="0"/>
<pin id="156" dir="0" index="1" bw="21" slack="0"/>
<pin id="157" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="31" slack="0"/>
<pin id="163" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ddr_buffer_out_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_buffer_out_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="invert_X_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="invert_X_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="image_w_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_DMAWriteMM_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="5"/>
<pin id="188" dir="0" index="3" bw="21" slack="5"/>
<pin id="189" dir="0" index="4" bw="21" slack="5"/>
<pin id="190" dir="0" index="5" bw="32" slack="5"/>
<pin id="191" dir="0" index="6" bw="1" slack="5"/>
<pin id="192" dir="0" index="7" bw="32" slack="0"/>
<pin id="193" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_FillLocalBuffer7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="0" index="3" bw="1" slack="0"/>
<pin id="202" dir="0" index="4" bw="1" slack="0"/>
<pin id="203" dir="0" index="5" bw="1" slack="0"/>
<pin id="204" dir="0" index="6" bw="32" slack="1"/>
<pin id="205" dir="0" index="7" bw="1" slack="1"/>
<pin id="206" dir="0" index="8" bw="8" slack="0"/>
<pin id="207" dir="0" index="9" bw="32" slack="1"/>
<pin id="208" dir="0" index="10" bw="31" slack="1"/>
<pin id="209" dir="0" index="11" bw="21" slack="1"/>
<pin id="210" dir="0" index="12" bw="1" slack="1"/>
<pin id="211" dir="0" index="13" bw="32" slack="1"/>
<pin id="212" dir="0" index="14" bw="32" slack="1"/>
<pin id="213" dir="0" index="15" bw="21" slack="1"/>
<pin id="214" dir="0" index="16" bw="21" slack="1"/>
<pin id="215" dir="0" index="17" bw="1" slack="1"/>
<pin id="216" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_S2M_FormatLocalBuffer_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="call_ln21_dataflow_in_loop_S2M_entry4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="32" slack="0"/>
<pin id="237" dir="0" index="4" bw="31" slack="0"/>
<pin id="238" dir="0" index="5" bw="21" slack="0"/>
<pin id="239" dir="0" index="6" bw="1" slack="0"/>
<pin id="240" dir="0" index="7" bw="32" slack="0"/>
<pin id="241" dir="0" index="8" bw="1" slack="0"/>
<pin id="242" dir="0" index="9" bw="32" slack="0"/>
<pin id="243" dir="0" index="10" bw="31" slack="0"/>
<pin id="244" dir="0" index="11" bw="21" slack="0"/>
<pin id="245" dir="0" index="12" bw="1" slack="0"/>
<pin id="246" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="invert_Y_c5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="invert_Y_c5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="image_h_c4_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="21" slack="0"/>
<pin id="262" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="image_h_c4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="ddr_buffer_out_c2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ddr_buffer_out_c2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="invert_X_c_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="invert_X_c "/>
</bind>
</comp>

<comp id="284" class="1005" name="image_w_c1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="image_w_c1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="invert_Y_c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="invert_Y_c "/>
</bind>
</comp>

<comp id="296" class="1005" name="image_h_c_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="21" slack="1"/>
<pin id="298" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="image_h_c "/>
</bind>
</comp>

<comp id="302" class="1005" name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="21" slack="1"/>
<pin id="304" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c "/>
</bind>
</comp>

<comp id="308" class="1005" name="ddr_buffer_out_c_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ddr_buffer_out_c "/>
</bind>
</comp>

<comp id="314" class="1005" name="image_w_c_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_w_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="197" pin=4"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="197" pin=5"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="197" pin=8"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="178" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="249"><net_src comp="172" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="250"><net_src comp="166" pin="2"/><net_sink comp="232" pin=3"/></net>

<net id="251"><net_src comp="160" pin="2"/><net_sink comp="232" pin=4"/></net>

<net id="252"><net_src comp="154" pin="2"/><net_sink comp="232" pin=5"/></net>

<net id="253"><net_src comp="148" pin="2"/><net_sink comp="232" pin=6"/></net>

<net id="257"><net_src comp="104" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="232" pin=12"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="197" pin=12"/></net>

<net id="263"><net_src comp="108" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="232" pin=11"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="197" pin=11"/></net>

<net id="269"><net_src comp="112" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="197" pin=10"/></net>

<net id="275"><net_src comp="116" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="232" pin=9"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="197" pin=9"/></net>

<net id="281"><net_src comp="120" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="197" pin=7"/></net>

<net id="287"><net_src comp="124" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="232" pin=7"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="197" pin=6"/></net>

<net id="293"><net_src comp="128" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="197" pin=17"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="299"><net_src comp="132" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="197" pin=16"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="305"><net_src comp="136" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="197" pin=15"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="311"><net_src comp="140" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="197" pin=14"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="317"><net_src comp="144" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="197" pin=13"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="184" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: STR_video_in_V_data_V | {}
	Port: STR_video_in_V_keep_V | {}
	Port: STR_video_in_V_strb_V | {}
	Port: STR_video_in_V_user_V | {}
	Port: STR_video_in_V_last_V | {}
	Port: MM_video_out | {6 7 }
	Port: stream_elt_dma_buffer_V | {2 3 }
	Port: axi_elt_dma_buffer_V | {4 5 }
 - Input state : 
	Port: dataflow_in_loop_S2M : STR_video_in_V_data_V | {2 3 }
	Port: dataflow_in_loop_S2M : STR_video_in_V_keep_V | {2 3 }
	Port: dataflow_in_loop_S2M : STR_video_in_V_strb_V | {2 3 }
	Port: dataflow_in_loop_S2M : STR_video_in_V_user_V | {2 3 }
	Port: dataflow_in_loop_S2M : STR_video_in_V_last_V | {2 3 }
	Port: dataflow_in_loop_S2M : image_w | {1 }
	Port: dataflow_in_loop_S2M : invert_X | {1 }
	Port: dataflow_in_loop_S2M : MM_video_out | {}
	Port: dataflow_in_loop_S2M : ddr_buffer_out | {1 }
	Port: dataflow_in_loop_S2M : DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0 | {1 }
	Port: dataflow_in_loop_S2M : image_h | {1 }
	Port: dataflow_in_loop_S2M : invert_Y | {1 }
	Port: dataflow_in_loop_S2M : stream_elt_dma_buffer_V | {4 5 }
	Port: dataflow_in_loop_S2M : axi_elt_dma_buffer_V | {6 7 }
  - Chain level:
	State 1
		call_ln21 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                                             Functional Unit                                                            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                                          grp_DMAWriteMM_fu_184                                                         |  8.1786 |   463   |   396   |
|   call   |                                                       grp_FillLocalBuffer7_fu_197                                                      |    0    |   106   |    91   |
|          |                                                    grp_S2M_FormatLocalBuffer_fu_224                                                    |  3.6532 |   101   |    64   |
|          |                                              call_ln21_dataflow_in_loop_S2M_entry4_fu_232                                              |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                                        invert_Y_read_read_fu_148                                                       |    0    |    0    |    0    |
|          |                                                        image_h_read_read_fu_154                                                        |    0    |    0    |    0    |
|   read   | DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_read_fu_160 |    0    |    0    |    0    |
|          |                                                     ddr_buffer_out_read_read_fu_166                                                    |    0    |    0    |    0    |
|          |                                                        invert_X_read_read_fu_172                                                       |    0    |    0    |    0    |
|          |                                                        image_w_read_read_fu_178                                                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                                                        | 11.8318 |   670   |   551   |
|----------|----------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                                |   FF   |
+--------------------------------------------------------------------------------------------------------------------------------+--------+
|DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_reg_266|   31   |
| DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_reg_302|   21   |
|                                                    ddr_buffer_out_c2_reg_272                                                   |   32   |
|                                                    ddr_buffer_out_c_reg_308                                                    |   32   |
|                                                       image_h_c4_reg_260                                                       |   21   |
|                                                        image_h_c_reg_296                                                       |   21   |
|                                                       image_w_c1_reg_284                                                       |   32   |
|                                                        image_w_c_reg_314                                                       |   32   |
|                                                       invert_X_c_reg_278                                                       |    1   |
|                                                       invert_Y_c5_reg_254                                                      |    1   |
|                                                       invert_Y_c_reg_290                                                       |    1   |
+--------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                              Total                                                             |   225  |
+--------------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   11   |   670  |   551  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   225  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   895  |   551  |
+-----------+--------+--------+--------+
