read -sv run_verilog_mid/adder_32b_10_90_26eb99c96beea33dfb8c08cd01df3282.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_90_26eb99c96beea33dfb8c08cd01df3282_yosys.v
