// Seed: 4121969286
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    input wor id_8,
    output wire id_9,
    input wire id_10,
    input tri id_11,
    input wire id_12,
    input wand id_13,
    input tri0 id_14,
    output wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    input wire id_18,
    input uwire id_19,
    output supply0 id_20,
    output tri id_21,
    input tri module_0,
    input tri0 id_23,
    input supply1 id_24,
    input wor id_25,
    input tri id_26,
    input supply1 id_27,
    input uwire id_28,
    output tri0 id_29,
    input wand id_30,
    output tri0 id_31,
    input wire id_32
);
  logic id_34;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    input uwire id_4
    , id_7,
    output wand id_5
);
  wire id_8;
  or primCall (id_3, id_7, id_8, id_4, id_0, id_1);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_4,
      id_0,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4,
      id_0,
      id_4
  );
endmodule
