Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 23 23:35:42 2024
| Host         : LAPTOP-RL1G882R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (201)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (201)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: P1/db_clk/r3_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pg/y_pad_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: w_back_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: w_down_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: w_start_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: w_startgame_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: w_up_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.480        0.000                      0                  401        0.167        0.000                      0                  401        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.480        0.000                      0                  251        0.167        0.000                      0                  251        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.362        0.000                      0                  150        0.506        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 eg/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eg/x_delta_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 2.392ns (32.263%)  route 5.022ns (67.737%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.570     5.091    eg/CLK
    SLICE_X11Y48         FDCE                                         r  eg/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  eg/y_ball_reg_reg[1]/Q
                         net (fo=25, routed)          0.998     6.545    eg/y_ball_reg_reg[9]_0[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.152     6.697 r  eg/x_delta_reg[9]_i_23__0/O
                         net (fo=7, routed)           0.825     7.522    eg/x_delta_reg[9]_i_23__0_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.324     7.846 r  eg/x_delta_reg[0]_P_i_61/O
                         net (fo=5, routed)           0.490     8.336    eg/x_delta_reg[0]_P_i_61_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I3_O)        0.328     8.664 r  eg/x_delta_reg[0]_P_i_75/O
                         net (fo=1, routed)           0.544     9.207    eg/x_delta_reg[0]_P_i_75_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.600 r  eg/x_delta_reg_reg[0]_P_i_56/CO[0]
                         net (fo=2, routed)           0.538    10.138    eg/x_delta_next374_in
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.367    10.505 f  eg/x_delta_reg[0]_P_i_20/O
                         net (fo=1, routed)           0.431    10.937    eg/x_delta_reg[0]_P_i_20_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.061 f  eg/x_delta_reg[0]_P_i_5__0/O
                         net (fo=1, routed)           0.431    11.491    eg/x_delta_reg[0]_P_i_5__0_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.615 r  eg/x_delta_reg[0]_P_i_1__1/O
                         net (fo=3, routed)           0.577    12.192    eg/x_delta_reg[0]_P_i_1__1_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I3_O)        0.124    12.316 r  eg/x_delta_reg[0]_C_i_1__1/O
                         net (fo=1, routed)           0.189    12.505    eg/x_delta_reg[0]_C_i_1__1_n_0
    SLICE_X12Y45         FDCE                                         r  eg/x_delta_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.450    14.791    eg/CLK
    SLICE_X12Y45         FDCE                                         r  eg/x_delta_reg_reg[0]_C/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)       -0.031    14.985    eg/x_delta_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 eg/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eg/x_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 2.392ns (32.248%)  route 5.026ns (67.752%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.570     5.091    eg/CLK
    SLICE_X11Y48         FDCE                                         r  eg/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  eg/y_ball_reg_reg[1]/Q
                         net (fo=25, routed)          0.998     6.545    eg/y_ball_reg_reg[9]_0[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.152     6.697 r  eg/x_delta_reg[9]_i_23__0/O
                         net (fo=7, routed)           0.825     7.522    eg/x_delta_reg[9]_i_23__0_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.324     7.846 r  eg/x_delta_reg[0]_P_i_61/O
                         net (fo=5, routed)           0.490     8.336    eg/x_delta_reg[0]_P_i_61_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I3_O)        0.328     8.664 r  eg/x_delta_reg[0]_P_i_75/O
                         net (fo=1, routed)           0.544     9.207    eg/x_delta_reg[0]_P_i_75_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.600 r  eg/x_delta_reg_reg[0]_P_i_56/CO[0]
                         net (fo=2, routed)           0.842    10.442    eg/x_delta_next374_in
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.367    10.809 r  eg/x_delta_reg[9]_i_15__0/O
                         net (fo=1, routed)           0.430    11.239    eg/x_delta_reg[9]_i_15__0_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.363 r  eg/x_delta_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.351    11.715    eg/x_delta_reg[9]_i_5__0_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.839 r  eg/x_delta_reg[9]_i_2__0/O
                         net (fo=1, routed)           0.546    12.385    eg/x_delta_reg[9]_i_2__0_n_0
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.509 r  eg/x_delta_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.509    eg/x_delta_reg[9]_i_1__0_n_0
    SLICE_X13Y46         FDCE                                         r  eg/x_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.450    14.791    eg/CLK
    SLICE_X13Y46         FDCE                                         r  eg/x_delta_reg_reg[9]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.031    15.047    eg/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 eg/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eg/x_delta_reg_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 2.268ns (32.313%)  route 4.751ns (67.687%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.570     5.091    eg/CLK
    SLICE_X11Y48         FDCE                                         r  eg/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  eg/y_ball_reg_reg[1]/Q
                         net (fo=25, routed)          0.998     6.545    eg/y_ball_reg_reg[9]_0[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.152     6.697 r  eg/x_delta_reg[9]_i_23__0/O
                         net (fo=7, routed)           0.825     7.522    eg/x_delta_reg[9]_i_23__0_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.324     7.846 r  eg/x_delta_reg[0]_P_i_61/O
                         net (fo=5, routed)           0.490     8.336    eg/x_delta_reg[0]_P_i_61_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I3_O)        0.328     8.664 r  eg/x_delta_reg[0]_P_i_75/O
                         net (fo=1, routed)           0.544     9.207    eg/x_delta_reg[0]_P_i_75_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.600 r  eg/x_delta_reg_reg[0]_P_i_56/CO[0]
                         net (fo=2, routed)           0.538    10.138    eg/x_delta_next374_in
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.367    10.505 f  eg/x_delta_reg[0]_P_i_20/O
                         net (fo=1, routed)           0.431    10.937    eg/x_delta_reg[0]_P_i_20_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.061 f  eg/x_delta_reg[0]_P_i_5__0/O
                         net (fo=1, routed)           0.431    11.491    eg/x_delta_reg[0]_P_i_5__0_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.124    11.615 r  eg/x_delta_reg[0]_P_i_1__1/O
                         net (fo=3, routed)           0.495    12.110    eg/x_delta_reg[0]_P_i_1__1_n_0
    SLICE_X13Y45         FDPE                                         r  eg/x_delta_reg_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.450    14.791    eg/CLK
    SLICE_X13Y45         FDPE                                         r  eg/x_delta_reg_reg[0]_P/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y45         FDPE (Setup_fdpe_C_CE)      -0.205    14.811    eg/x_delta_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 sg/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/x_delta_reg_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 2.155ns (30.904%)  route 4.818ns (69.096%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.556     5.077    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  sg/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.078     6.611    sg/y_ball_reg_reg[9]_0[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.735 r  sg/x_delta_reg[0]_P_i_12/O
                         net (fo=9, routed)           0.503     7.238    sg/x_delta_reg[0]_P_i_12_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.117     7.355 r  sg/y_delta_reg[9]_i_6/O
                         net (fo=6, routed)           0.858     8.214    sg/y_ball_reg_reg[9]_1
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.357     8.571 r  sg/x_delta_reg[2]_i_86/O
                         net (fo=1, routed)           0.000     8.571    sg/x_delta_reg[2]_i_86_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.927 r  sg/x_delta_reg_reg[2]_i_75/CO[0]
                         net (fo=1, routed)           0.770     9.697    sg/x_delta_next374_in
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.373    10.070 r  sg/x_delta_reg[2]_i_54/O
                         net (fo=1, routed)           0.165    10.235    sg/x_delta_reg[2]_i_54_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.359 r  sg/x_delta_reg[2]_i_21/O
                         net (fo=1, routed)           0.505    10.864    sg/x_delta_reg[2]_i_21_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  sg/x_delta_reg[2]_i_5/O
                         net (fo=3, routed)           0.472    11.460    sg/p_3_in__0[2]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.584 r  sg/x_delta_reg[0]_P_i_1/O
                         net (fo=1, routed)           0.467    12.050    sg/x_delta_reg[0]_P_i_1_n_0
    SLICE_X12Y31         FDPE                                         r  sg/x_delta_reg_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.440    14.781    sg/CLK
    SLICE_X12Y31         FDPE                                         r  sg/x_delta_reg_reg[0]_P/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y31         FDPE (Setup_fdpe_C_CE)      -0.169    14.837    sg/x_delta_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 pg/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.410ns (34.750%)  route 4.525ns (65.250%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.561     5.082    pg/CLK
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  pg/y_ball_reg_reg[2]/Q
                         net (fo=21, routed)          1.045     6.645    pg/y_ball_reg_reg[9]_0[2]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.152     6.797 r  pg/x_delta_reg[9]_i_14__0/O
                         net (fo=10, routed)          0.761     7.558    pg/x_delta_reg[9]_i_14__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.326     7.884 r  pg/x_delta_reg[9]_i_77/O
                         net (fo=1, routed)           0.338     8.222    pg/x_delta_reg[9]_i_77_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.620 r  pg/x_delta_reg_reg[9]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.620    pg/x_delta_reg_reg[9]_i_64_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.891 r  pg/x_delta_reg_reg[9]_i_40/CO[0]
                         net (fo=1, routed)           0.486     9.377    pg/x_delta_next375_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.373     9.750 r  pg/x_delta_reg[9]_i_23/O
                         net (fo=1, routed)           0.433    10.184    pg/x_delta_reg[9]_i_23_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    10.308 r  pg/x_delta_reg[9]_i_8/O
                         net (fo=1, routed)           0.489    10.797    pg/x_delta_reg[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.921 r  pg/x_delta_reg[9]_i_2/O
                         net (fo=3, routed)           0.459    11.380    pg/x_delta_reg[9]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  pg/x_delta_reg[9]_i_1/O
                         net (fo=2, routed)           0.514    12.018    pg/x_delta_reg
    SLICE_X11Y36         FDPE                                         r  pg/x_delta_reg_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.446    14.787    pg/CLK
    SLICE_X11Y36         FDPE                                         r  pg/x_delta_reg_reg[0]_P/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y36         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    pg/x_delta_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 pg/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.410ns (35.589%)  route 4.362ns (64.411%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.561     5.082    pg/CLK
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  pg/y_ball_reg_reg[2]/Q
                         net (fo=21, routed)          1.045     6.645    pg/y_ball_reg_reg[9]_0[2]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.152     6.797 r  pg/x_delta_reg[9]_i_14__0/O
                         net (fo=10, routed)          0.761     7.558    pg/x_delta_reg[9]_i_14__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.326     7.884 r  pg/x_delta_reg[9]_i_77/O
                         net (fo=1, routed)           0.338     8.222    pg/x_delta_reg[9]_i_77_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.620 r  pg/x_delta_reg_reg[9]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.620    pg/x_delta_reg_reg[9]_i_64_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.891 r  pg/x_delta_reg_reg[9]_i_40/CO[0]
                         net (fo=1, routed)           0.486     9.377    pg/x_delta_next375_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.373     9.750 r  pg/x_delta_reg[9]_i_23/O
                         net (fo=1, routed)           0.433    10.184    pg/x_delta_reg[9]_i_23_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    10.308 r  pg/x_delta_reg[9]_i_8/O
                         net (fo=1, routed)           0.489    10.797    pg/x_delta_reg[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.921 r  pg/x_delta_reg[9]_i_2/O
                         net (fo=3, routed)           0.459    11.380    pg/x_delta_reg[9]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.504 r  pg/x_delta_reg[9]_i_1/O
                         net (fo=2, routed)           0.350    11.854    pg/x_delta_reg
    SLICE_X9Y35          FDCE                                         r  pg/x_delta_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.445    14.786    pg/CLK
    SLICE_X9Y35          FDCE                                         r  pg/x_delta_reg_reg[9]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.820    pg/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 sg/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/x_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.155ns (33.107%)  route 4.354ns (66.893%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.556     5.077    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  sg/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.078     6.611    sg/y_ball_reg_reg[9]_0[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.735 r  sg/x_delta_reg[0]_P_i_12/O
                         net (fo=9, routed)           0.503     7.238    sg/x_delta_reg[0]_P_i_12_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.117     7.355 r  sg/y_delta_reg[9]_i_6/O
                         net (fo=6, routed)           0.858     8.214    sg/y_ball_reg_reg[9]_1
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.357     8.571 r  sg/x_delta_reg[2]_i_86/O
                         net (fo=1, routed)           0.000     8.571    sg/x_delta_reg[2]_i_86_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.927 r  sg/x_delta_reg_reg[2]_i_75/CO[0]
                         net (fo=1, routed)           0.770     9.697    sg/x_delta_next374_in
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.373    10.070 r  sg/x_delta_reg[2]_i_54/O
                         net (fo=1, routed)           0.165    10.235    sg/x_delta_reg[2]_i_54_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.359 r  sg/x_delta_reg[2]_i_21/O
                         net (fo=1, routed)           0.505    10.864    sg/x_delta_reg[2]_i_21_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  sg/x_delta_reg[2]_i_5/O
                         net (fo=3, routed)           0.475    11.463    sg/p_3_in__0[2]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.587 r  sg/x_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.587    sg/x_delta_reg[2]_i_1_n_0
    SLICE_X13Y30         FDCE                                         r  sg/x_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.439    14.780    sg/CLK
    SLICE_X13Y30         FDCE                                         r  sg/x_delta_reg_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.029    15.034    sg/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 pg/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.286ns (35.680%)  route 4.121ns (64.320%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.561     5.082    pg/CLK
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  pg/y_ball_reg_reg[2]/Q
                         net (fo=21, routed)          1.045     6.645    pg/y_ball_reg_reg[9]_0[2]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.152     6.797 r  pg/x_delta_reg[9]_i_14__0/O
                         net (fo=10, routed)          0.761     7.558    pg/x_delta_reg[9]_i_14__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.326     7.884 r  pg/x_delta_reg[9]_i_77/O
                         net (fo=1, routed)           0.338     8.222    pg/x_delta_reg[9]_i_77_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.620 r  pg/x_delta_reg_reg[9]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.620    pg/x_delta_reg_reg[9]_i_64_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.891 r  pg/x_delta_reg_reg[9]_i_40/CO[0]
                         net (fo=1, routed)           0.486     9.377    pg/x_delta_next375_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.373     9.750 r  pg/x_delta_reg[9]_i_23/O
                         net (fo=1, routed)           0.433    10.184    pg/x_delta_reg[9]_i_23_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    10.308 r  pg/x_delta_reg[9]_i_8/O
                         net (fo=1, routed)           0.489    10.797    pg/x_delta_reg[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.921 r  pg/x_delta_reg[9]_i_2/O
                         net (fo=3, routed)           0.568    11.489    pg/x_delta_reg[9]_i_2_n_0
    SLICE_X9Y35          FDCE                                         r  pg/x_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.445    14.786    pg/CLK
    SLICE_X9Y35          FDCE                                         r  pg/x_delta_reg_reg[9]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDCE (Setup_fdce_C_D)       -0.067    14.958    pg/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 sg/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/x_delta_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.155ns (33.231%)  route 4.330ns (66.769%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.556     5.077    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  sg/y_ball_reg_reg[1]/Q
                         net (fo=26, routed)          1.078     6.611    sg/y_ball_reg_reg[9]_0[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.735 r  sg/x_delta_reg[0]_P_i_12/O
                         net (fo=9, routed)           0.503     7.238    sg/x_delta_reg[0]_P_i_12_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.117     7.355 r  sg/y_delta_reg[9]_i_6/O
                         net (fo=6, routed)           0.858     8.214    sg/y_ball_reg_reg[9]_1
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.357     8.571 r  sg/x_delta_reg[2]_i_86/O
                         net (fo=1, routed)           0.000     8.571    sg/x_delta_reg[2]_i_86_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.927 r  sg/x_delta_reg_reg[2]_i_75/CO[0]
                         net (fo=1, routed)           0.770     9.697    sg/x_delta_next374_in
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.373    10.070 r  sg/x_delta_reg[2]_i_54/O
                         net (fo=1, routed)           0.165    10.235    sg/x_delta_reg[2]_i_54_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.359 r  sg/x_delta_reg[2]_i_21/O
                         net (fo=1, routed)           0.505    10.864    sg/x_delta_reg[2]_i_21_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  sg/x_delta_reg[2]_i_5/O
                         net (fo=3, routed)           0.450    11.438    sg/p_3_in__0[2]
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  sg/x_delta_reg[0]_C_i_1/O
                         net (fo=1, routed)           0.000    11.562    sg/x_delta_reg[0]_C_i_1_n_0
    SLICE_X13Y31         FDCE                                         r  sg/x_delta_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.440    14.781    sg/CLK
    SLICE_X13Y31         FDCE                                         r  sg/x_delta_reg_reg[0]_C/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.029    15.035    sg/x_delta_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 pg/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/x_delta_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.410ns (37.601%)  route 3.999ns (62.399%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.561     5.082    pg/CLK
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  pg/y_ball_reg_reg[2]/Q
                         net (fo=21, routed)          1.045     6.645    pg/y_ball_reg_reg[9]_0[2]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.152     6.797 r  pg/x_delta_reg[9]_i_14__0/O
                         net (fo=10, routed)          0.761     7.558    pg/x_delta_reg[9]_i_14__0_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.326     7.884 r  pg/x_delta_reg[9]_i_77/O
                         net (fo=1, routed)           0.338     8.222    pg/x_delta_reg[9]_i_77_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.620 r  pg/x_delta_reg_reg[9]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.620    pg/x_delta_reg_reg[9]_i_64_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.891 r  pg/x_delta_reg_reg[9]_i_40/CO[0]
                         net (fo=1, routed)           0.486     9.377    pg/x_delta_next375_in
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.373     9.750 r  pg/x_delta_reg[9]_i_23/O
                         net (fo=1, routed)           0.433    10.184    pg/x_delta_reg[9]_i_23_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124    10.308 r  pg/x_delta_reg[9]_i_8/O
                         net (fo=1, routed)           0.489    10.797    pg/x_delta_reg[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.921 r  pg/x_delta_reg[9]_i_2/O
                         net (fo=3, routed)           0.447    11.368    pg/x_delta_reg[9]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.492 r  pg/x_delta_reg[0]_C_i_1__0/O
                         net (fo=1, routed)           0.000    11.492    pg/x_delta_reg[0]_C_i_1__0_n_0
    SLICE_X10Y35         FDCE                                         r  pg/x_delta_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.446    14.787    pg/CLK
    SLICE_X10Y35         FDCE                                         r  pg/x_delta_reg_reg[0]_C/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y35         FDCE (Setup_fdce_C_D)        0.081    15.093    pg/x_delta_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  3.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 eg/y_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eg/y_ball_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.355ns (65.697%)  route 0.185ns (34.303%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.567     1.450    eg/CLK
    SLICE_X11Y49         FDPE                                         r  eg/y_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.591 r  eg/y_ball_reg_reg[7]/Q
                         net (fo=20, routed)          0.185     1.776    eg/y_ball_reg_reg[9]_0[7]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  eg/y_ball_reg[7]_i_6__1/O
                         net (fo=1, routed)           0.000     1.821    eg/y_ball_reg[7]_i_6__1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.936 r  eg/y_ball_reg_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    eg/y_ball_reg_reg[7]_i_1__1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  eg/y_ball_reg_reg[9]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.990    eg/y_ball_reg_reg[9]_i_1__0_n_7
    SLICE_X11Y50         FDCE                                         r  eg/y_ball_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     1.962    eg/CLK
    SLICE_X11Y50         FDCE                                         r  eg/y_ball_reg_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.105     1.823    eg/y_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 P1/db_clk/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/db_clk/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.581     1.464    P1/db_clk/CLK
    SLICE_X5Y26          FDRE                                         r  P1/db_clk/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  P1/db_clk/r2_reg/Q
                         net (fo=1, routed)           0.122     1.727    P1/db_clk/r2
    SLICE_X4Y26          FDRE                                         r  P1/db_clk/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.849     1.976    P1/db_clk/CLK
    SLICE_X4Y26          FDRE                                         r  P1/db_clk/r3_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.070     1.547    P1/db_clk/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.583     1.466    pg/CLK
    SLICE_X2Y26          FDCE                                         r  pg/y_pad_next_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  pg/y_pad_next_reg[2]_C/Q
                         net (fo=1, routed)           0.082     1.712    pg/y_pad_next_reg[2]_C_n_0
    SLICE_X3Y26          LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  pg/y_pad_reg[2]_i_1/O
                         net (fo=3, routed)           0.000     1.757    pg/y_pad_reg[2]_i_1_n_0
    SLICE_X3Y26          FDPE                                         r  pg/y_pad_next_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.851     1.978    pg/CLK
    SLICE_X3Y26          FDPE                                         r  pg/y_pad_next_reg[2]_P/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDPE (Hold_fdpe_C_D)         0.091     1.570    pg/y_pad_next_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pg/y_pad_next_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.585     1.468    pg/CLK
    SLICE_X2Y27          FDCE                                         r  pg/y_pad_next_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  pg/y_pad_next_reg[4]_C/Q
                         net (fo=1, routed)           0.082     1.714    pg/y_pad_next_reg[4]_C_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.759 r  pg/y_pad_reg[4]_i_1/O
                         net (fo=3, routed)           0.000     1.759    pg/y_pad_reg[4]_i_1_n_0
    SLICE_X3Y27          FDPE                                         r  pg/y_pad_next_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.853     1.980    pg/CLK
    SLICE_X3Y27          FDPE                                         r  pg/y_pad_next_reg[4]_P/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDPE (Hold_fdpe_C_D)         0.091     1.572    pg/y_pad_next_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 P1/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataLight_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.480%)  route 0.122ns (39.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.580     1.463    P1/CLK
    SLICE_X7Y25          FDRE                                         r  P1/keycode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  P1/keycode_reg[5]/Q
                         net (fo=12, routed)          0.122     1.726    P1/keycode[5]
    SLICE_X7Y27          LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  P1/dataLight_i_2/O
                         net (fo=1, routed)           0.000     1.771    P1_n_7
    SLICE_X7Y27          FDRE                                         r  dataLight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.851     1.978    clk_100MHz_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  dataLight_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.091     1.570    dataLight_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 eg/y_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eg/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.391ns (67.839%)  route 0.185ns (32.161%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.567     1.450    eg/CLK
    SLICE_X11Y49         FDPE                                         r  eg/y_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.591 r  eg/y_ball_reg_reg[7]/Q
                         net (fo=20, routed)          0.185     1.776    eg/y_ball_reg_reg[9]_0[7]
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  eg/y_ball_reg[7]_i_6__1/O
                         net (fo=1, routed)           0.000     1.821    eg/y_ball_reg[7]_i_6__1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.936 r  eg/y_ball_reg_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    eg/y_ball_reg_reg[7]_i_1__1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.026 r  eg/y_ball_reg_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.026    eg/y_ball_reg_reg[9]_i_1__0_n_6
    SLICE_X11Y50         FDCE                                         r  eg/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     1.962    eg/CLK
    SLICE_X11Y50         FDCE                                         r  eg/y_ball_reg_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.105     1.823    eg/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pg/y_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.561     1.444    pg/CLK
    SLICE_X9Y33          FDPE                                         r  pg/y_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  pg/y_delta_reg_reg[0]/Q
                         net (fo=3, routed)           0.098     1.683    pg/y_delta_reg_reg_n_0_[0]
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.728 r  pg/y_ball_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     1.728    pg/y_ball_reg[3]_i_9_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.798 r  pg/y_ball_reg_reg[3]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.798    pg/y_ball_reg_reg[3]_i_1__0_n_7
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.829     1.956    pg/CLK
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y33          FDCE (Hold_fdce_C_D)         0.134     1.591    pg/y_ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 w_startgame_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_startgame_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.970%)  route 0.129ns (41.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  w_startgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  w_startgame_reg/Q
                         net (fo=10, routed)          0.129     1.710    P1/w_startgame_reg
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  P1/w_startgame_i_1/O
                         net (fo=1, routed)           0.000     1.755    P1_n_4
    SLICE_X9Y27          FDRE                                         r  w_startgame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.823     1.950    clk_100MHz_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  w_startgame_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.091     1.530    w_startgame_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pg/y_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_ball_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.284ns (74.305%)  route 0.098ns (25.695%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.561     1.444    pg/CLK
    SLICE_X9Y33          FDPE                                         r  pg/y_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  pg/y_delta_reg_reg[0]/Q
                         net (fo=3, routed)           0.098     1.683    pg/y_delta_reg_reg_n_0_[0]
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.048     1.731 r  pg/y_ball_reg[3]_i_5__1/O
                         net (fo=1, routed)           0.000     1.731    pg/y_ball_reg[3]_i_5__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.826 r  pg/y_ball_reg_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.826    pg/y_ball_reg_reg[3]_i_1__0_n_6
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.829     1.956    pg/CLK
    SLICE_X8Y33          FDCE                                         r  pg/y_ball_reg_reg[1]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y33          FDCE (Hold_fdce_C_D)         0.134     1.591    pg/y_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 P1/db_data/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P1/db_data/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.581     1.464    P1/db_data/CLK
    SLICE_X4Y26          FDRE                                         r  P1/db_data/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  P1/db_data/r1_reg/Q
                         net (fo=1, routed)           0.172     1.777    P1/db_data/r1_reg_n_0
    SLICE_X4Y26          FDRE                                         r  P1/db_data/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.849     1.976    P1/db_data/CLK
    SLICE_X4Y26          FDRE                                         r  P1/db_data/r2_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.070     1.534    P1/db_data/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X14Y45   eg/x_ball_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y45   eg/x_ball_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y45   eg/x_ball_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y45   eg/x_ball_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46   eg/x_ball_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46   eg/x_ball_reg_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    pg/x_ball_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    pg/x_ball_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   eg/y_pad_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   eg/y_pad_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   eg/y_pad_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   eg/y_pad_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    pg/y_ball_reg_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   eg/x_ball_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   eg/x_ball_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   eg/x_ball_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   eg/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   eg/x_ball_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46   eg/x_ball_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    eg/y_delta_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    pg/y_pad_next_reg[4]_P/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    P1/db_clk/r1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    P1/db_clk/r2_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[8]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 2.011ns (33.659%)  route 3.964ns (66.341%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.734 r  pg/y_pad_next_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.734    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.049 r  pg/y_pad_next_reg[8]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.659     9.708    pg/y_pad_next[8]
    SLICE_X3Y30          LUT4 (Prop_lut4_I1_O)        0.335    10.043 f  pg/y_pad_next_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           1.079    11.122    pg/y_pad_next_reg[8]_LDC_i_2_n_0
    SLICE_X1Y32          FDCE                                         f  pg/y_pad_next_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.511    14.852    pg/CLK
    SLICE_X1Y32          FDCE                                         r  pg/y_pad_next_reg[8]_C/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Recov_fdce_C_CLR)     -0.607    14.484    pg/y_pad_next_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.983ns (34.956%)  route 3.690ns (65.044%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.734 r  pg/y_pad_next_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.734    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.049 f  pg/y_pad_next_reg[8]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.659     9.708    pg/y_pad_next[8]
    SLICE_X3Y30          LUT4 (Prop_lut4_I1_O)        0.307    10.015 f  pg/y_pad_next_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.805    10.820    pg/y_pad_next_reg[8]_LDC_i_1_n_0
    SLICE_X0Y32          FDPE                                         f  pg/y_pad_next_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.511    14.852    pg/CLK
    SLICE_X0Y32          FDPE                                         r  pg/y_pad_next_reg[8]_P/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDPE (Recov_fdpe_C_PRE)     -0.359    14.732    pg/y_pad_next_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.990ns (35.147%)  route 3.672ns (64.853%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.734 r  pg/y_pad_next_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.734    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.057 f  pg/y_pad_next_reg[8]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.500     9.557    pg/y_pad_next[6]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.306     9.863 f  pg/y_pad_next_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.946    10.809    pg/y_pad_next_reg[6]_LDC_i_1_n_0
    SLICE_X2Y28          FDPE                                         f  pg/y_pad_next_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.507    14.848    pg/CLK
    SLICE_X2Y28          FDPE                                         r  pg/y_pad_next_reg[6]_P/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y28          FDPE (Recov_fdpe_C_PRE)     -0.361    14.726    pg/y_pad_next_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.375ns (25.092%)  route 4.105ns (74.908%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.632     8.080    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     8.204 r  pg/y_pad_next_reg[4]_LDC_i_9/O
                         net (fo=1, routed)           0.000     8.204    pg/y_pad_next_reg[4]_LDC_i_9_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.456 f  pg/y_pad_next_reg[4]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.652     9.107    pg/y_pad_next[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.295     9.402 f  pg/y_pad_next_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.225    10.627    pg/y_pad_next_reg[1]_LDC_i_1_n_0
    SLICE_X8Y29          FDPE                                         f  pg/y_pad_next_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.439    14.780    pg/CLK
    SLICE_X8Y29          FDPE                                         r  pg/y_pad_next_reg[1]_P/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.361    14.644    pg/y_pad_next_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[9]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.992ns (36.844%)  route 3.415ns (63.156%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.734 r  pg/y_pad_next_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.734    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.851 r  pg/y_pad_next_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.851    pg/y_pad_next_reg[8]_LDC_i_3_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.070 f  pg/y_pad_next_reg[9]_LDC_i_4/O[0]
                         net (fo=2, routed)           0.307     9.377    pg/y_pad_next[9]
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.672 f  pg/y_pad_next_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.882    10.554    pg/y_pad_next_reg[9]_LDC_i_1_n_0
    SLICE_X1Y31          FDPE                                         f  pg/y_pad_next_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.509    14.850    pg/CLK
    SLICE_X1Y31          FDPE                                         r  pg/y_pad_next_reg[9]_P/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDPE (Recov_fdpe_C_PRE)     -0.359    14.730    pg/y_pad_next_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.707ns (32.223%)  route 3.590ns (67.777%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.779 r  pg/y_pad_next_reg[4]_LDC_i_3/O[2]
                         net (fo=2, routed)           0.559     9.337    pg/y_pad_next[3]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.301     9.638 f  pg/y_pad_next_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.806    10.445    pg/y_pad_next_reg[3]_LDC_i_2_n_0
    SLICE_X4Y31          FDCE                                         f  pg/y_pad_next_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.507    14.848    pg/CLK
    SLICE_X4Y31          FDCE                                         r  pg/y_pad_next_reg[3]_C/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.668    pg/y_pad_next_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.807ns (34.857%)  route 3.377ns (65.143%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.844 r  pg/y_pad_next_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.644     9.488    pg/y_pad_next[4]
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.336     9.824 f  pg/y_pad_next_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.508    10.331    pg/y_pad_next_reg[4]_LDC_i_2_n_0
    SLICE_X2Y27          FDCE                                         f  pg/y_pad_next_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.505    14.846    pg/CLK
    SLICE_X2Y27          FDCE                                         r  pg/y_pad_next_reg[4]_C/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y27          FDCE (Recov_fdce_C_CLR)     -0.522    14.563    pg/y_pad_next_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.778ns (33.688%)  route 3.500ns (66.312%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.844 f  pg/y_pad_next_reg[4]_LDC_i_3/O[3]
                         net (fo=2, routed)           0.644     9.488    pg/y_pad_next[4]
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.307     9.795 f  pg/y_pad_next_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.631    10.425    pg/y_pad_next_reg[4]_LDC_i_1_n_0
    SLICE_X3Y27          FDPE                                         f  pg/y_pad_next_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.505    14.846    pg/CLK
    SLICE_X3Y27          FDPE                                         r  pg/y_pad_next_reg[4]_P/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y27          FDPE (Recov_fdpe_C_PRE)     -0.359    14.726    pg/y_pad_next_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.990ns (38.200%)  route 3.219ns (61.800%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.629     8.077    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.124     8.201 r  pg/y_pad_next_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     8.201    pg/y_pad_next_reg[4]_LDC_i_8_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.734 r  pg/y_pad_next_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.734    pg/y_pad_next_reg[4]_LDC_i_3_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.057 r  pg/y_pad_next_reg[8]_LDC_i_3/O[1]
                         net (fo=2, routed)           0.497     9.554    pg/y_pad_next[6]
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.306     9.860 f  pg/y_pad_next_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.497    10.357    pg/y_pad_next_reg[6]_LDC_i_2_n_0
    SLICE_X1Y28          FDCE                                         f  pg/y_pad_next_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.507    14.848    pg/CLK
    SLICE_X1Y28          FDCE                                         r  pg/y_pad_next_reg[6]_C/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.682    pg/y_pad_next_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 pg/y_pad_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/y_pad_next_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.403ns (28.233%)  route 3.566ns (71.767%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.626     5.147    pg/CLK
    SLICE_X1Y30          FDCE                                         r  pg/y_pad_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pg/y_pad_reg_reg[5]/Q
                         net (fo=17, routed)          1.165     6.768    pg/y_pad_reg_reg[9]_0[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  pg/y_pad_next_reg[8]_LDC_i_12/O
                         net (fo=5, routed)           0.431     7.324    pg/y_pad_next_reg[8]_LDC_i_12_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  pg/y_pad_next_reg[8]_LDC_i_10/O
                         net (fo=4, routed)           0.632     8.080    pg/y_pad_next_reg[8]_LDC_i_10_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     8.204 r  pg/y_pad_next_reg[4]_LDC_i_9/O
                         net (fo=1, routed)           0.000     8.204    pg/y_pad_next_reg[4]_LDC_i_9_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.456 r  pg/y_pad_next_reg[4]_LDC_i_3/O[0]
                         net (fo=2, routed)           0.652     9.107    pg/y_pad_next[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.323     9.430 f  pg/y_pad_next_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.686    10.117    pg/y_pad_next_reg[1]_LDC_i_2_n_0
    SLICE_X7Y30          FDCE                                         f  pg/y_pad_next_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.506    14.847    pg/CLK
    SLICE_X7Y30          FDCE                                         r  pg/y_pad_next_reg[1]_C/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y30          FDCE (Recov_fdce_C_CLR)     -0.613    14.459    pg/y_pad_next_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.568%)  route 0.246ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.246     1.833    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y30         FDPE                                         f  sg/y_ball_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.826     1.953    sg/CLK
    SLICE_X11Y30         FDPE                                         r  sg/y_ball_reg_reg[4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X11Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     1.327    sg/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.568%)  route 0.246ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.246     1.833    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y30         FDPE                                         f  sg/y_ball_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.826     1.953    sg/CLK
    SLICE_X11Y30         FDPE                                         r  sg/y_ball_reg_reg[5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X11Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     1.327    sg/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.568%)  route 0.246ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.246     1.833    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y30         FDPE                                         f  sg/y_ball_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.826     1.953    sg/CLK
    SLICE_X11Y30         FDPE                                         r  sg/y_ball_reg_reg[6]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X11Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     1.327    sg/y_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.568%)  route 0.246ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.246     1.833    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y30         FDPE                                         f  sg/y_ball_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.826     1.953    sg/CLK
    SLICE_X11Y30         FDPE                                         r  sg/y_ball_reg_reg[7]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X11Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     1.327    sg/y_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.634%)  route 0.292ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.292     1.879    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y29         FDCE                                         f  sg/y_ball_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.825     1.952    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.329    sg/y_ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.634%)  route 0.292ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.292     1.879    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y29         FDCE                                         f  sg/y_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.825     1.952    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.329    sg/y_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.634%)  route 0.292ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.292     1.879    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y29         FDCE                                         f  sg/y_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.825     1.952    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.329    sg/y_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.634%)  route 0.292ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.292     1.879    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y29         FDCE                                         f  sg/y_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.825     1.952    sg/CLK
    SLICE_X11Y29         FDCE                                         r  sg/y_ball_reg_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.145     1.329    sg/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.680%)  route 0.319ns (68.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.319     1.906    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y31         FDCE                                         f  sg/y_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.827     1.954    sg/CLK
    SLICE_X11Y31         FDCE                                         r  sg/y_ball_reg_reg[8]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X11Y31         FDCE (Remov_fdce_C_CLR)     -0.145     1.331    sg/y_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 w_back_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/y_ball_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.680%)  route 0.319ns (68.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.439    clk_100MHz_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  w_back_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 f  w_back_reg/Q
                         net (fo=107, routed)         0.319     1.906    sg/x_delta_reg_reg[0]_C_0
    SLICE_X11Y31         FDCE                                         f  sg/y_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.827     1.954    sg/CLK
    SLICE_X11Y31         FDCE                                         r  sg/y_ball_reg_reg[9]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X11Y31         FDCE (Remov_fdce_C_CLR)     -0.145     1.331    sg/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.575    





