<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ise_project_files.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ALU_control.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_control.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="processor_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_control_unit.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_toplevel.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1381080073" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="2004418741760600213" xil_pn:start_ts="1381080018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1380978016" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1380978016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381080026" xil_pn:in_ck="3943618921650632610" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1381080026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/ALU_control.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/control_unit.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/mips_functions_pkg.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/processor.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/processor_tb.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/program_counter.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/sign_extender.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/sign_extender_tb.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/simple_multiplexer.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/adder.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/alu.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/alu_1bit.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/com.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/full_adder.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/memory.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/mips_constant_pkg.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/register_file.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/tb_toplevel.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/toplevel.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/tb_control_unit.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/tb_program_counter.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1381080026" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3623050530995557290" xil_pn:start_ts="1381080026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381080026" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3144195386269199572" xil_pn:start_ts="1381080026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380978016" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4697832541985227280" xil_pn:start_ts="1380978016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381080026" xil_pn:in_ck="3943618921650632610" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1381080026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/ALU_control.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/control_unit.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/mips_functions_pkg.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/processor.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/processor_tb.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/program_counter.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/sign_extender.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/sign_extender_tb.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/simple_multiplexer.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/adder.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/alu.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/alu_1bit.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/com.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/full_adder.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/memory.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/mips_constant_pkg.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/register_file.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/tb_toplevel.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/supplied/toplevel.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/tb_control_unit.vhd"/>
      <outfile xil_pn:name="../supportFiles_13/hardware/tb_program_counter.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1381080028" xil_pn:in_ck="3943618921650632610" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="889151390353550919" xil_pn:start_ts="1381080026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_toplevel.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
