
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202411050908]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.47 (git sha1 647d61dd9, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).
Found 0 SCCs in module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Found 0 SCCs in module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Found 0 SCCs in module demo_01_impl.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing demo_01_impl.$auto$verificsva.cc:363:getAccept$35 ($adff): ARST=\reset, D=\a, Q=$auto$verificsva.cc:294:getAccept$24
Replacing demo_01_impl.$auto$verificsva.cc:1820:import$48 ($adff): ARST=\reset, D=$auto$rtlil.cc:2772:Or$44, Q=$auto$verificsva.cc:1818:import$46
Replacing demo_01_impl.$auto$verificsva.cc:1819:import$47 ($adff): ARST=\reset, D=$auto$rtlil.cc:2724:Not$42, Q=$auto$verificsva.cc:1817:import$45

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \demo_01_impl..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Removed 4 unused cells and 4 unused wires.
<suppressed ~8 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module demo_01_impl...
Checking module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)...
Checking module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)...
Checking module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo_01_impl.
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo_01_impl'.
Finding identical cells in module `\seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Removed 3 unused cells and 3 unused wires.
<suppressed ~6 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: f0d1d36e9b, CPU: user 0.02s system 0.01s, MEM: 27.50 MB peak
Yosys 0.47 (git sha1 647d61dd9, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 29% 4x opt_clean (0 sec), 12% 1x opt_expr (0 sec), ...
