{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3009, "design__instance__area": 67500.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11224979162216187, "power__switching__total": 0.08200574666261673, "power__leakage__total": 6.809582941968984e-07, "power__total": 0.19425621628761292, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.297029, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.297029, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.581618, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.486843, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.581618, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.728249, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.540679, "clock__skew__worst_setup": 0.189982, "timing__hold__ws": 0.25213, "timing__setup__ws": -5.330498, "timing__hold__tns": 0.0, "timing__setup__tns": -631.051575, "timing__hold__wns": 0.0, "timing__setup__wns": -5.330498, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.25213, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 454, "timing__setup_r2r__ws": -5.330498, "timing__setup_r2r_vio__count": 452, "design__die__bbox": "0.0 0.0 322.88 340.8", "design__core__bbox": "6.72 15.68 315.84 321.44", "design__io": 106, "design__die__area": 110038, "design__core__area": 94516.5, "design__instance__count__stdcell": 3009, "design__instance__area__stdcell": 67500.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.714163, "design__instance__utilization__stdcell": 0.714163, "floorplan__design__io": 104, "design__io__hpwl": 17900045, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 94187.3, "design__violations": 0, "design__instance__count__setup_buffer": 25, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2312, "route__net__special": 2, "route__drc_errors__iter:1": 1132, "route__wirelength__iter:1": 105968, "route__drc_errors__iter:2": 290, "route__wirelength__iter:2": 105022, "route__drc_errors__iter:3": 264, "route__wirelength__iter:3": 104537, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 104374, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 104373, "route__drc_errors": 0, "route__wirelength": 104373, "route__vias": 15603, "route__vias__singlecut": 15603, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 602.03, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.533581, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.533581, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.78964, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.886416, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -570.483154, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.886416, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.300093, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 152, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.886416, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 151, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.192453, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.192453, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.258205, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.90117, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.258205, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.636415, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.295125, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.295125, "timing__hold__ws__corner:min_tt_025C_5v00": 0.578002, "timing__setup__ws__corner:min_tt_025C_5v00": 1.625575, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.578002, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.989626, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.530633, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.530633, "timing__hold__ws__corner:min_ss_125C_4v50": 0.810753, "timing__setup__ws__corner:min_ss_125C_4v50": -4.514453, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -521.162415, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.514453, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.293966, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.514453, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 150, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.189982, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.189982, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.25213, "timing__setup__ws__corner:min_ff_n40C_5v50": 3.990259, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.25213, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.808081, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.302513, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.302513, "timing__hold__ws__corner:max_tt_025C_5v00": 0.585975, "timing__setup__ws__corner:max_tt_025C_5v00": 1.319403, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.585975, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.423054, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.540679, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.540679, "timing__hold__ws__corner:max_ss_125C_4v50": 0.746085, "timing__setup__ws__corner:max_ss_125C_4v50": -5.330498, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -631.051575, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.330498, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.307475, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 152, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.330498, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 151, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.196084, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.196084, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.265453, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.793664, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265453, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.434936, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9583, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.0126547, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0417043, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0425739, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0115541, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0425739, "ir__voltage__worst": 4.96, "ir__drop__avg": 0.0127, "ir__drop__worst": 0.0417, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}