#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Fri Jan 17 22:15:47 2025
# Process ID: 6916
# Current directory: /tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1
# Command line: vivado -log top_odma0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_odma0_0.tcl
# Log file: /tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/top_odma0_0.vds
# Journal file: /tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/vivado.jou
# Running On: shakeelarkam00-Latitude-7520, OS: Linux, CPU Frequency: 1804.800 MHz, CPU Physical cores: 6, Host memory: 11503 MB
#-----------------------------------------------------------
source top_odma0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_d6vjwrd1/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/vivado_stitch_proj_9v5o3x0_/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_0_60rf4x5_/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_Thresholding_Batch_0_rte296j3/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_xl28r8a1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_2_cc8_0d4q/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_0_qagh72hy/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_nypyf2s2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_1_9nvtyt7p/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_u4wiuyem/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_2_aat5dj07/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_3__w8dwgxh/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_8_ghouq09j/project_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_3_up6i7eps/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/vivado_stitch_proj_dhhlfr35/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/dpfl/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_87nb5gk8/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/vivado_stitch_proj_w0a094k1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_odma0_0
Command: synth_design -top top_odma0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6922
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.086 ; gain = 378.797 ; free physical = 3163 ; free virtual = 7715
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1795.178; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.109; parent = 2649.027; children = 1008.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_odma0_0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/synth/top_odma0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ipshared/474e/src/StreamingDataflowPartition_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/synth/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_control_s_axi' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_control_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_control_s_axi' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_store' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized1' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized1' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized3' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized2' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized2' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized3' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_store' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_load' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized4' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized3' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized3' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized4' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized5' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem__parameterized0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem__parameterized0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized5' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_load' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_write' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized6' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized4' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized4' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized6' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_throttle' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized7' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized5' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized5' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized7' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized8' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized6' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized6' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized8' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_throttle' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_write' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_read' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_read' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_entry_proc' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_entry_proc' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_s' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_regslice_both' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_regslice_both' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_s' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_s' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_s' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ShiftReg' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ShiftReg' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0_ShiftReg' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0_ShiftReg' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_IODMA_0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/synth/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0.v:53]
WARNING: [Synth 8-7071] port 'interrupt' of module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' is unconnected for instance 'StreamingDataflowPartition_2_IODMA_0' [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ipshared/474e/src/StreamingDataflowPartition_2.v:264]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_2_IODMA_0' of module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' has 63 connections declared, but only 62 given [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ipshared/474e/src/StreamingDataflowPartition_2.v:264]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ipshared/474e/src/StreamingDataflowPartition_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_odma0_0' (0#1) [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/synth/top_odma0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/hdl/verilog/StreamingDataflowPartition_2_IODMA_0_control_s_axi.v:278]
WARNING: [Synth 8-7129] Port dwc2dma1_num_data_valid[1] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dwc2dma1_num_data_valid[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dwc2dma1_fifo_cap[1] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dwc2dma1_fifo_cap[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[62] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[61] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[60] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[59] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[58] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[57] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[56] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[55] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[54] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[53] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[52] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[51] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[50] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[49] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[48] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[47] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[46] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[45] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[44] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[43] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[42] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[41] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[40] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[39] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[38] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[37] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[36] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[35] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[34] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[33] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[32] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[31] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[30] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[29] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[28] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[27] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[26] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[25] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[24] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[23] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[22] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[21] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[20] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[19] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[18] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[17] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[16] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[15] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[14] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[13] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[12] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[11] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[10] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[9] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[8] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[7] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln153[6] in module StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.992 ; gain = 482.703 ; free physical = 3345 ; free virtual = 7898
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1795.178; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.078; parent = 2745.996; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2763.805 ; gain = 500.516 ; free physical = 3341 ; free virtual = 7894
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1795.178; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3771.891; parent = 2763.809; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2763.805 ; gain = 500.516 ; free physical = 3341 ; free virtual = 7894
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1795.178; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3771.891; parent = 2763.809; children = 1008.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2763.805 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7893
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/src/StreamingDataflowPartition_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/top_odma0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/top_odma0_0_ooc.xdc:55]
Finished Parsing XDC File [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_odma0_0/top_odma0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2900.578 ; gain = 0.000 ; free physical = 3235 ; free virtual = 7792
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2900.578 ; gain = 0.000 ; free physical = 3235 ; free virtual = 7792
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3314 ; free virtual = 7872
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1839.149; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3314 ; free virtual = 7872
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1839.149; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_2_IODMA_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3314 ; free virtual = 7872
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1839.149; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'StreamingDataflowPartition_2_IODMA_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'StreamingDataflowPartition_2_IODMA_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'StreamingDataflowPartition_2_IODMA_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'StreamingDataflowPartition_2_IODMA_0_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3305 ; free virtual = 7864
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1839.149; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 21    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 10    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 12    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 130   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              558 Bit	(31 X 18 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	  18 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 24    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 94    
	   3 Input    2 Bit        Muxes := 21    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 172   
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (inst/control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_2_IODMA_0_gmem_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3273 ; free virtual = 7842
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.206; parent = 1839.149; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                   | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U  | store_unit/buff_wdata/U_fifo_mem/mem_reg | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3166 ; free virtual = 7734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2218.063; parent = 1952.555; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3153 ; free virtual = 7722
Synthesis current peak Physical Memory [PSS] (MB): peak = 2224.044; parent = 1958.535; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                   | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U  | store_unit/buff_wdata/U_fifo_mem/mem_reg | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.532; parent = 1963.023; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.532; parent = 1963.023; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.575; parent = 1963.066; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.575; parent = 1963.066; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.575; parent = 1963.066; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.575; parent = 1963.066; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.575; parent = 1963.066; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[2] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   150|
|2     |LUT1     |    26|
|3     |LUT2     |   179|
|4     |LUT3     |   428|
|5     |LUT4     |   362|
|6     |LUT5     |   165|
|7     |LUT6     |   237|
|8     |RAMB18E1 |     1|
|9     |SRL16E   |   272|
|10    |FDRE     |  1812|
|11    |FDSE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3147 ; free virtual = 7716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2228.575; parent = 1963.066; children = 394.028
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3892.656; parent = 2884.574; children = 1008.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2900.578 ; gain = 500.516 ; free physical = 3200 ; free virtual = 7769
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.578 ; gain = 637.289 ; free physical = 3200 ; free virtual = 7769
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2900.578 ; gain = 0.000 ; free physical = 3291 ; free virtual = 7863
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2900.578 ; gain = 0.000 ; free physical = 3235 ; free virtual = 7808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 762b4400
INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2900.578 ; gain = 968.887 ; free physical = 3446 ; free virtual = 8018
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/top_odma0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_odma0_0, cache-ID = 52782edef138c81c
INFO: [Coretcl 2-1174] Renamed 49 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.runs/top_odma0_0_synth_1/top_odma0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_odma0_0_utilization_synth.rpt -pb top_odma0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 17 22:16:39 2025...
