m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/23841/Desktop/verilog_study/led/quartus_prj/simulation/modelsim
T_opt
!s110 1664337422
VgQCm5n[4>aVYIcO[KJY]]1
04 6 4 work tb_led fast 0
=1-00e04c8ab9e8-6333c60c-290-5bd0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
vled
Z2 !s110 1664337417
!i10b 1
!s100 6<G_^WYz?hEV]bF1fS1Va2
IJIGS?^nU<1GXNj=FzMPS;2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1664333538
8C:/Users/23841/Desktop/verilog_study/led/rtl/led.v
FC:/Users/23841/Desktop/verilog_study/led/rtl/led.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1664337417.000000
!s107 C:/Users/23841/Desktop/verilog_study/led/rtl/led.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/23841/Desktop/verilog_study/led/rtl|C:/Users/23841/Desktop/verilog_study/led/rtl/led.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/23841/Desktop/verilog_study/led/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_led
R2
!i10b 1
!s100 _Im8PeFZ2=?ITH^i]VCHB3
IF^B0X;cG8RcA_D]?>D@Hi0
R3
R0
w1664336184
8C:/Users/23841/Desktop/verilog_study/led/quartus_prj/../rtl/tb_led.v
FC:/Users/23841/Desktop/verilog_study/led/quartus_prj/../rtl/tb_led.v
L0 20
R4
r1
!s85 0
31
R5
!s107 C:/Users/23841/Desktop/verilog_study/led/quartus_prj/../rtl/tb_led.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/23841/Desktop/verilog_study/led/quartus_prj/../rtl|C:/Users/23841/Desktop/verilog_study/led/quartus_prj/../rtl/tb_led.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+C:/Users/23841/Desktop/verilog_study/led/quartus_prj/../rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
