["Jade",{"/user/Jumper5":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["wire",[0,0,0,-8,0],{"signal":"A"}],["jumper",[0,0,0]],["wire",[8,0,0,8,0],{"signal":"B"}],["wire",[0,16,0,-8,0],{"signal":"B"}],["jumper",[0,16,0]],["wire",[8,16,0,8,0],{"signal":"vout"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A // no carry in\n.group outputs vout\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n0 L // This comment is included in vhdl test cases.\n1 H\n\n.plot B(A)\n.plot B(vout)\n"]]}}]