<stg><name>relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer7_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="76" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i76 %layer5_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln0 = store i8 0, i8 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:0 %i1_load = load i8 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:1 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split_ifconv:2 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:3 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
ReLUPackLoop.split_ifconv:4 %layer5_out_read = read i76 @_ssdm_op_Read.ap_fifo.volatile.i76P0A, i76 %layer5_out

]]></Node>
<StgValue><ssdm name="layer5_out_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="19" op_0_bw="76">
<![CDATA[
ReLUPackLoop.split_ifconv:5 %trunc_ln44 = trunc i76 %layer5_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="19" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:6 %trunc_ln44_s = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 19, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:7 %trunc_ln44_1 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 38, i32 56

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:8 %trunc_ln44_2 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 57, i32 75

]]></Node>
<StgValue><ssdm name="trunc_ln44_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
ReLUPackLoop.split_ifconv:9 %icmp_ln51 = icmp_sgt  i19 %trunc_ln44, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:11 %trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:12 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="76">
<![CDATA[
ReLUPackLoop.split_ifconv:13 %trunc_ln52 = trunc i76 %layer5_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ReLUPackLoop.split_ifconv:14 %icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:15 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:16 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:17 %or_ln52 = or i1 %tmp_68, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:18 %and_ln52 = and i1 %or_ln52, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:19 %zext_ln52 = zext i1 %and_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:20 %add_ln52 = add i6 %trunc_ln3, i6 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:21 %tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 10, i32 18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReLUPackLoop.split_ifconv:22 %icmp_ln52_12 = icmp_eq  i9 %tmp_s, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:23 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:24 %not_tmp_78 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_78"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:25 %and_ln52_24 = or i1 %tmp_69, i1 %not_tmp_78

]]></Node>
<StgValue><ssdm name="and_ln52_24"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:26 %empty = and i1 %icmp_ln52_12, i1 %and_ln52_24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:27 %or_ln52_18 = or i1 %empty, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln52_18"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:28 %xor_ln52 = xor i1 %empty, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:29 %or_ln52_19 = or i1 %tmp, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="or_ln52_19"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:30 %select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:31 %select_ln52_18 = select i1 %or_ln52_18, i6 %select_ln52, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:32 %select_ln52_19 = select i1 %or_ln52_19, i6 %select_ln52_18, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_19"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:33 %out_data = select i1 %icmp_ln51, i6 %select_ln52_19, i6 0

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
ReLUPackLoop.split_ifconv:34 %icmp_ln51_6 = icmp_sgt  i19 %trunc_ln44_s, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:35 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 37

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:36 %trunc_ln52_s = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 23, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln52_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:37 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 22

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:38 %tmp_39 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 19, i32 21

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ReLUPackLoop.split_ifconv:39 %icmp_ln52_13 = icmp_ne  i3 %tmp_39, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_13"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:40 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 28

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:41 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:42 %or_ln52_20 = or i1 %tmp_73, i1 %icmp_ln52_13

]]></Node>
<StgValue><ssdm name="or_ln52_20"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:43 %and_ln52_10 = and i1 %or_ln52_20, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln52_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:44 %zext_ln52_6 = zext i1 %and_ln52_10

]]></Node>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:45 %add_ln52_6 = add i6 %trunc_ln52_s, i6 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:46 %tmp_40 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 29, i32 37

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReLUPackLoop.split_ifconv:47 %icmp_ln52_14 = icmp_eq  i9 %tmp_40, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_14"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:48 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_6, i32 5

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:49 %not_tmp_85 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_85"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:50 %and_ln52_26 = or i1 %tmp_74, i1 %not_tmp_85

]]></Node>
<StgValue><ssdm name="and_ln52_26"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:51 %empty_53 = and i1 %icmp_ln52_14, i1 %and_ln52_26

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:52 %or_ln52_21 = or i1 %empty_53, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="or_ln52_21"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:53 %xor_ln52_6 = xor i1 %empty_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:54 %or_ln52_22 = or i1 %tmp_70, i1 %xor_ln52_6

]]></Node>
<StgValue><ssdm name="or_ln52_22"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:55 %select_ln52_20 = select i1 %tmp_70, i6 0, i6 %add_ln52_6

]]></Node>
<StgValue><ssdm name="select_ln52_20"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:56 %select_ln52_21 = select i1 %or_ln52_21, i6 %select_ln52_20, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_21"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:57 %select_ln52_22 = select i1 %or_ln52_22, i6 %select_ln52_21, i6 %add_ln52_6

]]></Node>
<StgValue><ssdm name="select_ln52_22"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:58 %out_data_6 = select i1 %icmp_ln51_6, i6 %select_ln52_22, i6 0

]]></Node>
<StgValue><ssdm name="out_data_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
ReLUPackLoop.split_ifconv:59 %icmp_ln51_7 = icmp_sgt  i19 %trunc_ln44_1, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:60 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 56

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:61 %trunc_ln52_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:62 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 41

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:63 %tmp_41 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ReLUPackLoop.split_ifconv:64 %icmp_ln52_15 = icmp_ne  i3 %tmp_41, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_15"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:65 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 47

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:66 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 42

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:67 %or_ln52_23 = or i1 %tmp_78, i1 %icmp_ln52_15

]]></Node>
<StgValue><ssdm name="or_ln52_23"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:68 %and_ln52_11 = and i1 %or_ln52_23, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln52_11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:69 %zext_ln52_7 = zext i1 %and_ln52_11

]]></Node>
<StgValue><ssdm name="zext_ln52_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:70 %add_ln52_7 = add i6 %trunc_ln52_1, i6 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="add_ln52_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:71 %tmp_42 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 48, i32 56

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReLUPackLoop.split_ifconv:72 %icmp_ln52_16 = icmp_eq  i9 %tmp_42, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:73 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_7, i32 5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:74 %not_tmp_92 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_92"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:75 %and_ln52_28 = or i1 %tmp_79, i1 %not_tmp_92

]]></Node>
<StgValue><ssdm name="and_ln52_28"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:76 %empty_54 = and i1 %icmp_ln52_16, i1 %and_ln52_28

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:77 %or_ln52_24 = or i1 %empty_54, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="or_ln52_24"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:78 %xor_ln52_7 = xor i1 %empty_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:79 %or_ln52_25 = or i1 %tmp_75, i1 %xor_ln52_7

]]></Node>
<StgValue><ssdm name="or_ln52_25"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:80 %select_ln52_23 = select i1 %tmp_75, i6 0, i6 %add_ln52_7

]]></Node>
<StgValue><ssdm name="select_ln52_23"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:81 %select_ln52_24 = select i1 %or_ln52_24, i6 %select_ln52_23, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_24"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:82 %select_ln52_25 = select i1 %or_ln52_25, i6 %select_ln52_24, i6 %add_ln52_7

]]></Node>
<StgValue><ssdm name="select_ln52_25"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:83 %out_data_7 = select i1 %icmp_ln51_7, i6 %select_ln52_25, i6 0

]]></Node>
<StgValue><ssdm name="out_data_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
ReLUPackLoop.split_ifconv:84 %icmp_ln51_8 = icmp_sgt  i19 %trunc_ln44_2, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:85 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 75

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:86 %trunc_ln52_2 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 61, i32 66

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:87 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 60

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:88 %tmp_43 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 57, i32 59

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ReLUPackLoop.split_ifconv:89 %icmp_ln52_17 = icmp_ne  i3 %tmp_43, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_17"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:90 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 66

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="76" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:91 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 61

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:92 %or_ln52_26 = or i1 %tmp_83, i1 %icmp_ln52_17

]]></Node>
<StgValue><ssdm name="or_ln52_26"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:93 %and_ln52_12 = and i1 %or_ln52_26, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln52_12"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:94 %zext_ln52_8 = zext i1 %and_ln52_12

]]></Node>
<StgValue><ssdm name="zext_ln52_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:95 %add_ln52_8 = add i6 %trunc_ln52_2, i6 %zext_ln52_8

]]></Node>
<StgValue><ssdm name="add_ln52_8"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="76" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:96 %tmp_44 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 67, i32 75

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReLUPackLoop.split_ifconv:97 %icmp_ln52_18 = icmp_eq  i9 %tmp_44, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_18"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:98 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_8, i32 5

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:99 %not_tmp_99 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_99"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:100 %and_ln52_29 = or i1 %tmp_84, i1 %not_tmp_99

]]></Node>
<StgValue><ssdm name="and_ln52_29"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:101 %empty_55 = and i1 %icmp_ln52_18, i1 %and_ln52_29

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:102 %or_ln52_27 = or i1 %empty_55, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="or_ln52_27"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:103 %xor_ln52_8 = xor i1 %empty_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_8"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:104 %or_ln52_28 = or i1 %tmp_80, i1 %xor_ln52_8

]]></Node>
<StgValue><ssdm name="or_ln52_28"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:105 %select_ln52_26 = select i1 %tmp_80, i6 0, i6 %add_ln52_8

]]></Node>
<StgValue><ssdm name="select_ln52_26"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:106 %select_ln52_27 = select i1 %or_ln52_27, i6 %select_ln52_26, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_27"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:107 %select_ln52_28 = select i1 %or_ln52_28, i6 %select_ln52_27, i6 %add_ln52_8

]]></Node>
<StgValue><ssdm name="select_ln52_28"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:108 %out_data_8 = select i1 %icmp_ln51_8, i6 %select_ln52_28, i6 0

]]></Node>
<StgValue><ssdm name="out_data_8"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:109 %or_ln57_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i6.i6.i6.i6, i6 %out_data_8, i6 %out_data_7, i6 %out_data_6, i6 %out_data

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
ReLUPackLoop.split_ifconv:110 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %layer7_out, i24 %or_ln57_s

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:111 %i = add i8 %i1_load, i8 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:112 %icmp_ln41 = icmp_eq  i8 %i1_load, i8 168

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:113 %store_ln41 = store i8 %i, i8 %i1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:114 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
for.end15:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
