  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/Vitis/shaAccel/wGenerator/wGenerator 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/wGenerator/wGenerator/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/Vitis/shaAccel/wGenerator/wGenerator'.
INFO: [HLS 200-1611] Setting target device to 'xa7s6-cpga196-2I'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/Vitis/shaAccel/wGenerator/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../dataTypes.h' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/dataTypes.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.cpp' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.h' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=wGenerator.h' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/wGenerator/wGenerator.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=wGenerator.cpp' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/wGenerator/wGenerator.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/wGenerator/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./ans.dat' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/wGenerator/ans.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./in.dat' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/wGenerator/in.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=wGenerator' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xa7s6cpga196-2I' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/Vitis/shaAccel/wGenerator/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/wGenerator/wGenerator/vitis-comp.json
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jul 16 02:48:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/Vitis/shaAccel/wGenerator/wGenerator/hls/hls_data.json outdir=D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip srcdir=D:/Vitis/shaAccel/wGenerator/wGenerator/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip/misc
INFO: Copied 4 verilog file(s) to D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip/hdl/verilog
INFO: Copied 4 vhdl file(s) to D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 499.527 ; gain = 207.465
INFO: Import ports from HDL: D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip/hdl/vhdl/wGenerator.vhd (wGenerator)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface win_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add data interface win_q0
INFO: Add data interface wout_address0
INFO: Add data interface wout_d0
INFO: Add data interface wout_q0
INFO: Add data interface wout_address1
INFO: Add data interface wout_q1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip/component.xml
INFO: Created IP archive D:/Vitis/shaAccel/wGenerator/wGenerator/hls/impl/ip/xilinx_com_hls_wGenerator_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 02:48:23 2025...
INFO: [HLS 200-802] Generated output file wGenerator/wGenerator.zip
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.469 seconds; peak allocated memory: 209.602 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
