simulation_stop = 50e6; // 50e6 in ticks
default_clock = 3e9;   // 3 Ghz
qsim_interrupt_handler_clock = 1e3;

pagevault:
{
	ea_type     = "PMT";
	mc_type     = "DRAMSim2"
	pmt_mode    = "static";
    pmt_size    = 4;
	sys_mem     = 0xC0000000L; // Qsim benchmarks assume 3072<<20 bytes)
	capacity    = 8192;	   // 8 GBytes (4GB is enough for 32-bit systems, but need more space for metadata)
	mac_bits    = 128;     // 128 bits
	queue_depth = 100;     // EA queue depth (should be 16+extra(ctr eviction/overflow blocks) where 16=mshr_size)  
	ctr_cache   = [128, 8, 4]; // entries, assoc, access-latency
	mac_cache   = [128, 8, 4]; // entries, assoc, access-latency
	aes_engine  = [8, 1];  // latency, ports
	sha1_engine = [8, 1];  // latency, ports	
	//disable_evictions_handling = true;
};

network:
{
    topology = "TORUS";
    x_dimension = 2;
    y_dimension = 3;
    num_vcs = 4;
    credits = 6;
    link_width = 128;

    ni_up_credits = 20; //credits for network interface sending to terminal
    ni_up_buffer = 5;   //network interface's output buffer (to terminal) size

    // message types
    coh_msg_type = 123;
    mem_msg_type = 456;
    credit_msg_type = 789;
};

processor:
{
    type = "SPX";
    node_idx = [0, 1, 3, 4];
    config = "../config/spx-outorder.config";
	state = "../states/state.4";
};

llp_cache:
{
    name = "L1";
    type = "DATA";
    size = 0x8000; //32K
    assoc = 8;
    block_size = 64;
    hit_time = 4;
    lookup_time = 8;
    replacement_policy = "LRU";
    mshr_size = 8;
    downstream_credits = 20; //credits for sending to network
};

lls_cache:
{
    name = "L2";
    type = "DATA";
    size = 0x40000; //256K
    assoc = 16;
    block_size = 64;
    hit_time = 10;
    lookup_time = 20;
    replacement_policy = "LRU";
    mshr_size = 16;
    downstream_credits = 20; //credits for sending to network
};

mc: //memory controller
{
    node_idx = [2];
    downstream_credits = 10; //credits for sending to network
    type = "PAGEVAULT";	
};

dramsim2: // DRAMSim2 config
{
	dev_file = "../config/DDR3_micron_32M_8B_x4_sg125.ini";
    sys_file = "../config/system.ini.example";
    size = 8192; // 8192 MBytes
};

hmcsim: // HMCSim config
{
    num_devs    = 1;
    capacity    = 8;    // 8 GBytes
	block_size  = 64;   // 64 Bytes
    num_links   = 8;    
    num_vaults  = 32;   // must have 4 vaults per link
    num_drams   = 20;
    num_banks   = 16;
    queue_depth = 64;
    xbar_depth  = 128;   
    vault_clock = 8.3e6; // 120ns
};
