//////////////////////////////////////////////////////////////////////
// Created by SmartDesign Sat Jun 15 08:49:53 2019
// Version: v12.0 12.500.0.22
//////////////////////////////////////////////////////////////////////

//`timescale 1ns / 100ps
`timescale 1ps/1ps

// CoreRxIODBitAlign_tb
module CoreRxIODBitAlign_tb(
    // Inputs
    RESTARTN,
    // Outputs
    BIT_ALGN_DONE_0,
    BIT_ALGN_ERR,
    BIT_ALGN_OOR_0,
    BIT_ALGN_START_0,
    PRBSGEN_DATA,
    PRBS_ERR,
    TX_PAT_CLK
);

//--------------------------------------------------------------------
// Input
//--------------------------------------------------------------------
input        RESTARTN;
//--------------------------------------------------------------------
// Output
//--------------------------------------------------------------------
output       BIT_ALGN_DONE_0;
output       BIT_ALGN_ERR;
output       BIT_ALGN_OOR_0;
output       BIT_ALGN_START_0;
output [7:0] PRBSGEN_DATA;
output       PRBS_ERR;
output       TX_PAT_CLK;
//--------------------------------------------------------------------
// Nets
//--------------------------------------------------------------------
wire         BIT_ALGN_DONE_0_net_0;
wire         BIT_ALGN_ERR_net_0;
wire         BIT_ALGN_OOR_0_net_0;
wire         BIT_ALGN_START_0_net_0;
wire         IOG_IOD_DDRX4_COMP_0_TX_PAT_CLK_N;
wire   [0:0] IOG_IOD_DDRX4_COMP_0_TXD_PAT_1;
wire   [0:0] IOG_IOD_DDRX4_COMP_0_TXD_PAT_N_0;
wire         PRBS_ERR_net_0;
wire   [7:0] PRBSGEN_DATA_1;
wire         RESTARTN;
wire         TX_PAT_CLK_net_0;
wire         BIT_ALGN_DONE_0_net_1;
wire         BIT_ALGN_OOR_0_net_1;
wire         BIT_ALGN_START_0_net_1;
wire         TX_PAT_CLK_net_1;
wire         PRBS_ERR_net_1;
wire         BIT_ALGN_ERR_net_1;
wire   [7:0] PRBSGEN_DATA_1_net_0;
wire   [1:0] RXD_net_0;
wire   [1:0] RXD_N_net_0;
//--------------------------------------------------------------------
// TiedOff Nets
//--------------------------------------------------------------------
wire         VCC_net;
wire   [2:0] BIT_ALGN_EYE_IN_const_net_0;
//--------------------------------------------------------------------
// Constant assignments
//--------------------------------------------------------------------
assign VCC_net                     = 1'b1;
assign BIT_ALGN_EYE_IN_const_net_0 = 3'h5;
//--------------------------------------------------------------------
// Top level output port assignments
//--------------------------------------------------------------------
assign BIT_ALGN_DONE_0_net_1  = BIT_ALGN_DONE_0_net_0;
assign BIT_ALGN_DONE_0        = BIT_ALGN_DONE_0_net_1;
assign BIT_ALGN_OOR_0_net_1   = BIT_ALGN_OOR_0_net_0;
assign BIT_ALGN_OOR_0         = BIT_ALGN_OOR_0_net_1;
assign BIT_ALGN_START_0_net_1 = BIT_ALGN_START_0_net_0;
assign BIT_ALGN_START_0       = BIT_ALGN_START_0_net_1;
assign TX_PAT_CLK_net_1       = TX_PAT_CLK_net_0;
assign TX_PAT_CLK             = TX_PAT_CLK_net_1;
assign PRBS_ERR_net_1         = PRBS_ERR_net_0;
assign PRBS_ERR               = PRBS_ERR_net_1;
assign BIT_ALGN_ERR_net_1     = BIT_ALGN_ERR_net_0;
assign BIT_ALGN_ERR           = BIT_ALGN_ERR_net_1;
assign PRBSGEN_DATA_1_net_0   = PRBSGEN_DATA_1;
assign PRBSGEN_DATA[7:0]      = PRBSGEN_DATA_1_net_0;
//--------------------------------------------------------------------
// Concatenation assignments
//--------------------------------------------------------------------
assign RXD_net_0   = { 1'b1 , IOG_IOD_DDRX4_COMP_0_TXD_PAT_1[0] };
assign RXD_N_net_0 = { 1'b1 , IOG_IOD_DDRX4_COMP_0_TXD_PAT_N_0[0] };
//--------------------------------------------------------------------
// Component instances
//--------------------------------------------------------------------
//--------IOG_IOD_DDRX4_COMP
IOG_IOD_DDRX4_COMP IOG_IOD_DDRX4_COMP_0(
        // Inputs
        .RESTARTN         ( RESTARTN ),
        .RX_CLK_P         ( TX_PAT_CLK_net_0 ),
        .RX_CLK_N         ( IOG_IOD_DDRX4_COMP_0_TX_PAT_CLK_N ),
        .RXD              ( RXD_net_0 ),
        .BIT_ALGN_EYE_IN  ( BIT_ALGN_EYE_IN_const_net_0 ),
        .RXD_N            ( RXD_N_net_0 ),
        // Outputs
        .TX_PAT_CLK       ( TX_PAT_CLK_net_0 ),
        .BIT_ALGN_START_0 ( BIT_ALGN_START_0_net_0 ),
        .BIT_ALGN_DONE_0  ( BIT_ALGN_DONE_0_net_0 ),
        .BIT_ALGN_OOR_0   ( BIT_ALGN_OOR_0_net_0 ),
        .TX_PAT_CLK_N     ( IOG_IOD_DDRX4_COMP_0_TX_PAT_CLK_N ),
        .PRBS_ERR         ( PRBS_ERR_net_0 ),
        .BIT_ALGN_ERR     ( BIT_ALGN_ERR_net_0 ),
        .TXD_PAT          ( IOG_IOD_DDRX4_COMP_0_TXD_PAT_1 ),
        .TXD_PAT_N        ( IOG_IOD_DDRX4_COMP_0_TXD_PAT_N_0 ),
        .PRBSGEN_DATA     ( PRBSGEN_DATA_1 ) 
        );


endmodule
