ARM GAS  /tmp/ccA4PSHH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"can.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_CAN1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_CAN1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_CAN1_Init:
  27              	.LFB133:
  28              		.file 1 "Core/Src/can.c"
   1:Core/Src/can.c **** /**
   2:Core/Src/can.c ****  ******************************************************************************
   3:Core/Src/can.c ****  * @file    can.c
   4:Core/Src/can.c ****  * @brief   This file provides code for the configuration
   5:Core/Src/can.c ****  *          of the CAN instances.
   6:Core/Src/can.c ****  ******************************************************************************
   7:Core/Src/can.c ****  * @attention
   8:Core/Src/can.c ****  *
   9:Core/Src/can.c ****  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/can.c ****  * All rights reserved.</center></h2>
  11:Core/Src/can.c ****  *
  12:Core/Src/can.c ****  * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/can.c ****  * the "License"; You may not use this file except in compliance with the
  14:Core/Src/can.c ****  * License. You may obtain a copy of the License at:
  15:Core/Src/can.c ****  *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/can.c ****  *
  17:Core/Src/can.c ****  ******************************************************************************
  18:Core/Src/can.c ****  */
  19:Core/Src/can.c **** 
  20:Core/Src/can.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/can.c **** #include "can.h"
  22:Core/Src/can.c **** 
  23:Core/Src/can.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/can.c **** #include "inttypes.h"
  25:Core/Src/can.c **** #include "stdbool.h"
  26:Core/Src/can.c **** #include "stdio.h"
  27:Core/Src/can.c **** #include "string.h"
  28:Core/Src/can.c **** #include "usart.h"
  29:Core/Src/can.c **** 
  30:Core/Src/can.c **** /* USER CODE END 0 */
ARM GAS  /tmp/ccA4PSHH.s 			page 2


  31:Core/Src/can.c **** 
  32:Core/Src/can.c **** CAN_HandleTypeDef hcan1;
  33:Core/Src/can.c **** 
  34:Core/Src/can.c **** /* CAN1 init function */
  35:Core/Src/can.c **** void MX_CAN1_Init(void) {
  29              		.loc 1 35 25 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  36:Core/Src/can.c ****   /* USER CODE BEGIN CAN1_Init 0 */
  37:Core/Src/can.c **** 
  38:Core/Src/can.c ****   /* USER CODE END CAN1_Init 0 */
  39:Core/Src/can.c **** 
  40:Core/Src/can.c ****   /* USER CODE BEGIN CAN1_Init 1 */
  41:Core/Src/can.c **** 
  42:Core/Src/can.c ****   /* USER CODE END CAN1_Init 1 */
  43:Core/Src/can.c ****   hcan1.Instance = CAN1;
  38              		.loc 1 43 3 view .LVU1
  39              		.loc 1 43 18 is_stmt 0 view .LVU2
  40 0002 0D48     		ldr	r0, .L5
  41 0004 0D4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  44:Core/Src/can.c ****   hcan1.Init.Prescaler = 3;
  43              		.loc 1 44 3 is_stmt 1 view .LVU3
  44              		.loc 1 44 24 is_stmt 0 view .LVU4
  45 0008 0323     		movs	r3, #3
  46 000a 4360     		str	r3, [r0, #4]
  45:Core/Src/can.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
  47              		.loc 1 45 3 is_stmt 1 view .LVU5
  48              		.loc 1 45 19 is_stmt 0 view .LVU6
  49 000c 0023     		movs	r3, #0
  50 000e 8360     		str	r3, [r0, #8]
  46:Core/Src/can.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  51              		.loc 1 46 3 is_stmt 1 view .LVU7
  52              		.loc 1 46 28 is_stmt 0 view .LVU8
  53 0010 C360     		str	r3, [r0, #12]
  47:Core/Src/can.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
  54              		.loc 1 47 3 is_stmt 1 view .LVU9
  55              		.loc 1 47 23 is_stmt 0 view .LVU10
  56 0012 4FF42022 		mov	r2, #655360
  57 0016 0261     		str	r2, [r0, #16]
  48:Core/Src/can.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
  58              		.loc 1 48 3 is_stmt 1 view .LVU11
  59              		.loc 1 48 23 is_stmt 0 view .LVU12
  60 0018 4FF48012 		mov	r2, #1048576
  61 001c 4261     		str	r2, [r0, #20]
  49:Core/Src/can.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
  62              		.loc 1 49 3 is_stmt 1 view .LVU13
  63              		.loc 1 49 32 is_stmt 0 view .LVU14
  64 001e 0376     		strb	r3, [r0, #24]
  50:Core/Src/can.c ****   hcan1.Init.AutoBusOff = DISABLE;
  65              		.loc 1 50 3 is_stmt 1 view .LVU15
ARM GAS  /tmp/ccA4PSHH.s 			page 3


  66              		.loc 1 50 25 is_stmt 0 view .LVU16
  67 0020 4376     		strb	r3, [r0, #25]
  51:Core/Src/can.c ****   hcan1.Init.AutoWakeUp = DISABLE;
  68              		.loc 1 51 3 is_stmt 1 view .LVU17
  69              		.loc 1 51 25 is_stmt 0 view .LVU18
  70 0022 8376     		strb	r3, [r0, #26]
  52:Core/Src/can.c ****   hcan1.Init.AutoRetransmission = DISABLE;
  71              		.loc 1 52 3 is_stmt 1 view .LVU19
  72              		.loc 1 52 33 is_stmt 0 view .LVU20
  73 0024 C376     		strb	r3, [r0, #27]
  53:Core/Src/can.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
  74              		.loc 1 53 3 is_stmt 1 view .LVU21
  75              		.loc 1 53 32 is_stmt 0 view .LVU22
  76 0026 0377     		strb	r3, [r0, #28]
  54:Core/Src/can.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
  77              		.loc 1 54 3 is_stmt 1 view .LVU23
  78              		.loc 1 54 35 is_stmt 0 view .LVU24
  79 0028 4377     		strb	r3, [r0, #29]
  55:Core/Src/can.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK) {
  80              		.loc 1 55 3 is_stmt 1 view .LVU25
  81              		.loc 1 55 7 is_stmt 0 view .LVU26
  82 002a FFF7FEFF 		bl	HAL_CAN_Init
  83              	.LVL0:
  84              		.loc 1 55 6 view .LVU27
  85 002e 00B9     		cbnz	r0, .L4
  86              	.L1:
  56:Core/Src/can.c ****     Error_Handler();
  57:Core/Src/can.c ****   }
  58:Core/Src/can.c ****   /* USER CODE BEGIN CAN1_Init 2 */
  59:Core/Src/can.c **** 
  60:Core/Src/can.c ****   /* USER CODE END CAN1_Init 2 */
  61:Core/Src/can.c **** }
  87              		.loc 1 61 1 view .LVU28
  88 0030 08BD     		pop	{r3, pc}
  89              	.L4:
  56:Core/Src/can.c ****     Error_Handler();
  90              		.loc 1 56 5 is_stmt 1 view .LVU29
  91 0032 FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 61 1 is_stmt 0 view .LVU30
  94 0036 FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0038 00000000 		.word	.LANCHOR0
  99 003c 00640040 		.word	1073767424
 100              		.cfi_endproc
 101              	.LFE133:
 103              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_CAN_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu fpv4-sp-d16
 111              	HAL_CAN_MspInit:
 112              	.LVL2:
ARM GAS  /tmp/ccA4PSHH.s 			page 4


 113              	.LFB134:
  62:Core/Src/can.c **** 
  63:Core/Src/can.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle) {
 114              		.loc 1 63 52 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 32
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 63 52 is_stmt 0 view .LVU32
 119 0000 10B5     		push	{r4, lr}
 120              	.LCFI1:
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 4, -8
 123              		.cfi_offset 14, -4
 124 0002 88B0     		sub	sp, sp, #32
 125              	.LCFI2:
 126              		.cfi_def_cfa_offset 40
  64:Core/Src/can.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 127              		.loc 1 64 3 is_stmt 1 view .LVU33
 128              		.loc 1 64 20 is_stmt 0 view .LVU34
 129 0004 0023     		movs	r3, #0
 130 0006 0393     		str	r3, [sp, #12]
 131 0008 0493     		str	r3, [sp, #16]
 132 000a 0593     		str	r3, [sp, #20]
 133 000c 0693     		str	r3, [sp, #24]
 134 000e 0793     		str	r3, [sp, #28]
  65:Core/Src/can.c ****   if (canHandle->Instance == CAN1) {
 135              		.loc 1 65 3 is_stmt 1 view .LVU35
 136              		.loc 1 65 16 is_stmt 0 view .LVU36
 137 0010 0268     		ldr	r2, [r0]
 138              		.loc 1 65 6 view .LVU37
 139 0012 254B     		ldr	r3, .L11
 140 0014 9A42     		cmp	r2, r3
 141 0016 01D0     		beq	.L10
 142              	.LVL3:
 143              	.L7:
  66:Core/Src/can.c ****     /* USER CODE BEGIN CAN1_MspInit 0 */
  67:Core/Src/can.c **** 
  68:Core/Src/can.c ****     /* USER CODE END CAN1_MspInit 0 */
  69:Core/Src/can.c ****     /* CAN1 clock enable */
  70:Core/Src/can.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  71:Core/Src/can.c **** 
  72:Core/Src/can.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  73:Core/Src/can.c ****     /**CAN1 GPIO Configuration
  74:Core/Src/can.c ****     PA11     ------> CAN1_RX
  75:Core/Src/can.c ****     PA12     ------> CAN1_TX
  76:Core/Src/can.c ****     */
  77:Core/Src/can.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
  78:Core/Src/can.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  79:Core/Src/can.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  80:Core/Src/can.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  81:Core/Src/can.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
  82:Core/Src/can.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  83:Core/Src/can.c **** 
  84:Core/Src/can.c ****     /* CAN1 interrupt Init */
  85:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
  86:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
  87:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
ARM GAS  /tmp/ccA4PSHH.s 			page 5


  88:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
  89:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
  90:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  91:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
  92:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
  93:Core/Src/can.c ****     /* USER CODE BEGIN CAN1_MspInit 1 */
  94:Core/Src/can.c **** 
  95:Core/Src/can.c ****     /* USER CODE END CAN1_MspInit 1 */
  96:Core/Src/can.c ****   }
  97:Core/Src/can.c **** }
 144              		.loc 1 97 1 view .LVU38
 145 0018 08B0     		add	sp, sp, #32
 146              	.LCFI3:
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 8
 149              		@ sp needed
 150 001a 10BD     		pop	{r4, pc}
 151              	.LVL4:
 152              	.L10:
 153              	.LCFI4:
 154              		.cfi_restore_state
  70:Core/Src/can.c **** 
 155              		.loc 1 70 5 is_stmt 1 view .LVU39
 156              	.LBB2:
  70:Core/Src/can.c **** 
 157              		.loc 1 70 5 view .LVU40
 158 001c 0024     		movs	r4, #0
 159 001e 0194     		str	r4, [sp, #4]
  70:Core/Src/can.c **** 
 160              		.loc 1 70 5 view .LVU41
 161 0020 03F5EA33 		add	r3, r3, #119808
 162 0024 1A6C     		ldr	r2, [r3, #64]
 163 0026 42F00072 		orr	r2, r2, #33554432
 164 002a 1A64     		str	r2, [r3, #64]
  70:Core/Src/can.c **** 
 165              		.loc 1 70 5 view .LVU42
 166 002c 1A6C     		ldr	r2, [r3, #64]
 167 002e 02F00072 		and	r2, r2, #33554432
 168 0032 0192     		str	r2, [sp, #4]
  70:Core/Src/can.c **** 
 169              		.loc 1 70 5 view .LVU43
 170 0034 019A     		ldr	r2, [sp, #4]
 171              	.LBE2:
  70:Core/Src/can.c **** 
 172              		.loc 1 70 5 view .LVU44
  72:Core/Src/can.c ****     /**CAN1 GPIO Configuration
 173              		.loc 1 72 5 view .LVU45
 174              	.LBB3:
  72:Core/Src/can.c ****     /**CAN1 GPIO Configuration
 175              		.loc 1 72 5 view .LVU46
 176 0036 0294     		str	r4, [sp, #8]
  72:Core/Src/can.c ****     /**CAN1 GPIO Configuration
 177              		.loc 1 72 5 view .LVU47
 178 0038 1A6B     		ldr	r2, [r3, #48]
 179 003a 42F00102 		orr	r2, r2, #1
 180 003e 1A63     		str	r2, [r3, #48]
  72:Core/Src/can.c ****     /**CAN1 GPIO Configuration
ARM GAS  /tmp/ccA4PSHH.s 			page 6


 181              		.loc 1 72 5 view .LVU48
 182 0040 1B6B     		ldr	r3, [r3, #48]
 183 0042 03F00103 		and	r3, r3, #1
 184 0046 0293     		str	r3, [sp, #8]
  72:Core/Src/can.c ****     /**CAN1 GPIO Configuration
 185              		.loc 1 72 5 view .LVU49
 186 0048 029B     		ldr	r3, [sp, #8]
 187              	.LBE3:
  72:Core/Src/can.c ****     /**CAN1 GPIO Configuration
 188              		.loc 1 72 5 view .LVU50
  77:Core/Src/can.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 77 5 view .LVU51
  77:Core/Src/can.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 77 25 is_stmt 0 view .LVU52
 191 004a 4FF4C053 		mov	r3, #6144
 192 004e 0393     		str	r3, [sp, #12]
  78:Core/Src/can.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 78 5 is_stmt 1 view .LVU53
  78:Core/Src/can.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 78 26 is_stmt 0 view .LVU54
 195 0050 0223     		movs	r3, #2
 196 0052 0493     		str	r3, [sp, #16]
  79:Core/Src/can.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197              		.loc 1 79 5 is_stmt 1 view .LVU55
  80:Core/Src/can.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 198              		.loc 1 80 5 view .LVU56
  80:Core/Src/can.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 199              		.loc 1 80 27 is_stmt 0 view .LVU57
 200 0054 0323     		movs	r3, #3
 201 0056 0693     		str	r3, [sp, #24]
  81:Core/Src/can.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202              		.loc 1 81 5 is_stmt 1 view .LVU58
  81:Core/Src/can.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203              		.loc 1 81 31 is_stmt 0 view .LVU59
 204 0058 0923     		movs	r3, #9
 205 005a 0793     		str	r3, [sp, #28]
  82:Core/Src/can.c **** 
 206              		.loc 1 82 5 is_stmt 1 view .LVU60
 207 005c 03A9     		add	r1, sp, #12
 208 005e 1348     		ldr	r0, .L11+4
 209              	.LVL5:
  82:Core/Src/can.c **** 
 210              		.loc 1 82 5 is_stmt 0 view .LVU61
 211 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL6:
  85:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 213              		.loc 1 85 5 is_stmt 1 view .LVU62
 214 0064 2246     		mov	r2, r4
 215 0066 2146     		mov	r1, r4
 216 0068 1320     		movs	r0, #19
 217 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 218              	.LVL7:
  86:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 219              		.loc 1 86 5 view .LVU63
 220 006e 1320     		movs	r0, #19
 221 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 222              	.LVL8:
ARM GAS  /tmp/ccA4PSHH.s 			page 7


  87:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 223              		.loc 1 87 5 view .LVU64
 224 0074 2246     		mov	r2, r4
 225 0076 2146     		mov	r1, r4
 226 0078 1420     		movs	r0, #20
 227 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 228              	.LVL9:
  88:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 229              		.loc 1 88 5 view .LVU65
 230 007e 1420     		movs	r0, #20
 231 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 232              	.LVL10:
  89:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 233              		.loc 1 89 5 view .LVU66
 234 0084 2246     		mov	r2, r4
 235 0086 2146     		mov	r1, r4
 236 0088 1520     		movs	r0, #21
 237 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 238              	.LVL11:
  90:Core/Src/can.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 239              		.loc 1 90 5 view .LVU67
 240 008e 1520     		movs	r0, #21
 241 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 242              	.LVL12:
  91:Core/Src/can.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 243              		.loc 1 91 5 view .LVU68
 244 0094 2246     		mov	r2, r4
 245 0096 2146     		mov	r1, r4
 246 0098 1620     		movs	r0, #22
 247 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 248              	.LVL13:
  92:Core/Src/can.c ****     /* USER CODE BEGIN CAN1_MspInit 1 */
 249              		.loc 1 92 5 view .LVU69
 250 009e 1620     		movs	r0, #22
 251 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 252              	.LVL14:
 253              		.loc 1 97 1 is_stmt 0 view .LVU70
 254 00a4 B8E7     		b	.L7
 255              	.L12:
 256 00a6 00BF     		.align	2
 257              	.L11:
 258 00a8 00640040 		.word	1073767424
 259 00ac 00000240 		.word	1073872896
 260              		.cfi_endproc
 261              	.LFE134:
 263              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_CAN_MspDeInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv4-sp-d16
 271              	HAL_CAN_MspDeInit:
 272              	.LVL15:
 273              	.LFB135:
  98:Core/Src/can.c **** 
  99:Core/Src/can.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle) {
ARM GAS  /tmp/ccA4PSHH.s 			page 8


 274              		.loc 1 99 54 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 99 54 is_stmt 0 view .LVU72
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI5:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 100:Core/Src/can.c ****   if (canHandle->Instance == CAN1) {
 284              		.loc 1 100 3 is_stmt 1 view .LVU73
 285              		.loc 1 100 16 is_stmt 0 view .LVU74
 286 0002 0268     		ldr	r2, [r0]
 287              		.loc 1 100 6 view .LVU75
 288 0004 0D4B     		ldr	r3, .L17
 289 0006 9A42     		cmp	r2, r3
 290 0008 00D0     		beq	.L16
 291              	.LVL16:
 292              	.L13:
 101:Core/Src/can.c ****     /* USER CODE BEGIN CAN1_MspDeInit 0 */
 102:Core/Src/can.c **** 
 103:Core/Src/can.c ****     /* USER CODE END CAN1_MspDeInit 0 */
 104:Core/Src/can.c ****     /* Peripheral clock disable */
 105:Core/Src/can.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 106:Core/Src/can.c **** 
 107:Core/Src/can.c ****     /**CAN1 GPIO Configuration
 108:Core/Src/can.c ****     PA11     ------> CAN1_RX
 109:Core/Src/can.c ****     PA12     ------> CAN1_TX
 110:Core/Src/can.c ****     */
 111:Core/Src/can.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11 | GPIO_PIN_12);
 112:Core/Src/can.c **** 
 113:Core/Src/can.c ****     /* CAN1 interrupt Deinit */
 114:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 115:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 116:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 117:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 118:Core/Src/can.c ****     /* USER CODE BEGIN CAN1_MspDeInit 1 */
 119:Core/Src/can.c **** 
 120:Core/Src/can.c ****     /* USER CODE END CAN1_MspDeInit 1 */
 121:Core/Src/can.c ****   }
 122:Core/Src/can.c **** }
 293              		.loc 1 122 1 view .LVU76
 294 000a 08BD     		pop	{r3, pc}
 295              	.LVL17:
 296              	.L16:
 105:Core/Src/can.c **** 
 297              		.loc 1 105 5 is_stmt 1 view .LVU77
 298 000c 0C4A     		ldr	r2, .L17+4
 299 000e 136C     		ldr	r3, [r2, #64]
 300 0010 23F00073 		bic	r3, r3, #33554432
 301 0014 1364     		str	r3, [r2, #64]
 111:Core/Src/can.c **** 
 302              		.loc 1 111 5 view .LVU78
 303 0016 4FF4C051 		mov	r1, #6144
 304 001a 0A48     		ldr	r0, .L17+8
 305              	.LVL18:
ARM GAS  /tmp/ccA4PSHH.s 			page 9


 111:Core/Src/can.c **** 
 306              		.loc 1 111 5 is_stmt 0 view .LVU79
 307 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 308              	.LVL19:
 114:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 309              		.loc 1 114 5 is_stmt 1 view .LVU80
 310 0020 1320     		movs	r0, #19
 311 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 312              	.LVL20:
 115:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 313              		.loc 1 115 5 view .LVU81
 314 0026 1420     		movs	r0, #20
 315 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 316              	.LVL21:
 116:Core/Src/can.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 317              		.loc 1 116 5 view .LVU82
 318 002c 1520     		movs	r0, #21
 319 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 320              	.LVL22:
 117:Core/Src/can.c ****     /* USER CODE BEGIN CAN1_MspDeInit 1 */
 321              		.loc 1 117 5 view .LVU83
 322 0032 1620     		movs	r0, #22
 323 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 324              	.LVL23:
 325              		.loc 1 122 1 is_stmt 0 view .LVU84
 326 0038 E7E7     		b	.L13
 327              	.L18:
 328 003a 00BF     		.align	2
 329              	.L17:
 330 003c 00640040 		.word	1073767424
 331 0040 00380240 		.word	1073887232
 332 0044 00000240 		.word	1073872896
 333              		.cfi_endproc
 334              	.LFE135:
 336              		.global	hcan1
 337              		.section	.bss.hcan1,"aw",%nobits
 338              		.align	2
 339              		.set	.LANCHOR0,. + 0
 342              	hcan1:
 343 0000 00000000 		.space	40
 343      00000000 
 343      00000000 
 343      00000000 
 343      00000000 
 344              		.text
 345              	.Letext0:
 346              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 347              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 348              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 349              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 350              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 351              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 352              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 353              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 354              		.file 10 "Core/Inc/can.h"
 355              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccA4PSHH.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 can.c
     /tmp/ccA4PSHH.s:18     .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/ccA4PSHH.s:26     .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/ccA4PSHH.s:98     .text.MX_CAN1_Init:0000000000000038 $d
     /tmp/ccA4PSHH.s:104    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccA4PSHH.s:111    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccA4PSHH.s:258    .text.HAL_CAN_MspInit:00000000000000a8 $d
     /tmp/ccA4PSHH.s:264    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccA4PSHH.s:271    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccA4PSHH.s:330    .text.HAL_CAN_MspDeInit:000000000000003c $d
     /tmp/ccA4PSHH.s:342    .bss.hcan1:0000000000000000 hcan1
     /tmp/ccA4PSHH.s:338    .bss.hcan1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_CAN_Init
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
