;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	ADD 261, 60
	SUB @-127, 100
	JMZ -1, @-20
	SUB @2, 0
	SUB -207, <-120
	SUB -207, <-120
	SUB 0, 0
	SPL 0, 2
	SUB @-127, 100
	SUB @121, 103
	SUB @121, 103
	SPL 2, 260
	SUB 0, 3
	ADD 261, 60
	SPL 6, <10
	SUB 0, 0
	SUB 12, @10
	SUB 2, 260
	SPL @12, #200
	SUB -207, <-120
	SUB #12, @200
	MOV @20, 0
	SUB 2, 260
	SPL 400, 5
	SPL 20, #52
	MOV -1, <-20
	SUB @121, 100
	DJN -1, @-20
	SUB #12, @200
	SUB @126, @106
	ADD #10, <39
	SUB @127, 106
	SUB @127, 106
	SUB 12, @10
	SUB 0, 0
	SPL 0, 2
	SLT @21, 6
	SUB #12, @200
	SUB 0, 2
	MOV -1, <-20
	SUB #12, @200
	MOV -1, <-20
	SUB @-127, 100
	SPL 0, <-2
	SPL 0, <-2
	DJN -1, @-20
	ADD 261, 60
