{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570977016929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570977016931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:30:16 2019 " "Processing started: Sun Oct 13 11:30:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570977016931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570977016931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570977016931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570977017148 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ULA/mux.bdf " "Entity \"mux\" obtained from \"ULA/mux.bdf\" instead of from Quartus II megafunction library" {  } { { "ULA/mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1570977017239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "ULA/mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/multi2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/multi2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi2 " "Found entity 1: multi2" {  } { { "ULA/multi2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/multi2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/full_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "ULA/full_subtractor.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ULA/full_adder.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/div2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/div2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "ULA/div2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/div2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/adder_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/adder_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "ULA/adder_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/adder_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/subtractor_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/subtractor_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bits " "Found entity 1: subtractor_4bits" {  } { { "ULA/subtractor_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/subtractor_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA/ula.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017582 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_sel-SYN " "Found design unit 1: op_sel-SYN" {  } { { "op_sel.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017583 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_sel " "Found entity 1: op_sel" {  } { { "op_sel.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxRg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxRg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxrg-SYN " "Found design unit 1: muxrg-SYN" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017585 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxRg " "Found entity 1: muxRg" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570977017661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:HEX0 " "Elaborating entity \"7seg\" for hierarchy \"7seg:HEX0\"" {  } { { "fpga.bdf" "HEX0" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 432 1096 1232 528 "HEX0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "fpga.bdf" "cpu" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 112 496 712 240 "cpu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017677 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst4 " "Block or symbol \"VCC\" of instance \"inst4\" overlaps another block or symbol" {  } { { "cpu.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 168 64 80 200 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1570977017678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter cpu:cpu\|counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"cpu:cpu\|counter:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 160 408 592 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1570977017693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer cpu:cpu\|debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"cpu:cpu\|debouncer:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 136 80 272 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1570977017695 "|fpga|cpu:cpu|debouncer:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu\|uc:control_unit " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu\|uc:control_unit\"" {  } { { "cpu.bdf" "control_unit" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 312 280 504 504 "control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017695 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst6 " "Primitive \"AND2\" of instance \"inst6\" not used" {  } { { "uc.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf" { { 112 416 480 160 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1570977017696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu\|rom:inst89 " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu\|rom:inst89\"" {  } { { "cpu.bdf" "inst89" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 160 752 968 288 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memoria01.mif " "Parameter \"init_file\" = \"Memoria01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017804 ""}  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570977017804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qf91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qf91 " "Found entity 1: altsyncram_qf91" {  } { { "db/altsyncram_qf91.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qf91 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated " "Elaborating entity \"altsyncram_qf91\" for hierarchy \"cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ana/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|register:Rg1 " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|register:Rg1\"" {  } { { "cpu.bdf" "Rg1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 544 432 576 640 "Rg1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula cpu:cpu\|ula:inst5 " "Elaborating entity \"ula\" for hierarchy \"cpu:cpu\|ula:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 360 808 960 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu\|ula:inst5\|mux:inst444 " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu\|ula:inst5\|mux:inst444\"" {  } { { "ULA/ula.bdf" "inst444" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 56 840 952 160 "inst444" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bits cpu:cpu\|ula:inst5\|adder_4bits:inst6 " "Elaborating entity \"adder_4bits\" for hierarchy \"cpu:cpu\|ula:inst5\|adder_4bits:inst6\"" {  } { { "ULA/ula.bdf" "inst6" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 88 544 680 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder cpu:cpu\|ula:inst5\|adder_4bits:inst6\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"cpu:cpu\|ula:inst5\|adder_4bits:inst6\|full_adder:inst\"" {  } { { "ULA/adder_4bits.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/adder_4bits.bdf" { { 288 440 552 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2 cpu:cpu\|ula:inst5\|multi2:inst1 " "Elaborating entity \"multi2\" for hierarchy \"cpu:cpu\|ula:inst5\|multi2:inst1\"" {  } { { "ULA/ula.bdf" "inst1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 200 560 656 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_4bits cpu:cpu\|ula:inst5\|subtractor_4bits:inst7 " "Elaborating entity \"subtractor_4bits\" for hierarchy \"cpu:cpu\|ula:inst5\|subtractor_4bits:inst7\"" {  } { { "ULA/ula.bdf" "inst7" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 344 536 672 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor cpu:cpu\|ula:inst5\|subtractor_4bits:inst7\|full_subtractor:inst " "Elaborating entity \"full_subtractor\" for hierarchy \"cpu:cpu\|ula:inst5\|subtractor_4bits:inst7\|full_subtractor:inst\"" {  } { { "ULA/subtractor_4bits.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/subtractor_4bits.bdf" { { 272 520 616 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 cpu:cpu\|ula:inst5\|div2:inst " "Elaborating entity \"div2\" for hierarchy \"cpu:cpu\|ula:inst5\|div2:inst\"" {  } { { "ULA/ula.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { { 456 560 656 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRg cpu:cpu\|muxRg:inst6 " "Elaborating entity \"muxRg\" for hierarchy \"cpu:cpu\|muxRg:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 360 624 768 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxRg.vhd" "LPM_MUX_component" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017889 ""}  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570977017889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7e " "Found entity 1: mux_l7e" {  } { { "db/mux_l7e.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/mux_l7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570977017931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570977017931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l7e cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated " "Elaborating entity \"mux_l7e\" for hierarchy \"cpu:cpu\|muxRg:inst6\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/ana/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570977017931 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst cpu:cpu\|counter:inst2\|inst~_emulated cpu:cpu\|counter:inst2\|inst~1 " "Register \"cpu:cpu\|counter:inst2\|inst\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 400 464 336 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977018850 "|fpga|cpu:cpu|counter:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst1 cpu:cpu\|counter:inst2\|inst1~_emulated cpu:cpu\|counter:inst2\|inst1~1 " "Register \"cpu:cpu\|counter:inst2\|inst1\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst1~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst1~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 512 576 336 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977018850 "|fpga|cpu:cpu|counter:inst2|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst3 cpu:cpu\|counter:inst2\|inst3~_emulated cpu:cpu\|counter:inst2\|inst3~1 " "Register \"cpu:cpu\|counter:inst2\|inst3\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst3~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst3~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 680 744 336 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977018850 "|fpga|cpu:cpu|counter:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cpu:cpu\|counter:inst2\|inst4 cpu:cpu\|counter:inst2\|inst4~_emulated cpu:cpu\|counter:inst2\|inst4~1 " "Register \"cpu:cpu\|counter:inst2\|inst4\" is converted into an equivalent circuit using register \"cpu:cpu\|counter:inst2\|inst4~_emulated\" and latch \"cpu:cpu\|counter:inst2\|inst4~1\"" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 256 848 912 336 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1570977018850 "|fpga|cpu:cpu|counter:inst2|inst4"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1570977018850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1570977019105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570977019499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570977019499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570977019602 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570977019602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570977019602 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1570977019602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570977019602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570977019629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:30:19 2019 " "Processing ended: Sun Oct 13 11:30:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570977019629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570977019629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570977019629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570977019629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570977021598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570977021599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:30:21 2019 " "Processing started: Sun Oct 13 11:30:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570977021599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570977021599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570977021599 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570977021626 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1570977021627 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1570977021627 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1570977021723 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570977021729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570977021813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570977021813 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570977022184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570977022211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570977022839 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570977022839 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570977022849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570977022849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570977022849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570977022849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570977022849 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570977022849 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570977022854 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570977022859 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "No exact pin location assignment(s) for 53 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[0\] " "Pin H0\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[1\] " "Pin H0\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[2\] " "Pin H0\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[3\] " "Pin H0\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[4\] " "Pin H0\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[5\] " "Pin H0\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[6\] " "Pin H0\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H0[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 328 528 704 344 "H0" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[0\] " "Pin H1\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[1\] " "Pin H1\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[2\] " "Pin H1\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[3\] " "Pin H1\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[4\] " "Pin H1\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[5\] " "Pin H1\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[6\] " "Pin H1\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H1[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 360 528 704 376 "H1" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[0\] " "Pin H2\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[1\] " "Pin H2\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[2\] " "Pin H2\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[3\] " "Pin H2\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[4\] " "Pin H2\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[5\] " "Pin H2\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[6\] " "Pin H2\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H2[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 392 528 704 408 "H2" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[0\] " "Pin H3\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[1\] " "Pin H3\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[2\] " "Pin H3\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[3\] " "Pin H3\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[4\] " "Pin H3\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[5\] " "Pin H3\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H3\[6\] " "Pin H3\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H3[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 424 528 704 440 "H3" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[0\] " "Pin H4\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[1\] " "Pin H4\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[2\] " "Pin H4\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[3\] " "Pin H4\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[4\] " "Pin H4\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[5\] " "Pin H4\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H4\[6\] " "Pin H4\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H4[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 456 528 704 472 "H4" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[0\] " "Pin H6\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[1\] " "Pin H6\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[2\] " "Pin H6\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[3\] " "Pin H6\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[4\] " "Pin H6\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[5\] " "Pin H6\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H6\[6\] " "Pin H6\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { H6[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 488 528 704 504 "H6" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { H6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[0] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[1] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[2] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[3] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Pin led\[4\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[4] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[5\] " "Pin led\[5\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[5] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[6\] " "Pin led\[6\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[6] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[7\] " "Pin led\[7\] not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[7] } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 272 528 704 288 "led" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reset } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 168 328 496 184 "reset" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 152 328 496 168 "clk" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fpga_clk " "Pin fpga_clk not assigned to an exact location on the device" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ana/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { fpga_clk } } } { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 136 328 496 152 "fpga_clk" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1570977025053 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1570977025053 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1570977025409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570977025411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570977025411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1570977025415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1570977025416 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570977025416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node fpga_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""}  } { { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 136 328 496 152 "fpga_clk" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fpga_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570977025450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|debouncer:inst1\|out_key  " "Automatically promoted node cpu:cpu\|debouncer:inst1\|out_key " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|ram_block1a10 " "Destination node cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_qf91.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf" 254 2 0 } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|rom:inst89|altsyncram:altsyncram_component|altsyncram_qf91:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|ram_block1a11 " "Destination node cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_qf91.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf" 276 2 0 } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|rom:inst89|altsyncram:altsyncram_component|altsyncram_qf91:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|debouncer:inst1\|out_key~6 " "Destination node cpu:cpu\|debouncer:inst1\|out_key~6" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 42 -1 0 } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|debouncer:inst1|out_key~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|counter:inst2\|inst9 " "Destination node cpu:cpu\|counter:inst2\|inst9" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 40 1400 1464 88 "inst9" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|counter:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570977025450 ""}  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 42 -1 0 } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|debouncer:inst1|out_key } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570977025450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|counter:inst2\|inst9  " "Automatically promoted node cpu:cpu\|counter:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570977025450 ""}  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 40 1400 1464 88 "inst9" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|counter:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570977025450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "Automatically promoted node cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst56~0 " "Destination node 7seg:HEX0\|inst56~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 328 872 936 408 "inst56" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst56~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst41~0 " "Destination node 7seg:HEX0\|inst41~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 592 872 936 640 "inst41" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst42~0 " "Destination node 7seg:HEX0\|inst42~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 760 872 936 808 "inst42" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst42~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst43~0 " "Destination node 7seg:HEX0\|inst43~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 944 872 936 992 "inst43" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst44~0 " "Destination node 7seg:HEX0\|inst44~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 1152 872 936 1200 "inst44" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst44~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst45~0 " "Destination node 7seg:HEX0\|inst45~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 1312 872 936 1360 "inst45" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst55~0 " "Destination node 7seg:HEX0\|inst55~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 1488 872 936 1536 "inst55" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst55~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570977025451 ""}  } { { "db/altsyncram_qf91.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf" 342 2 0 } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|rom:inst89|altsyncram:altsyncram_component|altsyncram_qf91:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570977025451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "Automatically promoted node cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst56~0 " "Destination node 7seg:HEX0\|inst56~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 328 872 936 408 "inst56" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst56~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst41~0 " "Destination node 7seg:HEX0\|inst41~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 592 872 936 640 "inst41" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst42~0 " "Destination node 7seg:HEX0\|inst42~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 760 872 936 808 "inst42" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst42~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst43~0 " "Destination node 7seg:HEX0\|inst43~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 944 872 936 992 "inst43" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst44~0 " "Destination node 7seg:HEX0\|inst44~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 1152 872 936 1200 "inst44" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst44~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst45~0 " "Destination node 7seg:HEX0\|inst45~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 1312 872 936 1360 "inst45" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7seg:HEX0\|inst55~0 " "Destination node 7seg:HEX0\|inst55~0" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { { 1488 872 936 1536 "inst55" "" } } } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 7seg:HEX0|inst55~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570977025451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570977025451 ""}  } { { "db/altsyncram_qf91.tdf" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/db/altsyncram_qf91.tdf" 364 2 0 } } { "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/ana/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu:cpu|rom:inst89|altsyncram:altsyncram_component|altsyncram_qf91:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570977025451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570977025791 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570977025791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570977025792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570977025793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570977025793 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570977025794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570977025794 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570977025794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570977025810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1570977025811 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570977025811 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 2.5V 2 50 0 " "Number of I/O pins in group: 52 (unused VREF, 2.5V VCCIO, 2 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1570977025815 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1570977025815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1570977025815 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1570977025818 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1570977025818 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1570977025818 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FpgaCLK " "Node \"FpgaCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FpgaCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ManualCLK " "Node \"ManualCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ManualCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ManualReset " "Node \"ManualReset\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ManualReset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[0\] " "Node \"counter\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[1\] " "Node \"counter\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[2\] " "Node \"counter\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[3\] " "Node \"counter\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[4\] " "Node \"counter\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[5\] " "Node \"counter\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[6\] " "Node \"counter\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "counter\[7\] " "Node \"counter\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ana/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "counter\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570977025863 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570977025863 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570977025864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570977031040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570977031404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570977031424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570977034528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570977034528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570977035058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "/home/ana/Documents/CollegeProjects/CPU/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1570977038886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570977038886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570977041030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1570977041032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570977041032 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1570977041083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570977041147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570977041628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570977041691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570977042136 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570977042569 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570977044052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ana/Documents/CollegeProjects/CPU/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/ana/Documents/CollegeProjects/CPU/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570977044205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "893 " "Peak virtual memory: 893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570977044538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:30:44 2019 " "Processing ended: Sun Oct 13 11:30:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570977044538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570977044538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570977044538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570977044538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570977046529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570977046530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:30:46 2019 " "Processing started: Sun Oct 13 11:30:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570977046530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570977046530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570977046531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570977051387 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570977051510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570977052877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:30:52 2019 " "Processing ended: Sun Oct 13 11:30:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570977052877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570977052877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570977052877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570977052877 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570977053006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570977054614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570977054615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:30:54 2019 " "Processing started: Sun Oct 13 11:30:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570977054615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570977054615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570977054615 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1570977054643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570977054814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570977054908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570977054908 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1570977055200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1570977055277 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1570977055277 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|debouncer:inst1\|out_key cpu:cpu\|debouncer:inst1\|out_key " "create_clock -period 1.000 -name cpu:cpu\|debouncer:inst1\|out_key cpu:cpu\|debouncer:inst1\|out_key" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055281 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fpga_clk fpga_clk " "create_clock -period 1.000 -name fpga_clk fpga_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055281 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " "create_clock -period 1.000 -name cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055281 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " "create_clock -period 1.000 -name cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055281 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055281 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1570977055704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055704 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1570977055705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1570977055713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1570977055727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570977055727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.822 " "Worst-case setup slack is -4.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.822       -72.262 cpu:cpu\|debouncer:inst1\|out_key  " "   -4.822       -72.262 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.293       -14.030 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -4.293       -14.030 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.245       -14.016 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -4.245       -14.016 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.304       -36.736 fpga_clk  " "   -2.304       -36.736 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977055728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.769 " "Worst-case hold slack is -0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769        -0.769 cpu:cpu\|debouncer:inst1\|out_key  " "   -0.769        -0.769 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044         0.000 fpga_clk  " "    0.044         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    1.421         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    1.558         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977055731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.900 " "Worst-case recovery slack is -2.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.900       -11.347 cpu:cpu\|debouncer:inst1\|out_key  " "   -2.900       -11.347 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.393 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -0.131        -0.393 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087        -0.261 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -0.087        -0.261 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977055735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.232 " "Worst-case removal slack is -0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232        -1.244 cpu:cpu\|debouncer:inst1\|out_key  " "   -0.232        -1.244 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    0.221         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    0.266         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977055737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.130 fpga_clk  " "   -3.000       -26.130 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693       -58.754 cpu:cpu\|debouncer:inst1\|out_key  " "   -2.693       -58.754 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977055738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1570977055841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1570977055887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1570977056517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1570977056577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570977056577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.241 " "Worst-case setup slack is -4.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.241       -62.829 cpu:cpu\|debouncer:inst1\|out_key  " "   -4.241       -62.829 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718       -12.130 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -3.718       -12.130 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.673       -12.126 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -3.673       -12.126 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017       -31.937 fpga_clk  " "   -2.017       -31.937 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.637 " "Worst-case hold slack is -0.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637        -0.637 cpu:cpu\|debouncer:inst1\|out_key  " "   -0.637        -0.637 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116         0.000 fpga_clk  " "    0.116         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    1.304         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    1.418         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.487 " "Worst-case recovery slack is -2.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487        -9.696 cpu:cpu\|debouncer:inst1\|out_key  " "   -2.487        -9.696 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095        -0.285 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -0.095        -0.285 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054        -0.162 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -0.054        -0.162 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.226 " "Worst-case removal slack is -0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226        -1.191 cpu:cpu\|debouncer:inst1\|out_key  " "   -0.226        -1.191 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    0.216         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    0.258         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.130 fpga_clk  " "   -3.000       -26.130 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649       -57.962 cpu:cpu\|debouncer:inst1\|out_key  " "   -2.649       -57.962 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -1.285        -5.140 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056606 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1570977056760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1570977056932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1570977056932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.084 " "Worst-case setup slack is -2.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084       -22.649 cpu:cpu\|debouncer:inst1\|out_key  " "   -2.084       -22.649 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000        -6.494 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -2.000        -6.494 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980        -6.506 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -1.980        -6.506 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577        -8.785 fpga_clk  " "   -0.577        -8.785 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.598 " "Worst-case hold slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598        -0.598 cpu:cpu\|debouncer:inst1\|out_key  " "   -0.598        -0.598 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -0.191 fpga_clk  " "   -0.191        -0.191 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    0.643         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    0.682         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.424 " "Worst-case recovery slack is -1.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424        -5.550 cpu:cpu\|debouncer:inst1\|out_key  " "   -1.424        -5.550 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    0.128         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    0.144         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.127 " "Worst-case removal slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 cpu:cpu\|debouncer:inst1\|out_key  " "    0.127         0.000 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "    0.338         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "    0.355         0.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.116 fpga_clk  " "   -3.000       -22.116 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 cpu:cpu\|debouncer:inst1\|out_key  " "   -1.000       -26.000 cpu:cpu\|debouncer:inst1\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\]  " "   -1.000        -4.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\]  " "   -1.000        -4.000 cpu:cpu\|rom:inst89\|altsyncram:altsyncram_component\|altsyncram_qf91:auto_generated\|q_a\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570977056972 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570977057555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570977057555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570977057661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:30:57 2019 " "Processing ended: Sun Oct 13 11:30:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570977057661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570977057661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570977057661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570977057661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570977060333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570977060335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:31:00 2019 " "Processing started: Sun Oct 13 11:31:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570977060335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570977060335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570977060336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_slow.vho /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_slow.vho in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977060838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_slow.vho /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_slow.vho in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977060875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vho /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vho in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977060909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977060961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_vhd_slow.sdo /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_vhd_slow.sdo in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977060997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_vhd_slow.sdo /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_vhd_slow.sdo in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977061035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_vhd_fast.sdo /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_vhd_fast.sdo in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977061077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_vhd.sdo /home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/ simulation " "Generated file CPU_vhd.sdo in folder \"/home/ana/Documents/CollegeProjects/CPU/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570977061115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570977061174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:31:01 2019 " "Processing ended: Sun Oct 13 11:31:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570977061174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570977061174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570977061174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570977061174 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570977061294 ""}
