# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Insper/Z01.1-Hades/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Insper/Z01.1-Hades/Projetos/F-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_controlunit(tb) -L vunit_lib -L lib -g/tb_controlunit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Insper/Z01.1-Hades/Projetos/F-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/,tb path : /home/borg/Insper/Z01.1-Hades/Projetos/F-Computador/testes/,use_color : true" 
# Start time: 19:49:04 on Oct 27,2021
# ** Warning: Design size of 21655 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 19:49:04 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
