# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/seg_decoder.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/top.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/led_blinker.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/bcd_counter.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/clk_divider.v /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/csrc/main.cpp /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/build/auto_bind.cpp /home/craics/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/craics/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/build/top"
T      3192    41025  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop.cpp"
T      2841    38015  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop.h"
T      2505    43885  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop.mk"
T       306    19961  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    18950  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop__Syms.cpp"
T       921    19425  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop__Syms.h"
T      1508    41027  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop___024root.h"
T      1297    43871  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    41042  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      9097    43874  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      7305    41048  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    41028  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop___024root__Slow.cpp"
T      1016    47644  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop__ver.d"
T         0        0  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop__verFiles.dat"
T      1642    43884  1754192221   337589623  1754192221   337589623 "./build/obj_dir/Vtop_classes.mk"
S       910    71860  1754191882   713784429  1754191882   713784429 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/bcd_counter.v"
S       443    11115  1754191829   865098000  1754191829   865098000 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/clk_divider.v"
S       501    72022  1754191905   668516664  1754191905   668516664 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/led_blinker.v"
S       545    71918  1754139478   157675998  1754139478   157675998 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/seg_decoder.v"
S      1159    71877  1754192200   584600214  1754192200   584600214 "/home/craics/ysyx-workbench/prestudy/labs-ysyx/lab4clk/vsrc/top.v"
S  20938328    79058  1745896707   477974460  1745896707   477974460 "/usr/local/bin/verilator_bin"
S      3275    79136  1745896707   807974467  1745896707   807974467 "/usr/local/share/verilator/include/verilated_std.sv"
