<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2712" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2712{left:721px;bottom:68px;letter-spacing:0.11px;}
#t2_2712{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2712{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2712{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2712{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_2712{left:359px;bottom:932px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2712{left:69px;bottom:843px;letter-spacing:0.13px;}
#t8_2712{left:69px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#t9_2712{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#ta_2712{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#tb_2712{left:69px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tc_2712{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#td_2712{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2712{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tf_2712{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_2712{left:69px;bottom:655px;letter-spacing:0.13px;}
#th_2712{left:69px;bottom:631px;letter-spacing:-0.17px;}
#ti_2712{left:69px;bottom:613px;letter-spacing:-0.13px;}
#tj_2712{left:90px;bottom:594px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tk_2712{left:69px;bottom:576px;letter-spacing:-0.15px;}
#tl_2712{left:90px;bottom:558px;letter-spacing:-0.13px;}
#tm_2712{left:117px;bottom:539px;letter-spacing:-0.15px;}
#tn_2712{left:90px;bottom:521px;letter-spacing:-0.07px;}
#to_2712{left:90px;bottom:503px;letter-spacing:-0.14px;}
#tp_2712{left:90px;bottom:484px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_2712{left:117px;bottom:466px;letter-spacing:-0.11px;}
#tr_2712{left:117px;bottom:448px;letter-spacing:-0.11px;}
#ts_2712{left:145px;bottom:429px;letter-spacing:-0.14px;}
#tt_2712{left:172px;bottom:411px;letter-spacing:-0.15px;}
#tu_2712{left:145px;bottom:393px;letter-spacing:-0.11px;}
#tv_2712{left:172px;bottom:374px;letter-spacing:-0.14px;}
#tw_2712{left:251px;bottom:374px;letter-spacing:-0.08px;word-spacing:-0.03px;}
#tx_2712{left:117px;bottom:356px;letter-spacing:-0.07px;}
#ty_2712{left:90px;bottom:338px;letter-spacing:-0.07px;}
#tz_2712{left:69px;bottom:319px;letter-spacing:-0.11px;}
#t10_2712{left:69px;bottom:283px;letter-spacing:-0.12px;}
#t11_2712{left:69px;bottom:264px;letter-spacing:-0.15px;}
#t12_2712{left:90px;bottom:246px;letter-spacing:-0.11px;}
#t13_2712{left:90px;bottom:228px;letter-spacing:-0.12px;}
#t14_2712{left:90px;bottom:209px;letter-spacing:-0.12px;}
#t15_2712{left:90px;bottom:191px;letter-spacing:-0.14px;}
#t16_2712{left:90px;bottom:173px;letter-spacing:-0.14px;}
#t17_2712{left:169px;bottom:173px;letter-spacing:-0.08px;word-spacing:-0.03px;}
#t18_2712{left:90px;bottom:154px;letter-spacing:-0.13px;}
#t19_2712{left:90px;bottom:136px;letter-spacing:-0.12px;}
#t1a_2712{left:117px;bottom:118px;letter-spacing:-0.14px;}
#t1b_2712{left:74px;bottom:1065px;letter-spacing:-0.13px;}
#t1c_2712{left:266px;bottom:1065px;letter-spacing:-0.11px;}
#t1d_2712{left:266px;bottom:1048px;letter-spacing:-0.18px;}
#t1e_2712{left:308px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_2712{left:308px;bottom:1048px;letter-spacing:-0.12px;}
#t1g_2712{left:308px;bottom:1031px;letter-spacing:-0.15px;}
#t1h_2712{left:382px;bottom:1065px;letter-spacing:-0.12px;}
#t1i_2712{left:382px;bottom:1048px;letter-spacing:-0.13px;}
#t1j_2712{left:382px;bottom:1031px;letter-spacing:-0.12px;}
#t1k_2712{left:450px;bottom:1065px;letter-spacing:-0.12px;}
#t1l_2712{left:74px;bottom:1008px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_2712{left:74px;bottom:991px;letter-spacing:-0.17px;}
#t1n_2712{left:266px;bottom:1008px;}
#t1o_2712{left:308px;bottom:1008px;letter-spacing:-0.14px;}
#t1p_2712{left:382px;bottom:1008px;letter-spacing:-0.2px;}
#t1q_2712{left:450px;bottom:1008px;letter-spacing:-0.11px;}
#t1r_2712{left:84px;bottom:910px;letter-spacing:-0.14px;}
#t1s_2712{left:192px;bottom:910px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1t_2712{left:371px;bottom:910px;letter-spacing:-0.14px;}
#t1u_2712{left:550px;bottom:910px;letter-spacing:-0.15px;}
#t1v_2712{left:728px;bottom:910px;letter-spacing:-0.14px;}
#t1w_2712{left:99px;bottom:886px;}
#t1x_2712{left:213px;bottom:886px;letter-spacing:-0.16px;}
#t1y_2712{left:391px;bottom:886px;letter-spacing:-0.15px;}
#t1z_2712{left:569px;bottom:886px;letter-spacing:-0.16px;}
#t20_2712{left:748px;bottom:886px;letter-spacing:-0.15px;}

.s1_2712{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2712{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2712{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2712{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2712{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2712" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2712Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2712" style="-webkit-user-select: none;"><object width="935" height="1210" data="2712/2712.svg" type="image/svg+xml" id="pdf2712" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2712" class="t s1_2712">XEND—Transactional End </span>
<span id="t2_2712" class="t s2_2712">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2712" class="t s1_2712">6-30 </span><span id="t4_2712" class="t s1_2712">Vol. 2D </span>
<span id="t5_2712" class="t s3_2712">XEND—Transactional End </span>
<span id="t6_2712" class="t s4_2712">Instruction Operand Encoding </span>
<span id="t7_2712" class="t s4_2712">Description </span>
<span id="t8_2712" class="t s5_2712">The instruction marks the end of an RTM code region. If this corresponds to the outermost scope (that is, including </span>
<span id="t9_2712" class="t s5_2712">this XEND instruction, the number of XBEGIN instructions is the same as number of XEND instructions), the logical </span>
<span id="ta_2712" class="t s5_2712">processor will attempt to commit the logical processor state atomically. If the commit fails, the logical processor will </span>
<span id="tb_2712" class="t s5_2712">rollback all architectural register and memory updates performed during the RTM execution. The logical processor </span>
<span id="tc_2712" class="t s5_2712">will resume execution at the fallback address computed from the outermost XBEGIN instruction. The EAX register </span>
<span id="td_2712" class="t s5_2712">is updated to reflect RTM abort information. </span>
<span id="te_2712" class="t s5_2712">Execution of XEND outside a transactional region causes a general-protection exception (#GP). Execution of XEND </span>
<span id="tf_2712" class="t s5_2712">while in a suspend read address tracking region causes a transactional abort. </span>
<span id="tg_2712" class="t s4_2712">Operation </span>
<span id="th_2712" class="t s6_2712">XEND </span>
<span id="ti_2712" class="t s7_2712">IF (RTM_ACTIVE = 0) THEN </span>
<span id="tj_2712" class="t s7_2712">SIGNAL #GP </span>
<span id="tk_2712" class="t s7_2712">ELSE </span>
<span id="tl_2712" class="t s7_2712">IF SUSLDTRK_ACTIVE = 1 </span>
<span id="tm_2712" class="t s7_2712">THEN GOTO RTM_ABORT_PROCESSING; </span>
<span id="tn_2712" class="t s7_2712">FI; </span>
<span id="to_2712" class="t s7_2712">RTM_NEST_COUNT-- </span>
<span id="tp_2712" class="t s7_2712">IF (RTM_NEST_COUNT = 0) THEN </span>
<span id="tq_2712" class="t s7_2712">Try to commit transaction </span>
<span id="tr_2712" class="t s7_2712">IF fail to commit transactional execution </span>
<span id="ts_2712" class="t s7_2712">THEN </span>
<span id="tt_2712" class="t s7_2712">GOTO RTM_ABORT_PROCESSING; </span>
<span id="tu_2712" class="t s7_2712">ELSE (* commit success *) </span>
<span id="tv_2712" class="t s7_2712">RTM_ACTIVE </span><span id="tw_2712" class="t s7_2712">:= 0 </span>
<span id="tx_2712" class="t s7_2712">FI; </span>
<span id="ty_2712" class="t s7_2712">FI; </span>
<span id="tz_2712" class="t s7_2712">FI; </span>
<span id="t10_2712" class="t s7_2712">(* For any RTM abort condition encountered during RTM execution *) </span>
<span id="t11_2712" class="t s7_2712">RTM_ABORT_PROCESSING: </span>
<span id="t12_2712" class="t s7_2712">Restore architectural register state </span>
<span id="t13_2712" class="t s7_2712">Discard memory updates performed in transaction </span>
<span id="t14_2712" class="t s7_2712">Update EAX with status </span>
<span id="t15_2712" class="t s7_2712">RTM_NEST_COUNT := 0 </span>
<span id="t16_2712" class="t s7_2712">RTM_ACTIVE </span><span id="t17_2712" class="t s7_2712">:= 0 </span>
<span id="t18_2712" class="t s7_2712">SUSLDTRK_ACTIVE := 0 </span>
<span id="t19_2712" class="t s7_2712">IF 64-bit Mode </span>
<span id="t1a_2712" class="t s7_2712">THEN </span>
<span id="t1b_2712" class="t s6_2712">Opcode/Instruction </span><span id="t1c_2712" class="t s6_2712">Op/ </span>
<span id="t1d_2712" class="t s6_2712">En </span>
<span id="t1e_2712" class="t s6_2712">64/32bit </span>
<span id="t1f_2712" class="t s6_2712">Mode </span>
<span id="t1g_2712" class="t s6_2712">Support </span>
<span id="t1h_2712" class="t s6_2712">CPUID </span>
<span id="t1i_2712" class="t s6_2712">Feature </span>
<span id="t1j_2712" class="t s6_2712">Flag </span>
<span id="t1k_2712" class="t s6_2712">Description </span>
<span id="t1l_2712" class="t s7_2712">NP 0F 01 D5 </span>
<span id="t1m_2712" class="t s7_2712">XEND </span>
<span id="t1n_2712" class="t s7_2712">A </span><span id="t1o_2712" class="t s7_2712">V/V </span><span id="t1p_2712" class="t s7_2712">RTM </span><span id="t1q_2712" class="t s7_2712">Specifies the end of an RTM code region. </span>
<span id="t1r_2712" class="t s6_2712">Op/En </span><span id="t1s_2712" class="t s6_2712">Operand 1 </span><span id="t1t_2712" class="t s6_2712">Operand2 </span><span id="t1u_2712" class="t s6_2712">Operand3 </span><span id="t1v_2712" class="t s6_2712">Operand4 </span>
<span id="t1w_2712" class="t s7_2712">A </span><span id="t1x_2712" class="t s7_2712">N/A </span><span id="t1y_2712" class="t s7_2712">N/A </span><span id="t1z_2712" class="t s7_2712">N/A </span><span id="t20_2712" class="t s7_2712">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
