// Seed: 380712790
module module_0 (
    output wor  id_0
    , id_3,
    output tri0 id_1
);
  wire id_4;
  assign id_3 = id_4;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6
);
  assign id_6 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  id_8 :
  assert property (@(posedge id_1 or posedge 1 ^ 1) 1'b0)
  else;
endmodule
