<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</p>
        <p>Date: Mon Mar 24 11:02:46 2025
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>-40:25:100</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>2.5V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 3.3V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>No</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>EvalBoardSandbox</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\Users\SKaye\repos9\firmware\DMInterface\Ux1_Ver2\synthesis\EvalBoardSandbox.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>2498</td>
                <td>12084</td>
                <td>20.67</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>2227</td>
                <td>12084</td>
                <td>18.43</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>414</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>48</td>
                <td>138</td>
                <td>34.78</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>48</td>
                <td>138</td>
                <td>34.78</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>65</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>0</td>
                <td>22</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>9</td>
                <td>21</td>
                <td>42.86</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>1</td>
                <td>22</td>
                <td>4.55</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>8</td>
                <td>8</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>2</td>
                <td>2</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>2138</td>
                <td>1867</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>324</td>
                <td>324</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>36</td>
                <td>36</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>2498</td>
                <td>2227</td>
            </tr>
        </table>
        <h2>MSS Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Cortex-M3*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eNVM (256KB)*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eSRAM*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>TIMER*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>CAN</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPI</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>I2C</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>UART</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>USB</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>HPDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
        </table>
        <p>* These resources are always marked as used when you are using the MSS</p>
        <p/>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>13</td>
            </tr>
            <tr>
                <td>5</td>
                <td>9</td>
            </tr>
            <tr>
                <td>7</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>4</td>
            </tr>
            <tr>
                <td>9</td>
                <td>18</td>
            </tr>
            <tr>
                <td>10</td>
                <td>11</td>
            </tr>
            <tr>
                <td>11</td>
                <td>6</td>
            </tr>
            <tr>
                <td>12</td>
                <td>9</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>71</td>
            </tr>
        </table>
        <h2>Detailed MACC Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>1</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>4</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>44</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS33</td>
                <td> 3.30v</td>
                <td> N/A</td>
                <td> 4</td>
                <td> 44</td>
                <td> 0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>1718</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_C0_0_GL1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>32</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/UartClk1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/Uart1BitClockDiv/clko_i_inferred_clock_RNIV338/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>32</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/UartClk0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/Uart0BitClockDiv/clko_i_inferred_clock_RNIU2I7/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>32</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/UartClk2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/Uart2BitClockDiv/clko_i_inferred_clock_RNI05K8/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>30</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/UartClk3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/Uart3BitClockDiv/clko_i_inferred_clock_RNI1659/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/UartTxClk0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/Uart0TxBitClockDiv/div_i_inferred_clock_RNI4L74/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_C0_0_GL0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : EvalSandbox_MSS_0/GL0_INST</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>168</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/un1_MasterReset_1_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DMDacsA_i/un1_MasterReset_1_i</td>
            </tr>
            <tr>
                <td>158</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[3]</td>
            </tr>
            <tr>
                <td>158</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[2]</td>
            </tr>
            <tr>
                <td>158</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[1]</td>
            </tr>
            <tr>
                <td>146</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[4]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[4]</td>
            </tr>
            <tr>
                <td>123</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_188_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart1FifoReset_RNIRLOH</td>
            </tr>
            <tr>
                <td>123</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_187_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart2FifoReset_RNISUSM</td>
            </tr>
            <tr>
                <td>123</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_189_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart0FifoReset_RNIQCKC</td>
            </tr>
            <tr>
                <td>116</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/BootupReset/shot_i_rep_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/BootupReset/shot_i_rep</td>
            </tr>
            <tr>
                <td>102</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_186_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart3FifoReset_RNIT71C</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>168</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/un1_MasterReset_1_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DMDacsA_i/un1_MasterReset_1_i</td>
            </tr>
            <tr>
                <td>158</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[3]</td>
            </tr>
            <tr>
                <td>158</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[2]</td>
            </tr>
            <tr>
                <td>158</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[1]</td>
            </tr>
            <tr>
                <td>146</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/DacWriteCurrentState_Z[4]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/DacWriteCurrentState[4]</td>
            </tr>
            <tr>
                <td>123</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_188_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart1FifoReset_RNIRLOH</td>
            </tr>
            <tr>
                <td>123</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_187_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart2FifoReset_RNISUSM</td>
            </tr>
            <tr>
                <td>123</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_189_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart0FifoReset_RNIQCKC</td>
            </tr>
            <tr>
                <td>116</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/BootupReset/shot_i_rep_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/BootupReset/shot_i_rep</td>
            </tr>
            <tr>
                <td>102</td>
                <td>INT_NET</td>
                <td>Net   : DMMainPorts_1/RegisterSpace/N_186_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DMMainPorts_1/RegisterSpace/Uart3FifoReset_RNIT71C</td>
            </tr>
        </table>
    </body>
</html>
