Synthesizing design: usb_top_level.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegridfs/a/mg173/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {sync_high.sv sync_low.sv eop_detect.sv decoder.sv edge_detector.sv timer.sv rcu.sv stp_sr_8_lsb.sv flex_stp_sr.sv rx_data_ready.sv rx_packet.sv store_2_byte_buffer.sv count_to_2.sv count_to_64.sv d_minus_selecter.sv d_plus_selecter.sv encoder.sv flex_counter.sv flex_pts_sr.sv packet_selecter.sv tmu.sv pts_sr_8_lsb.sv timer_transmit.sv get_ptr_controller.sv store_ptr_controller.sv fifo_ram.sv buffer.sv ahb_slave.sv rcv_block.sv usb_transmitter.sv flex_counter_rx.sv usb_top_level.sv}
Running PRESTO HDLC
Compiling source file ./source/sync_high.sv
Compiling source file ./source/sync_low.sv
Compiling source file ./source/eop_detect.sv
Compiling source file ./source/decoder.sv
Compiling source file ./source/edge_detector.sv
Compiling source file ./source/timer.sv
Compiling source file ./source/rcu.sv
Compiling source file ./source/stp_sr_8_lsb.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/rx_data_ready.sv
Compiling source file ./source/rx_packet.sv
Compiling source file ./source/store_2_byte_buffer.sv
Compiling source file ./source/count_to_2.sv
Compiling source file ./source/count_to_64.sv
Compiling source file ./source/d_minus_selecter.sv
Compiling source file ./source/d_plus_selecter.sv
Compiling source file ./source/encoder.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/packet_selecter.sv
Compiling source file ./source/tmu.sv
Compiling source file ./source/pts_sr_8_lsb.sv
Compiling source file ./source/timer_transmit.sv
Compiling source file ./source/get_ptr_controller.sv
Compiling source file ./source/store_ptr_controller.sv
Compiling source file ./source/fifo_ram.sv
Warning:  ./source/fifo_ram.sv:26: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/buffer.sv
Compiling source file ./source/ahb_slave.sv
Warning:  ./source/ahb_slave.sv:59: Using default enum base size of 32. (VER-533)
Warning:  ./source/ahb_slave.sv:62: Using default enum base size of 32. (VER-533)
Compiling source file ./source/rcv_block.sv
Compiling source file ./source/usb_transmitter.sv
Warning:  ./source/usb_transmitter.sv:42: the undeclared symbol 'crc_start' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/usb_transmitter.sv:49: the undeclared symbol 'strobe_middle' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./source/flex_counter_rx.sv
Compiling source file ./source/usb_top_level.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate usb_top_level -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'usb_top_level'.
Information: Building the design 'ahb_slave'. (HDL-193)

Statistics for case statements in always block at line 78 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 105 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 132 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 173 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           179            |     no/auto      |
===============================================

Statistics for case statements in always block at line 190 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |     no/auto      |
===============================================

Statistics for case statements in always block at line 210 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |     no/auto      |
|           219            |    auto/auto     |
|           227            |    auto/auto     |
===============================================
Warning:  ./source/ahb_slave.sv:353: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 242 in file
	'./source/ahb_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           276            |     no/auto      |
|           293            |     no/auto      |
|           304            |     no/auto      |
|           329            |     no/auto      |
|           337            |     no/auto      |
|           339            |    auto/auto     |
|           347            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_slave line 359 in file
		'./source/ahb_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_hsize_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tx_state_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_state_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_state_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    slavedata_reg    | Flip-flop |  112  |  Y  | N  | Y  | N  | N  | N  | N  |
|      read_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      write_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      addr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     hrdata_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   next_haddr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   next_hwrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'buffer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'usb_transmitter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rcv_block'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'store_ptr_controller'. (HDL-193)

Inferred memory devices in process
	in routine store_ptr_controller line 21 in file
		'./source/store_ptr_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    store_ptr_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'get_ptr_controller'. (HDL-193)

Inferred memory devices in process
	in routine get_ptr_controller line 21 in file
		'./source/get_ptr_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     get_ptr_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_ram'. (HDL-193)
Warning:  ./source/fifo_ram.sv:61: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine fifo_ram line 30 in file
		'./source/fifo_ram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_reg_reg     | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   fifo_ram/58    |   64   |    8    |      6       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'packet_selecter'. (HDL-193)

Statistics for case statements in always block at line 18 in file
	'./source/packet_selecter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |     no/auto      |
===============================================
Presto compilation completed successfully.
Information: Building the design 'pts_sr_8_lsb'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'encoder'. (HDL-193)

Inferred memory devices in process
	in routine encoder line 20 in file
		'./source/encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    d_encoded_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_plus_selecter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'd_minus_selecter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'timer_transmit'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/timer_transmit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |     no/auto      |
===============================================

Statistics for case statements in always block at line 74 in file
	'./source/timer_transmit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine timer_transmit line 24 in file
		'./source/timer_transmit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tmu'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'./source/tmu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |     no/auto      |
===============================================

Statistics for case statements in always block at line 153 in file
	'./source/tmu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine tmu line 33 in file
		'./source/tmu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_high'. (HDL-193)

Inferred memory devices in process
	in routine sync_high line 15 in file
		'./source/sync_high.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      meta_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync_low'. (HDL-193)

Inferred memory devices in process
	in routine sync_low line 15 in file
		'./source/sync_low.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'eop_detect'. (HDL-193)

Inferred memory devices in process
	in routine eop_detect line 22 in file
		'./source/eop_detect.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       eop_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder'. (HDL-193)

Inferred memory devices in process
	in routine decoder line 24 in file
		'./source/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    old_data_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    new_data_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_detector'. (HDL-193)

Inferred memory devices in process
	in routine edge_detector line 11 in file
		'./source/edge_detector.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   old_d_plus_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'timer'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./source/timer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Statistics for case statements in always block at line 59 in file
	'./source/timer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |     no/auto      |
===============================================

Statistics for case statements in always block at line 98 in file
	'./source/timer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |     no/auto      |
===============================================

Statistics for case statements in always block at line 133 in file
	'./source/timer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine timer line 50 in file
		'./source/timer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state1_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer line 124 in file
		'./source/timer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rcu'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./source/rcu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Statistics for case statements in always block at line 148 in file
	'./source/rcu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           158            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine rcu line 141 in file
		'./source/rcu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stp_sr_8_lsb'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rx_data_ready'. (HDL-193)

Statistics for case statements in always block at line 15 in file
	'./source/rx_data_ready.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rx_data_ready line 35 in file
		'./source/rx_data_ready.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rx_packet'. (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./source/rx_packet.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine rx_packet line 41 in file
		'./source/rx_packet.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rx_packet_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'store_2_byte_buffer'. (HDL-193)

Inferred memory devices in process
	in routine store_2_byte_buffer line 33 in file
		'./source/store_2_byte_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   new_2_byte_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   old_2_byte_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'count_to_2'. (HDL-193)

Inferred memory devices in process
	in routine count_to_2 line 25 in file
		'./source/count_to_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'count_to_64'. (HDL-193)

Inferred memory devices in process
	in routine count_to_64 line 25 in file
		'./source/count_to_64.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'pts_sr_8_lsb' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)
Warning:  ./source/flex_pts_sr.sv:64: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS8_SHIFT_MSB0 line 23 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'timer_transmit' with
	the parameters "NUM_CNT_BITS=4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 24 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter_rx'. (HDL-193)

Inferred memory devices in process
	in routine flex_counter_rx line 21 in file
		'./source/flex_counter_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'stp_sr_8_lsb' with
	the parameters "SHIFT_MSB=0,NUM_BITS=8". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB0 line 21 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 3 instances of design 'flex_counter_NUM_CNT_BITS4'. (OPT-1056)
Information: Uniquified 2 instances of design 'flex_counter_rx'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 69 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'count_to_64'
  Processing 'count_to_2'
  Processing 'store_2_byte_buffer'
  Processing 'rx_packet'
  Processing 'rx_data_ready'
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'stp_sr_8_lsb'
  Processing 'rcu'
  Processing 'flex_counter_rx_0'
Information: Added key list 'DesignWare' to design 'flex_counter_rx_0'. (DDB-72)
  Processing 'timer'
  Processing 'edge_detector'
  Processing 'decoder'
  Processing 'eop_detect'
  Processing 'sync_low'
  Processing 'sync_high'
  Processing 'rcv_block'
  Processing 'tmu'
  Processing 'flex_counter_NUM_CNT_BITS4_0'
  Processing 'timer_transmit'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'd_minus_selecter'
  Processing 'd_plus_selecter'
  Processing 'encoder'
  Processing 'flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'pts_sr_8_lsb'
  Processing 'packet_selecter'
  Processing 'usb_transmitter'
  Processing 'fifo_ram'
  Processing 'get_ptr_controller'
  Processing 'store_ptr_controller'
  Processing 'buffer'
  Processing 'ahb_slave'
Information: The register 'tx_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'usb_top_level'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'usb_top_level' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'count_to_64_DW01_inc_0'
  Processing 'flex_counter_rx_0_DW01_dec_0'
  Processing 'flex_counter_rx_1_DW01_dec_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_0_DW_mult_uns_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_1_DW_mult_uns_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_2_DW_mult_uns_0'
  Processing 'fifo_ram_DW01_cmp6_0'
  Processing 'fifo_ram_DW01_sub_0'
  Processing 'get_ptr_controller_DW01_inc_0'
  Processing 'store_ptr_controller_DW01_inc_0'
  Processing 'ahb_slave_DW01_inc_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 2232549.0      0.00       0.0      33.1                          
    0:00:06 2232549.0      0.00       0.0      33.1                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4_2'. (DDB-72)
  Structuring 'flex_counter_rx_0'
  Mapping 'flex_counter_rx_0'
  Structuring 'flex_counter_NUM_CNT_BITS4_1'
  Mapping 'flex_counter_NUM_CNT_BITS4_1'
  Structuring 'flex_counter_NUM_CNT_BITS4_0'
  Mapping 'flex_counter_NUM_CNT_BITS4_0'
  Structuring 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Mapping 'flex_stp_sr_NUM_BITS8_SHIFT_MSB0'
  Structuring 'flex_counter_rx_1'
  Mapping 'flex_counter_rx_1'
  Structuring 'flex_counter_NUM_CNT_BITS4_2'
  Mapping 'flex_counter_NUM_CNT_BITS4_2'
  Structuring 'flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Mapping 'flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Structuring 'count_to_64'
  Mapping 'count_to_64'
  Structuring 'count_to_2'
  Mapping 'count_to_2'
  Structuring 'store_2_byte_buffer'
  Mapping 'store_2_byte_buffer'
  Structuring 'rx_packet'
  Mapping 'rx_packet'
  Structuring 'rx_data_ready'
  Mapping 'rx_data_ready'
  Structuring 'rcu'
  Mapping 'rcu'
  Structuring 'timer'
  Mapping 'timer'
  Structuring 'edge_detector'
  Mapping 'edge_detector'
  Structuring 'decoder'
  Mapping 'decoder'
  Structuring 'eop_detect'
  Mapping 'eop_detect'
  Structuring 'tmu'
  Mapping 'tmu'
  Structuring 'timer_transmit'
  Mapping 'timer_transmit'
  Structuring 'd_minus_selecter'
  Mapping 'd_minus_selecter'
  Structuring 'd_plus_selecter'
  Mapping 'd_plus_selecter'
  Structuring 'encoder'
  Mapping 'encoder'
  Structuring 'packet_selecter'
  Mapping 'packet_selecter'
  Structuring 'fifo_ram'
  Mapping 'fifo_ram'
  Structuring 'get_ptr_controller'
  Mapping 'get_ptr_controller'
  Structuring 'store_ptr_controller'
  Mapping 'store_ptr_controller'
  Structuring 'buffer'
  Mapping 'buffer'
  Structuring 'ahb_slave'
  Mapping 'ahb_slave'
Information: The register 'AHB_SLAVE/slavedata_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'AHB_SLAVE/slavedata_reg[9][7]' is a constant and will be removed. (OPT-1206)
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:09 2157435.0      0.00       0.0      29.1                          
    0:00:10 2157867.0      0.00       0.0      27.2                          
    0:00:10 2158515.0      0.00       0.0      26.0                          
    0:00:10 2158515.0      0.00       0.0      25.9                          
    0:00:10 2158515.0      0.00       0.0      25.9                          
    0:00:10 2158515.0      0.00       0.0      25.9                          
    0:00:10 2158515.0      0.00       0.0      25.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 2158515.0      0.00       0.0      25.9                          
    0:00:10 2158515.0      0.00       0.0      25.9                          
    0:00:10 2158515.0      0.00       0.0      25.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 2158515.0      0.00       0.0      25.9                          
    0:00:10 2166435.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 2166435.0      0.00       0.0       0.0                          
    0:00:10 2166435.0      0.00       0.0       0.0                          
    0:00:10 2162547.0      0.00       0.0       0.0                          
    0:00:10 2160891.0      0.00       0.0       0.0                          
    0:00:10 2160315.0      0.00       0.0       0.0                          
    0:00:10 2160027.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:10 2159739.0      0.00       0.0       0.0                          
    0:00:11 2159739.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/usb_top_level.rep
report_area >> reports/usb_top_level.rep
report_power -hier >> reports/usb_top_level.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/usb_top_level.v"
Writing verilog file '/home/ecegridfs/a/mg173/ece337/Final_Demo/mapped/usb_top_level.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Fri Apr 28 13:26:00 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     29
    Unconnected ports (LINT-28)                                    18
    Feedthrough (LINT-29)                                           1
    Shorted outputs (LINT-31)                                      10

Cells                                                              24
    Connected to power or ground (LINT-32)                         18
    Nets connected to multiple pins on same cell (LINT-33)          6
--------------------------------------------------------------------------------

Warning: In design 'store_ptr_controller', port 'buffer_occupancy[6]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[5]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[4]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[3]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[2]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[1]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pts_sr_8_lsb', port 'strobe_middle' is not connected to any nets. (LINT-28)
Warning: In design 'pts_sr_8_lsb', port 'pts_shift_enable' is not connected to any nets. (LINT-28)
Warning: In design 'encoder', port 'strobe' is not connected to any nets. (LINT-28)
Warning: In design 'timer_transmit', port 'timer_enable' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'new_2_byte[7]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'new_2_byte[6]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'new_2_byte[5]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'new_2_byte[4]' is not connected to any nets. (LINT-28)
Warning: In design 'rcu', port 'new_2_byte[3]' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_ram_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_ram_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ahb_slave', input port 'rx_transfer_active' is connected directly to output port 'dmode'. (LINT-29)
Warning: In design 'fifo_ram', output port 'tx_packet_data[7]' is connected directly to output port 'rx_data[7]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[6]' is connected directly to output port 'rx_data[6]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[5]' is connected directly to output port 'rx_data[5]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[4]' is connected directly to output port 'rx_data[4]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[3]' is connected directly to output port 'rx_data[3]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[2]' is connected directly to output port 'rx_data[2]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[1]' is connected directly to output port 'rx_data[1]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[0]' is connected directly to output port 'rx_data[0]'. (LINT-31)
Warning: In design 'tmu', output port 'timer_enable' is connected directly to output port 'pts_shift_enable'. (LINT-31)
Warning: In design 'rcu', output port 'w_enable' is connected directly to output port 'ready'. (LINT-31)
Warning: In design 'fifo_ram', a pin on submodule 'sub_60' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_bit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_bit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_bit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_bit' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer_transmit', a pin on submodule 'bit_counter_byte_9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'CORE1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CORE1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CORE2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CORE2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'CORE2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'timer_transmit', the same net is connected to more than one pin on submodule 'bit_counter_bit'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'timer_transmit', the same net is connected to more than one pin on submodule 'bit_counter_byte_8'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'timer_transmit', the same net is connected to more than one pin on submodule 'bit_counter_byte_9'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'timer_transmit', the same net is connected to more than one pin on submodule 'bit_counter_byte_9'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'CORE1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'CORE2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
quit

Thank you...
Done


