<html><body>
<pre>
 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: commonBus                           Date:  3-21-2023,  2:49PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
4  /36  ( 11%) 16  /180  (  9%) 20 /108 ( 19%)   0  /36  (  0%) 22 /34  ( 65%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           2/18       10/54        8/90       8/17
FB2           2/18       10/54        8/90      14/17
             -----       -----       -----      -----    
              4/36       20/108      16/180     22/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   18          18    |  I/O              :    18      28
Output        :    4           4    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 4 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'commonBus.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Output<1>           4     6     FB1_2   41   I/O     O       LOW  FAST 
Output<2>           4     6     FB1_11  7    I/O     O       LOW  FAST 
Output<0>           4     6     FB2_2   38   I/O     O       LOW  FAST 
Output<3>           4     6     FB2_11  28   I/O     O       LOW  FAST 

** 18 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
B<1>                FB1_1   40   I/O     I
D<0>                FB1_3   43   GCK/I/O I
B<2>                FB1_4   42   I/O     I
D<3>                FB1_5   44   GCK/I/O I
D<2>                FB1_15  14   I/O     I
C<1>                FB1_17  18   I/O     I
B<0>                FB2_1   39   I/O     I
D<1>                FB2_3   36   GTS/I/O I
C<3>                FB2_4   37   I/O     I
C<0>                FB2_6   33   GSR/I/O I
B<3>                FB2_7   32   I/O     I
Selection<1>        FB2_8   31   I/O     I
Selection<0>        FB2_9   30   I/O     I
C<2>                FB2_10  29   I/O     I
A<0>                FB2_13  23   I/O     I
A<1>                FB2_14  22   I/O     I
A<2>                FB2_15  21   I/O     I
A<3>                FB2_16  20   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     I
Output<1>             4       0     0   1     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O I
(unused)              0       0     0   5     FB1_4   42    I/O     I
(unused)              0       0     0   5     FB1_5   44    GCK/I/O I
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
(unused)              0       0     0   5     FB1_10  6     I/O     
Output<2>             4       0     0   1     FB1_11  7     I/O     O
(unused)              0       0     0   5     FB1_12  8     I/O     
(unused)              0       0     0   5     FB1_13  12    I/O     
(unused)              0       0     0   5     FB1_14  13    I/O     
(unused)              0       0     0   5     FB1_15  14    I/O     I
(unused)              0       0     0   5     FB1_16  16    I/O     
(unused)              0       0     0   5     FB1_17  18    I/O     I
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: A<1>               5: C<1>               8: D<2> 
  2: A<2>               6: C<2>               9: Selection<0> 
  3: B<1>               7: D<1>              10: Selection<1> 
  4: B<2>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Output<1>            X.X.X.X.XX.............................. 6
Output<2>            .X.X.X.XXX.............................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     I
Output<0>             4       0     0   1     FB2_2   38    I/O     O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O I
(unused)              0       0     0   5     FB2_4   37    I/O     I
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O I
(unused)              0       0     0   5     FB2_7   32    I/O     I
(unused)              0       0     0   5     FB2_8   31    I/O     I
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0     0   5     FB2_10  29    I/O     I
Output<3>             4       0     0   1     FB2_11  28    I/O     O
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     I
(unused)              0       0     0   5     FB2_14  22    I/O     I
(unused)              0       0     0   5     FB2_15  21    I/O     I
(unused)              0       0     0   5     FB2_16  20    I/O     I
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: A<0>               5: C<0>               8: D<3> 
  2: A<3>               6: C<3>               9: Selection<0> 
  3: B<0>               7: D<0>              10: Selection<1> 
  4: B<3>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Output<0>            X.X.X.X.XX.............................. 6
Output<3>            .X.X.X.XXX.............................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


Output(0) <= ((Selection(1) AND D(0) AND Selection(0))
	OR (Selection(1) AND NOT Selection(0) AND C(0))
	OR (NOT Selection(1) AND Selection(0) AND B(0))
	OR (NOT Selection(1) AND NOT Selection(0) AND A(0)));


Output(1) <= ((Selection(1) AND Selection(0) AND D(1))
	OR (Selection(1) AND NOT Selection(0) AND C(1))
	OR (NOT Selection(1) AND Selection(0) AND B(1))
	OR (NOT Selection(1) AND NOT Selection(0) AND A(1)));


Output(2) <= ((Selection(1) AND Selection(0) AND D(2))
	OR (Selection(1) AND NOT Selection(0) AND C(2))
	OR (NOT Selection(1) AND Selection(0) AND B(2))
	OR (NOT Selection(1) AND NOT Selection(0) AND A(2)));


Output(3) <= ((Selection(1) AND Selection(0) AND D(3))
	OR (Selection(1) AND NOT Selection(0) AND C(3))
	OR (NOT Selection(1) AND Selection(0) AND B(3))
	OR (NOT Selection(1) AND NOT Selection(0) AND A(3)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 A<0>                          
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 KPR                              28 Output<3>                     
  7 Output<2>                        29 C<2>                          
  8 KPR                              30 Selection<0>                  
  9 TDI                              31 Selection<1>                  
 10 TMS                              32 B<3>                          
 11 TCK                              33 C<0>                          
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 D<2>                             36 D<1>                          
 15 VCC                              37 C<3>                          
 16 KPR                              38 Output<0>                     
 17 GND                              39 B<0>                          
 18 C<1>                             40 B<1>                          
 19 KPR                              41 Output<1>                     
 20 A<3>                             42 B<2>                          
 21 A<2>                             43 D<0>                          
 22 A<1>                             44 D<3>                          


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
