 
****************************************
Report : design
Design : sar_dbe_ADC_RESOLUTION10
Version: V-2023.12
Date   : Fri May 10 17:39:29 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed90nm_max_htm_lvt (File: /eda/synopsys/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max_htm_lvt.db)

Local Link Library:

    {saed90nm_max_htm_lvt.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WORST
    Library : saed90nm_max_htm_lvt
    Process :   1.00
    Temperature : 125.00
    Voltage :   0.65
    Interconnect Model : worst_case_tree

Min Operating Conditions:


    Operating Condition Name : BEST
    Library : saed90nm_min_ltl_lvt
    Process :   1.00
    Temperature : -40.00
    Voltage :   0.90
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   8000
Location       :   saed90nm_max_htm_lvt
Resistance     :   0.00173
Capacitance    :   0.000343
Area           :   0.01
Slope          :   90.6464
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    13.94
     2    31.80
     3    51.61
     4    73.61
     5    98.05
     6   125.17
     7   155.23
     8   188.46
     9   225.12
    10   265.45
    11   309.71
    12   358.13
    13   410.96
    14   468.46
    15   530.86
    16   598.42
    17   671.38
    18   749.98
    19   834.49
    20   925.13



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    ADC_RESOLUTION => 10
1
