
*** Running vivado
    with args -log tld_test_placa_a100t_cape.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tld_test_placa_a100t_cape.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tld_test_placa_a100t_cape.tcl -notrace
Command: synth_design -top tld_test_placa_a100t_cape -part xc7a100tfgg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32037
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10929] literal value 'hAAAAAAAAAAAAAAA truncated to fit in 57 bits [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/get_dna.v:42]
WARNING: [Synth 8-6901] identifier 'INIT' is used before its declaration [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/get_dna.v:52]
WARNING: [Synth 8-6901] identifier 'INITMOUSE' is used before its declaration [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/mousetest.v:60]
WARNING: [Synth 8-6901] identifier 'SENDCLOCKS' is used before its declaration [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdtest.v:69]
WARNING: [Synth 8-6901] identifier 'SENDCLOCKS' is used before its declaration [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdtest.v:69]
WARNING: [Synth 8-6901] identifier 'SENDCLOCKS' is used before its declaration [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdtest.v:69]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1958.000 ; gain = 370.801 ; free physical = 202 ; free virtual = 9114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2959.441; parent = 1960.973; children = 998.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tld_test_placa_a100t_cape' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:24]
INFO: [Synth 8-6157] synthesizing module 'get_dna' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/get_dna.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:36967]
	Parameter SIM_DNA_VALUE bound to: 57'b010101010101010101010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:36967]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/get_dna.v:60]
INFO: [Synth 8-6155] done synthesizing module 'get_dna' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/get_dna.v:23]
INFO: [Synth 8-6157] synthesizing module 'relojes_mmcm' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/relojes.v:52]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'relojes_mmcm' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/relojes.v:52]
INFO: [Synth 8-6157] synthesizing module 'switch_mode' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/switch_mode.v:21]
INFO: [Synth 8-6157] synthesizing module 'ps2_port' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:23]
INFO: [Synth 8-226] default block is never used [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:82]
INFO: [Synth 8-6155] done synthesizing module 'ps2_port' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/switch_mode.v:86]
INFO: [Synth 8-6155] done synthesizing module 'switch_mode' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/switch_mode.v:21]
INFO: [Synth 8-6157] synthesizing module 'sdtest' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdtest.v:24]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/spi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/spi.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdtest.v:88]
INFO: [Synth 8-6155] done synthesizing module 'sdtest' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdtest.v:24]
INFO: [Synth 8-6157] synthesizing module 'eartest' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/eartest.v:24]
INFO: [Synth 8-6155] done synthesizing module 'eartest' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/eartest.v:24]
INFO: [Synth 8-6157] synthesizing module 'mousetest' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/mousetest.v:24]
INFO: [Synth 8-6157] synthesizing module 'ps2_host_to_kb' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:138]
INFO: [Synth 8-6155] done synthesizing module 'ps2_host_to_kb' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/mousetest.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mousetest' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/mousetest.v:24]
INFO: [Synth 8-6157] synthesizing module 'sdramtest' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdramtest.v:24]
INFO: [Synth 8-6157] synthesizing module 'sdram_controller' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdram_controller.v:24]
	Parameter FREQCLKSDRAM bound to: 50 - type: integer 
	Parameter CL bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdram_controller.v:131]
INFO: [Synth 8-6155] done synthesizing module 'sdram_controller' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdram_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sdramtest' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sdramtest.v:24]
INFO: [Synth 8-6157] synthesizing module 'updater' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:337]
INFO: [Synth 8-6157] synthesizing module 'teletype' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:219]
INFO: [Synth 8-6157] synthesizing module 'window_on_background' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:100]
INFO: [Synth 8-3876] $readmem data file 'CP437.hex' is read successfully [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:139]
INFO: [Synth 8-6157] synthesizing module 'background' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'sync_generator_pal_ntsc' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sync_generator_pal_ntsc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sync_generator_pal_ntsc' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/sync_generator_pal_ntsc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'background' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'screenfb' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:198]
INFO: [Synth 8-3876] $readmem data file 'texto_inicial.hex' is read successfully [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:209]
INFO: [Synth 8-6155] done synthesizing module 'screenfb' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:198]
INFO: [Synth 8-6155] done synthesizing module 'window_on_background' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:273]
INFO: [Synth 8-6155] done synthesizing module 'teletype' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:219]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:569]
INFO: [Synth 8-6155] done synthesizing module 'updater' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/video_processor.v:337]
INFO: [Synth 8-6157] synthesizing module 'vga_scandoubler' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/vga_scandoubler.v:23]
	Parameter CLKVIDEO bound to: 32'b00000000000000000001101101011000 
INFO: [Synth 8-6157] synthesizing module 'vgascanline_dport' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/vga_scandoubler.v:172]
INFO: [Synth 8-6155] done synthesizing module 'vgascanline_dport' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/vga_scandoubler.v:172]
INFO: [Synth 8-6157] synthesizing module 'color_dimmed' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/vga_scandoubler.v:189]
INFO: [Synth 8-6155] done synthesizing module 'color_dimmed' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/vga_scandoubler.v:189]
INFO: [Synth 8-6155] done synthesizing module 'vga_scandoubler' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/vga_scandoubler.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'ro' does not match port width (6) of module 'vga_scandoubler' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:264]
WARNING: [Synth 8-689] width (4) of port connection 'go' does not match port width (6) of module 'vga_scandoubler' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:265]
WARNING: [Synth 8-689] width (4) of port connection 'bo' does not match port width (6) of module 'vga_scandoubler' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:266]
INFO: [Synth 8-6157] synthesizing module 'audio_test' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/audio_test.v:23]
INFO: [Synth 8-3876] $readmem data file 'left_audio.hex' is read successfully [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/audio_test.v:37]
INFO: [Synth 8-3876] $readmem data file 'right_audio.hex' is read successfully [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/audio_test.v:38]
INFO: [Synth 8-6157] synthesizing module 'dac' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/audio_test.v:68]
INFO: [Synth 8-6155] done synthesizing module 'dac' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/audio_test.v:68]
INFO: [Synth 8-6155] done synthesizing module 'audio_test' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/audio_test.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:278]
INFO: [Synth 8-6157] synthesizing module 'multiboot' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiboot_artix7' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:35]
INFO: [Synth 8-6155] done synthesizing module 'multiboot_artix7' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:16]
INFO: [Synth 8-6157] synthesizing module 'icape' [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:75]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:91]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73173]
	Parameter ICAP_WIDTH bound to: X32 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73173]
INFO: [Synth 8-6155] done synthesizing module 'icape' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:75]
INFO: [Synth 8-6155] done synthesizing module 'multiboot' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/multiboot_artix7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tld_test_placa_a100t_cape' (0#1) [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:24]
WARNING: [Synth 8-6014] Unused sequential element ps2dat_synchr_reg was removed.  [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:165]
WARNING: [Synth 8-3848] Net memtest_progress in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:83]
WARNING: [Synth 8-3848] Net memtest_result in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:83]
WARNING: [Synth 8-3848] Net joy1start in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1fire3 in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1fire2 in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1fire1 in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1right in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1left in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1down in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy1up in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:98]
WARNING: [Synth 8-3848] Net joy2start in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2fire3 in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2fire2 in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2fire1 in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2right in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2left in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2down in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net joy2up in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:99]
WARNING: [Synth 8-3848] Net flashtest_progress in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:85]
WARNING: [Synth 8-3848] Net flashtest_result in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:85]
WARNING: [Synth 8-3848] Net flash_vendor_id in module/entity tld_test_placa_a100t_cape does not have driver. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/tld_test_placa_a100t_cape.v:93]
WARNING: [Synth 8-7129] Port in[0] in module color_dimmed is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.938 ; gain = 468.738 ; free physical = 335 ; free virtual = 9195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3054.410; parent = 2055.941; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2073.750 ; gain = 486.551 ; free physical = 338 ; free virtual = 9197
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3072.223; parent = 2073.754; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2073.750 ; gain = 486.551 ; free physical = 338 ; free virtual = 9197
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3072.223; parent = 2073.754; children = 998.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2079.688 ; gain = 0.000 ; free physical = 327 ; free virtual = 9187
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/timings.xdc]
Finished Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/timings.xdc]
Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED6'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED6'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_B2_P9'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_B2_P9'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_B1_P6'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_B1_P6'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_UP'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_UP'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_DOWN'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_DOWN'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_LEFT'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_LEFT'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_RIGHT'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY1_RIGHT'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY_SEL_O'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JOY_SEL_O'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_SCLK'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_SCLK'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_CS0'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_CS0'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_MISO'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_MISO'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_MISO'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_MOSI'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_MOSI'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_CS1'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_CS1'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_CS2'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_CS2'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD'. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/pines_zxuno_a100t_cape.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tld_test_placa_a100t_cape_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tld_test_placa_a100t_cape_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.500 ; gain = 0.000 ; free physical = 216 ; free virtual = 9089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.500 ; gain = 0.000 ; free physical = 216 ; free virtual = 9089
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 289 ; free virtual = 9165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 289 ; free virtual = 9165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 289 ; free virtual = 9165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'get_dna'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_port'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_host_to_kb'
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'mousetest'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sdramtest'
WARNING: [Synth 8-6040] Register sample_addr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 |                               00
                   SHIFT |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'one-hot' in module 'get_dna'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_port'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                              110
                 iSTATE4 |                              001 |                              000
                  iSTATE |                              110 |                              001
                 iSTATE0 |                              101 |                              010
                 iSTATE1 |                              100 |                              011
                 iSTATE2 |                              011 |                              101
                 iSTATE3 |                              010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_host_to_kb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INITMOUSE |                           000001 |                              000
          DEACTIVATELOAD |                           000010 |                              001
                WAITINIT |                           000100 |                              010
                  FRAME1 |                           001000 |                              011
                  FRAME2 |                           010000 |                              100
                  FRAME3 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'one-hot' in module 'mousetest'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                         00000001 |                              000
              WRITE_DATA |                         00000010 |                              001
               READ_DATA |                         00000100 |                              010
             UPDATE_DATA |                         00001000 |                              011
                CHK_DATA |                         00010000 |                              100
       REFRESH_AFTER_CHK |                         00100000 |                              111
    REFRESH_AFTER_UPDATE |                         01000000 |                              110
     REFRESH_AFTER_WRITE |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sdramtest'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 269 ; free virtual = 9147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.983; parent = 1169.796; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 3     
+---Registers : 
	               60 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 42    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 46    
+---RAMs : 
	              36K Bit	(2048 X 18 bit)          RAMs := 1     
	               4K Bit	(608 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  21 Input   60 Bit        Muxes := 1     
	  17 Input   34 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   8 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	  14 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	  21 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 9     
	  16 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	2048 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	  21 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 13    
	   3 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 22    
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	  21 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	   7 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	  14 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 135   
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 18    
	  10 Input    1 Bit        Muxes := 8     
	  16 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 5     
	  21 Input    1 Bit        Muxes := 9     
	  20 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'lectura_de_raton/scancode_reg' and it is trimmed from '8' to '4' bits. [/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/common/ps2_port.v:106]
WARNING: [Synth 8-6040] Register sample_addr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3332] Sequential element (dna_fpga/FSM_onehot_estado_reg[2]) is unused and will be removed from module tld_test_placa_a100t_cape.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 222 ; free virtual = 9109
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.049; parent = 1194.927; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+------------+---------------+----------------+
|Module Name          | RTL Object | Depth x Width | Implemented As | 
+---------------------+------------+---------------+----------------+
|window_on_background | charrom    | 2048x8        | LUT            | 
|updater              | p_0_out    | 2048x8        | LUT            | 
|audio_test           | sample_reg | 4096x8        | Block RAM      | 
+---------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tld_test_placa_a100t_cape | mensajes/teletipo/screen/buffer_pantalla/screenrom_reg | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tld_test_placa_a100t_cape | modo_vga/memscan/scan_reg                              | 2 K x 18(READ_FIRST)   | W |   | 2 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 169 ; free virtual = 9041
Synthesis current peak Physical Memory [PSS] (MB): peak = 1514.932; parent = 1309.810; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 212 ; free virtual = 9033
Synthesis current peak Physical Memory [PSS] (MB): peak = 1531.854; parent = 1326.731; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tld_test_placa_a100t_cape | mensajes/teletipo/screen/buffer_pantalla/screenrom_reg | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tld_test_placa_a100t_cape | modo_vga/memscan/scan_reg                              | 2 K x 18(READ_FIRST)   | W |   | 2 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance modo_vga/memscan/scan_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance audio/sample_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 209 ; free virtual = 9030
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.256; parent = 1327.134; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.330; parent = 1327.208; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.330; parent = 1327.208; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.377; parent = 1327.255; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.439; parent = 1327.317; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.439; parent = 1327.317; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.439; parent = 1327.317; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tld_test_placa_a100t_cape | test_raton/escritura_a_raton/edgedetect_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|tld_test_placa_a100t_cape | test_sdram/divclk_reg[3]                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |    40|
|3     |DNA_PORT   |     1|
|4     |ICAPE2     |     1|
|5     |LUT1       |    28|
|6     |LUT2       |   118|
|7     |LUT3       |   157|
|8     |LUT4       |   155|
|9     |LUT5       |   168|
|10    |LUT6       |   597|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |    96|
|13    |MUXF8      |    47|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |     2|
|17    |SRL16E     |     2|
|18    |FDRE       |   687|
|19    |FDSE       |    29|
|20    |IBUF       |     4|
|21    |IOBUF      |    18|
|22    |OBUF       |    43|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 186 ; free virtual = 9007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.443; parent = 1327.321; children = 205.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.957; parent = 2151.488; children = 998.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2183.500 ; gain = 486.551 ; free physical = 231 ; free virtual = 9052
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2183.500 ; gain = 596.301 ; free physical = 231 ; free virtual = 9052
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.500 ; gain = 0.000 ; free physical = 339 ; free virtual = 9163
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.500 ; gain = 0.000 ; free physical = 285 ; free virtual = 9109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances

Synth Design complete, checksum: 226ce94c
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 75 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2183.500 ; gain = 908.434 ; free physical = 516 ; free virtual = 9341
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/jordi/FPGAs/FPGA-Artix7-100T/projects_Vivado/test_placa/a100t_cape/test_placa.runs/sintesis/tld_test_placa_a100t_cape.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tld_test_placa_a100t_cape_utilization_synth.rpt -pb tld_test_placa_a100t_cape_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 25 19:15:00 2023...
