$date
	Thu Oct  3 19:00:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Multiplier_8x8_tb $end
$scope module DUT $end
$var wire 8 ! Cout_R123 [7:0] $end
$var wire 8 " In_1 [7:0] $end
$var wire 8 # In_2 [7:0] $end
$var wire 1 $ Mode $end
$var wire 1 % Sign $end
$var wire 8 & Sum_R123 [7:0] $end
$var wire 8 ' Sum_R123_1 [7:0] $end
$var wire 16 ( Result [15:0] $end
$var wire 8 ) Partial_Product_Inter [7:0] $end
$var wire 32 * Partial_Product [31:0] $end
$var wire 2 + Cout [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 +
b10011001110110011001010011010 *
b111001 )
b1101001101010 (
b11010011 '
b110000 &
1%
0$
b10011110 #
b10111011 "
b111011 !
$end
#20
