
Lab06-new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052b8  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080054b8  080054b8  000064b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800551c  0800551c  0000719c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800551c  0800551c  0000651c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005524  08005524  0000719c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005524  08005524  00006524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005528  08005528  00006528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800552c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000005c  08005588  0000705c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000fc  08005628  000070fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000864  2000019c  080056c8  0000719c  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000a00  080056c8  00007a00  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000719c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00017676  00000000  00000000  000071ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000331e  00000000  00000000  0001e840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001358  00000000  00000000  00021b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000efd  00000000  00000000  00022eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a664  00000000  00000000  00023db5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018bc1  00000000  00000000  0004e419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00103fc0  00000000  00000000  00066fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0016af9a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000563c  00000000  00000000  0016afe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000065  00000000  00000000  0017061c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000019c 	.word	0x2000019c
 800021c:	00000000 	.word	0x00000000
 8000220:	080054a0 	.word	0x080054a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a0 	.word	0x200001a0
 800023c:	080054a0 	.word	0x080054a0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000610:	4b1f      	ldr	r3, [pc, #124]	@ (8000690 <MX_ETH_Init+0x84>)
 8000612:	4a20      	ldr	r2, [pc, #128]	@ (8000694 <MX_ETH_Init+0x88>)
 8000614:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000616:	4b20      	ldr	r3, [pc, #128]	@ (8000698 <MX_ETH_Init+0x8c>)
 8000618:	2200      	movs	r2, #0
 800061a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800061c:	4b1e      	ldr	r3, [pc, #120]	@ (8000698 <MX_ETH_Init+0x8c>)
 800061e:	2280      	movs	r2, #128	@ 0x80
 8000620:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000622:	4b1d      	ldr	r3, [pc, #116]	@ (8000698 <MX_ETH_Init+0x8c>)
 8000624:	22e1      	movs	r2, #225	@ 0xe1
 8000626:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000628:	4b1b      	ldr	r3, [pc, #108]	@ (8000698 <MX_ETH_Init+0x8c>)
 800062a:	2200      	movs	r2, #0
 800062c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800062e:	4b1a      	ldr	r3, [pc, #104]	@ (8000698 <MX_ETH_Init+0x8c>)
 8000630:	2200      	movs	r2, #0
 8000632:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000634:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <MX_ETH_Init+0x8c>)
 8000636:	2200      	movs	r2, #0
 8000638:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800063a:	4b15      	ldr	r3, [pc, #84]	@ (8000690 <MX_ETH_Init+0x84>)
 800063c:	4a16      	ldr	r2, [pc, #88]	@ (8000698 <MX_ETH_Init+0x8c>)
 800063e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000640:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <MX_ETH_Init+0x84>)
 8000642:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000646:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000648:	4b11      	ldr	r3, [pc, #68]	@ (8000690 <MX_ETH_Init+0x84>)
 800064a:	4a14      	ldr	r2, [pc, #80]	@ (800069c <MX_ETH_Init+0x90>)
 800064c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800064e:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <MX_ETH_Init+0x84>)
 8000650:	4a13      	ldr	r2, [pc, #76]	@ (80006a0 <MX_ETH_Init+0x94>)
 8000652:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000654:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <MX_ETH_Init+0x84>)
 8000656:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800065a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800065c:	480c      	ldr	r0, [pc, #48]	@ (8000690 <MX_ETH_Init+0x84>)
 800065e:	f000 ff05 	bl	800146c <HAL_ETH_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000668:	f000 fa2a 	bl	8000ac0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800066c:	2238      	movs	r2, #56	@ 0x38
 800066e:	2100      	movs	r1, #0
 8000670:	480c      	ldr	r0, [pc, #48]	@ (80006a4 <MX_ETH_Init+0x98>)
 8000672:	f004 fa97 	bl	8004ba4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000676:	4b0b      	ldr	r3, [pc, #44]	@ (80006a4 <MX_ETH_Init+0x98>)
 8000678:	2221      	movs	r2, #33	@ 0x21
 800067a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800067c:	4b09      	ldr	r3, [pc, #36]	@ (80006a4 <MX_ETH_Init+0x98>)
 800067e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000682:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000684:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <MX_ETH_Init+0x98>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	200001f0 	.word	0x200001f0
 8000694:	40028000 	.word	0x40028000
 8000698:	200002a0 	.word	0x200002a0
 800069c:	200000fc 	.word	0x200000fc
 80006a0:	2000005c 	.word	0x2000005c
 80006a4:	200001b8 	.word	0x200001b8

080006a8 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08e      	sub	sp, #56	@ 0x38
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a4e      	ldr	r2, [pc, #312]	@ (8000800 <HAL_ETH_MspInit+0x158>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	f040 8096 	bne.w	80007f8 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80006cc:	4b4d      	ldr	r3, [pc, #308]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d0:	4a4c      	ldr	r2, [pc, #304]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d8:	4b4a      	ldr	r3, [pc, #296]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006e0:	623b      	str	r3, [r7, #32]
 80006e2:	6a3b      	ldr	r3, [r7, #32]
 80006e4:	4b47      	ldr	r3, [pc, #284]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e8:	4a46      	ldr	r2, [pc, #280]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f0:	4b44      	ldr	r3, [pc, #272]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80006f8:	61fb      	str	r3, [r7, #28]
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	4b41      	ldr	r3, [pc, #260]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 80006fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000700:	4a40      	ldr	r2, [pc, #256]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000702:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000706:	6313      	str	r3, [r2, #48]	@ 0x30
 8000708:	4b3e      	ldr	r3, [pc, #248]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800070a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000710:	61bb      	str	r3, [r7, #24]
 8000712:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000714:	4b3b      	ldr	r3, [pc, #236]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000718:	4a3a      	ldr	r2, [pc, #232]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800071a:	f043 0304 	orr.w	r3, r3, #4
 800071e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000720:	4b38      	ldr	r3, [pc, #224]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000724:	f003 0304 	and.w	r3, r3, #4
 8000728:	617b      	str	r3, [r7, #20]
 800072a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072c:	4b35      	ldr	r3, [pc, #212]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800072e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000730:	4a34      	ldr	r2, [pc, #208]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000732:	f043 0301 	orr.w	r3, r3, #1
 8000736:	6313      	str	r3, [r2, #48]	@ 0x30
 8000738:	4b32      	ldr	r3, [pc, #200]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800073a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000744:	4b2f      	ldr	r3, [pc, #188]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000748:	4a2e      	ldr	r2, [pc, #184]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800074a:	f043 0302 	orr.w	r3, r3, #2
 800074e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000750:	4b2c      	ldr	r3, [pc, #176]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000754:	f003 0302 	and.w	r3, r3, #2
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800075c:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800075e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000760:	4a28      	ldr	r2, [pc, #160]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 8000762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000766:	6313      	str	r3, [r2, #48]	@ 0x30
 8000768:	4b26      	ldr	r3, [pc, #152]	@ (8000804 <HAL_ETH_MspInit+0x15c>)
 800076a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000774:	2332      	movs	r3, #50	@ 0x32
 8000776:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000778:	2302      	movs	r3, #2
 800077a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000780:	2303      	movs	r3, #3
 8000782:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000784:	230b      	movs	r3, #11
 8000786:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800078c:	4619      	mov	r1, r3
 800078e:	481e      	ldr	r0, [pc, #120]	@ (8000808 <HAL_ETH_MspInit+0x160>)
 8000790:	f001 f9ba 	bl	8001b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000794:	2386      	movs	r3, #134	@ 0x86
 8000796:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000798:	2302      	movs	r3, #2
 800079a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079c:	2300      	movs	r3, #0
 800079e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a0:	2303      	movs	r3, #3
 80007a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007a4:	230b      	movs	r3, #11
 80007a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ac:	4619      	mov	r1, r3
 80007ae:	4817      	ldr	r0, [pc, #92]	@ (800080c <HAL_ETH_MspInit+0x164>)
 80007b0:	f001 f9aa 	bl	8001b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80007b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ba:	2302      	movs	r3, #2
 80007bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c2:	2303      	movs	r3, #3
 80007c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007c6:	230b      	movs	r3, #11
 80007c8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80007ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ce:	4619      	mov	r1, r3
 80007d0:	480f      	ldr	r0, [pc, #60]	@ (8000810 <HAL_ETH_MspInit+0x168>)
 80007d2:	f001 f999 	bl	8001b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007d6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007dc:	2302      	movs	r3, #2
 80007de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e4:	2303      	movs	r3, #3
 80007e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007e8:	230b      	movs	r3, #11
 80007ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f0:	4619      	mov	r1, r3
 80007f2:	4808      	ldr	r0, [pc, #32]	@ (8000814 <HAL_ETH_MspInit+0x16c>)
 80007f4:	f001 f988 	bl	8001b08 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80007f8:	bf00      	nop
 80007fa:	3738      	adds	r7, #56	@ 0x38
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40028000 	.word	0x40028000
 8000804:	40023800 	.word	0x40023800
 8000808:	40020800 	.word	0x40020800
 800080c:	40020000 	.word	0x40020000
 8000810:	40020400 	.word	0x40020400
 8000814:	40021800 	.word	0x40021800

08000818 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08c      	sub	sp, #48	@ 0x30
 800081c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082e:	4b47      	ldr	r3, [pc, #284]	@ (800094c <MX_GPIO_Init+0x134>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	4a46      	ldr	r2, [pc, #280]	@ (800094c <MX_GPIO_Init+0x134>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6313      	str	r3, [r2, #48]	@ 0x30
 800083a:	4b44      	ldr	r3, [pc, #272]	@ (800094c <MX_GPIO_Init+0x134>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	61bb      	str	r3, [r7, #24]
 8000844:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	4b41      	ldr	r3, [pc, #260]	@ (800094c <MX_GPIO_Init+0x134>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a40      	ldr	r2, [pc, #256]	@ (800094c <MX_GPIO_Init+0x134>)
 800084c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b3e      	ldr	r3, [pc, #248]	@ (800094c <MX_GPIO_Init+0x134>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b3b      	ldr	r3, [pc, #236]	@ (800094c <MX_GPIO_Init+0x134>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a3a      	ldr	r2, [pc, #232]	@ (800094c <MX_GPIO_Init+0x134>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b38      	ldr	r3, [pc, #224]	@ (800094c <MX_GPIO_Init+0x134>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	613b      	str	r3, [r7, #16]
 8000874:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b35      	ldr	r3, [pc, #212]	@ (800094c <MX_GPIO_Init+0x134>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a34      	ldr	r2, [pc, #208]	@ (800094c <MX_GPIO_Init+0x134>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b32      	ldr	r3, [pc, #200]	@ (800094c <MX_GPIO_Init+0x134>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088e:	4b2f      	ldr	r3, [pc, #188]	@ (800094c <MX_GPIO_Init+0x134>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a2e      	ldr	r2, [pc, #184]	@ (800094c <MX_GPIO_Init+0x134>)
 8000894:	f043 0308 	orr.w	r3, r3, #8
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b2c      	ldr	r3, [pc, #176]	@ (800094c <MX_GPIO_Init+0x134>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0308 	and.w	r3, r3, #8
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a6:	4b29      	ldr	r3, [pc, #164]	@ (800094c <MX_GPIO_Init+0x134>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	4a28      	ldr	r2, [pc, #160]	@ (800094c <MX_GPIO_Init+0x134>)
 80008ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b2:	4b26      	ldr	r3, [pc, #152]	@ (800094c <MX_GPIO_Init+0x134>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008c4:	4822      	ldr	r0, [pc, #136]	@ (8000950 <MX_GPIO_Init+0x138>)
 80008c6:	f001 facb 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2140      	movs	r1, #64	@ 0x40
 80008ce:	4821      	ldr	r0, [pc, #132]	@ (8000954 <MX_GPIO_Init+0x13c>)
 80008d0:	f001 fac6 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008da:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	481b      	ldr	r0, [pc, #108]	@ (8000958 <MX_GPIO_Init+0x140>)
 80008ec:	f001 f90c 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008f0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	4811      	ldr	r0, [pc, #68]	@ (8000950 <MX_GPIO_Init+0x138>)
 800090a:	f001 f8fd 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800090e:	2340      	movs	r3, #64	@ 0x40
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000912:	2301      	movs	r3, #1
 8000914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	2300      	movs	r3, #0
 800091c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4619      	mov	r1, r3
 8000924:	480b      	ldr	r0, [pc, #44]	@ (8000954 <MX_GPIO_Init+0x13c>)
 8000926:	f001 f8ef 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800092a:	2380      	movs	r3, #128	@ 0x80
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_GPIO_Init+0x13c>)
 800093e:	f001 f8e3 	bl	8001b08 <HAL_GPIO_Init>

}
 8000942:	bf00      	nop
 8000944:	3730      	adds	r7, #48	@ 0x30
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800
 8000950:	40020400 	.word	0x40020400
 8000954:	40021800 	.word	0x40021800
 8000958:	40020800 	.word	0x40020800

0800095c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000960:	f000 fbf1 	bl	8001146 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000964:	f000 f818 	bl	8000998 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000968:	f7ff ff56 	bl	8000818 <MX_GPIO_Init>
  MX_ETH_Init();
 800096c:	f7ff fe4e 	bl	800060c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000970:	f000 fa88 	bl	8000e84 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000974:	f000 fb16 	bl	8000fa4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8000978:	f000 f9a2 	bl	8000cc0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800097c:	f000 f9f4 	bl	8000d68 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000980:	4803      	ldr	r0, [pc, #12]	@ (8000990 <main+0x34>)
 8000982:	f002 fd8f 	bl	80034a4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000986:	4803      	ldr	r0, [pc, #12]	@ (8000994 <main+0x38>)
 8000988:	f002 fd8c 	bl	80034a4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <main+0x30>
 8000990:	200002b4 	.word	0x200002b4
 8000994:	20000300 	.word	0x20000300

08000998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b094      	sub	sp, #80	@ 0x50
 800099c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	2234      	movs	r2, #52	@ 0x34
 80009a4:	2100      	movs	r1, #0
 80009a6:	4618      	mov	r0, r3
 80009a8:	f004 f8fc 	bl	8004ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ac:	f107 0308 	add.w	r3, r7, #8
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
 80009b8:	60da      	str	r2, [r3, #12]
 80009ba:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80009bc:	f001 fbbe 	bl	800213c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a70 <SystemClock_Config+0xd8>)
 80009c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c4:	4a2a      	ldr	r2, [pc, #168]	@ (8000a70 <SystemClock_Config+0xd8>)
 80009c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80009cc:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <SystemClock_Config+0xd8>)
 80009ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d8:	4b26      	ldr	r3, [pc, #152]	@ (8000a74 <SystemClock_Config+0xdc>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a25      	ldr	r2, [pc, #148]	@ (8000a74 <SystemClock_Config+0xdc>)
 80009de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009e2:	6013      	str	r3, [r2, #0]
 80009e4:	4b23      	ldr	r3, [pc, #140]	@ (8000a74 <SystemClock_Config+0xdc>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009ec:	603b      	str	r3, [r7, #0]
 80009ee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009f0:	2301      	movs	r3, #1
 80009f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80009f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009fa:	2302      	movs	r3, #2
 80009fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a04:	2304      	movs	r3, #4
 8000a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000a08:	23d8      	movs	r3, #216	@ 0xd8
 8000a0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000a10:	2309      	movs	r3, #9
 8000a12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a14:	2302      	movs	r3, #2
 8000a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f001 fbed 	bl	80021fc <HAL_RCC_OscConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a28:	f000 f84a 	bl	8000ac0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a2c:	f001 fb96 	bl	800215c <HAL_PWREx_EnableOverDrive>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000a36:	f000 f843 	bl	8000ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a46:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a50:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000a52:	f107 0308 	add.w	r3, r7, #8
 8000a56:	2107      	movs	r1, #7
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f001 fe7d 	bl	8002758 <HAL_RCC_ClockConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000a64:	f000 f82c 	bl	8000ac0 <Error_Handler>
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3750      	adds	r7, #80	@ 0x50
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40007000 	.word	0x40007000

08000a78 <displayTime>:
	HAL_UART_Transmit(&huart3, num, strlen(num), HAL_MAX_DELAY);
	HAL_UART_Transmit(&huart3, "\r\n", 1 , HAL_MAX_DELAY);

}

void displayTime(uint32_t count){
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
//	  uint32_t total_sec = ms / 1000;
//	  uint32_t min = (total_sec / 60) % 100;
//	  uint32_t sec = total_sec % 60;

	  uint8_t line[16];
	  int n = sprintf((char*)line, "%02lu:%02lu\r", min, sec);
 8000a80:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <displayTime+0x38>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <displayTime+0x3c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f107 000c 	add.w	r0, r7, #12
 8000a8c:	490a      	ldr	r1, [pc, #40]	@ (8000ab8 <displayTime+0x40>)
 8000a8e:	f004 f867 	bl	8004b60 <siprintf>
 8000a92:	61f8      	str	r0, [r7, #28]

	  HAL_UART_Transmit(&huart3, line, (uint16_t)n, HAL_MAX_DELAY);
 8000a94:	69fb      	ldr	r3, [r7, #28]
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	f107 010c 	add.w	r1, r7, #12
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa0:	4806      	ldr	r0, [pc, #24]	@ (8000abc <displayTime+0x44>)
 8000aa2:	f003 f85d 	bl	8003b60 <HAL_UART_Transmit>
}
 8000aa6:	bf00      	nop
 8000aa8:	3720      	adds	r7, #32
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	200002ac 	.word	0x200002ac
 8000ab4:	200002a8 	.word	0x200002a8
 8000ab8:	080054c0 	.word	0x080054c0
 8000abc:	2000034c 	.word	0x2000034c

08000ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac4:	b672      	cpsid	i
}
 8000ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <Error_Handler+0x8>

08000acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b10 <HAL_MspInit+0x44>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8000b10 <HAL_MspInit+0x44>)
 8000ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ade:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <HAL_MspInit+0x44>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <HAL_MspInit+0x44>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	4a08      	ldr	r2, [pc, #32]	@ (8000b10 <HAL_MspInit+0x44>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af6:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <HAL_MspInit+0x44>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000b02:	2005      	movs	r0, #5
 8000b04:	f000 fc70 	bl	80013e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	3708      	adds	r7, #8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40023800 	.word	0x40023800

08000b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <NMI_Handler+0x4>

08000b1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <HardFault_Handler+0x4>

08000b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <MemManage_Handler+0x4>

08000b2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <BusFault_Handler+0x4>

08000b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <UsageFault_Handler+0x4>

08000b3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b6a:	f000 fb29 	bl	80011c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
	...

08000b74 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
//  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
	if (__HAL_TIM_GET_FLAG(&htim1, TIM_FLAG_UPDATE) != RESET){
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <TIM1_UP_TIM10_IRQHandler+0x58>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	691b      	ldr	r3, [r3, #16]
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d11c      	bne.n	8000bc0 <TIM1_UP_TIM10_IRQHandler+0x4c>
		if (__HAL_TIM_GET_IT_SOURCE(&htim1, TIM_IT_UPDATE) != RESET)
 8000b86:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <TIM1_UP_TIM10_IRQHandler+0x58>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d115      	bne.n	8000bc0 <TIM1_UP_TIM10_IRQHandler+0x4c>
		{
			__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8000b94:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <TIM1_UP_TIM10_IRQHandler+0x58>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f06f 0201 	mvn.w	r2, #1
 8000b9c:	611a      	str	r2, [r3, #16]

			sec++;
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <TIM1_UP_TIM10_IRQHandler+0x5c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd0 <TIM1_UP_TIM10_IRQHandler+0x5c>)
 8000ba6:	6013      	str	r3, [r2, #0]
			if (sec >= 60) {
 8000ba8:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <TIM1_UP_TIM10_IRQHandler+0x5c>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b3b      	cmp	r3, #59	@ 0x3b
 8000bae:	d907      	bls.n	8000bc0 <TIM1_UP_TIM10_IRQHandler+0x4c>
				sec = 0;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <TIM1_UP_TIM10_IRQHandler+0x5c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
				min++;
 8000bb6:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <TIM1_UP_TIM10_IRQHandler+0x60>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <TIM1_UP_TIM10_IRQHandler+0x60>)
 8000bbe:	6013      	str	r3, [r2, #0]
			}
		}
	}
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	200002b4 	.word	0x200002b4
 8000bd0:	200002a8 	.word	0x200002a8
 8000bd4:	200002ac 	.word	0x200002ac

08000bd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
//  HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
	  if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE) != RESET) {
 8000bdc:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <TIM2_IRQHandler+0x48>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	691b      	ldr	r3, [r3, #16]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d117      	bne.n	8000c1a <TIM2_IRQHandler+0x42>
	  		if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_UPDATE) != RESET) {
 8000bea:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <TIM2_IRQHandler+0x48>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d110      	bne.n	8000c1a <TIM2_IRQHandler+0x42>
	  			__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8000bf8:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <TIM2_IRQHandler+0x48>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f06f 0201 	mvn.w	r2, #1
 8000c00:	611a      	str	r2, [r3, #16]

	  			extern void displayTime(uint32_t, uint32_t);
	  			displayTime(min, sec);
 8000c02:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <TIM2_IRQHandler+0x4c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a08      	ldr	r2, [pc, #32]	@ (8000c28 <TIM2_IRQHandler+0x50>)
 8000c08:	6812      	ldr	r2, [r2, #0]
 8000c0a:	4611      	mov	r1, r2
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff ff33 	bl	8000a78 <displayTime>
	  			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000c12:	2180      	movs	r1, #128	@ 0x80
 8000c14:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <TIM2_IRQHandler+0x54>)
 8000c16:	f001 f93c 	bl	8001e92 <HAL_GPIO_TogglePin>
	  		}
	  	}
  /* USER CODE END TIM2_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000300 	.word	0x20000300
 8000c24:	200002ac 	.word	0x200002ac
 8000c28:	200002a8 	.word	0x200002a8
 8000c2c:	40020400 	.word	0x40020400

08000c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c38:	4a14      	ldr	r2, [pc, #80]	@ (8000c8c <_sbrk+0x5c>)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <_sbrk+0x60>)
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <_sbrk+0x64>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	@ (8000c98 <_sbrk+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <_sbrk+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d207      	bcs.n	8000c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c60:	f003 ffa8 	bl	8004bb4 <__errno>
 8000c64:	4603      	mov	r3, r0
 8000c66:	220c      	movs	r2, #12
 8000c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6e:	e009      	b.n	8000c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	4a05      	ldr	r2, [pc, #20]	@ (8000c94 <_sbrk+0x64>)
 8000c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20080000 	.word	0x20080000
 8000c90:	00000400 	.word	0x00000400
 8000c94:	200002b0 	.word	0x200002b0
 8000c98:	20000a00 	.word	0x20000a00

08000c9c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ca0:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <SystemInit+0x20>)
 8000ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ca6:	4a05      	ldr	r2, [pc, #20]	@ (8000cbc <SystemInit+0x20>)
 8000ca8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cc6:	f107 0310 	add.w	r3, r7, #16
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]
 8000cd0:	609a      	str	r2, [r3, #8]
 8000cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cde:	4b20      	ldr	r3, [pc, #128]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000ce0:	4a20      	ldr	r2, [pc, #128]	@ (8000d64 <MX_TIM1_Init+0xa4>)
 8000ce2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 21600-1;
 8000ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000ce6:	f245 425f 	movw	r2, #21599	@ 0x545f
 8000cea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cec:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8000cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000cf4:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000cf8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cfa:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d00:	4b17      	ldr	r3, [pc, #92]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d06:	4b16      	ldr	r3, [pc, #88]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d0c:	4814      	ldr	r0, [pc, #80]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000d0e:	f002 fb71 	bl	80033f4 <HAL_TIM_Base_Init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000d18:	f7ff fed2 	bl	8000ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d20:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d22:	f107 0310 	add.w	r3, r7, #16
 8000d26:	4619      	mov	r1, r3
 8000d28:	480d      	ldr	r0, [pc, #52]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000d2a:	f002 fc33 	bl	8003594 <HAL_TIM_ConfigClockSource>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000d34:	f7ff fec4 	bl	8000ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4805      	ldr	r0, [pc, #20]	@ (8000d60 <MX_TIM1_Init+0xa0>)
 8000d4a:	f002 fe2d 	bl	80039a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000d54:	f7ff feb4 	bl	8000ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d58:	bf00      	nop
 8000d5a:	3720      	adds	r7, #32
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	200002b4 	.word	0x200002b4
 8000d64:	40010000 	.word	0x40010000

08000d68 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d6e:	f107 0310 	add.w	r3, r7, #16
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d86:	4b1d      	ldr	r3, [pc, #116]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000d88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000d90:	226b      	movs	r2, #107	@ 0x6b
 8000d92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d94:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400000-1;
 8000d9a:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000d9c:	4a18      	ldr	r2, [pc, #96]	@ (8000e00 <MX_TIM2_Init+0x98>)
 8000d9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da0:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da6:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dac:	4813      	ldr	r0, [pc, #76]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000dae:	f002 fb21 	bl	80033f4 <HAL_TIM_Base_Init>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000db8:	f7ff fe82 	bl	8000ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dc2:	f107 0310 	add.w	r3, r7, #16
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480c      	ldr	r0, [pc, #48]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000dca:	f002 fbe3 	bl	8003594 <HAL_TIM_ConfigClockSource>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dd4:	f7ff fe74 	bl	8000ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	4619      	mov	r1, r3
 8000de4:	4805      	ldr	r0, [pc, #20]	@ (8000dfc <MX_TIM2_Init+0x94>)
 8000de6:	f002 fddf 	bl	80039a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000df0:	f7ff fe66 	bl	8000ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000df4:	bf00      	nop
 8000df6:	3720      	adds	r7, #32
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20000300 	.word	0x20000300
 8000e00:	00061a7f 	.word	0x00061a7f

08000e04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a1a      	ldr	r2, [pc, #104]	@ (8000e7c <HAL_TIM_Base_MspInit+0x78>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d114      	bne.n	8000e40 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e16:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <HAL_TIM_Base_MspInit+0x7c>)
 8000e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1a:	4a19      	ldr	r2, [pc, #100]	@ (8000e80 <HAL_TIM_Base_MspInit+0x7c>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e22:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <HAL_TIM_Base_MspInit+0x7c>)
 8000e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2101      	movs	r1, #1
 8000e32:	2019      	movs	r0, #25
 8000e34:	f000 fae3 	bl	80013fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e38:	2019      	movs	r0, #25
 8000e3a:	f000 fafc 	bl	8001436 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e3e:	e018      	b.n	8000e72 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e48:	d113      	bne.n	8000e72 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <HAL_TIM_Base_MspInit+0x7c>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8000e80 <HAL_TIM_Base_MspInit+0x7c>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e56:	4b0a      	ldr	r3, [pc, #40]	@ (8000e80 <HAL_TIM_Base_MspInit+0x7c>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	60bb      	str	r3, [r7, #8]
 8000e60:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2102      	movs	r1, #2
 8000e66:	201c      	movs	r0, #28
 8000e68:	f000 fac9 	bl	80013fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e6c:	201c      	movs	r0, #28
 8000e6e:	f000 fae2 	bl	8001436 <HAL_NVIC_EnableIRQ>
}
 8000e72:	bf00      	nop
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40010000 	.word	0x40010000
 8000e80:	40023800 	.word	0x40023800

08000e84 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e88:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000e8a:	4a15      	ldr	r2, [pc, #84]	@ (8000ee0 <MX_USART3_UART_Init+0x5c>)
 8000e8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e8e:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000e90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e96:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000eaa:	220c      	movs	r2, #12
 8000eac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ec6:	4805      	ldr	r0, [pc, #20]	@ (8000edc <MX_USART3_UART_Init+0x58>)
 8000ec8:	f002 fdfc 	bl	8003ac4 <HAL_UART_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000ed2:	f7ff fdf5 	bl	8000ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000034c 	.word	0x2000034c
 8000ee0:	40004800 	.word	0x40004800

08000ee4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0ae      	sub	sp, #184	@ 0xb8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	2290      	movs	r2, #144	@ 0x90
 8000f02:	2100      	movs	r1, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f003 fe4d 	bl	8004ba4 <memset>
  if(uartHandle->Instance==USART3)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a22      	ldr	r2, [pc, #136]	@ (8000f98 <HAL_UART_MspInit+0xb4>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d13c      	bne.n	8000f8e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f18:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fe3e 	bl	8002ba4 <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f2e:	f7ff fdc7 	bl	8000ac0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f32:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f36:	4a19      	ldr	r2, [pc, #100]	@ (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3e:	4b17      	ldr	r3, [pc, #92]	@ (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4a:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a13      	ldr	r2, [pc, #76]	@ (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f50:	f043 0308 	orr.w	r3, r3, #8
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0308 	and.w	r3, r3, #8
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f62:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f76:	2303      	movs	r3, #3
 8000f78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f7c:	2307      	movs	r3, #7
 8000f7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f82:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f86:	4619      	mov	r1, r3
 8000f88:	4805      	ldr	r0, [pc, #20]	@ (8000fa0 <HAL_UART_MspInit+0xbc>)
 8000f8a:	f000 fdbd 	bl	8001b08 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f8e:	bf00      	nop
 8000f90:	37b8      	adds	r7, #184	@ 0xb8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40004800 	.word	0x40004800
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40020c00 	.word	0x40020c00

08000fa4 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000faa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000fae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fb2:	2206      	movs	r2, #6
 8000fb4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fb8:	2202      	movs	r2, #2
 8000fba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000fda:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fe8:	f000 ff6d 	bl	8001ec6 <HAL_PCD_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ff2:	f7ff fd65 	bl	8000ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200003d4 	.word	0x200003d4

08001000 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b0ae      	sub	sp, #184	@ 0xb8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2290      	movs	r2, #144	@ 0x90
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fdbf 	bl	8004ba4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800102e:	d159      	bne.n	80010e4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001030:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001034:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4618      	mov	r0, r3
 8001042:	f001 fdaf 	bl	8002ba4 <HAL_RCCEx_PeriphCLKConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800104c:	f7ff fd38 	bl	8000ac0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001050:	4b26      	ldr	r3, [pc, #152]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 8001052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001054:	4a25      	ldr	r2, [pc, #148]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 8001056:	f043 0301 	orr.w	r3, r3, #1
 800105a:	6313      	str	r3, [r2, #48]	@ 0x30
 800105c:	4b23      	ldr	r3, [pc, #140]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 800105e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001060:	f003 0301 	and.w	r3, r3, #1
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001068:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800106c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107c:	2303      	movs	r3, #3
 800107e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001082:	230a      	movs	r3, #10
 8001084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800108c:	4619      	mov	r1, r3
 800108e:	4818      	ldr	r0, [pc, #96]	@ (80010f0 <HAL_PCD_MspInit+0xf0>)
 8001090:	f000 fd3a 	bl	8001b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001094:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800109c:	2300      	movs	r3, #0
 800109e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80010a8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4810      	ldr	r0, [pc, #64]	@ (80010f0 <HAL_PCD_MspInit+0xf0>)
 80010b0:	f000 fd2a 	bl	8001b08 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010b4:	4b0d      	ldr	r3, [pc, #52]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 80010b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010b8:	4a0c      	ldr	r2, [pc, #48]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 80010ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010be:	6353      	str	r3, [r2, #52]	@ 0x34
 80010c0:	4b0a      	ldr	r3, [pc, #40]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 80010c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 80010ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d0:	4a06      	ldr	r2, [pc, #24]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 80010d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <HAL_PCD_MspInit+0xec>)
 80010da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80010e4:	bf00      	nop
 80010e6:	37b8      	adds	r7, #184	@ 0xb8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40020000 	.word	0x40020000

080010f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800112c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010f8:	f7ff fdd0 	bl	8000c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010fc:	480c      	ldr	r0, [pc, #48]	@ (8001130 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010fe:	490d      	ldr	r1, [pc, #52]	@ (8001134 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001100:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001104:	e002      	b.n	800110c <LoopCopyDataInit>

08001106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110a:	3304      	adds	r3, #4

0800110c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800110c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001110:	d3f9      	bcc.n	8001106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001112:	4a0a      	ldr	r2, [pc, #40]	@ (800113c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001114:	4c0a      	ldr	r4, [pc, #40]	@ (8001140 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001118:	e001      	b.n	800111e <LoopFillZerobss>

0800111a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800111c:	3204      	adds	r2, #4

0800111e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001120:	d3fb      	bcc.n	800111a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001122:	f003 fd4d 	bl	8004bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001126:	f7ff fc19 	bl	800095c <main>
  bx  lr    
 800112a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800112c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001134:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001138:	0800552c 	.word	0x0800552c
  ldr r2, =_sbss
 800113c:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8001140:	20000a00 	.word	0x20000a00

08001144 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001144:	e7fe      	b.n	8001144 <ADC_IRQHandler>

08001146 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800114a:	2003      	movs	r0, #3
 800114c:	f000 f94c 	bl	80013e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001150:	2000      	movs	r0, #0
 8001152:	f000 f805 	bl	8001160 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001156:	f7ff fcb9 	bl	8000acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001168:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <HAL_InitTick+0x54>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <HAL_InitTick+0x58>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	4619      	mov	r1, r3
 8001172:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001176:	fbb3 f3f1 	udiv	r3, r3, r1
 800117a:	fbb2 f3f3 	udiv	r3, r2, r3
 800117e:	4618      	mov	r0, r3
 8001180:	f000 f967 	bl	8001452 <HAL_SYSTICK_Config>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e00e      	b.n	80011ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b0f      	cmp	r3, #15
 8001192:	d80a      	bhi.n	80011aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001194:	2200      	movs	r2, #0
 8001196:	6879      	ldr	r1, [r7, #4]
 8001198:	f04f 30ff 	mov.w	r0, #4294967295
 800119c:	f000 f92f 	bl	80013fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011a0:	4a06      	ldr	r2, [pc, #24]	@ (80011bc <HAL_InitTick+0x5c>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
 80011a8:	e000      	b.n	80011ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000000 	.word	0x20000000
 80011b8:	20000008 	.word	0x20000008
 80011bc:	20000004 	.word	0x20000004

080011c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_IncTick+0x20>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_IncTick+0x24>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4413      	add	r3, r2
 80011d0:	4a04      	ldr	r2, [pc, #16]	@ (80011e4 <HAL_IncTick+0x24>)
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000008 	.word	0x20000008
 80011e4:	200008b4 	.word	0x200008b4

080011e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  return uwTick;
 80011ec:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <HAL_GetTick+0x14>)
 80011ee:	681b      	ldr	r3, [r3, #0]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	200008b4 	.word	0x200008b4

08001200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001208:	f7ff ffee 	bl	80011e8 <HAL_GetTick>
 800120c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001218:	d005      	beq.n	8001226 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800121a:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <HAL_Delay+0x44>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4413      	add	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001226:	bf00      	nop
 8001228:	f7ff ffde 	bl	80011e8 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	429a      	cmp	r2, r3
 8001236:	d8f7      	bhi.n	8001228 <HAL_Delay+0x28>
  {
  }
}
 8001238:	bf00      	nop
 800123a:	bf00      	nop
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008

08001248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001258:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <__NVIC_SetPriorityGrouping+0x40>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001264:	4013      	ands	r3, r2
 8001266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <__NVIC_SetPriorityGrouping+0x44>)
 8001272:	4313      	orrs	r3, r2
 8001274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001276:	4a04      	ldr	r2, [pc, #16]	@ (8001288 <__NVIC_SetPriorityGrouping+0x40>)
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	60d3      	str	r3, [r2, #12]
}
 800127c:	bf00      	nop
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000ed00 	.word	0xe000ed00
 800128c:	05fa0000 	.word	0x05fa0000

08001290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001294:	4b04      	ldr	r3, [pc, #16]	@ (80012a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	f003 0307 	and.w	r3, r3, #7
}
 800129e:	4618      	mov	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db0b      	blt.n	80012d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 021f 	and.w	r2, r3, #31
 80012c4:	4907      	ldr	r1, [pc, #28]	@ (80012e4 <__NVIC_EnableIRQ+0x38>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	095b      	lsrs	r3, r3, #5
 80012cc:	2001      	movs	r0, #1
 80012ce:	fa00 f202 	lsl.w	r2, r0, r2
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	@ (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0112      	lsls	r2, r2, #4
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	@ (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f1c3 0307 	rsb	r3, r3, #7
 8001356:	2b04      	cmp	r3, #4
 8001358:	bf28      	it	cs
 800135a:	2304      	movcs	r3, #4
 800135c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3304      	adds	r3, #4
 8001362:	2b06      	cmp	r3, #6
 8001364:	d902      	bls.n	800136c <NVIC_EncodePriority+0x30>
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3b03      	subs	r3, #3
 800136a:	e000      	b.n	800136e <NVIC_EncodePriority+0x32>
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 32ff 	mov.w	r2, #4294967295
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	401a      	ands	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001384:	f04f 31ff 	mov.w	r1, #4294967295
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	43d9      	mvns	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	4313      	orrs	r3, r2
         );
}
 8001396:	4618      	mov	r0, r3
 8001398:	3724      	adds	r7, #36	@ 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013b4:	d301      	bcc.n	80013ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00f      	b.n	80013da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ba:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <SysTick_Config+0x40>)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3b01      	subs	r3, #1
 80013c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013c2:	210f      	movs	r1, #15
 80013c4:	f04f 30ff 	mov.w	r0, #4294967295
 80013c8:	f7ff ff8e 	bl	80012e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013cc:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <SysTick_Config+0x40>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d2:	4b04      	ldr	r3, [pc, #16]	@ (80013e4 <SysTick_Config+0x40>)
 80013d4:	2207      	movs	r2, #7
 80013d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	e000e010 	.word	0xe000e010

080013e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff ff29 	bl	8001248 <__NVIC_SetPriorityGrouping>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013fe:	b580      	push	{r7, lr}
 8001400:	b086      	sub	sp, #24
 8001402:	af00      	add	r7, sp, #0
 8001404:	4603      	mov	r3, r0
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
 800140a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001410:	f7ff ff3e 	bl	8001290 <__NVIC_GetPriorityGrouping>
 8001414:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	68b9      	ldr	r1, [r7, #8]
 800141a:	6978      	ldr	r0, [r7, #20]
 800141c:	f7ff ff8e 	bl	800133c <NVIC_EncodePriority>
 8001420:	4602      	mov	r2, r0
 8001422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001426:	4611      	mov	r1, r2
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ff5d 	bl	80012e8 <__NVIC_SetPriority>
}
 800142e:	bf00      	nop
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
 800143c:	4603      	mov	r3, r0
 800143e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff31 	bl	80012ac <__NVIC_EnableIRQ>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ffa2 	bl	80013a4 <SysTick_Config>
 8001460:	4603      	mov	r3, r0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e086      	b.n	800158c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001484:	2b00      	cmp	r3, #0
 8001486:	d106      	bne.n	8001496 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2220      	movs	r2, #32
 800148c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff f909 	bl	80006a8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001496:	4b3f      	ldr	r3, [pc, #252]	@ (8001594 <HAL_ETH_Init+0x128>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	4a3e      	ldr	r2, [pc, #248]	@ (8001594 <HAL_ETH_Init+0x128>)
 800149c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001594 <HAL_ETH_Init+0x128>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80014ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001598 <HAL_ETH_Init+0x12c>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4a39      	ldr	r2, [pc, #228]	@ (8001598 <HAL_ETH_Init+0x12c>)
 80014b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80014b8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80014ba:	4b37      	ldr	r3, [pc, #220]	@ (8001598 <HAL_ETH_Init+0x12c>)
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	4935      	ldr	r1, [pc, #212]	@ (8001598 <HAL_ETH_Init+0x12c>)
 80014c4:	4313      	orrs	r3, r2
 80014c6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80014c8:	4b33      	ldr	r3, [pc, #204]	@ (8001598 <HAL_ETH_Init+0x12c>)
 80014ca:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80014e2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014e4:	f7ff fe80 	bl	80011e8 <HAL_GetTick>
 80014e8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80014ea:	e011      	b.n	8001510 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80014ec:	f7ff fe7c 	bl	80011e8 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014fa:	d909      	bls.n	8001510 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2204      	movs	r2, #4
 8001500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	22e0      	movs	r2, #224	@ 0xe0
 8001508:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e03d      	b.n	800158c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1e4      	bne.n	80014ec <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 f97a 	bl	800181c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f000 fa25 	bl	8001978 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 fa7b 	bl	8001a2a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	461a      	mov	r2, r3
 800153a:	2100      	movs	r1, #0
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f000 f9e3 	bl	8001908 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001550:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_ETH_Init+0x130>)
 8001560:	430b      	orrs	r3, r1
 8001562:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001576:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2210      	movs	r2, #16
 8001586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800158a:	2300      	movs	r3, #0
}
 800158c:	4618      	mov	r0, r3
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	40013800 	.word	0x40013800
 800159c:	00020060 	.word	0x00020060

080015a0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	4b53      	ldr	r3, [pc, #332]	@ (8001704 <ETH_SetMACConfig+0x164>)
 80015b6:	4013      	ands	r3, r2
 80015b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	7b9b      	ldrb	r3, [r3, #14]
 80015be:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	7c12      	ldrb	r2, [r2, #16]
 80015c4:	2a00      	cmp	r2, #0
 80015c6:	d102      	bne.n	80015ce <ETH_SetMACConfig+0x2e>
 80015c8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015cc:	e000      	b.n	80015d0 <ETH_SetMACConfig+0x30>
 80015ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80015d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80015d2:	683a      	ldr	r2, [r7, #0]
 80015d4:	7c52      	ldrb	r2, [r2, #17]
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d102      	bne.n	80015e0 <ETH_SetMACConfig+0x40>
 80015da:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80015de:	e000      	b.n	80015e2 <ETH_SetMACConfig+0x42>
 80015e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015e2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80015e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	7fdb      	ldrb	r3, [r3, #31]
 80015ee:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80015f0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80015f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	7f92      	ldrb	r2, [r2, #30]
 80015fc:	2a00      	cmp	r2, #0
 80015fe:	d102      	bne.n	8001606 <ETH_SetMACConfig+0x66>
 8001600:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001604:	e000      	b.n	8001608 <ETH_SetMACConfig+0x68>
 8001606:	2200      	movs	r2, #0
                        macconf->Speed |
 8001608:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	7f1b      	ldrb	r3, [r3, #28]
 800160e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001610:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001616:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	791b      	ldrb	r3, [r3, #4]
 800161c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800161e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001626:	2a00      	cmp	r2, #0
 8001628:	d102      	bne.n	8001630 <ETH_SetMACConfig+0x90>
 800162a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800162e:	e000      	b.n	8001632 <ETH_SetMACConfig+0x92>
 8001630:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001632:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	7bdb      	ldrb	r3, [r3, #15]
 8001638:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800163a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001640:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001648:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800164a:	4313      	orrs	r3, r2
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	4313      	orrs	r3, r2
 8001650:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001662:	2001      	movs	r0, #1
 8001664:	f7ff fdcc 	bl	8001200 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68fa      	ldr	r2, [r7, #12]
 800166e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001678:	68fa      	ldr	r2, [r7, #12]
 800167a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800167e:	4013      	ands	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001686:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800168e:	2a00      	cmp	r2, #0
 8001690:	d101      	bne.n	8001696 <ETH_SetMACConfig+0xf6>
 8001692:	2280      	movs	r2, #128	@ 0x80
 8001694:	e000      	b.n	8001698 <ETH_SetMACConfig+0xf8>
 8001696:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001698:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800169e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80016a6:	2a01      	cmp	r2, #1
 80016a8:	d101      	bne.n	80016ae <ETH_SetMACConfig+0x10e>
 80016aa:	2208      	movs	r2, #8
 80016ac:	e000      	b.n	80016b0 <ETH_SetMACConfig+0x110>
 80016ae:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80016b0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80016b8:	2a01      	cmp	r2, #1
 80016ba:	d101      	bne.n	80016c0 <ETH_SetMACConfig+0x120>
 80016bc:	2204      	movs	r2, #4
 80016be:	e000      	b.n	80016c2 <ETH_SetMACConfig+0x122>
 80016c0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80016c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80016ca:	2a01      	cmp	r2, #1
 80016cc:	d101      	bne.n	80016d2 <ETH_SetMACConfig+0x132>
 80016ce:	2202      	movs	r2, #2
 80016d0:	e000      	b.n	80016d4 <ETH_SetMACConfig+0x134>
 80016d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80016d4:	4313      	orrs	r3, r2
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	4313      	orrs	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	68fa      	ldr	r2, [r7, #12]
 80016e2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff fd87 	bl	8001200 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	619a      	str	r2, [r3, #24]
}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	fd20810f 	.word	0xfd20810f

08001708 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	4b3d      	ldr	r3, [pc, #244]	@ (8001818 <ETH_SetDMAConfig+0x110>)
 8001722:	4013      	ands	r3, r2
 8001724:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	7b1b      	ldrb	r3, [r3, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d102      	bne.n	8001734 <ETH_SetDMAConfig+0x2c>
 800172e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001732:	e000      	b.n	8001736 <ETH_SetDMAConfig+0x2e>
 8001734:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	7b5b      	ldrb	r3, [r3, #13]
 800173a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800173c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	7f52      	ldrb	r2, [r2, #29]
 8001742:	2a00      	cmp	r2, #0
 8001744:	d102      	bne.n	800174c <ETH_SetDMAConfig+0x44>
 8001746:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800174a:	e000      	b.n	800174e <ETH_SetDMAConfig+0x46>
 800174c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800174e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	7b9b      	ldrb	r3, [r3, #14]
 8001754:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001756:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800175c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	7f1b      	ldrb	r3, [r3, #28]
 8001762:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001764:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	7f9b      	ldrb	r3, [r3, #30]
 800176a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800176c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001772:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800177a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800177c:	4313      	orrs	r3, r2
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	4313      	orrs	r3, r2
 8001782:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800178c:	461a      	mov	r2, r3
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800179e:	2001      	movs	r0, #1
 80017a0:	f7ff fd2e 	bl	8001200 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017ac:	461a      	mov	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	791b      	ldrb	r3, [r3, #4]
 80017b6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017bc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80017c2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80017c8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017d0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80017d2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80017da:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80017e0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6812      	ldr	r2, [r2, #0]
 80017e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80017ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80017ee:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80017fc:	2001      	movs	r0, #1
 80017fe:	f7ff fcff 	bl	8001200 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800180a:	461a      	mov	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6013      	str	r3, [r2, #0]
}
 8001810:	bf00      	nop
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	f8de3f23 	.word	0xf8de3f23

0800181c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b0a6      	sub	sp, #152	@ 0x98
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001824:	2301      	movs	r3, #1
 8001826:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800182a:	2301      	movs	r3, #1
 800182c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001830:	2300      	movs	r3, #0
 8001832:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800183a:	2301      	movs	r3, #1
 800183c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001846:	2301      	movs	r3, #1
 8001848:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800184c:	2301      	movs	r3, #1
 800184e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800185e:	2300      	movs	r3, #0
 8001860:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001868:	2300      	movs	r3, #0
 800186a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001872:	2300      	movs	r3, #0
 8001874:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800187e:	2300      	movs	r3, #0
 8001880:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001884:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001888:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800188a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800188e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001890:	2300      	movs	r3, #0
 8001892:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001896:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800189a:	4619      	mov	r1, r3
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff fe7f 	bl	80015a0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80018a2:	2301      	movs	r3, #1
 80018a4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80018a6:	2301      	movs	r3, #1
 80018a8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80018b0:	2301      	movs	r3, #1
 80018b2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80018ce:	2301      	movs	r3, #1
 80018d0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80018d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018d6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80018d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018dc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80018de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018e2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80018e4:	2301      	movs	r3, #1
 80018e6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80018f2:	f107 0308 	add.w	r3, r7, #8
 80018f6:	4619      	mov	r1, r3
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff05 	bl	8001708 <ETH_SetDMAConfig>
}
 80018fe:	bf00      	nop
 8001900:	3798      	adds	r7, #152	@ 0x98
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3305      	adds	r3, #5
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	3204      	adds	r2, #4
 8001920:	7812      	ldrb	r2, [r2, #0]
 8001922:	4313      	orrs	r3, r2
 8001924:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001926:	68ba      	ldr	r2, [r7, #8]
 8001928:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <ETH_MACAddressConfig+0x68>)
 800192a:	4413      	add	r3, r2
 800192c:	461a      	mov	r2, r3
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3303      	adds	r3, #3
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	061a      	lsls	r2, r3, #24
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3302      	adds	r3, #2
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	041b      	lsls	r3, r3, #16
 8001942:	431a      	orrs	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3301      	adds	r3, #1
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	4313      	orrs	r3, r2
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	7812      	ldrb	r2, [r2, #0]
 8001952:	4313      	orrs	r3, r2
 8001954:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <ETH_MACAddressConfig+0x6c>)
 800195a:	4413      	add	r3, r2
 800195c:	461a      	mov	r2, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	6013      	str	r3, [r2, #0]
}
 8001962:	bf00      	nop
 8001964:	371c      	adds	r7, #28
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40028040 	.word	0x40028040
 8001974:	40028044 	.word	0x40028044

08001978 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001980:	2300      	movs	r3, #0
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	e03e      	b.n	8001a04 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	68d9      	ldr	r1, [r3, #12]
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	00db      	lsls	r3, r3, #3
 8001994:	440b      	add	r3, r1
 8001996:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	2200      	movs	r2, #0
 80019a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	3206      	adds	r2, #6
 80019b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d80c      	bhi.n	80019e8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68d9      	ldr	r1, [r3, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1c5a      	adds	r2, r3, #1
 80019d6:	4613      	mov	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4413      	add	r3, r2
 80019dc:	00db      	lsls	r3, r3, #3
 80019de:	440b      	add	r3, r1
 80019e0:	461a      	mov	r2, r3
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	e004      	b.n	80019f2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	461a      	mov	r2, r3
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	3301      	adds	r3, #1
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d9bd      	bls.n	8001986 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68da      	ldr	r2, [r3, #12]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a1c:	611a      	str	r2, [r3, #16]
}
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b085      	sub	sp, #20
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	e048      	b.n	8001aca <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6919      	ldr	r1, [r3, #16]
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4413      	add	r3, r2
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	440b      	add	r3, r1
 8001a48:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	2200      	movs	r2, #0
 8001a54:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001a74:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a8e:	68b9      	ldr	r1, [r7, #8]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	3212      	adds	r2, #18
 8001a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d80c      	bhi.n	8001aba <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6919      	ldr	r1, [r3, #16]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	1c5a      	adds	r2, r3, #1
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	440b      	add	r3, r1
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
 8001ab8:	e004      	b.n	8001ac4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2b03      	cmp	r3, #3
 8001ace:	d9b3      	bls.n	8001a38 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691a      	ldr	r2, [r3, #16]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001afa:	60da      	str	r2, [r3, #12]
}
 8001afc:	bf00      	nop
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b089      	sub	sp, #36	@ 0x24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	61fb      	str	r3, [r7, #28]
 8001b26:	e175      	b.n	8001e14 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	f040 8164 	bne.w	8001e0e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d005      	beq.n	8001b5e <HAL_GPIO_Init+0x56>
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 0303 	and.w	r3, r3, #3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d130      	bne.n	8001bc0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	2203      	movs	r2, #3
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4013      	ands	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	68da      	ldr	r2, [r3, #12]
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b94:	2201      	movs	r2, #1
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	091b      	lsrs	r3, r3, #4
 8001baa:	f003 0201 	and.w	r2, r3, #1
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	d017      	beq.n	8001bfc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	689a      	ldr	r2, [r3, #8]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0303 	and.w	r3, r3, #3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d123      	bne.n	8001c50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	08da      	lsrs	r2, r3, #3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3208      	adds	r2, #8
 8001c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	220f      	movs	r2, #15
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	691a      	ldr	r2, [r3, #16]
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	08da      	lsrs	r2, r3, #3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	3208      	adds	r2, #8
 8001c4a:	69b9      	ldr	r1, [r7, #24]
 8001c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 0203 	and.w	r2, r3, #3
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80be 	beq.w	8001e0e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c92:	4b66      	ldr	r3, [pc, #408]	@ (8001e2c <HAL_GPIO_Init+0x324>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	4a65      	ldr	r2, [pc, #404]	@ (8001e2c <HAL_GPIO_Init+0x324>)
 8001c98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c9e:	4b63      	ldr	r3, [pc, #396]	@ (8001e2c <HAL_GPIO_Init+0x324>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001caa:	4a61      	ldr	r2, [pc, #388]	@ (8001e30 <HAL_GPIO_Init+0x328>)
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	089b      	lsrs	r3, r3, #2
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	220f      	movs	r2, #15
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a58      	ldr	r2, [pc, #352]	@ (8001e34 <HAL_GPIO_Init+0x32c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d037      	beq.n	8001d46 <HAL_GPIO_Init+0x23e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a57      	ldr	r2, [pc, #348]	@ (8001e38 <HAL_GPIO_Init+0x330>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d031      	beq.n	8001d42 <HAL_GPIO_Init+0x23a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a56      	ldr	r2, [pc, #344]	@ (8001e3c <HAL_GPIO_Init+0x334>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d02b      	beq.n	8001d3e <HAL_GPIO_Init+0x236>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a55      	ldr	r2, [pc, #340]	@ (8001e40 <HAL_GPIO_Init+0x338>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d025      	beq.n	8001d3a <HAL_GPIO_Init+0x232>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a54      	ldr	r2, [pc, #336]	@ (8001e44 <HAL_GPIO_Init+0x33c>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d01f      	beq.n	8001d36 <HAL_GPIO_Init+0x22e>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a53      	ldr	r2, [pc, #332]	@ (8001e48 <HAL_GPIO_Init+0x340>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d019      	beq.n	8001d32 <HAL_GPIO_Init+0x22a>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a52      	ldr	r2, [pc, #328]	@ (8001e4c <HAL_GPIO_Init+0x344>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d013      	beq.n	8001d2e <HAL_GPIO_Init+0x226>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a51      	ldr	r2, [pc, #324]	@ (8001e50 <HAL_GPIO_Init+0x348>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d00d      	beq.n	8001d2a <HAL_GPIO_Init+0x222>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a50      	ldr	r2, [pc, #320]	@ (8001e54 <HAL_GPIO_Init+0x34c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d007      	beq.n	8001d26 <HAL_GPIO_Init+0x21e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a4f      	ldr	r2, [pc, #316]	@ (8001e58 <HAL_GPIO_Init+0x350>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d101      	bne.n	8001d22 <HAL_GPIO_Init+0x21a>
 8001d1e:	2309      	movs	r3, #9
 8001d20:	e012      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d22:	230a      	movs	r3, #10
 8001d24:	e010      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d26:	2308      	movs	r3, #8
 8001d28:	e00e      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d2a:	2307      	movs	r3, #7
 8001d2c:	e00c      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d2e:	2306      	movs	r3, #6
 8001d30:	e00a      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d32:	2305      	movs	r3, #5
 8001d34:	e008      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d36:	2304      	movs	r3, #4
 8001d38:	e006      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e004      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e002      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d42:	2301      	movs	r3, #1
 8001d44:	e000      	b.n	8001d48 <HAL_GPIO_Init+0x240>
 8001d46:	2300      	movs	r3, #0
 8001d48:	69fa      	ldr	r2, [r7, #28]
 8001d4a:	f002 0203 	and.w	r2, r2, #3
 8001d4e:	0092      	lsls	r2, r2, #2
 8001d50:	4093      	lsls	r3, r2
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d58:	4935      	ldr	r1, [pc, #212]	@ (8001e30 <HAL_GPIO_Init+0x328>)
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	089b      	lsrs	r3, r3, #2
 8001d5e:	3302      	adds	r3, #2
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d66:	4b3d      	ldr	r3, [pc, #244]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4013      	ands	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d8a:	4a34      	ldr	r2, [pc, #208]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d90:	4b32      	ldr	r3, [pc, #200]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001db4:	4a29      	ldr	r2, [pc, #164]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dba:	4b28      	ldr	r3, [pc, #160]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dde:	4a1f      	ldr	r2, [pc, #124]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001de4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e08:	4a14      	ldr	r2, [pc, #80]	@ (8001e5c <HAL_GPIO_Init+0x354>)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3301      	adds	r3, #1
 8001e12:	61fb      	str	r3, [r7, #28]
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	2b0f      	cmp	r3, #15
 8001e18:	f67f ae86 	bls.w	8001b28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	bf00      	nop
 8001e20:	3724      	adds	r7, #36	@ 0x24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40013800 	.word	0x40013800
 8001e34:	40020000 	.word	0x40020000
 8001e38:	40020400 	.word	0x40020400
 8001e3c:	40020800 	.word	0x40020800
 8001e40:	40020c00 	.word	0x40020c00
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40021400 	.word	0x40021400
 8001e4c:	40021800 	.word	0x40021800
 8001e50:	40021c00 	.word	0x40021c00
 8001e54:	40022000 	.word	0x40022000
 8001e58:	40022400 	.word	0x40022400
 8001e5c:	40013c00 	.word	0x40013c00

08001e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e70:	787b      	ldrb	r3, [r7, #1]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e76:	887a      	ldrh	r2, [r7, #2]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e7c:	e003      	b.n	8001e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e7e:	887b      	ldrh	r3, [r7, #2]
 8001e80:	041a      	lsls	r2, r3, #16
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	619a      	str	r2, [r3, #24]
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b085      	sub	sp, #20
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea4:	887a      	ldrh	r2, [r7, #2]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	041a      	lsls	r2, r3, #16
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	43d9      	mvns	r1, r3
 8001eb0:	887b      	ldrh	r3, [r7, #2]
 8001eb2:	400b      	ands	r3, r1
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	619a      	str	r2, [r3, #24]
}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b086      	sub	sp, #24
 8001eca:	af02      	add	r7, sp, #8
 8001ecc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e108      	b.n	80020ea <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff f884 	bl	8001000 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2203      	movs	r2, #3
 8001efc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f06:	d102      	bne.n	8001f0e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f002 fb88 	bl	8004628 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	7c1a      	ldrb	r2, [r3, #16]
 8001f20:	f88d 2000 	strb.w	r2, [sp]
 8001f24:	3304      	adds	r3, #4
 8001f26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f28:	f002 fb24 	bl	8004574 <USB_CoreInit>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d005      	beq.n	8001f3e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2202      	movs	r2, #2
 8001f36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e0d5      	b.n	80020ea <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 fb80 	bl	800464a <USB_SetCurrentMode>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d005      	beq.n	8001f5c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e0c6      	b.n	80020ea <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	73fb      	strb	r3, [r7, #15]
 8001f60:	e04a      	b.n	8001ff8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f62:	7bfa      	ldrb	r2, [r7, #15]
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4613      	mov	r3, r2
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	4413      	add	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	440b      	add	r3, r1
 8001f70:	3315      	adds	r3, #21
 8001f72:	2201      	movs	r2, #1
 8001f74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f76:	7bfa      	ldrb	r2, [r7, #15]
 8001f78:	6879      	ldr	r1, [r7, #4]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	3314      	adds	r3, #20
 8001f86:	7bfa      	ldrb	r2, [r7, #15]
 8001f88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f8a:	7bfa      	ldrb	r2, [r7, #15]
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	b298      	uxth	r0, r3
 8001f90:	6879      	ldr	r1, [r7, #4]
 8001f92:	4613      	mov	r3, r2
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	4413      	add	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	332e      	adds	r3, #46	@ 0x2e
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fa2:	7bfa      	ldrb	r2, [r7, #15]
 8001fa4:	6879      	ldr	r1, [r7, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	00db      	lsls	r3, r3, #3
 8001faa:	4413      	add	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	440b      	add	r3, r1
 8001fb0:	3318      	adds	r3, #24
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fb6:	7bfa      	ldrb	r2, [r7, #15]
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	4413      	add	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	331c      	adds	r3, #28
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	3320      	adds	r3, #32
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fde:	7bfa      	ldrb	r2, [r7, #15]
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4413      	add	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	3324      	adds	r3, #36	@ 0x24
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	73fb      	strb	r3, [r7, #15]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	791b      	ldrb	r3, [r3, #4]
 8001ffc:	7bfa      	ldrb	r2, [r7, #15]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d3af      	bcc.n	8001f62 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002002:	2300      	movs	r3, #0
 8002004:	73fb      	strb	r3, [r7, #15]
 8002006:	e044      	b.n	8002092 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002008:	7bfa      	ldrb	r2, [r7, #15]
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	4613      	mov	r3, r2
 800200e:	00db      	lsls	r3, r3, #3
 8002010:	4413      	add	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	440b      	add	r3, r1
 8002016:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800201e:	7bfa      	ldrb	r2, [r7, #15]
 8002020:	6879      	ldr	r1, [r7, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002030:	7bfa      	ldrb	r2, [r7, #15]
 8002032:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002034:	7bfa      	ldrb	r2, [r7, #15]
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	4613      	mov	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4413      	add	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002046:	2200      	movs	r2, #0
 8002048:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800204a:	7bfa      	ldrb	r2, [r7, #15]
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002060:	7bfa      	ldrb	r2, [r7, #15]
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	4613      	mov	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002076:	7bfa      	ldrb	r2, [r7, #15]
 8002078:	6879      	ldr	r1, [r7, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	4413      	add	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	440b      	add	r3, r1
 8002084:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800208c:	7bfb      	ldrb	r3, [r7, #15]
 800208e:	3301      	adds	r3, #1
 8002090:	73fb      	strb	r3, [r7, #15]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	791b      	ldrb	r3, [r3, #4]
 8002096:	7bfa      	ldrb	r2, [r7, #15]
 8002098:	429a      	cmp	r2, r3
 800209a:	d3b5      	bcc.n	8002008 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6818      	ldr	r0, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	7c1a      	ldrb	r2, [r3, #16]
 80020a4:	f88d 2000 	strb.w	r2, [sp]
 80020a8:	3304      	adds	r3, #4
 80020aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ac:	f002 fb1a 	bl	80046e4 <USB_DevInit>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d005      	beq.n	80020c2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2202      	movs	r2, #2
 80020ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e013      	b.n	80020ea <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7b1b      	ldrb	r3, [r3, #12]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d102      	bne.n	80020de <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 f80b 	bl	80020f4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f002 fcd5 	bl	8004a92 <USB_DevDisconnect>

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002122:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <HAL_PCDEx_ActivateLPM+0x44>)
 8002124:	4313      	orrs	r3, r2
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	10000003 	.word	0x10000003

0800213c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002140:	4b05      	ldr	r3, [pc, #20]	@ (8002158 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a04      	ldr	r2, [pc, #16]	@ (8002158 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800214a:	6013      	str	r3, [r2, #0]
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40007000 	.word	0x40007000

0800215c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	4a22      	ldr	r2, [pc, #136]	@ (80021f4 <HAL_PWREx_EnableOverDrive+0x98>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002170:	6413      	str	r3, [r2, #64]	@ 0x40
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800217e:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a1d      	ldr	r2, [pc, #116]	@ (80021f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002188:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800218a:	f7ff f82d 	bl	80011e8 <HAL_GetTick>
 800218e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002190:	e009      	b.n	80021a6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002192:	f7ff f829 	bl	80011e8 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021a0:	d901      	bls.n	80021a6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e022      	b.n	80021ec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021a6:	4b14      	ldr	r3, [pc, #80]	@ (80021f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021b2:	d1ee      	bne.n	8002192 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80021b4:	4b10      	ldr	r3, [pc, #64]	@ (80021f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a0f      	ldr	r2, [pc, #60]	@ (80021f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021be:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021c0:	f7ff f812 	bl	80011e8 <HAL_GetTick>
 80021c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80021c6:	e009      	b.n	80021dc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021c8:	f7ff f80e 	bl	80011e8 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021d6:	d901      	bls.n	80021dc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e007      	b.n	80021ec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80021dc:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80021e8:	d1ee      	bne.n	80021c8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40007000 	.word	0x40007000

080021fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002204:	2300      	movs	r3, #0
 8002206:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e29b      	b.n	800274a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	f000 8087 	beq.w	800232e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002220:	4b96      	ldr	r3, [pc, #600]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 030c 	and.w	r3, r3, #12
 8002228:	2b04      	cmp	r3, #4
 800222a:	d00c      	beq.n	8002246 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800222c:	4b93      	ldr	r3, [pc, #588]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 030c 	and.w	r3, r3, #12
 8002234:	2b08      	cmp	r3, #8
 8002236:	d112      	bne.n	800225e <HAL_RCC_OscConfig+0x62>
 8002238:	4b90      	ldr	r3, [pc, #576]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002240:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002244:	d10b      	bne.n	800225e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002246:	4b8d      	ldr	r3, [pc, #564]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d06c      	beq.n	800232c <HAL_RCC_OscConfig+0x130>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d168      	bne.n	800232c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e275      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002266:	d106      	bne.n	8002276 <HAL_RCC_OscConfig+0x7a>
 8002268:	4b84      	ldr	r3, [pc, #528]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a83      	ldr	r2, [pc, #524]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800226e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	e02e      	b.n	80022d4 <HAL_RCC_OscConfig+0xd8>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d10c      	bne.n	8002298 <HAL_RCC_OscConfig+0x9c>
 800227e:	4b7f      	ldr	r3, [pc, #508]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a7e      	ldr	r2, [pc, #504]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b7c      	ldr	r3, [pc, #496]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a7b      	ldr	r2, [pc, #492]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002290:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e01d      	b.n	80022d4 <HAL_RCC_OscConfig+0xd8>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022a0:	d10c      	bne.n	80022bc <HAL_RCC_OscConfig+0xc0>
 80022a2:	4b76      	ldr	r3, [pc, #472]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a75      	ldr	r2, [pc, #468]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	4b73      	ldr	r3, [pc, #460]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a72      	ldr	r2, [pc, #456]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e00b      	b.n	80022d4 <HAL_RCC_OscConfig+0xd8>
 80022bc:	4b6f      	ldr	r3, [pc, #444]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a6e      	ldr	r2, [pc, #440]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022c6:	6013      	str	r3, [r2, #0]
 80022c8:	4b6c      	ldr	r3, [pc, #432]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a6b      	ldr	r2, [pc, #428]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d013      	beq.n	8002304 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022dc:	f7fe ff84 	bl	80011e8 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e4:	f7fe ff80 	bl	80011e8 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	@ 0x64
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e229      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f6:	4b61      	ldr	r3, [pc, #388]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0f0      	beq.n	80022e4 <HAL_RCC_OscConfig+0xe8>
 8002302:	e014      	b.n	800232e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002304:	f7fe ff70 	bl	80011e8 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800230c:	f7fe ff6c 	bl	80011e8 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b64      	cmp	r3, #100	@ 0x64
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e215      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800231e:	4b57      	ldr	r3, [pc, #348]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0x110>
 800232a:	e000      	b.n	800232e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800232c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d069      	beq.n	800240e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800233a:	4b50      	ldr	r3, [pc, #320]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 030c 	and.w	r3, r3, #12
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00b      	beq.n	800235e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002346:	4b4d      	ldr	r3, [pc, #308]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 030c 	and.w	r3, r3, #12
 800234e:	2b08      	cmp	r3, #8
 8002350:	d11c      	bne.n	800238c <HAL_RCC_OscConfig+0x190>
 8002352:	4b4a      	ldr	r3, [pc, #296]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d116      	bne.n	800238c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800235e:	4b47      	ldr	r3, [pc, #284]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d005      	beq.n	8002376 <HAL_RCC_OscConfig+0x17a>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d001      	beq.n	8002376 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e1e9      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002376:	4b41      	ldr	r3, [pc, #260]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	493d      	ldr	r1, [pc, #244]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002386:	4313      	orrs	r3, r2
 8002388:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238a:	e040      	b.n	800240e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d023      	beq.n	80023dc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002394:	4b39      	ldr	r3, [pc, #228]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a38      	ldr	r2, [pc, #224]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800239a:	f043 0301 	orr.w	r3, r3, #1
 800239e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a0:	f7fe ff22 	bl	80011e8 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a8:	f7fe ff1e 	bl	80011e8 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e1c7      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ba:	4b30      	ldr	r3, [pc, #192]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c6:	4b2d      	ldr	r3, [pc, #180]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4929      	ldr	r1, [pc, #164]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]
 80023da:	e018      	b.n	800240e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023dc:	4b27      	ldr	r3, [pc, #156]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a26      	ldr	r2, [pc, #152]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 80023e2:	f023 0301 	bic.w	r3, r3, #1
 80023e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e8:	f7fe fefe 	bl	80011e8 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f0:	f7fe fefa 	bl	80011e8 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e1a3      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002402:	4b1e      	ldr	r3, [pc, #120]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f0      	bne.n	80023f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d038      	beq.n	800248c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d019      	beq.n	8002456 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002422:	4b16      	ldr	r3, [pc, #88]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002426:	4a15      	ldr	r2, [pc, #84]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800242e:	f7fe fedb 	bl	80011e8 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002436:	f7fe fed7 	bl	80011e8 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e180      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002448:	4b0c      	ldr	r3, [pc, #48]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800244a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x23a>
 8002454:	e01a      	b.n	800248c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002456:	4b09      	ldr	r3, [pc, #36]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 8002458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800245a:	4a08      	ldr	r2, [pc, #32]	@ (800247c <HAL_RCC_OscConfig+0x280>)
 800245c:	f023 0301 	bic.w	r3, r3, #1
 8002460:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002462:	f7fe fec1 	bl	80011e8 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002468:	e00a      	b.n	8002480 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800246a:	f7fe febd 	bl	80011e8 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d903      	bls.n	8002480 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e166      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
 800247c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002480:	4b92      	ldr	r3, [pc, #584]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002482:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1ee      	bne.n	800246a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	f000 80a4 	beq.w	80025e2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800249a:	4b8c      	ldr	r3, [pc, #560]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10d      	bne.n	80024c2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80024a6:	4b89      	ldr	r3, [pc, #548]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024aa:	4a88      	ldr	r2, [pc, #544]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80024ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b2:	4b86      	ldr	r3, [pc, #536]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024be:	2301      	movs	r3, #1
 80024c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024c2:	4b83      	ldr	r3, [pc, #524]	@ (80026d0 <HAL_RCC_OscConfig+0x4d4>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d118      	bne.n	8002500 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024ce:	4b80      	ldr	r3, [pc, #512]	@ (80026d0 <HAL_RCC_OscConfig+0x4d4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a7f      	ldr	r2, [pc, #508]	@ (80026d0 <HAL_RCC_OscConfig+0x4d4>)
 80024d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024da:	f7fe fe85 	bl	80011e8 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e2:	f7fe fe81 	bl	80011e8 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b64      	cmp	r3, #100	@ 0x64
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e12a      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024f4:	4b76      	ldr	r3, [pc, #472]	@ (80026d0 <HAL_RCC_OscConfig+0x4d4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0f0      	beq.n	80024e2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d106      	bne.n	8002516 <HAL_RCC_OscConfig+0x31a>
 8002508:	4b70      	ldr	r3, [pc, #448]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800250a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800250c:	4a6f      	ldr	r2, [pc, #444]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	6713      	str	r3, [r2, #112]	@ 0x70
 8002514:	e02d      	b.n	8002572 <HAL_RCC_OscConfig+0x376>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10c      	bne.n	8002538 <HAL_RCC_OscConfig+0x33c>
 800251e:	4b6b      	ldr	r3, [pc, #428]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002522:	4a6a      	ldr	r2, [pc, #424]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002524:	f023 0301 	bic.w	r3, r3, #1
 8002528:	6713      	str	r3, [r2, #112]	@ 0x70
 800252a:	4b68      	ldr	r3, [pc, #416]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800252c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800252e:	4a67      	ldr	r2, [pc, #412]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002530:	f023 0304 	bic.w	r3, r3, #4
 8002534:	6713      	str	r3, [r2, #112]	@ 0x70
 8002536:	e01c      	b.n	8002572 <HAL_RCC_OscConfig+0x376>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	2b05      	cmp	r3, #5
 800253e:	d10c      	bne.n	800255a <HAL_RCC_OscConfig+0x35e>
 8002540:	4b62      	ldr	r3, [pc, #392]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002544:	4a61      	ldr	r2, [pc, #388]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	6713      	str	r3, [r2, #112]	@ 0x70
 800254c:	4b5f      	ldr	r3, [pc, #380]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800254e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002550:	4a5e      	ldr	r2, [pc, #376]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6713      	str	r3, [r2, #112]	@ 0x70
 8002558:	e00b      	b.n	8002572 <HAL_RCC_OscConfig+0x376>
 800255a:	4b5c      	ldr	r3, [pc, #368]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800255c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800255e:	4a5b      	ldr	r2, [pc, #364]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002560:	f023 0301 	bic.w	r3, r3, #1
 8002564:	6713      	str	r3, [r2, #112]	@ 0x70
 8002566:	4b59      	ldr	r3, [pc, #356]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256a:	4a58      	ldr	r2, [pc, #352]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800256c:	f023 0304 	bic.w	r3, r3, #4
 8002570:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d015      	beq.n	80025a6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257a:	f7fe fe35 	bl	80011e8 <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002580:	e00a      	b.n	8002598 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002582:	f7fe fe31 	bl	80011e8 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002590:	4293      	cmp	r3, r2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e0d8      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002598:	4b4c      	ldr	r3, [pc, #304]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800259a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0ee      	beq.n	8002582 <HAL_RCC_OscConfig+0x386>
 80025a4:	e014      	b.n	80025d0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a6:	f7fe fe1f 	bl	80011e8 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ac:	e00a      	b.n	80025c4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ae:	f7fe fe1b 	bl	80011e8 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025bc:	4293      	cmp	r3, r2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e0c2      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c4:	4b41      	ldr	r3, [pc, #260]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80025c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1ee      	bne.n	80025ae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d105      	bne.n	80025e2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d6:	4b3d      	ldr	r3, [pc, #244]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	4a3c      	ldr	r2, [pc, #240]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80025dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025e0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 80ae 	beq.w	8002748 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025ec:	4b37      	ldr	r3, [pc, #220]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 030c 	and.w	r3, r3, #12
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d06d      	beq.n	80026d4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d14b      	bne.n	8002698 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002600:	4b32      	ldr	r3, [pc, #200]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a31      	ldr	r2, [pc, #196]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002606:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800260a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260c:	f7fe fdec 	bl	80011e8 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002614:	f7fe fde8 	bl	80011e8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e091      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002626:	4b29      	ldr	r3, [pc, #164]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f0      	bne.n	8002614 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69da      	ldr	r2, [r3, #28]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002640:	019b      	lsls	r3, r3, #6
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002648:	085b      	lsrs	r3, r3, #1
 800264a:	3b01      	subs	r3, #1
 800264c:	041b      	lsls	r3, r3, #16
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002654:	061b      	lsls	r3, r3, #24
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265c:	071b      	lsls	r3, r3, #28
 800265e:	491b      	ldr	r1, [pc, #108]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002664:	4b19      	ldr	r3, [pc, #100]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a18      	ldr	r2, [pc, #96]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800266a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800266e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002670:	f7fe fdba 	bl	80011e8 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002678:	f7fe fdb6 	bl	80011e8 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e05f      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800268a:	4b10      	ldr	r3, [pc, #64]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0x47c>
 8002696:	e057      	b.n	8002748 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0b      	ldr	r2, [pc, #44]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 800269e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a4:	f7fe fda0 	bl	80011e8 <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ac:	f7fe fd9c 	bl	80011e8 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e045      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026be:	4b03      	ldr	r3, [pc, #12]	@ (80026cc <HAL_RCC_OscConfig+0x4d0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f0      	bne.n	80026ac <HAL_RCC_OscConfig+0x4b0>
 80026ca:	e03d      	b.n	8002748 <HAL_RCC_OscConfig+0x54c>
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80026d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002754 <HAL_RCC_OscConfig+0x558>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d030      	beq.n	8002744 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d129      	bne.n	8002744 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d122      	bne.n	8002744 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002704:	4013      	ands	r3, r2
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800270a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800270c:	4293      	cmp	r3, r2
 800270e:	d119      	bne.n	8002744 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271a:	085b      	lsrs	r3, r3, #1
 800271c:	3b01      	subs	r3, #1
 800271e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002720:	429a      	cmp	r2, r3
 8002722:	d10f      	bne.n	8002744 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002730:	429a      	cmp	r2, r3
 8002732:	d107      	bne.n	8002744 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002740:	429a      	cmp	r2, r3
 8002742:	d001      	beq.n	8002748 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e000      	b.n	800274a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800

08002758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e0d0      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002770:	4b6a      	ldr	r3, [pc, #424]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 030f 	and.w	r3, r3, #15
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d910      	bls.n	80027a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b67      	ldr	r3, [pc, #412]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 020f 	bic.w	r2, r3, #15
 8002786:	4965      	ldr	r1, [pc, #404]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800278e:	4b63      	ldr	r3, [pc, #396]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 030f 	and.w	r3, r3, #15
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d001      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e0b8      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d020      	beq.n	80027ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d005      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027b8:	4b59      	ldr	r3, [pc, #356]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4a58      	ldr	r2, [pc, #352]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80027be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0308 	and.w	r3, r3, #8
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d005      	beq.n	80027dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027d0:	4b53      	ldr	r3, [pc, #332]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	4a52      	ldr	r2, [pc, #328]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80027d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027dc:	4b50      	ldr	r3, [pc, #320]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	494d      	ldr	r1, [pc, #308]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d040      	beq.n	800287c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d107      	bne.n	8002812 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002802:	4b47      	ldr	r3, [pc, #284]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d115      	bne.n	800283a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e07f      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b02      	cmp	r3, #2
 8002818:	d107      	bne.n	800282a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800281a:	4b41      	ldr	r3, [pc, #260]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d109      	bne.n	800283a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e073      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282a:	4b3d      	ldr	r3, [pc, #244]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e06b      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800283a:	4b39      	ldr	r3, [pc, #228]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f023 0203 	bic.w	r2, r3, #3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	4936      	ldr	r1, [pc, #216]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 8002848:	4313      	orrs	r3, r2
 800284a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800284c:	f7fe fccc 	bl	80011e8 <HAL_GetTick>
 8002850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002852:	e00a      	b.n	800286a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002854:	f7fe fcc8 	bl	80011e8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002862:	4293      	cmp	r3, r2
 8002864:	d901      	bls.n	800286a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e053      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286a:	4b2d      	ldr	r3, [pc, #180]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 020c 	and.w	r2, r3, #12
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	429a      	cmp	r2, r3
 800287a:	d1eb      	bne.n	8002854 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800287c:	4b27      	ldr	r3, [pc, #156]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 030f 	and.w	r3, r3, #15
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	429a      	cmp	r2, r3
 8002888:	d210      	bcs.n	80028ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288a:	4b24      	ldr	r3, [pc, #144]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f023 020f 	bic.w	r2, r3, #15
 8002892:	4922      	ldr	r1, [pc, #136]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	4313      	orrs	r3, r2
 8002898:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800289a:	4b20      	ldr	r3, [pc, #128]	@ (800291c <HAL_RCC_ClockConfig+0x1c4>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d001      	beq.n	80028ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e032      	b.n	8002912 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d008      	beq.n	80028ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028b8:	4b19      	ldr	r3, [pc, #100]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	4916      	ldr	r1, [pc, #88]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0308 	and.w	r3, r3, #8
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d009      	beq.n	80028ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028d6:	4b12      	ldr	r3, [pc, #72]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	490e      	ldr	r1, [pc, #56]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028ea:	f000 f821 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 80028ee:	4602      	mov	r2, r0
 80028f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <HAL_RCC_ClockConfig+0x1c8>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	091b      	lsrs	r3, r3, #4
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	490a      	ldr	r1, [pc, #40]	@ (8002924 <HAL_RCC_ClockConfig+0x1cc>)
 80028fc:	5ccb      	ldrb	r3, [r1, r3]
 80028fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002902:	4a09      	ldr	r2, [pc, #36]	@ (8002928 <HAL_RCC_ClockConfig+0x1d0>)
 8002904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002906:	4b09      	ldr	r3, [pc, #36]	@ (800292c <HAL_RCC_ClockConfig+0x1d4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7fe fc28 	bl	8001160 <HAL_InitTick>

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40023c00 	.word	0x40023c00
 8002920:	40023800 	.word	0x40023800
 8002924:	080054d0 	.word	0x080054d0
 8002928:	20000000 	.word	0x20000000
 800292c:	20000004 	.word	0x20000004

08002930 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002934:	b094      	sub	sp, #80	@ 0x50
 8002936:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	647b      	str	r3, [r7, #68]	@ 0x44
 800293c:	2300      	movs	r3, #0
 800293e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002940:	2300      	movs	r3, #0
 8002942:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002948:	4b79      	ldr	r3, [pc, #484]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x200>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 030c 	and.w	r3, r3, #12
 8002950:	2b08      	cmp	r3, #8
 8002952:	d00d      	beq.n	8002970 <HAL_RCC_GetSysClockFreq+0x40>
 8002954:	2b08      	cmp	r3, #8
 8002956:	f200 80e1 	bhi.w	8002b1c <HAL_RCC_GetSysClockFreq+0x1ec>
 800295a:	2b00      	cmp	r3, #0
 800295c:	d002      	beq.n	8002964 <HAL_RCC_GetSysClockFreq+0x34>
 800295e:	2b04      	cmp	r3, #4
 8002960:	d003      	beq.n	800296a <HAL_RCC_GetSysClockFreq+0x3a>
 8002962:	e0db      	b.n	8002b1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002964:	4b73      	ldr	r3, [pc, #460]	@ (8002b34 <HAL_RCC_GetSysClockFreq+0x204>)
 8002966:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002968:	e0db      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800296a:	4b73      	ldr	r3, [pc, #460]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x208>)
 800296c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800296e:	e0d8      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002970:	4b6f      	ldr	r3, [pc, #444]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002978:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800297a:	4b6d      	ldr	r3, [pc, #436]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x200>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d063      	beq.n	8002a4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002986:	4b6a      	ldr	r3, [pc, #424]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	099b      	lsrs	r3, r3, #6
 800298c:	2200      	movs	r2, #0
 800298e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002990:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002998:	633b      	str	r3, [r7, #48]	@ 0x30
 800299a:	2300      	movs	r3, #0
 800299c:	637b      	str	r3, [r7, #52]	@ 0x34
 800299e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029a2:	4622      	mov	r2, r4
 80029a4:	462b      	mov	r3, r5
 80029a6:	f04f 0000 	mov.w	r0, #0
 80029aa:	f04f 0100 	mov.w	r1, #0
 80029ae:	0159      	lsls	r1, r3, #5
 80029b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029b4:	0150      	lsls	r0, r2, #5
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	4621      	mov	r1, r4
 80029bc:	1a51      	subs	r1, r2, r1
 80029be:	6139      	str	r1, [r7, #16]
 80029c0:	4629      	mov	r1, r5
 80029c2:	eb63 0301 	sbc.w	r3, r3, r1
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	f04f 0300 	mov.w	r3, #0
 80029d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029d4:	4659      	mov	r1, fp
 80029d6:	018b      	lsls	r3, r1, #6
 80029d8:	4651      	mov	r1, sl
 80029da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029de:	4651      	mov	r1, sl
 80029e0:	018a      	lsls	r2, r1, #6
 80029e2:	4651      	mov	r1, sl
 80029e4:	ebb2 0801 	subs.w	r8, r2, r1
 80029e8:	4659      	mov	r1, fp
 80029ea:	eb63 0901 	sbc.w	r9, r3, r1
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	f04f 0300 	mov.w	r3, #0
 80029f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a02:	4690      	mov	r8, r2
 8002a04:	4699      	mov	r9, r3
 8002a06:	4623      	mov	r3, r4
 8002a08:	eb18 0303 	adds.w	r3, r8, r3
 8002a0c:	60bb      	str	r3, [r7, #8]
 8002a0e:	462b      	mov	r3, r5
 8002a10:	eb49 0303 	adc.w	r3, r9, r3
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a22:	4629      	mov	r1, r5
 8002a24:	024b      	lsls	r3, r1, #9
 8002a26:	4621      	mov	r1, r4
 8002a28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a2c:	4621      	mov	r1, r4
 8002a2e:	024a      	lsls	r2, r1, #9
 8002a30:	4610      	mov	r0, r2
 8002a32:	4619      	mov	r1, r3
 8002a34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a36:	2200      	movs	r2, #0
 8002a38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a40:	f7fd fc4e 	bl	80002e0 <__aeabi_uldivmod>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	4613      	mov	r3, r2
 8002a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a4c:	e058      	b.n	8002b00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a4e:	4b38      	ldr	r3, [pc, #224]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	099b      	lsrs	r3, r3, #6
 8002a54:	2200      	movs	r2, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	4611      	mov	r1, r2
 8002a5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a5e:	623b      	str	r3, [r7, #32]
 8002a60:	2300      	movs	r3, #0
 8002a62:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a68:	4642      	mov	r2, r8
 8002a6a:	464b      	mov	r3, r9
 8002a6c:	f04f 0000 	mov.w	r0, #0
 8002a70:	f04f 0100 	mov.w	r1, #0
 8002a74:	0159      	lsls	r1, r3, #5
 8002a76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a7a:	0150      	lsls	r0, r2, #5
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	460b      	mov	r3, r1
 8002a80:	4641      	mov	r1, r8
 8002a82:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a86:	4649      	mov	r1, r9
 8002a88:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	f04f 0300 	mov.w	r3, #0
 8002a94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002aa0:	ebb2 040a 	subs.w	r4, r2, sl
 8002aa4:	eb63 050b 	sbc.w	r5, r3, fp
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	f04f 0300 	mov.w	r3, #0
 8002ab0:	00eb      	lsls	r3, r5, #3
 8002ab2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ab6:	00e2      	lsls	r2, r4, #3
 8002ab8:	4614      	mov	r4, r2
 8002aba:	461d      	mov	r5, r3
 8002abc:	4643      	mov	r3, r8
 8002abe:	18e3      	adds	r3, r4, r3
 8002ac0:	603b      	str	r3, [r7, #0]
 8002ac2:	464b      	mov	r3, r9
 8002ac4:	eb45 0303 	adc.w	r3, r5, r3
 8002ac8:	607b      	str	r3, [r7, #4]
 8002aca:	f04f 0200 	mov.w	r2, #0
 8002ace:	f04f 0300 	mov.w	r3, #0
 8002ad2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ad6:	4629      	mov	r1, r5
 8002ad8:	028b      	lsls	r3, r1, #10
 8002ada:	4621      	mov	r1, r4
 8002adc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	028a      	lsls	r2, r1, #10
 8002ae4:	4610      	mov	r0, r2
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002aea:	2200      	movs	r2, #0
 8002aec:	61bb      	str	r3, [r7, #24]
 8002aee:	61fa      	str	r2, [r7, #28]
 8002af0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002af4:	f7fd fbf4 	bl	80002e0 <__aeabi_uldivmod>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4613      	mov	r3, r2
 8002afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002b00:	4b0b      	ldr	r3, [pc, #44]	@ (8002b30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	0c1b      	lsrs	r3, r3, #16
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002b10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b1a:	e002      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b1c:	4b05      	ldr	r3, [pc, #20]	@ (8002b34 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3750      	adds	r7, #80	@ 0x50
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
 8002b34:	00f42400 	.word	0x00f42400
 8002b38:	007a1200 	.word	0x007a1200

08002b3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b40:	4b03      	ldr	r3, [pc, #12]	@ (8002b50 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000000 	.word	0x20000000

08002b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b58:	f7ff fff0 	bl	8002b3c <HAL_RCC_GetHCLKFreq>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	0a9b      	lsrs	r3, r3, #10
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	4903      	ldr	r1, [pc, #12]	@ (8002b78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b6a:	5ccb      	ldrb	r3, [r1, r3]
 8002b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40023800 	.word	0x40023800
 8002b78:	080054e0 	.word	0x080054e0

08002b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b80:	f7ff ffdc 	bl	8002b3c <HAL_RCC_GetHCLKFreq>
 8002b84:	4602      	mov	r2, r0
 8002b86:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	0b5b      	lsrs	r3, r3, #13
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	4903      	ldr	r1, [pc, #12]	@ (8002ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b92:	5ccb      	ldrb	r3, [r1, r3]
 8002b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	080054e0 	.word	0x080054e0

08002ba4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b088      	sub	sp, #32
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d012      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002bcc:	4b69      	ldr	r3, [pc, #420]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	4a68      	ldr	r2, [pc, #416]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002bd6:	6093      	str	r3, [r2, #8]
 8002bd8:	4b66      	ldr	r3, [pc, #408]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002be0:	4964      	ldr	r1, [pc, #400]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d017      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bfe:	4b5d      	ldr	r3, [pc, #372]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c04:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c0c:	4959      	ldr	r1, [pc, #356]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d017      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c3a:	4b4e      	ldr	r3, [pc, #312]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	494a      	ldr	r1, [pc, #296]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c58:	d101      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002c66:	2301      	movs	r3, #1
 8002c68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002c76:	2301      	movs	r3, #1
 8002c78:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 808b 	beq.w	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c88:	4b3a      	ldr	r3, [pc, #232]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8c:	4a39      	ldr	r2, [pc, #228]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c92:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c94:	4b37      	ldr	r3, [pc, #220]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ca0:	4b35      	ldr	r3, [pc, #212]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a34      	ldr	r2, [pc, #208]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002caa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cac:	f7fe fa9c 	bl	80011e8 <HAL_GetTick>
 8002cb0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb4:	f7fe fa98 	bl	80011e8 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b64      	cmp	r3, #100	@ 0x64
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e38f      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002cc6:	4b2c      	ldr	r3, [pc, #176]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cd2:	4b28      	ldr	r3, [pc, #160]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cda:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d035      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d02e      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cf0:	4b20      	ldr	r3, [pc, #128]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cf8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d04:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d06:	4b1b      	ldr	r3, [pc, #108]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0a:	4a1a      	ldr	r2, [pc, #104]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d10:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002d12:	4a18      	ldr	r2, [pc, #96]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002d18:	4b16      	ldr	r3, [pc, #88]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d114      	bne.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d24:	f7fe fa60 	bl	80011e8 <HAL_GetTick>
 8002d28:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7fe fa5c 	bl	80011e8 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e351      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d42:	4b0c      	ldr	r3, [pc, #48]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0ee      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d5a:	d111      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002d5c:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d68:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002d6a:	400b      	ands	r3, r1
 8002d6c:	4901      	ldr	r1, [pc, #4]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	608b      	str	r3, [r1, #8]
 8002d72:	e00b      	b.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002d74:	40023800 	.word	0x40023800
 8002d78:	40007000 	.word	0x40007000
 8002d7c:	0ffffcff 	.word	0x0ffffcff
 8002d80:	4bac      	ldr	r3, [pc, #688]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	4aab      	ldr	r2, [pc, #684]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d86:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002d8a:	6093      	str	r3, [r2, #8]
 8002d8c:	4ba9      	ldr	r3, [pc, #676]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d98:	49a6      	ldr	r1, [pc, #664]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0310 	and.w	r3, r3, #16
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d010      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002daa:	4ba2      	ldr	r3, [pc, #648]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002db0:	4aa0      	ldr	r2, [pc, #640]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002db6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002dba:	4b9e      	ldr	r3, [pc, #632]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dc4:	499b      	ldr	r1, [pc, #620]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dd8:	4b96      	ldr	r3, [pc, #600]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dde:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002de6:	4993      	ldr	r1, [pc, #588]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dfa:	4b8e      	ldr	r3, [pc, #568]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e08:	498a      	ldr	r1, [pc, #552]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e1c:	4b85      	ldr	r3, [pc, #532]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e2a:	4982      	ldr	r1, [pc, #520]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00a      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e3e:	4b7d      	ldr	r3, [pc, #500]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e44:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e4c:	4979      	ldr	r1, [pc, #484]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e60:	4b74      	ldr	r3, [pc, #464]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e66:	f023 0203 	bic.w	r2, r3, #3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6e:	4971      	ldr	r1, [pc, #452]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e82:	4b6c      	ldr	r3, [pc, #432]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e88:	f023 020c 	bic.w	r2, r3, #12
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e90:	4968      	ldr	r1, [pc, #416]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ea4:	4b63      	ldr	r3, [pc, #396]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eaa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	4960      	ldr	r1, [pc, #384]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ec6:	4b5b      	ldr	r3, [pc, #364]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ecc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ed4:	4957      	ldr	r1, [pc, #348]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ee8:	4b52      	ldr	r3, [pc, #328]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef6:	494f      	ldr	r1, [pc, #316]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002f0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f10:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f18:	4946      	ldr	r1, [pc, #280]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002f2c:	4b41      	ldr	r3, [pc, #260]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f32:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3a:	493e      	ldr	r1, [pc, #248]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002f4e:	4b39      	ldr	r3, [pc, #228]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f5c:	4935      	ldr	r1, [pc, #212]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00a      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f70:	4b30      	ldr	r3, [pc, #192]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f76:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f7e:	492d      	ldr	r1, [pc, #180]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d011      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f92:	4b28      	ldr	r3, [pc, #160]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f98:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fa0:	4924      	ldr	r1, [pc, #144]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0308 	and.w	r3, r3, #8
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00a      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fd2:	4b18      	ldr	r3, [pc, #96]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fe0:	4914      	ldr	r1, [pc, #80]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00b      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003004:	490b      	ldr	r1, [pc, #44]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003006:	4313      	orrs	r3, r2
 8003008:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00f      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003028:	4902      	ldr	r1, [pc, #8]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800302a:	4313      	orrs	r3, r2
 800302c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003030:	e002      	b.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003032:	bf00      	nop
 8003034:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00b      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003044:	4b8a      	ldr	r3, [pc, #552]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003046:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800304a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003054:	4986      	ldr	r1, [pc, #536]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00b      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003068:	4b81      	ldr	r3, [pc, #516]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800306a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800306e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003078:	497d      	ldr	r1, [pc, #500]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d006      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	f000 80d6 	beq.w	8003240 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003094:	4b76      	ldr	r3, [pc, #472]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a75      	ldr	r2, [pc, #468]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800309a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800309e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a0:	f7fe f8a2 	bl	80011e8 <HAL_GetTick>
 80030a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80030a8:	f7fe f89e 	bl	80011e8 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b64      	cmp	r3, #100	@ 0x64
 80030b4:	d901      	bls.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e195      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1f0      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d021      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d11d      	bne.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80030da:	4b65      	ldr	r3, [pc, #404]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030e0:	0c1b      	lsrs	r3, r3, #16
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030e8:	4b61      	ldr	r3, [pc, #388]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ee:	0e1b      	lsrs	r3, r3, #24
 80030f0:	f003 030f 	and.w	r3, r3, #15
 80030f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	019a      	lsls	r2, r3, #6
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	041b      	lsls	r3, r3, #16
 8003100:	431a      	orrs	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	061b      	lsls	r3, r3, #24
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	071b      	lsls	r3, r3, #28
 800310e:	4958      	ldr	r1, [pc, #352]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d004      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003126:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800312a:	d00a      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003134:	2b00      	cmp	r3, #0
 8003136:	d02e      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003140:	d129      	bne.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003142:	4b4b      	ldr	r3, [pc, #300]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003144:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003148:	0c1b      	lsrs	r3, r3, #16
 800314a:	f003 0303 	and.w	r3, r3, #3
 800314e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003150:	4b47      	ldr	r3, [pc, #284]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003152:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003156:	0f1b      	lsrs	r3, r3, #28
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	019a      	lsls	r2, r3, #6
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	041b      	lsls	r3, r3, #16
 8003168:	431a      	orrs	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	061b      	lsls	r3, r3, #24
 8003170:	431a      	orrs	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	071b      	lsls	r3, r3, #28
 8003176:	493e      	ldr	r1, [pc, #248]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800317e:	4b3c      	ldr	r3, [pc, #240]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003180:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003184:	f023 021f 	bic.w	r2, r3, #31
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	3b01      	subs	r3, #1
 800318e:	4938      	ldr	r1, [pc, #224]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003190:	4313      	orrs	r3, r2
 8003192:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01d      	beq.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80031a2:	4b33      	ldr	r3, [pc, #204]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031a8:	0e1b      	lsrs	r3, r3, #24
 80031aa:	f003 030f 	and.w	r3, r3, #15
 80031ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031b6:	0f1b      	lsrs	r3, r3, #28
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	019a      	lsls	r2, r3, #6
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	041b      	lsls	r3, r3, #16
 80031ca:	431a      	orrs	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	061b      	lsls	r3, r3, #24
 80031d0:	431a      	orrs	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	071b      	lsls	r3, r3, #28
 80031d6:	4926      	ldr	r1, [pc, #152]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d011      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	019a      	lsls	r2, r3, #6
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	041b      	lsls	r3, r3, #16
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	061b      	lsls	r3, r3, #24
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	071b      	lsls	r3, r3, #28
 8003206:	491a      	ldr	r1, [pc, #104]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800320e:	4b18      	ldr	r3, [pc, #96]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a17      	ldr	r2, [pc, #92]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003214:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003218:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800321a:	f7fd ffe5 	bl	80011e8 <HAL_GetTick>
 800321e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003220:	e008      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003222:	f7fd ffe1 	bl	80011e8 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b64      	cmp	r3, #100	@ 0x64
 800322e:	d901      	bls.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e0d8      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003234:	4b0e      	ldr	r3, [pc, #56]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d0f0      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2b01      	cmp	r3, #1
 8003244:	f040 80ce 	bne.w	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003248:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a08      	ldr	r2, [pc, #32]	@ (8003270 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800324e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003252:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003254:	f7fd ffc8 	bl	80011e8 <HAL_GetTick>
 8003258:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800325a:	e00b      	b.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800325c:	f7fd ffc4 	bl	80011e8 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b64      	cmp	r3, #100	@ 0x64
 8003268:	d904      	bls.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e0bb      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800326e:	bf00      	nop
 8003270:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003274:	4b5e      	ldr	r3, [pc, #376]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800327c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003280:	d0ec      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003292:	2b00      	cmp	r3, #0
 8003294:	d009      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d02e      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d12a      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032aa:	4b51      	ldr	r3, [pc, #324]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b0:	0c1b      	lsrs	r3, r3, #16
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80032b8:	4b4d      	ldr	r3, [pc, #308]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032be:	0f1b      	lsrs	r3, r3, #28
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	019a      	lsls	r2, r3, #6
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	041b      	lsls	r3, r3, #16
 80032d0:	431a      	orrs	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	061b      	lsls	r3, r3, #24
 80032d8:	431a      	orrs	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	071b      	lsls	r3, r3, #28
 80032de:	4944      	ldr	r1, [pc, #272]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80032e6:	4b42      	ldr	r3, [pc, #264]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032ec:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	3b01      	subs	r3, #1
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	493d      	ldr	r1, [pc, #244]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d022      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003310:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003314:	d11d      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003316:	4b36      	ldr	r3, [pc, #216]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331c:	0e1b      	lsrs	r3, r3, #24
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003324:	4b32      	ldr	r3, [pc, #200]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332a:	0f1b      	lsrs	r3, r3, #28
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	019a      	lsls	r2, r3, #6
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	041b      	lsls	r3, r3, #16
 800333e:	431a      	orrs	r2, r3
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	061b      	lsls	r3, r3, #24
 8003344:	431a      	orrs	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	071b      	lsls	r3, r3, #28
 800334a:	4929      	ldr	r1, [pc, #164]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800334c:	4313      	orrs	r3, r2
 800334e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	2b00      	cmp	r3, #0
 800335c:	d028      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800335e:	4b24      	ldr	r3, [pc, #144]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003364:	0e1b      	lsrs	r3, r3, #24
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800336c:	4b20      	ldr	r3, [pc, #128]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800336e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	f003 0303 	and.w	r3, r3, #3
 8003378:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	019a      	lsls	r2, r3, #6
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	041b      	lsls	r3, r3, #16
 8003384:	431a      	orrs	r2, r3
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	061b      	lsls	r3, r3, #24
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	69db      	ldr	r3, [r3, #28]
 8003390:	071b      	lsls	r3, r3, #28
 8003392:	4917      	ldr	r1, [pc, #92]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003394:	4313      	orrs	r3, r2
 8003396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800339a:	4b15      	ldr	r3, [pc, #84]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800339c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	4911      	ldr	r1, [pc, #68]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80033b0:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0e      	ldr	r2, [pc, #56]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033bc:	f7fd ff14 	bl	80011e8 <HAL_GetTick>
 80033c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80033c2:	e008      	b.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80033c4:	f7fd ff10 	bl	80011e8 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b64      	cmp	r3, #100	@ 0x64
 80033d0:	d901      	bls.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e007      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80033d6:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033e2:	d1ef      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3720      	adds	r7, #32
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40023800 	.word	0x40023800

080033f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e049      	b.n	800349a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d106      	bne.n	8003420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7fd fcf2 	bl	8000e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3304      	adds	r3, #4
 8003430:	4619      	mov	r1, r3
 8003432:	4610      	mov	r0, r2
 8003434:	f000 f978 	bl	8003728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d001      	beq.n	80034bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e054      	b.n	8003566 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0201 	orr.w	r2, r2, #1
 80034d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a26      	ldr	r2, [pc, #152]	@ (8003574 <HAL_TIM_Base_Start_IT+0xd0>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d022      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034e6:	d01d      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a22      	ldr	r2, [pc, #136]	@ (8003578 <HAL_TIM_Base_Start_IT+0xd4>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d018      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a21      	ldr	r2, [pc, #132]	@ (800357c <HAL_TIM_Base_Start_IT+0xd8>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d013      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a1f      	ldr	r2, [pc, #124]	@ (8003580 <HAL_TIM_Base_Start_IT+0xdc>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d00e      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a1e      	ldr	r2, [pc, #120]	@ (8003584 <HAL_TIM_Base_Start_IT+0xe0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d009      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a1c      	ldr	r2, [pc, #112]	@ (8003588 <HAL_TIM_Base_Start_IT+0xe4>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d004      	beq.n	8003524 <HAL_TIM_Base_Start_IT+0x80>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a1b      	ldr	r2, [pc, #108]	@ (800358c <HAL_TIM_Base_Start_IT+0xe8>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d115      	bne.n	8003550 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	4b19      	ldr	r3, [pc, #100]	@ (8003590 <HAL_TIM_Base_Start_IT+0xec>)
 800352c:	4013      	ands	r3, r2
 800352e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b06      	cmp	r3, #6
 8003534:	d015      	beq.n	8003562 <HAL_TIM_Base_Start_IT+0xbe>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800353c:	d011      	beq.n	8003562 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354e:	e008      	b.n	8003562 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]
 8003560:	e000      	b.n	8003564 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003562:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	40010000 	.word	0x40010000
 8003578:	40000400 	.word	0x40000400
 800357c:	40000800 	.word	0x40000800
 8003580:	40000c00 	.word	0x40000c00
 8003584:	40010400 	.word	0x40010400
 8003588:	40014000 	.word	0x40014000
 800358c:	40001800 	.word	0x40001800
 8003590:	00010007 	.word	0x00010007

08003594 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d101      	bne.n	80035b0 <HAL_TIM_ConfigClockSource+0x1c>
 80035ac:	2302      	movs	r3, #2
 80035ae:	e0b4      	b.n	800371a <HAL_TIM_ConfigClockSource+0x186>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2202      	movs	r2, #2
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	4b56      	ldr	r3, [pc, #344]	@ (8003724 <HAL_TIM_ConfigClockSource+0x190>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035e8:	d03e      	beq.n	8003668 <HAL_TIM_ConfigClockSource+0xd4>
 80035ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ee:	f200 8087 	bhi.w	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 80035f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035f6:	f000 8086 	beq.w	8003706 <HAL_TIM_ConfigClockSource+0x172>
 80035fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035fe:	d87f      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003600:	2b70      	cmp	r3, #112	@ 0x70
 8003602:	d01a      	beq.n	800363a <HAL_TIM_ConfigClockSource+0xa6>
 8003604:	2b70      	cmp	r3, #112	@ 0x70
 8003606:	d87b      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003608:	2b60      	cmp	r3, #96	@ 0x60
 800360a:	d050      	beq.n	80036ae <HAL_TIM_ConfigClockSource+0x11a>
 800360c:	2b60      	cmp	r3, #96	@ 0x60
 800360e:	d877      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003610:	2b50      	cmp	r3, #80	@ 0x50
 8003612:	d03c      	beq.n	800368e <HAL_TIM_ConfigClockSource+0xfa>
 8003614:	2b50      	cmp	r3, #80	@ 0x50
 8003616:	d873      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003618:	2b40      	cmp	r3, #64	@ 0x40
 800361a:	d058      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x13a>
 800361c:	2b40      	cmp	r3, #64	@ 0x40
 800361e:	d86f      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003620:	2b30      	cmp	r3, #48	@ 0x30
 8003622:	d064      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 8003624:	2b30      	cmp	r3, #48	@ 0x30
 8003626:	d86b      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003628:	2b20      	cmp	r3, #32
 800362a:	d060      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 800362c:	2b20      	cmp	r3, #32
 800362e:	d867      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003630:	2b00      	cmp	r3, #0
 8003632:	d05c      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 8003634:	2b10      	cmp	r3, #16
 8003636:	d05a      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 8003638:	e062      	b.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800364a:	f000 f98d 	bl	8003968 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800365c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	609a      	str	r2, [r3, #8]
      break;
 8003666:	e04f      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003678:	f000 f976 	bl	8003968 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800368a:	609a      	str	r2, [r3, #8]
      break;
 800368c:	e03c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800369a:	461a      	mov	r2, r3
 800369c:	f000 f8ea 	bl	8003874 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2150      	movs	r1, #80	@ 0x50
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f943 	bl	8003932 <TIM_ITRx_SetConfig>
      break;
 80036ac:	e02c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ba:	461a      	mov	r2, r3
 80036bc:	f000 f909 	bl	80038d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2160      	movs	r1, #96	@ 0x60
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f933 	bl	8003932 <TIM_ITRx_SetConfig>
      break;
 80036cc:	e01c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036da:	461a      	mov	r2, r3
 80036dc:	f000 f8ca 	bl	8003874 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2140      	movs	r1, #64	@ 0x40
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 f923 	bl	8003932 <TIM_ITRx_SetConfig>
      break;
 80036ec:	e00c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4619      	mov	r1, r3
 80036f8:	4610      	mov	r0, r2
 80036fa:	f000 f91a 	bl	8003932 <TIM_ITRx_SetConfig>
      break;
 80036fe:	e003      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
      break;
 8003704:	e000      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003706:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003718:	7bfb      	ldrb	r3, [r7, #15]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	fffeff88 	.word	0xfffeff88

08003728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a43      	ldr	r2, [pc, #268]	@ (8003848 <TIM_Base_SetConfig+0x120>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d013      	beq.n	8003768 <TIM_Base_SetConfig+0x40>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003746:	d00f      	beq.n	8003768 <TIM_Base_SetConfig+0x40>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a40      	ldr	r2, [pc, #256]	@ (800384c <TIM_Base_SetConfig+0x124>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00b      	beq.n	8003768 <TIM_Base_SetConfig+0x40>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a3f      	ldr	r2, [pc, #252]	@ (8003850 <TIM_Base_SetConfig+0x128>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d007      	beq.n	8003768 <TIM_Base_SetConfig+0x40>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a3e      	ldr	r2, [pc, #248]	@ (8003854 <TIM_Base_SetConfig+0x12c>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d003      	beq.n	8003768 <TIM_Base_SetConfig+0x40>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a3d      	ldr	r2, [pc, #244]	@ (8003858 <TIM_Base_SetConfig+0x130>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d108      	bne.n	800377a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800376e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a32      	ldr	r2, [pc, #200]	@ (8003848 <TIM_Base_SetConfig+0x120>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d02b      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003788:	d027      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a2f      	ldr	r2, [pc, #188]	@ (800384c <TIM_Base_SetConfig+0x124>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d023      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a2e      	ldr	r2, [pc, #184]	@ (8003850 <TIM_Base_SetConfig+0x128>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d01f      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a2d      	ldr	r2, [pc, #180]	@ (8003854 <TIM_Base_SetConfig+0x12c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d01b      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a2c      	ldr	r2, [pc, #176]	@ (8003858 <TIM_Base_SetConfig+0x130>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d017      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a2b      	ldr	r2, [pc, #172]	@ (800385c <TIM_Base_SetConfig+0x134>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d013      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003860 <TIM_Base_SetConfig+0x138>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d00f      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a29      	ldr	r2, [pc, #164]	@ (8003864 <TIM_Base_SetConfig+0x13c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d00b      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a28      	ldr	r2, [pc, #160]	@ (8003868 <TIM_Base_SetConfig+0x140>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d007      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a27      	ldr	r2, [pc, #156]	@ (800386c <TIM_Base_SetConfig+0x144>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d003      	beq.n	80037da <TIM_Base_SetConfig+0xb2>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a26      	ldr	r2, [pc, #152]	@ (8003870 <TIM_Base_SetConfig+0x148>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d108      	bne.n	80037ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a0e      	ldr	r2, [pc, #56]	@ (8003848 <TIM_Base_SetConfig+0x120>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d003      	beq.n	800381a <TIM_Base_SetConfig+0xf2>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a10      	ldr	r2, [pc, #64]	@ (8003858 <TIM_Base_SetConfig+0x130>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d103      	bne.n	8003822 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	691a      	ldr	r2, [r3, #16]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f043 0204 	orr.w	r2, r3, #4
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	601a      	str	r2, [r3, #0]
}
 800383a:	bf00      	nop
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	40010000 	.word	0x40010000
 800384c:	40000400 	.word	0x40000400
 8003850:	40000800 	.word	0x40000800
 8003854:	40000c00 	.word	0x40000c00
 8003858:	40010400 	.word	0x40010400
 800385c:	40014000 	.word	0x40014000
 8003860:	40014400 	.word	0x40014400
 8003864:	40014800 	.word	0x40014800
 8003868:	40001800 	.word	0x40001800
 800386c:	40001c00 	.word	0x40001c00
 8003870:	40002000 	.word	0x40002000

08003874 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	f023 0201 	bic.w	r2, r3, #1
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800389e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f023 030a 	bic.w	r3, r3, #10
 80038b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	693a      	ldr	r2, [r7, #16]
 80038be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	621a      	str	r2, [r3, #32]
}
 80038c6:	bf00      	nop
 80038c8:	371c      	adds	r7, #28
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b087      	sub	sp, #28
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	60f8      	str	r0, [r7, #12]
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	f023 0210 	bic.w	r2, r3, #16
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	031b      	lsls	r3, r3, #12
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800390e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	4313      	orrs	r3, r2
 8003918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	621a      	str	r2, [r3, #32]
}
 8003926:	bf00      	nop
 8003928:	371c      	adds	r7, #28
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003932:	b480      	push	{r7}
 8003934:	b085      	sub	sp, #20
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003948:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	f043 0307 	orr.w	r3, r3, #7
 8003954:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	609a      	str	r2, [r3, #8]
}
 800395c:	bf00      	nop
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003982:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	021a      	lsls	r2, r3, #8
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	431a      	orrs	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	4313      	orrs	r3, r2
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	4313      	orrs	r3, r2
 8003994:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	609a      	str	r2, [r3, #8]
}
 800399c:	bf00      	nop
 800399e:	371c      	adds	r7, #28
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039bc:	2302      	movs	r3, #2
 80039be:	e06d      	b.n	8003a9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a30      	ldr	r2, [pc, #192]	@ (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d004      	beq.n	80039f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a2f      	ldr	r2, [pc, #188]	@ (8003aac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d108      	bne.n	8003a06 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80039fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a0c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a20      	ldr	r2, [pc, #128]	@ (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d022      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a32:	d01d      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a1d      	ldr	r2, [pc, #116]	@ (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d018      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a1c      	ldr	r2, [pc, #112]	@ (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d013      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d00e      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a15      	ldr	r2, [pc, #84]	@ (8003aac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d009      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a16      	ldr	r2, [pc, #88]	@ (8003abc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d004      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a15      	ldr	r2, [pc, #84]	@ (8003ac0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d10c      	bne.n	8003a8a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	40010000 	.word	0x40010000
 8003aac:	40010400 	.word	0x40010400
 8003ab0:	40000400 	.word	0x40000400
 8003ab4:	40000800 	.word	0x40000800
 8003ab8:	40000c00 	.word	0x40000c00
 8003abc:	40014000 	.word	0x40014000
 8003ac0:	40001800 	.word	0x40001800

08003ac4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e040      	b.n	8003b58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d106      	bne.n	8003aec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f7fd f9fc 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2224      	movs	r2, #36	@ 0x24
 8003af0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0201 	bic.w	r2, r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d002      	beq.n	8003b10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fb16 	bl	800413c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f8af 	bl	8003c74 <UART_SetConfig>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d101      	bne.n	8003b20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e01b      	b.n	8003b58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0201 	orr.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 fb95 	bl	8004280 <UART_CheckIdleState>
 8003b56:	4603      	mov	r3, r0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08a      	sub	sp, #40	@ 0x28
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	603b      	str	r3, [r7, #0]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b74:	2b20      	cmp	r3, #32
 8003b76:	d177      	bne.n	8003c68 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_UART_Transmit+0x24>
 8003b7e:	88fb      	ldrh	r3, [r7, #6]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e070      	b.n	8003c6a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2221      	movs	r2, #33	@ 0x21
 8003b94:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b96:	f7fd fb27 	bl	80011e8 <HAL_GetTick>
 8003b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	88fa      	ldrh	r2, [r7, #6]
 8003ba0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	88fa      	ldrh	r2, [r7, #6]
 8003ba8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bb4:	d108      	bne.n	8003bc8 <HAL_UART_Transmit+0x68>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d104      	bne.n	8003bc8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	61bb      	str	r3, [r7, #24]
 8003bc6:	e003      	b.n	8003bd0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bd0:	e02f      	b.n	8003c32 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	9300      	str	r3, [sp, #0]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2180      	movs	r1, #128	@ 0x80
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 fbf7 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d004      	beq.n	8003bf2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2220      	movs	r2, #32
 8003bec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e03b      	b.n	8003c6a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10b      	bne.n	8003c10 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c06:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	3302      	adds	r3, #2
 8003c0c:	61bb      	str	r3, [r7, #24]
 8003c0e:	e007      	b.n	8003c20 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	781a      	ldrb	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	b29a      	uxth	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1c9      	bne.n	8003bd2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	2200      	movs	r2, #0
 8003c46:	2140      	movs	r1, #64	@ 0x40
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 fbc1 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d004      	beq.n	8003c5e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2220      	movs	r2, #32
 8003c58:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e005      	b.n	8003c6a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2220      	movs	r2, #32
 8003c62:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003c64:	2300      	movs	r3, #0
 8003c66:	e000      	b.n	8003c6a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3720      	adds	r7, #32
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
	...

08003c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b088      	sub	sp, #32
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	4ba6      	ldr	r3, [pc, #664]	@ (8003f38 <UART_SetConfig+0x2c4>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6812      	ldr	r2, [r2, #0]
 8003ca6:	6979      	ldr	r1, [r7, #20]
 8003ca8:	430b      	orrs	r3, r1
 8003caa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a94      	ldr	r2, [pc, #592]	@ (8003f3c <UART_SetConfig+0x2c8>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d120      	bne.n	8003d32 <UART_SetConfig+0xbe>
 8003cf0:	4b93      	ldr	r3, [pc, #588]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d816      	bhi.n	8003d2c <UART_SetConfig+0xb8>
 8003cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8003d04 <UART_SetConfig+0x90>)
 8003d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d04:	08003d15 	.word	0x08003d15
 8003d08:	08003d21 	.word	0x08003d21
 8003d0c:	08003d1b 	.word	0x08003d1b
 8003d10:	08003d27 	.word	0x08003d27
 8003d14:	2301      	movs	r3, #1
 8003d16:	77fb      	strb	r3, [r7, #31]
 8003d18:	e150      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	77fb      	strb	r3, [r7, #31]
 8003d1e:	e14d      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d20:	2304      	movs	r3, #4
 8003d22:	77fb      	strb	r3, [r7, #31]
 8003d24:	e14a      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d26:	2308      	movs	r3, #8
 8003d28:	77fb      	strb	r3, [r7, #31]
 8003d2a:	e147      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d2c:	2310      	movs	r3, #16
 8003d2e:	77fb      	strb	r3, [r7, #31]
 8003d30:	e144      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a83      	ldr	r2, [pc, #524]	@ (8003f44 <UART_SetConfig+0x2d0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d132      	bne.n	8003da2 <UART_SetConfig+0x12e>
 8003d3c:	4b80      	ldr	r3, [pc, #512]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d42:	f003 030c 	and.w	r3, r3, #12
 8003d46:	2b0c      	cmp	r3, #12
 8003d48:	d828      	bhi.n	8003d9c <UART_SetConfig+0x128>
 8003d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d50 <UART_SetConfig+0xdc>)
 8003d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d50:	08003d85 	.word	0x08003d85
 8003d54:	08003d9d 	.word	0x08003d9d
 8003d58:	08003d9d 	.word	0x08003d9d
 8003d5c:	08003d9d 	.word	0x08003d9d
 8003d60:	08003d91 	.word	0x08003d91
 8003d64:	08003d9d 	.word	0x08003d9d
 8003d68:	08003d9d 	.word	0x08003d9d
 8003d6c:	08003d9d 	.word	0x08003d9d
 8003d70:	08003d8b 	.word	0x08003d8b
 8003d74:	08003d9d 	.word	0x08003d9d
 8003d78:	08003d9d 	.word	0x08003d9d
 8003d7c:	08003d9d 	.word	0x08003d9d
 8003d80:	08003d97 	.word	0x08003d97
 8003d84:	2300      	movs	r3, #0
 8003d86:	77fb      	strb	r3, [r7, #31]
 8003d88:	e118      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	77fb      	strb	r3, [r7, #31]
 8003d8e:	e115      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d90:	2304      	movs	r3, #4
 8003d92:	77fb      	strb	r3, [r7, #31]
 8003d94:	e112      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d96:	2308      	movs	r3, #8
 8003d98:	77fb      	strb	r3, [r7, #31]
 8003d9a:	e10f      	b.n	8003fbc <UART_SetConfig+0x348>
 8003d9c:	2310      	movs	r3, #16
 8003d9e:	77fb      	strb	r3, [r7, #31]
 8003da0:	e10c      	b.n	8003fbc <UART_SetConfig+0x348>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a68      	ldr	r2, [pc, #416]	@ (8003f48 <UART_SetConfig+0x2d4>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d120      	bne.n	8003dee <UART_SetConfig+0x17a>
 8003dac:	4b64      	ldr	r3, [pc, #400]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003db6:	2b30      	cmp	r3, #48	@ 0x30
 8003db8:	d013      	beq.n	8003de2 <UART_SetConfig+0x16e>
 8003dba:	2b30      	cmp	r3, #48	@ 0x30
 8003dbc:	d814      	bhi.n	8003de8 <UART_SetConfig+0x174>
 8003dbe:	2b20      	cmp	r3, #32
 8003dc0:	d009      	beq.n	8003dd6 <UART_SetConfig+0x162>
 8003dc2:	2b20      	cmp	r3, #32
 8003dc4:	d810      	bhi.n	8003de8 <UART_SetConfig+0x174>
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <UART_SetConfig+0x15c>
 8003dca:	2b10      	cmp	r3, #16
 8003dcc:	d006      	beq.n	8003ddc <UART_SetConfig+0x168>
 8003dce:	e00b      	b.n	8003de8 <UART_SetConfig+0x174>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	77fb      	strb	r3, [r7, #31]
 8003dd4:	e0f2      	b.n	8003fbc <UART_SetConfig+0x348>
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	77fb      	strb	r3, [r7, #31]
 8003dda:	e0ef      	b.n	8003fbc <UART_SetConfig+0x348>
 8003ddc:	2304      	movs	r3, #4
 8003dde:	77fb      	strb	r3, [r7, #31]
 8003de0:	e0ec      	b.n	8003fbc <UART_SetConfig+0x348>
 8003de2:	2308      	movs	r3, #8
 8003de4:	77fb      	strb	r3, [r7, #31]
 8003de6:	e0e9      	b.n	8003fbc <UART_SetConfig+0x348>
 8003de8:	2310      	movs	r3, #16
 8003dea:	77fb      	strb	r3, [r7, #31]
 8003dec:	e0e6      	b.n	8003fbc <UART_SetConfig+0x348>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a56      	ldr	r2, [pc, #344]	@ (8003f4c <UART_SetConfig+0x2d8>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d120      	bne.n	8003e3a <UART_SetConfig+0x1c6>
 8003df8:	4b51      	ldr	r3, [pc, #324]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dfe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e02:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e04:	d013      	beq.n	8003e2e <UART_SetConfig+0x1ba>
 8003e06:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e08:	d814      	bhi.n	8003e34 <UART_SetConfig+0x1c0>
 8003e0a:	2b80      	cmp	r3, #128	@ 0x80
 8003e0c:	d009      	beq.n	8003e22 <UART_SetConfig+0x1ae>
 8003e0e:	2b80      	cmp	r3, #128	@ 0x80
 8003e10:	d810      	bhi.n	8003e34 <UART_SetConfig+0x1c0>
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d002      	beq.n	8003e1c <UART_SetConfig+0x1a8>
 8003e16:	2b40      	cmp	r3, #64	@ 0x40
 8003e18:	d006      	beq.n	8003e28 <UART_SetConfig+0x1b4>
 8003e1a:	e00b      	b.n	8003e34 <UART_SetConfig+0x1c0>
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	77fb      	strb	r3, [r7, #31]
 8003e20:	e0cc      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e22:	2302      	movs	r3, #2
 8003e24:	77fb      	strb	r3, [r7, #31]
 8003e26:	e0c9      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e28:	2304      	movs	r3, #4
 8003e2a:	77fb      	strb	r3, [r7, #31]
 8003e2c:	e0c6      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e2e:	2308      	movs	r3, #8
 8003e30:	77fb      	strb	r3, [r7, #31]
 8003e32:	e0c3      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e34:	2310      	movs	r3, #16
 8003e36:	77fb      	strb	r3, [r7, #31]
 8003e38:	e0c0      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a44      	ldr	r2, [pc, #272]	@ (8003f50 <UART_SetConfig+0x2dc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d125      	bne.n	8003e90 <UART_SetConfig+0x21c>
 8003e44:	4b3e      	ldr	r3, [pc, #248]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e52:	d017      	beq.n	8003e84 <UART_SetConfig+0x210>
 8003e54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e58:	d817      	bhi.n	8003e8a <UART_SetConfig+0x216>
 8003e5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e5e:	d00b      	beq.n	8003e78 <UART_SetConfig+0x204>
 8003e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e64:	d811      	bhi.n	8003e8a <UART_SetConfig+0x216>
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <UART_SetConfig+0x1fe>
 8003e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e6e:	d006      	beq.n	8003e7e <UART_SetConfig+0x20a>
 8003e70:	e00b      	b.n	8003e8a <UART_SetConfig+0x216>
 8003e72:	2300      	movs	r3, #0
 8003e74:	77fb      	strb	r3, [r7, #31]
 8003e76:	e0a1      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e78:	2302      	movs	r3, #2
 8003e7a:	77fb      	strb	r3, [r7, #31]
 8003e7c:	e09e      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e7e:	2304      	movs	r3, #4
 8003e80:	77fb      	strb	r3, [r7, #31]
 8003e82:	e09b      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e84:	2308      	movs	r3, #8
 8003e86:	77fb      	strb	r3, [r7, #31]
 8003e88:	e098      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e8a:	2310      	movs	r3, #16
 8003e8c:	77fb      	strb	r3, [r7, #31]
 8003e8e:	e095      	b.n	8003fbc <UART_SetConfig+0x348>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2f      	ldr	r2, [pc, #188]	@ (8003f54 <UART_SetConfig+0x2e0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d125      	bne.n	8003ee6 <UART_SetConfig+0x272>
 8003e9a:	4b29      	ldr	r3, [pc, #164]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ea4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ea8:	d017      	beq.n	8003eda <UART_SetConfig+0x266>
 8003eaa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003eae:	d817      	bhi.n	8003ee0 <UART_SetConfig+0x26c>
 8003eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eb4:	d00b      	beq.n	8003ece <UART_SetConfig+0x25a>
 8003eb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eba:	d811      	bhi.n	8003ee0 <UART_SetConfig+0x26c>
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <UART_SetConfig+0x254>
 8003ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ec4:	d006      	beq.n	8003ed4 <UART_SetConfig+0x260>
 8003ec6:	e00b      	b.n	8003ee0 <UART_SetConfig+0x26c>
 8003ec8:	2301      	movs	r3, #1
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e076      	b.n	8003fbc <UART_SetConfig+0x348>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	77fb      	strb	r3, [r7, #31]
 8003ed2:	e073      	b.n	8003fbc <UART_SetConfig+0x348>
 8003ed4:	2304      	movs	r3, #4
 8003ed6:	77fb      	strb	r3, [r7, #31]
 8003ed8:	e070      	b.n	8003fbc <UART_SetConfig+0x348>
 8003eda:	2308      	movs	r3, #8
 8003edc:	77fb      	strb	r3, [r7, #31]
 8003ede:	e06d      	b.n	8003fbc <UART_SetConfig+0x348>
 8003ee0:	2310      	movs	r3, #16
 8003ee2:	77fb      	strb	r3, [r7, #31]
 8003ee4:	e06a      	b.n	8003fbc <UART_SetConfig+0x348>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a1b      	ldr	r2, [pc, #108]	@ (8003f58 <UART_SetConfig+0x2e4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d138      	bne.n	8003f62 <UART_SetConfig+0x2ee>
 8003ef0:	4b13      	ldr	r3, [pc, #76]	@ (8003f40 <UART_SetConfig+0x2cc>)
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003efa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003efe:	d017      	beq.n	8003f30 <UART_SetConfig+0x2bc>
 8003f00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f04:	d82a      	bhi.n	8003f5c <UART_SetConfig+0x2e8>
 8003f06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f0a:	d00b      	beq.n	8003f24 <UART_SetConfig+0x2b0>
 8003f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f10:	d824      	bhi.n	8003f5c <UART_SetConfig+0x2e8>
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <UART_SetConfig+0x2aa>
 8003f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f1a:	d006      	beq.n	8003f2a <UART_SetConfig+0x2b6>
 8003f1c:	e01e      	b.n	8003f5c <UART_SetConfig+0x2e8>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	77fb      	strb	r3, [r7, #31]
 8003f22:	e04b      	b.n	8003fbc <UART_SetConfig+0x348>
 8003f24:	2302      	movs	r3, #2
 8003f26:	77fb      	strb	r3, [r7, #31]
 8003f28:	e048      	b.n	8003fbc <UART_SetConfig+0x348>
 8003f2a:	2304      	movs	r3, #4
 8003f2c:	77fb      	strb	r3, [r7, #31]
 8003f2e:	e045      	b.n	8003fbc <UART_SetConfig+0x348>
 8003f30:	2308      	movs	r3, #8
 8003f32:	77fb      	strb	r3, [r7, #31]
 8003f34:	e042      	b.n	8003fbc <UART_SetConfig+0x348>
 8003f36:	bf00      	nop
 8003f38:	efff69f3 	.word	0xefff69f3
 8003f3c:	40011000 	.word	0x40011000
 8003f40:	40023800 	.word	0x40023800
 8003f44:	40004400 	.word	0x40004400
 8003f48:	40004800 	.word	0x40004800
 8003f4c:	40004c00 	.word	0x40004c00
 8003f50:	40005000 	.word	0x40005000
 8003f54:	40011400 	.word	0x40011400
 8003f58:	40007800 	.word	0x40007800
 8003f5c:	2310      	movs	r3, #16
 8003f5e:	77fb      	strb	r3, [r7, #31]
 8003f60:	e02c      	b.n	8003fbc <UART_SetConfig+0x348>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a72      	ldr	r2, [pc, #456]	@ (8004130 <UART_SetConfig+0x4bc>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d125      	bne.n	8003fb8 <UART_SetConfig+0x344>
 8003f6c:	4b71      	ldr	r3, [pc, #452]	@ (8004134 <UART_SetConfig+0x4c0>)
 8003f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f72:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003f76:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f7a:	d017      	beq.n	8003fac <UART_SetConfig+0x338>
 8003f7c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f80:	d817      	bhi.n	8003fb2 <UART_SetConfig+0x33e>
 8003f82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f86:	d00b      	beq.n	8003fa0 <UART_SetConfig+0x32c>
 8003f88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f8c:	d811      	bhi.n	8003fb2 <UART_SetConfig+0x33e>
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <UART_SetConfig+0x326>
 8003f92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f96:	d006      	beq.n	8003fa6 <UART_SetConfig+0x332>
 8003f98:	e00b      	b.n	8003fb2 <UART_SetConfig+0x33e>
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	77fb      	strb	r3, [r7, #31]
 8003f9e:	e00d      	b.n	8003fbc <UART_SetConfig+0x348>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	77fb      	strb	r3, [r7, #31]
 8003fa4:	e00a      	b.n	8003fbc <UART_SetConfig+0x348>
 8003fa6:	2304      	movs	r3, #4
 8003fa8:	77fb      	strb	r3, [r7, #31]
 8003faa:	e007      	b.n	8003fbc <UART_SetConfig+0x348>
 8003fac:	2308      	movs	r3, #8
 8003fae:	77fb      	strb	r3, [r7, #31]
 8003fb0:	e004      	b.n	8003fbc <UART_SetConfig+0x348>
 8003fb2:	2310      	movs	r3, #16
 8003fb4:	77fb      	strb	r3, [r7, #31]
 8003fb6:	e001      	b.n	8003fbc <UART_SetConfig+0x348>
 8003fb8:	2310      	movs	r3, #16
 8003fba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fc4:	d15b      	bne.n	800407e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003fc6:	7ffb      	ldrb	r3, [r7, #31]
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	d828      	bhi.n	800401e <UART_SetConfig+0x3aa>
 8003fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd4 <UART_SetConfig+0x360>)
 8003fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd2:	bf00      	nop
 8003fd4:	08003ff9 	.word	0x08003ff9
 8003fd8:	08004001 	.word	0x08004001
 8003fdc:	08004009 	.word	0x08004009
 8003fe0:	0800401f 	.word	0x0800401f
 8003fe4:	0800400f 	.word	0x0800400f
 8003fe8:	0800401f 	.word	0x0800401f
 8003fec:	0800401f 	.word	0x0800401f
 8003ff0:	0800401f 	.word	0x0800401f
 8003ff4:	08004017 	.word	0x08004017
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ff8:	f7fe fdac 	bl	8002b54 <HAL_RCC_GetPCLK1Freq>
 8003ffc:	61b8      	str	r0, [r7, #24]
        break;
 8003ffe:	e013      	b.n	8004028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004000:	f7fe fdbc 	bl	8002b7c <HAL_RCC_GetPCLK2Freq>
 8004004:	61b8      	str	r0, [r7, #24]
        break;
 8004006:	e00f      	b.n	8004028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004008:	4b4b      	ldr	r3, [pc, #300]	@ (8004138 <UART_SetConfig+0x4c4>)
 800400a:	61bb      	str	r3, [r7, #24]
        break;
 800400c:	e00c      	b.n	8004028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800400e:	f7fe fc8f 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 8004012:	61b8      	str	r0, [r7, #24]
        break;
 8004014:	e008      	b.n	8004028 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800401a:	61bb      	str	r3, [r7, #24]
        break;
 800401c:	e004      	b.n	8004028 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	77bb      	strb	r3, [r7, #30]
        break;
 8004026:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d074      	beq.n	8004118 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	005a      	lsls	r2, r3, #1
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	085b      	lsrs	r3, r3, #1
 8004038:	441a      	add	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004042:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	2b0f      	cmp	r3, #15
 8004048:	d916      	bls.n	8004078 <UART_SetConfig+0x404>
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004050:	d212      	bcs.n	8004078 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	b29b      	uxth	r3, r3
 8004056:	f023 030f 	bic.w	r3, r3, #15
 800405a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	085b      	lsrs	r3, r3, #1
 8004060:	b29b      	uxth	r3, r3
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	b29a      	uxth	r2, r3
 8004068:	89fb      	ldrh	r3, [r7, #14]
 800406a:	4313      	orrs	r3, r2
 800406c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	89fa      	ldrh	r2, [r7, #14]
 8004074:	60da      	str	r2, [r3, #12]
 8004076:	e04f      	b.n	8004118 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	77bb      	strb	r3, [r7, #30]
 800407c:	e04c      	b.n	8004118 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800407e:	7ffb      	ldrb	r3, [r7, #31]
 8004080:	2b08      	cmp	r3, #8
 8004082:	d828      	bhi.n	80040d6 <UART_SetConfig+0x462>
 8004084:	a201      	add	r2, pc, #4	@ (adr r2, 800408c <UART_SetConfig+0x418>)
 8004086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408a:	bf00      	nop
 800408c:	080040b1 	.word	0x080040b1
 8004090:	080040b9 	.word	0x080040b9
 8004094:	080040c1 	.word	0x080040c1
 8004098:	080040d7 	.word	0x080040d7
 800409c:	080040c7 	.word	0x080040c7
 80040a0:	080040d7 	.word	0x080040d7
 80040a4:	080040d7 	.word	0x080040d7
 80040a8:	080040d7 	.word	0x080040d7
 80040ac:	080040cf 	.word	0x080040cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040b0:	f7fe fd50 	bl	8002b54 <HAL_RCC_GetPCLK1Freq>
 80040b4:	61b8      	str	r0, [r7, #24]
        break;
 80040b6:	e013      	b.n	80040e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040b8:	f7fe fd60 	bl	8002b7c <HAL_RCC_GetPCLK2Freq>
 80040bc:	61b8      	str	r0, [r7, #24]
        break;
 80040be:	e00f      	b.n	80040e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004138 <UART_SetConfig+0x4c4>)
 80040c2:	61bb      	str	r3, [r7, #24]
        break;
 80040c4:	e00c      	b.n	80040e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040c6:	f7fe fc33 	bl	8002930 <HAL_RCC_GetSysClockFreq>
 80040ca:	61b8      	str	r0, [r7, #24]
        break;
 80040cc:	e008      	b.n	80040e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040d2:	61bb      	str	r3, [r7, #24]
        break;
 80040d4:	e004      	b.n	80040e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	77bb      	strb	r3, [r7, #30]
        break;
 80040de:	bf00      	nop
    }

    if (pclk != 0U)
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d018      	beq.n	8004118 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	085a      	lsrs	r2, r3, #1
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	441a      	add	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	2b0f      	cmp	r3, #15
 80040fe:	d909      	bls.n	8004114 <UART_SetConfig+0x4a0>
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004106:	d205      	bcs.n	8004114 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	b29a      	uxth	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	60da      	str	r2, [r3, #12]
 8004112:	e001      	b.n	8004118 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004124:	7fbb      	ldrb	r3, [r7, #30]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40007c00 	.word	0x40007c00
 8004134:	40023800 	.word	0x40023800
 8004138:	00f42400 	.word	0x00f42400

0800413c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d0:	f003 0310 	and.w	r3, r3, #16
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	f003 0320 	and.w	r3, r3, #32
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00a      	beq.n	8004210 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004218:	2b00      	cmp	r3, #0
 800421a:	d01a      	beq.n	8004252 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	430a      	orrs	r2, r1
 8004230:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800423a:	d10a      	bne.n	8004252 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	430a      	orrs	r2, r1
 8004250:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00a      	beq.n	8004274 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	605a      	str	r2, [r3, #4]
  }
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b098      	sub	sp, #96	@ 0x60
 8004284:	af02      	add	r7, sp, #8
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004290:	f7fc ffaa 	bl	80011e8 <HAL_GetTick>
 8004294:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0308 	and.w	r3, r3, #8
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d12e      	bne.n	8004302 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ac:	2200      	movs	r2, #0
 80042ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f88c 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d021      	beq.n	8004302 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e6      	bne.n	80042be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2220      	movs	r2, #32
 80042f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e062      	b.n	80043c8 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0304 	and.w	r3, r3, #4
 800430c:	2b04      	cmp	r3, #4
 800430e:	d149      	bne.n	80043a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004310:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004318:	2200      	movs	r2, #0
 800431a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 f856 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d03c      	beq.n	80043a4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004332:	e853 3f00 	ldrex	r3, [r3]
 8004336:	623b      	str	r3, [r7, #32]
   return(result);
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800433e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004348:	633b      	str	r3, [r7, #48]	@ 0x30
 800434a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800434e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004350:	e841 2300 	strex	r3, r2, [r1]
 8004354:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1e6      	bne.n	800432a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	3308      	adds	r3, #8
 8004362:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	e853 3f00 	ldrex	r3, [r3]
 800436a:	60fb      	str	r3, [r7, #12]
   return(result);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0301 	bic.w	r3, r3, #1
 8004372:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	3308      	adds	r3, #8
 800437a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800437c:	61fa      	str	r2, [r7, #28]
 800437e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004380:	69b9      	ldr	r1, [r7, #24]
 8004382:	69fa      	ldr	r2, [r7, #28]
 8004384:	e841 2300 	strex	r3, r2, [r1]
 8004388:	617b      	str	r3, [r7, #20]
   return(result);
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d1e5      	bne.n	800435c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2220      	movs	r2, #32
 8004394:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e011      	b.n	80043c8 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2220      	movs	r2, #32
 80043a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2220      	movs	r2, #32
 80043ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3758      	adds	r7, #88	@ 0x58
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e0:	e04f      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e8:	d04b      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ea:	f7fc fefd 	bl	80011e8 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d302      	bcc.n	8004400 <UART_WaitOnFlagUntilTimeout+0x30>
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d101      	bne.n	8004404 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e04e      	b.n	80044a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0304 	and.w	r3, r3, #4
 800440e:	2b00      	cmp	r3, #0
 8004410:	d037      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	2b80      	cmp	r3, #128	@ 0x80
 8004416:	d034      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2b40      	cmp	r3, #64	@ 0x40
 800441c:	d031      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b08      	cmp	r3, #8
 800442a:	d110      	bne.n	800444e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2208      	movs	r2, #8
 8004432:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f838 	bl	80044aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2208      	movs	r2, #8
 800443e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e029      	b.n	80044a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004458:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800445c:	d111      	bne.n	8004482 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004466:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f000 f81e 	bl	80044aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2220      	movs	r2, #32
 8004472:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e00f      	b.n	80044a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69da      	ldr	r2, [r3, #28]
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	4013      	ands	r3, r2
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	429a      	cmp	r2, r3
 8004490:	bf0c      	ite	eq
 8004492:	2301      	moveq	r3, #1
 8004494:	2300      	movne	r3, #0
 8004496:	b2db      	uxtb	r3, r3
 8004498:	461a      	mov	r2, r3
 800449a:	79fb      	ldrb	r3, [r7, #7]
 800449c:	429a      	cmp	r2, r3
 800449e:	d0a0      	beq.n	80043e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b095      	sub	sp, #84	@ 0x54
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ba:	e853 3f00 	ldrex	r3, [r3]
 80044be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80044d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044d8:	e841 2300 	strex	r3, r2, [r1]
 80044dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1e6      	bne.n	80044b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	3308      	adds	r3, #8
 80044ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	e853 3f00 	ldrex	r3, [r3]
 80044f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f023 0301 	bic.w	r3, r3, #1
 80044fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3308      	adds	r3, #8
 8004502:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004504:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004506:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004508:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800450a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e5      	bne.n	80044e4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451c:	2b01      	cmp	r3, #1
 800451e:	d118      	bne.n	8004552 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	e853 3f00 	ldrex	r3, [r3]
 800452c:	60bb      	str	r3, [r7, #8]
   return(result);
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	f023 0310 	bic.w	r3, r3, #16
 8004534:	647b      	str	r3, [r7, #68]	@ 0x44
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	461a      	mov	r2, r3
 800453c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800453e:	61bb      	str	r3, [r7, #24]
 8004540:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004542:	6979      	ldr	r1, [r7, #20]
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	e841 2300 	strex	r3, r2, [r1]
 800454a:	613b      	str	r3, [r7, #16]
   return(result);
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1e6      	bne.n	8004520 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004566:	bf00      	nop
 8004568:	3754      	adds	r7, #84	@ 0x54
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004574:	b084      	sub	sp, #16
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
 800457e:	f107 001c 	add.w	r0, r7, #28
 8004582:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004586:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800458a:	2b01      	cmp	r3, #1
 800458c:	d121      	bne.n	80045d2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004592:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68da      	ldr	r2, [r3, #12]
 800459e:	4b21      	ldr	r3, [pc, #132]	@ (8004624 <USB_CoreInit+0xb0>)
 80045a0:	4013      	ands	r3, r2
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80045b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d105      	bne.n	80045c6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa92 	bl	8004af0 <USB_CoreReset>
 80045cc:	4603      	mov	r3, r0
 80045ce:	73fb      	strb	r3, [r7, #15]
 80045d0:	e010      	b.n	80045f4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fa86 	bl	8004af0 <USB_CoreReset>
 80045e4:	4603      	mov	r3, r0
 80045e6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80045f4:	7fbb      	ldrb	r3, [r7, #30]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d10b      	bne.n	8004612 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f043 0206 	orr.w	r2, r3, #6
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f043 0220 	orr.w	r2, r3, #32
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004612:	7bfb      	ldrb	r3, [r7, #15]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800461e:	b004      	add	sp, #16
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	ffbdffbf 	.word	0xffbdffbf

08004628 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f023 0201 	bic.w	r2, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	460b      	mov	r3, r1
 8004654:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004666:	78fb      	ldrb	r3, [r7, #3]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d115      	bne.n	8004698 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004678:	200a      	movs	r0, #10
 800467a:	f7fc fdc1 	bl	8001200 <HAL_Delay>
      ms += 10U;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	330a      	adds	r3, #10
 8004682:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 fa25 	bl	8004ad4 <USB_GetMode>
 800468a:	4603      	mov	r3, r0
 800468c:	2b01      	cmp	r3, #1
 800468e:	d01e      	beq.n	80046ce <USB_SetCurrentMode+0x84>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2bc7      	cmp	r3, #199	@ 0xc7
 8004694:	d9f0      	bls.n	8004678 <USB_SetCurrentMode+0x2e>
 8004696:	e01a      	b.n	80046ce <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d115      	bne.n	80046ca <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80046aa:	200a      	movs	r0, #10
 80046ac:	f7fc fda8 	bl	8001200 <HAL_Delay>
      ms += 10U;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	330a      	adds	r3, #10
 80046b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 fa0c 	bl	8004ad4 <USB_GetMode>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d005      	beq.n	80046ce <USB_SetCurrentMode+0x84>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2bc7      	cmp	r3, #199	@ 0xc7
 80046c6:	d9f0      	bls.n	80046aa <USB_SetCurrentMode+0x60>
 80046c8:	e001      	b.n	80046ce <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e005      	b.n	80046da <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2bc8      	cmp	r3, #200	@ 0xc8
 80046d2:	d101      	bne.n	80046d8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e000      	b.n	80046da <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046e4:	b084      	sub	sp, #16
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b086      	sub	sp, #24
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
 80046ee:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80046f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80046f6:	2300      	movs	r3, #0
 80046f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80046fe:	2300      	movs	r3, #0
 8004700:	613b      	str	r3, [r7, #16]
 8004702:	e009      	b.n	8004718 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	3340      	adds	r3, #64	@ 0x40
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	4413      	add	r3, r2
 800470e:	2200      	movs	r2, #0
 8004710:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	3301      	adds	r3, #1
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	2b0e      	cmp	r3, #14
 800471c:	d9f2      	bls.n	8004704 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800471e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004722:	2b00      	cmp	r3, #0
 8004724:	d11c      	bne.n	8004760 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004734:	f043 0302 	orr.w	r3, r3, #2
 8004738:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	e005      	b.n	800476c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004764:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004772:	461a      	mov	r2, r3
 8004774:	2300      	movs	r3, #0
 8004776:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004778:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800477c:	2b01      	cmp	r3, #1
 800477e:	d10d      	bne.n	800479c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004780:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004784:	2b00      	cmp	r3, #0
 8004786:	d104      	bne.n	8004792 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004788:	2100      	movs	r1, #0
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f968 	bl	8004a60 <USB_SetDevSpeed>
 8004790:	e008      	b.n	80047a4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004792:	2101      	movs	r1, #1
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f963 	bl	8004a60 <USB_SetDevSpeed>
 800479a:	e003      	b.n	80047a4 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800479c:	2103      	movs	r1, #3
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f95e 	bl	8004a60 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80047a4:	2110      	movs	r1, #16
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f8fa 	bl	80049a0 <USB_FlushTxFifo>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f924 	bl	8004a04 <USB_FlushRxFifo>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047cc:	461a      	mov	r2, r3
 80047ce:	2300      	movs	r3, #0
 80047d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047d8:	461a      	mov	r2, r3
 80047da:	2300      	movs	r3, #0
 80047dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047e4:	461a      	mov	r2, r3
 80047e6:	2300      	movs	r3, #0
 80047e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047ea:	2300      	movs	r3, #0
 80047ec:	613b      	str	r3, [r7, #16]
 80047ee:	e043      	b.n	8004878 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004802:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004806:	d118      	bne.n	800483a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10a      	bne.n	8004824 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	015a      	lsls	r2, r3, #5
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4413      	add	r3, r2
 8004816:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800481a:	461a      	mov	r2, r3
 800481c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	e013      	b.n	800484c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4413      	add	r3, r2
 800482c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004830:	461a      	mov	r2, r3
 8004832:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004836:	6013      	str	r3, [r2, #0]
 8004838:	e008      	b.n	800484c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4413      	add	r3, r2
 8004842:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004846:	461a      	mov	r2, r3
 8004848:	2300      	movs	r3, #0
 800484a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4413      	add	r3, r2
 8004854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004858:	461a      	mov	r2, r3
 800485a:	2300      	movs	r3, #0
 800485c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	015a      	lsls	r2, r3, #5
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	4413      	add	r3, r2
 8004866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800486a:	461a      	mov	r2, r3
 800486c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004870:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	3301      	adds	r3, #1
 8004876:	613b      	str	r3, [r7, #16]
 8004878:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800487c:	461a      	mov	r2, r3
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	4293      	cmp	r3, r2
 8004882:	d3b5      	bcc.n	80047f0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004884:	2300      	movs	r3, #0
 8004886:	613b      	str	r3, [r7, #16]
 8004888:	e043      	b.n	8004912 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	015a      	lsls	r2, r3, #5
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	4413      	add	r3, r2
 8004892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800489c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048a0:	d118      	bne.n	80048d4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b4:	461a      	mov	r2, r3
 80048b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80048ba:	6013      	str	r3, [r2, #0]
 80048bc:	e013      	b.n	80048e6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	015a      	lsls	r2, r3, #5
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	4413      	add	r3, r2
 80048c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ca:	461a      	mov	r2, r3
 80048cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80048d0:	6013      	str	r3, [r2, #0]
 80048d2:	e008      	b.n	80048e6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	015a      	lsls	r2, r3, #5
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4413      	add	r3, r2
 80048dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048e0:	461a      	mov	r2, r3
 80048e2:	2300      	movs	r3, #0
 80048e4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	015a      	lsls	r2, r3, #5
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	4413      	add	r3, r2
 80048ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048f2:	461a      	mov	r2, r3
 80048f4:	2300      	movs	r3, #0
 80048f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004904:	461a      	mov	r2, r3
 8004906:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800490a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	3301      	adds	r3, #1
 8004910:	613b      	str	r3, [r7, #16]
 8004912:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004916:	461a      	mov	r2, r3
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	4293      	cmp	r3, r2
 800491c:	d3b5      	bcc.n	800488a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800492c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004930:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800493e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004940:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004944:	2b00      	cmp	r3, #0
 8004946:	d105      	bne.n	8004954 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	f043 0210 	orr.w	r2, r3, #16
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699a      	ldr	r2, [r3, #24]
 8004958:	4b0f      	ldr	r3, [pc, #60]	@ (8004998 <USB_DevInit+0x2b4>)
 800495a:	4313      	orrs	r3, r2
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004960:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	f043 0208 	orr.w	r2, r3, #8
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004974:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004978:	2b01      	cmp	r3, #1
 800497a:	d105      	bne.n	8004988 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	699a      	ldr	r2, [r3, #24]
 8004980:	4b06      	ldr	r3, [pc, #24]	@ (800499c <USB_DevInit+0x2b8>)
 8004982:	4313      	orrs	r3, r2
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004988:	7dfb      	ldrb	r3, [r7, #23]
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004994:	b004      	add	sp, #16
 8004996:	4770      	bx	lr
 8004998:	803c3800 	.word	0x803c3800
 800499c:	40000004 	.word	0x40000004

080049a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	3301      	adds	r3, #1
 80049b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80049ba:	d901      	bls.n	80049c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e01b      	b.n	80049f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	daf2      	bge.n	80049ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	019b      	lsls	r3, r3, #6
 80049d0:	f043 0220 	orr.w	r2, r3, #32
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	3301      	adds	r3, #1
 80049dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80049e4:	d901      	bls.n	80049ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e006      	b.n	80049f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	f003 0320 	and.w	r3, r3, #32
 80049f2:	2b20      	cmp	r3, #32
 80049f4:	d0f0      	beq.n	80049d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3714      	adds	r7, #20
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	3301      	adds	r3, #1
 8004a14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a1c:	d901      	bls.n	8004a22 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e018      	b.n	8004a54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	daf2      	bge.n	8004a10 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2210      	movs	r2, #16
 8004a32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	3301      	adds	r3, #1
 8004a38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a40:	d901      	bls.n	8004a46 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e006      	b.n	8004a54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	f003 0310 	and.w	r3, r3, #16
 8004a4e:	2b10      	cmp	r3, #16
 8004a50:	d0f0      	beq.n	8004a34 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	460b      	mov	r3, r1
 8004a6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	78fb      	ldrb	r3, [r7, #3]
 8004a7a:	68f9      	ldr	r1, [r7, #12]
 8004a7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a80:	4313      	orrs	r3, r2
 8004a82:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3714      	adds	r7, #20
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b085      	sub	sp, #20
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004aac:	f023 0303 	bic.w	r3, r3, #3
 8004ab0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ac0:	f043 0302 	orr.w	r3, r3, #2
 8004ac4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	f003 0301 	and.w	r3, r3, #1
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr

08004af0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	3301      	adds	r3, #1
 8004b00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b08:	d901      	bls.n	8004b0e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e022      	b.n	8004b54 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	daf2      	bge.n	8004afc <USB_CoreReset+0xc>

  count = 10U;
 8004b16:	230a      	movs	r3, #10
 8004b18:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004b1a:	e002      	b.n	8004b22 <USB_CoreReset+0x32>
  {
    count--;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1f9      	bne.n	8004b1c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	f043 0201 	orr.w	r2, r3, #1
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	3301      	adds	r3, #1
 8004b38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004b40:	d901      	bls.n	8004b46 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e006      	b.n	8004b54 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d0f0      	beq.n	8004b34 <USB_CoreReset+0x44>

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <siprintf>:
 8004b60:	b40e      	push	{r1, r2, r3}
 8004b62:	b510      	push	{r4, lr}
 8004b64:	b09d      	sub	sp, #116	@ 0x74
 8004b66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004b68:	9002      	str	r0, [sp, #8]
 8004b6a:	9006      	str	r0, [sp, #24]
 8004b6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b70:	480a      	ldr	r0, [pc, #40]	@ (8004b9c <siprintf+0x3c>)
 8004b72:	9107      	str	r1, [sp, #28]
 8004b74:	9104      	str	r1, [sp, #16]
 8004b76:	490a      	ldr	r1, [pc, #40]	@ (8004ba0 <siprintf+0x40>)
 8004b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b7c:	9105      	str	r1, [sp, #20]
 8004b7e:	2400      	movs	r4, #0
 8004b80:	a902      	add	r1, sp, #8
 8004b82:	6800      	ldr	r0, [r0, #0]
 8004b84:	9301      	str	r3, [sp, #4]
 8004b86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004b88:	f000 f994 	bl	8004eb4 <_svfiprintf_r>
 8004b8c:	9b02      	ldr	r3, [sp, #8]
 8004b8e:	701c      	strb	r4, [r3, #0]
 8004b90:	b01d      	add	sp, #116	@ 0x74
 8004b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b96:	b003      	add	sp, #12
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	2000000c 	.word	0x2000000c
 8004ba0:	ffff0208 	.word	0xffff0208

08004ba4 <memset>:
 8004ba4:	4402      	add	r2, r0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d100      	bne.n	8004bae <memset+0xa>
 8004bac:	4770      	bx	lr
 8004bae:	f803 1b01 	strb.w	r1, [r3], #1
 8004bb2:	e7f9      	b.n	8004ba8 <memset+0x4>

08004bb4 <__errno>:
 8004bb4:	4b01      	ldr	r3, [pc, #4]	@ (8004bbc <__errno+0x8>)
 8004bb6:	6818      	ldr	r0, [r3, #0]
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	2000000c 	.word	0x2000000c

08004bc0 <__libc_init_array>:
 8004bc0:	b570      	push	{r4, r5, r6, lr}
 8004bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8004bf8 <__libc_init_array+0x38>)
 8004bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8004bfc <__libc_init_array+0x3c>)
 8004bc6:	1b64      	subs	r4, r4, r5
 8004bc8:	10a4      	asrs	r4, r4, #2
 8004bca:	2600      	movs	r6, #0
 8004bcc:	42a6      	cmp	r6, r4
 8004bce:	d109      	bne.n	8004be4 <__libc_init_array+0x24>
 8004bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8004c00 <__libc_init_array+0x40>)
 8004bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8004c04 <__libc_init_array+0x44>)
 8004bd4:	f000 fc64 	bl	80054a0 <_init>
 8004bd8:	1b64      	subs	r4, r4, r5
 8004bda:	10a4      	asrs	r4, r4, #2
 8004bdc:	2600      	movs	r6, #0
 8004bde:	42a6      	cmp	r6, r4
 8004be0:	d105      	bne.n	8004bee <__libc_init_array+0x2e>
 8004be2:	bd70      	pop	{r4, r5, r6, pc}
 8004be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004be8:	4798      	blx	r3
 8004bea:	3601      	adds	r6, #1
 8004bec:	e7ee      	b.n	8004bcc <__libc_init_array+0xc>
 8004bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf2:	4798      	blx	r3
 8004bf4:	3601      	adds	r6, #1
 8004bf6:	e7f2      	b.n	8004bde <__libc_init_array+0x1e>
 8004bf8:	08005524 	.word	0x08005524
 8004bfc:	08005524 	.word	0x08005524
 8004c00:	08005524 	.word	0x08005524
 8004c04:	08005528 	.word	0x08005528

08004c08 <__retarget_lock_acquire_recursive>:
 8004c08:	4770      	bx	lr

08004c0a <__retarget_lock_release_recursive>:
 8004c0a:	4770      	bx	lr

08004c0c <_free_r>:
 8004c0c:	b538      	push	{r3, r4, r5, lr}
 8004c0e:	4605      	mov	r5, r0
 8004c10:	2900      	cmp	r1, #0
 8004c12:	d041      	beq.n	8004c98 <_free_r+0x8c>
 8004c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c18:	1f0c      	subs	r4, r1, #4
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	bfb8      	it	lt
 8004c1e:	18e4      	addlt	r4, r4, r3
 8004c20:	f000 f8e0 	bl	8004de4 <__malloc_lock>
 8004c24:	4a1d      	ldr	r2, [pc, #116]	@ (8004c9c <_free_r+0x90>)
 8004c26:	6813      	ldr	r3, [r2, #0]
 8004c28:	b933      	cbnz	r3, 8004c38 <_free_r+0x2c>
 8004c2a:	6063      	str	r3, [r4, #4]
 8004c2c:	6014      	str	r4, [r2, #0]
 8004c2e:	4628      	mov	r0, r5
 8004c30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c34:	f000 b8dc 	b.w	8004df0 <__malloc_unlock>
 8004c38:	42a3      	cmp	r3, r4
 8004c3a:	d908      	bls.n	8004c4e <_free_r+0x42>
 8004c3c:	6820      	ldr	r0, [r4, #0]
 8004c3e:	1821      	adds	r1, r4, r0
 8004c40:	428b      	cmp	r3, r1
 8004c42:	bf01      	itttt	eq
 8004c44:	6819      	ldreq	r1, [r3, #0]
 8004c46:	685b      	ldreq	r3, [r3, #4]
 8004c48:	1809      	addeq	r1, r1, r0
 8004c4a:	6021      	streq	r1, [r4, #0]
 8004c4c:	e7ed      	b.n	8004c2a <_free_r+0x1e>
 8004c4e:	461a      	mov	r2, r3
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	b10b      	cbz	r3, 8004c58 <_free_r+0x4c>
 8004c54:	42a3      	cmp	r3, r4
 8004c56:	d9fa      	bls.n	8004c4e <_free_r+0x42>
 8004c58:	6811      	ldr	r1, [r2, #0]
 8004c5a:	1850      	adds	r0, r2, r1
 8004c5c:	42a0      	cmp	r0, r4
 8004c5e:	d10b      	bne.n	8004c78 <_free_r+0x6c>
 8004c60:	6820      	ldr	r0, [r4, #0]
 8004c62:	4401      	add	r1, r0
 8004c64:	1850      	adds	r0, r2, r1
 8004c66:	4283      	cmp	r3, r0
 8004c68:	6011      	str	r1, [r2, #0]
 8004c6a:	d1e0      	bne.n	8004c2e <_free_r+0x22>
 8004c6c:	6818      	ldr	r0, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	6053      	str	r3, [r2, #4]
 8004c72:	4408      	add	r0, r1
 8004c74:	6010      	str	r0, [r2, #0]
 8004c76:	e7da      	b.n	8004c2e <_free_r+0x22>
 8004c78:	d902      	bls.n	8004c80 <_free_r+0x74>
 8004c7a:	230c      	movs	r3, #12
 8004c7c:	602b      	str	r3, [r5, #0]
 8004c7e:	e7d6      	b.n	8004c2e <_free_r+0x22>
 8004c80:	6820      	ldr	r0, [r4, #0]
 8004c82:	1821      	adds	r1, r4, r0
 8004c84:	428b      	cmp	r3, r1
 8004c86:	bf04      	itt	eq
 8004c88:	6819      	ldreq	r1, [r3, #0]
 8004c8a:	685b      	ldreq	r3, [r3, #4]
 8004c8c:	6063      	str	r3, [r4, #4]
 8004c8e:	bf04      	itt	eq
 8004c90:	1809      	addeq	r1, r1, r0
 8004c92:	6021      	streq	r1, [r4, #0]
 8004c94:	6054      	str	r4, [r2, #4]
 8004c96:	e7ca      	b.n	8004c2e <_free_r+0x22>
 8004c98:	bd38      	pop	{r3, r4, r5, pc}
 8004c9a:	bf00      	nop
 8004c9c:	200009fc 	.word	0x200009fc

08004ca0 <sbrk_aligned>:
 8004ca0:	b570      	push	{r4, r5, r6, lr}
 8004ca2:	4e0f      	ldr	r6, [pc, #60]	@ (8004ce0 <sbrk_aligned+0x40>)
 8004ca4:	460c      	mov	r4, r1
 8004ca6:	6831      	ldr	r1, [r6, #0]
 8004ca8:	4605      	mov	r5, r0
 8004caa:	b911      	cbnz	r1, 8004cb2 <sbrk_aligned+0x12>
 8004cac:	f000 fba4 	bl	80053f8 <_sbrk_r>
 8004cb0:	6030      	str	r0, [r6, #0]
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	f000 fb9f 	bl	80053f8 <_sbrk_r>
 8004cba:	1c43      	adds	r3, r0, #1
 8004cbc:	d103      	bne.n	8004cc6 <sbrk_aligned+0x26>
 8004cbe:	f04f 34ff 	mov.w	r4, #4294967295
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	bd70      	pop	{r4, r5, r6, pc}
 8004cc6:	1cc4      	adds	r4, r0, #3
 8004cc8:	f024 0403 	bic.w	r4, r4, #3
 8004ccc:	42a0      	cmp	r0, r4
 8004cce:	d0f8      	beq.n	8004cc2 <sbrk_aligned+0x22>
 8004cd0:	1a21      	subs	r1, r4, r0
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	f000 fb90 	bl	80053f8 <_sbrk_r>
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d1f2      	bne.n	8004cc2 <sbrk_aligned+0x22>
 8004cdc:	e7ef      	b.n	8004cbe <sbrk_aligned+0x1e>
 8004cde:	bf00      	nop
 8004ce0:	200009f8 	.word	0x200009f8

08004ce4 <_malloc_r>:
 8004ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ce8:	1ccd      	adds	r5, r1, #3
 8004cea:	f025 0503 	bic.w	r5, r5, #3
 8004cee:	3508      	adds	r5, #8
 8004cf0:	2d0c      	cmp	r5, #12
 8004cf2:	bf38      	it	cc
 8004cf4:	250c      	movcc	r5, #12
 8004cf6:	2d00      	cmp	r5, #0
 8004cf8:	4606      	mov	r6, r0
 8004cfa:	db01      	blt.n	8004d00 <_malloc_r+0x1c>
 8004cfc:	42a9      	cmp	r1, r5
 8004cfe:	d904      	bls.n	8004d0a <_malloc_r+0x26>
 8004d00:	230c      	movs	r3, #12
 8004d02:	6033      	str	r3, [r6, #0]
 8004d04:	2000      	movs	r0, #0
 8004d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004de0 <_malloc_r+0xfc>
 8004d0e:	f000 f869 	bl	8004de4 <__malloc_lock>
 8004d12:	f8d8 3000 	ldr.w	r3, [r8]
 8004d16:	461c      	mov	r4, r3
 8004d18:	bb44      	cbnz	r4, 8004d6c <_malloc_r+0x88>
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	4630      	mov	r0, r6
 8004d1e:	f7ff ffbf 	bl	8004ca0 <sbrk_aligned>
 8004d22:	1c43      	adds	r3, r0, #1
 8004d24:	4604      	mov	r4, r0
 8004d26:	d158      	bne.n	8004dda <_malloc_r+0xf6>
 8004d28:	f8d8 4000 	ldr.w	r4, [r8]
 8004d2c:	4627      	mov	r7, r4
 8004d2e:	2f00      	cmp	r7, #0
 8004d30:	d143      	bne.n	8004dba <_malloc_r+0xd6>
 8004d32:	2c00      	cmp	r4, #0
 8004d34:	d04b      	beq.n	8004dce <_malloc_r+0xea>
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	4639      	mov	r1, r7
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	eb04 0903 	add.w	r9, r4, r3
 8004d40:	f000 fb5a 	bl	80053f8 <_sbrk_r>
 8004d44:	4581      	cmp	r9, r0
 8004d46:	d142      	bne.n	8004dce <_malloc_r+0xea>
 8004d48:	6821      	ldr	r1, [r4, #0]
 8004d4a:	1a6d      	subs	r5, r5, r1
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	4630      	mov	r0, r6
 8004d50:	f7ff ffa6 	bl	8004ca0 <sbrk_aligned>
 8004d54:	3001      	adds	r0, #1
 8004d56:	d03a      	beq.n	8004dce <_malloc_r+0xea>
 8004d58:	6823      	ldr	r3, [r4, #0]
 8004d5a:	442b      	add	r3, r5
 8004d5c:	6023      	str	r3, [r4, #0]
 8004d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	bb62      	cbnz	r2, 8004dc0 <_malloc_r+0xdc>
 8004d66:	f8c8 7000 	str.w	r7, [r8]
 8004d6a:	e00f      	b.n	8004d8c <_malloc_r+0xa8>
 8004d6c:	6822      	ldr	r2, [r4, #0]
 8004d6e:	1b52      	subs	r2, r2, r5
 8004d70:	d420      	bmi.n	8004db4 <_malloc_r+0xd0>
 8004d72:	2a0b      	cmp	r2, #11
 8004d74:	d917      	bls.n	8004da6 <_malloc_r+0xc2>
 8004d76:	1961      	adds	r1, r4, r5
 8004d78:	42a3      	cmp	r3, r4
 8004d7a:	6025      	str	r5, [r4, #0]
 8004d7c:	bf18      	it	ne
 8004d7e:	6059      	strne	r1, [r3, #4]
 8004d80:	6863      	ldr	r3, [r4, #4]
 8004d82:	bf08      	it	eq
 8004d84:	f8c8 1000 	streq.w	r1, [r8]
 8004d88:	5162      	str	r2, [r4, r5]
 8004d8a:	604b      	str	r3, [r1, #4]
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	f000 f82f 	bl	8004df0 <__malloc_unlock>
 8004d92:	f104 000b 	add.w	r0, r4, #11
 8004d96:	1d23      	adds	r3, r4, #4
 8004d98:	f020 0007 	bic.w	r0, r0, #7
 8004d9c:	1ac2      	subs	r2, r0, r3
 8004d9e:	bf1c      	itt	ne
 8004da0:	1a1b      	subne	r3, r3, r0
 8004da2:	50a3      	strne	r3, [r4, r2]
 8004da4:	e7af      	b.n	8004d06 <_malloc_r+0x22>
 8004da6:	6862      	ldr	r2, [r4, #4]
 8004da8:	42a3      	cmp	r3, r4
 8004daa:	bf0c      	ite	eq
 8004dac:	f8c8 2000 	streq.w	r2, [r8]
 8004db0:	605a      	strne	r2, [r3, #4]
 8004db2:	e7eb      	b.n	8004d8c <_malloc_r+0xa8>
 8004db4:	4623      	mov	r3, r4
 8004db6:	6864      	ldr	r4, [r4, #4]
 8004db8:	e7ae      	b.n	8004d18 <_malloc_r+0x34>
 8004dba:	463c      	mov	r4, r7
 8004dbc:	687f      	ldr	r7, [r7, #4]
 8004dbe:	e7b6      	b.n	8004d2e <_malloc_r+0x4a>
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	42a3      	cmp	r3, r4
 8004dc6:	d1fb      	bne.n	8004dc0 <_malloc_r+0xdc>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6053      	str	r3, [r2, #4]
 8004dcc:	e7de      	b.n	8004d8c <_malloc_r+0xa8>
 8004dce:	230c      	movs	r3, #12
 8004dd0:	6033      	str	r3, [r6, #0]
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f000 f80c 	bl	8004df0 <__malloc_unlock>
 8004dd8:	e794      	b.n	8004d04 <_malloc_r+0x20>
 8004dda:	6005      	str	r5, [r0, #0]
 8004ddc:	e7d6      	b.n	8004d8c <_malloc_r+0xa8>
 8004dde:	bf00      	nop
 8004de0:	200009fc 	.word	0x200009fc

08004de4 <__malloc_lock>:
 8004de4:	4801      	ldr	r0, [pc, #4]	@ (8004dec <__malloc_lock+0x8>)
 8004de6:	f7ff bf0f 	b.w	8004c08 <__retarget_lock_acquire_recursive>
 8004dea:	bf00      	nop
 8004dec:	200009f4 	.word	0x200009f4

08004df0 <__malloc_unlock>:
 8004df0:	4801      	ldr	r0, [pc, #4]	@ (8004df8 <__malloc_unlock+0x8>)
 8004df2:	f7ff bf0a 	b.w	8004c0a <__retarget_lock_release_recursive>
 8004df6:	bf00      	nop
 8004df8:	200009f4 	.word	0x200009f4

08004dfc <__ssputs_r>:
 8004dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e00:	688e      	ldr	r6, [r1, #8]
 8004e02:	461f      	mov	r7, r3
 8004e04:	42be      	cmp	r6, r7
 8004e06:	680b      	ldr	r3, [r1, #0]
 8004e08:	4682      	mov	sl, r0
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	4690      	mov	r8, r2
 8004e0e:	d82d      	bhi.n	8004e6c <__ssputs_r+0x70>
 8004e10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004e18:	d026      	beq.n	8004e68 <__ssputs_r+0x6c>
 8004e1a:	6965      	ldr	r5, [r4, #20]
 8004e1c:	6909      	ldr	r1, [r1, #16]
 8004e1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e22:	eba3 0901 	sub.w	r9, r3, r1
 8004e26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e2a:	1c7b      	adds	r3, r7, #1
 8004e2c:	444b      	add	r3, r9
 8004e2e:	106d      	asrs	r5, r5, #1
 8004e30:	429d      	cmp	r5, r3
 8004e32:	bf38      	it	cc
 8004e34:	461d      	movcc	r5, r3
 8004e36:	0553      	lsls	r3, r2, #21
 8004e38:	d527      	bpl.n	8004e8a <__ssputs_r+0x8e>
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	f7ff ff52 	bl	8004ce4 <_malloc_r>
 8004e40:	4606      	mov	r6, r0
 8004e42:	b360      	cbz	r0, 8004e9e <__ssputs_r+0xa2>
 8004e44:	6921      	ldr	r1, [r4, #16]
 8004e46:	464a      	mov	r2, r9
 8004e48:	f000 fae6 	bl	8005418 <memcpy>
 8004e4c:	89a3      	ldrh	r3, [r4, #12]
 8004e4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e56:	81a3      	strh	r3, [r4, #12]
 8004e58:	6126      	str	r6, [r4, #16]
 8004e5a:	6165      	str	r5, [r4, #20]
 8004e5c:	444e      	add	r6, r9
 8004e5e:	eba5 0509 	sub.w	r5, r5, r9
 8004e62:	6026      	str	r6, [r4, #0]
 8004e64:	60a5      	str	r5, [r4, #8]
 8004e66:	463e      	mov	r6, r7
 8004e68:	42be      	cmp	r6, r7
 8004e6a:	d900      	bls.n	8004e6e <__ssputs_r+0x72>
 8004e6c:	463e      	mov	r6, r7
 8004e6e:	6820      	ldr	r0, [r4, #0]
 8004e70:	4632      	mov	r2, r6
 8004e72:	4641      	mov	r1, r8
 8004e74:	f000 faa6 	bl	80053c4 <memmove>
 8004e78:	68a3      	ldr	r3, [r4, #8]
 8004e7a:	1b9b      	subs	r3, r3, r6
 8004e7c:	60a3      	str	r3, [r4, #8]
 8004e7e:	6823      	ldr	r3, [r4, #0]
 8004e80:	4433      	add	r3, r6
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	2000      	movs	r0, #0
 8004e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e8a:	462a      	mov	r2, r5
 8004e8c:	f000 fad2 	bl	8005434 <_realloc_r>
 8004e90:	4606      	mov	r6, r0
 8004e92:	2800      	cmp	r0, #0
 8004e94:	d1e0      	bne.n	8004e58 <__ssputs_r+0x5c>
 8004e96:	6921      	ldr	r1, [r4, #16]
 8004e98:	4650      	mov	r0, sl
 8004e9a:	f7ff feb7 	bl	8004c0c <_free_r>
 8004e9e:	230c      	movs	r3, #12
 8004ea0:	f8ca 3000 	str.w	r3, [sl]
 8004ea4:	89a3      	ldrh	r3, [r4, #12]
 8004ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eaa:	81a3      	strh	r3, [r4, #12]
 8004eac:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb0:	e7e9      	b.n	8004e86 <__ssputs_r+0x8a>
	...

08004eb4 <_svfiprintf_r>:
 8004eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb8:	4698      	mov	r8, r3
 8004eba:	898b      	ldrh	r3, [r1, #12]
 8004ebc:	061b      	lsls	r3, r3, #24
 8004ebe:	b09d      	sub	sp, #116	@ 0x74
 8004ec0:	4607      	mov	r7, r0
 8004ec2:	460d      	mov	r5, r1
 8004ec4:	4614      	mov	r4, r2
 8004ec6:	d510      	bpl.n	8004eea <_svfiprintf_r+0x36>
 8004ec8:	690b      	ldr	r3, [r1, #16]
 8004eca:	b973      	cbnz	r3, 8004eea <_svfiprintf_r+0x36>
 8004ecc:	2140      	movs	r1, #64	@ 0x40
 8004ece:	f7ff ff09 	bl	8004ce4 <_malloc_r>
 8004ed2:	6028      	str	r0, [r5, #0]
 8004ed4:	6128      	str	r0, [r5, #16]
 8004ed6:	b930      	cbnz	r0, 8004ee6 <_svfiprintf_r+0x32>
 8004ed8:	230c      	movs	r3, #12
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee0:	b01d      	add	sp, #116	@ 0x74
 8004ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee6:	2340      	movs	r3, #64	@ 0x40
 8004ee8:	616b      	str	r3, [r5, #20]
 8004eea:	2300      	movs	r3, #0
 8004eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eee:	2320      	movs	r3, #32
 8004ef0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ef4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ef8:	2330      	movs	r3, #48	@ 0x30
 8004efa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005098 <_svfiprintf_r+0x1e4>
 8004efe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f02:	f04f 0901 	mov.w	r9, #1
 8004f06:	4623      	mov	r3, r4
 8004f08:	469a      	mov	sl, r3
 8004f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f0e:	b10a      	cbz	r2, 8004f14 <_svfiprintf_r+0x60>
 8004f10:	2a25      	cmp	r2, #37	@ 0x25
 8004f12:	d1f9      	bne.n	8004f08 <_svfiprintf_r+0x54>
 8004f14:	ebba 0b04 	subs.w	fp, sl, r4
 8004f18:	d00b      	beq.n	8004f32 <_svfiprintf_r+0x7e>
 8004f1a:	465b      	mov	r3, fp
 8004f1c:	4622      	mov	r2, r4
 8004f1e:	4629      	mov	r1, r5
 8004f20:	4638      	mov	r0, r7
 8004f22:	f7ff ff6b 	bl	8004dfc <__ssputs_r>
 8004f26:	3001      	adds	r0, #1
 8004f28:	f000 80a7 	beq.w	800507a <_svfiprintf_r+0x1c6>
 8004f2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f2e:	445a      	add	r2, fp
 8004f30:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f32:	f89a 3000 	ldrb.w	r3, [sl]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 809f 	beq.w	800507a <_svfiprintf_r+0x1c6>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f46:	f10a 0a01 	add.w	sl, sl, #1
 8004f4a:	9304      	str	r3, [sp, #16]
 8004f4c:	9307      	str	r3, [sp, #28]
 8004f4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f52:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f54:	4654      	mov	r4, sl
 8004f56:	2205      	movs	r2, #5
 8004f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f5c:	484e      	ldr	r0, [pc, #312]	@ (8005098 <_svfiprintf_r+0x1e4>)
 8004f5e:	f7fb f96f 	bl	8000240 <memchr>
 8004f62:	9a04      	ldr	r2, [sp, #16]
 8004f64:	b9d8      	cbnz	r0, 8004f9e <_svfiprintf_r+0xea>
 8004f66:	06d0      	lsls	r0, r2, #27
 8004f68:	bf44      	itt	mi
 8004f6a:	2320      	movmi	r3, #32
 8004f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f70:	0711      	lsls	r1, r2, #28
 8004f72:	bf44      	itt	mi
 8004f74:	232b      	movmi	r3, #43	@ 0x2b
 8004f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8004f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f80:	d015      	beq.n	8004fae <_svfiprintf_r+0xfa>
 8004f82:	9a07      	ldr	r2, [sp, #28]
 8004f84:	4654      	mov	r4, sl
 8004f86:	2000      	movs	r0, #0
 8004f88:	f04f 0c0a 	mov.w	ip, #10
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f92:	3b30      	subs	r3, #48	@ 0x30
 8004f94:	2b09      	cmp	r3, #9
 8004f96:	d94b      	bls.n	8005030 <_svfiprintf_r+0x17c>
 8004f98:	b1b0      	cbz	r0, 8004fc8 <_svfiprintf_r+0x114>
 8004f9a:	9207      	str	r2, [sp, #28]
 8004f9c:	e014      	b.n	8004fc8 <_svfiprintf_r+0x114>
 8004f9e:	eba0 0308 	sub.w	r3, r0, r8
 8004fa2:	fa09 f303 	lsl.w	r3, r9, r3
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	9304      	str	r3, [sp, #16]
 8004faa:	46a2      	mov	sl, r4
 8004fac:	e7d2      	b.n	8004f54 <_svfiprintf_r+0xa0>
 8004fae:	9b03      	ldr	r3, [sp, #12]
 8004fb0:	1d19      	adds	r1, r3, #4
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	9103      	str	r1, [sp, #12]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	bfbb      	ittet	lt
 8004fba:	425b      	neglt	r3, r3
 8004fbc:	f042 0202 	orrlt.w	r2, r2, #2
 8004fc0:	9307      	strge	r3, [sp, #28]
 8004fc2:	9307      	strlt	r3, [sp, #28]
 8004fc4:	bfb8      	it	lt
 8004fc6:	9204      	strlt	r2, [sp, #16]
 8004fc8:	7823      	ldrb	r3, [r4, #0]
 8004fca:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fcc:	d10a      	bne.n	8004fe4 <_svfiprintf_r+0x130>
 8004fce:	7863      	ldrb	r3, [r4, #1]
 8004fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fd2:	d132      	bne.n	800503a <_svfiprintf_r+0x186>
 8004fd4:	9b03      	ldr	r3, [sp, #12]
 8004fd6:	1d1a      	adds	r2, r3, #4
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	9203      	str	r2, [sp, #12]
 8004fdc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fe0:	3402      	adds	r4, #2
 8004fe2:	9305      	str	r3, [sp, #20]
 8004fe4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80050a8 <_svfiprintf_r+0x1f4>
 8004fe8:	7821      	ldrb	r1, [r4, #0]
 8004fea:	2203      	movs	r2, #3
 8004fec:	4650      	mov	r0, sl
 8004fee:	f7fb f927 	bl	8000240 <memchr>
 8004ff2:	b138      	cbz	r0, 8005004 <_svfiprintf_r+0x150>
 8004ff4:	9b04      	ldr	r3, [sp, #16]
 8004ff6:	eba0 000a 	sub.w	r0, r0, sl
 8004ffa:	2240      	movs	r2, #64	@ 0x40
 8004ffc:	4082      	lsls	r2, r0
 8004ffe:	4313      	orrs	r3, r2
 8005000:	3401      	adds	r4, #1
 8005002:	9304      	str	r3, [sp, #16]
 8005004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005008:	4824      	ldr	r0, [pc, #144]	@ (800509c <_svfiprintf_r+0x1e8>)
 800500a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800500e:	2206      	movs	r2, #6
 8005010:	f7fb f916 	bl	8000240 <memchr>
 8005014:	2800      	cmp	r0, #0
 8005016:	d036      	beq.n	8005086 <_svfiprintf_r+0x1d2>
 8005018:	4b21      	ldr	r3, [pc, #132]	@ (80050a0 <_svfiprintf_r+0x1ec>)
 800501a:	bb1b      	cbnz	r3, 8005064 <_svfiprintf_r+0x1b0>
 800501c:	9b03      	ldr	r3, [sp, #12]
 800501e:	3307      	adds	r3, #7
 8005020:	f023 0307 	bic.w	r3, r3, #7
 8005024:	3308      	adds	r3, #8
 8005026:	9303      	str	r3, [sp, #12]
 8005028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800502a:	4433      	add	r3, r6
 800502c:	9309      	str	r3, [sp, #36]	@ 0x24
 800502e:	e76a      	b.n	8004f06 <_svfiprintf_r+0x52>
 8005030:	fb0c 3202 	mla	r2, ip, r2, r3
 8005034:	460c      	mov	r4, r1
 8005036:	2001      	movs	r0, #1
 8005038:	e7a8      	b.n	8004f8c <_svfiprintf_r+0xd8>
 800503a:	2300      	movs	r3, #0
 800503c:	3401      	adds	r4, #1
 800503e:	9305      	str	r3, [sp, #20]
 8005040:	4619      	mov	r1, r3
 8005042:	f04f 0c0a 	mov.w	ip, #10
 8005046:	4620      	mov	r0, r4
 8005048:	f810 2b01 	ldrb.w	r2, [r0], #1
 800504c:	3a30      	subs	r2, #48	@ 0x30
 800504e:	2a09      	cmp	r2, #9
 8005050:	d903      	bls.n	800505a <_svfiprintf_r+0x1a6>
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0c6      	beq.n	8004fe4 <_svfiprintf_r+0x130>
 8005056:	9105      	str	r1, [sp, #20]
 8005058:	e7c4      	b.n	8004fe4 <_svfiprintf_r+0x130>
 800505a:	fb0c 2101 	mla	r1, ip, r1, r2
 800505e:	4604      	mov	r4, r0
 8005060:	2301      	movs	r3, #1
 8005062:	e7f0      	b.n	8005046 <_svfiprintf_r+0x192>
 8005064:	ab03      	add	r3, sp, #12
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	462a      	mov	r2, r5
 800506a:	4b0e      	ldr	r3, [pc, #56]	@ (80050a4 <_svfiprintf_r+0x1f0>)
 800506c:	a904      	add	r1, sp, #16
 800506e:	4638      	mov	r0, r7
 8005070:	f3af 8000 	nop.w
 8005074:	1c42      	adds	r2, r0, #1
 8005076:	4606      	mov	r6, r0
 8005078:	d1d6      	bne.n	8005028 <_svfiprintf_r+0x174>
 800507a:	89ab      	ldrh	r3, [r5, #12]
 800507c:	065b      	lsls	r3, r3, #25
 800507e:	f53f af2d 	bmi.w	8004edc <_svfiprintf_r+0x28>
 8005082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005084:	e72c      	b.n	8004ee0 <_svfiprintf_r+0x2c>
 8005086:	ab03      	add	r3, sp, #12
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	462a      	mov	r2, r5
 800508c:	4b05      	ldr	r3, [pc, #20]	@ (80050a4 <_svfiprintf_r+0x1f0>)
 800508e:	a904      	add	r1, sp, #16
 8005090:	4638      	mov	r0, r7
 8005092:	f000 f879 	bl	8005188 <_printf_i>
 8005096:	e7ed      	b.n	8005074 <_svfiprintf_r+0x1c0>
 8005098:	080054e8 	.word	0x080054e8
 800509c:	080054f2 	.word	0x080054f2
 80050a0:	00000000 	.word	0x00000000
 80050a4:	08004dfd 	.word	0x08004dfd
 80050a8:	080054ee 	.word	0x080054ee

080050ac <_printf_common>:
 80050ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b0:	4616      	mov	r6, r2
 80050b2:	4698      	mov	r8, r3
 80050b4:	688a      	ldr	r2, [r1, #8]
 80050b6:	690b      	ldr	r3, [r1, #16]
 80050b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050bc:	4293      	cmp	r3, r2
 80050be:	bfb8      	it	lt
 80050c0:	4613      	movlt	r3, r2
 80050c2:	6033      	str	r3, [r6, #0]
 80050c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050c8:	4607      	mov	r7, r0
 80050ca:	460c      	mov	r4, r1
 80050cc:	b10a      	cbz	r2, 80050d2 <_printf_common+0x26>
 80050ce:	3301      	adds	r3, #1
 80050d0:	6033      	str	r3, [r6, #0]
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	0699      	lsls	r1, r3, #26
 80050d6:	bf42      	ittt	mi
 80050d8:	6833      	ldrmi	r3, [r6, #0]
 80050da:	3302      	addmi	r3, #2
 80050dc:	6033      	strmi	r3, [r6, #0]
 80050de:	6825      	ldr	r5, [r4, #0]
 80050e0:	f015 0506 	ands.w	r5, r5, #6
 80050e4:	d106      	bne.n	80050f4 <_printf_common+0x48>
 80050e6:	f104 0a19 	add.w	sl, r4, #25
 80050ea:	68e3      	ldr	r3, [r4, #12]
 80050ec:	6832      	ldr	r2, [r6, #0]
 80050ee:	1a9b      	subs	r3, r3, r2
 80050f0:	42ab      	cmp	r3, r5
 80050f2:	dc26      	bgt.n	8005142 <_printf_common+0x96>
 80050f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050f8:	6822      	ldr	r2, [r4, #0]
 80050fa:	3b00      	subs	r3, #0
 80050fc:	bf18      	it	ne
 80050fe:	2301      	movne	r3, #1
 8005100:	0692      	lsls	r2, r2, #26
 8005102:	d42b      	bmi.n	800515c <_printf_common+0xb0>
 8005104:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005108:	4641      	mov	r1, r8
 800510a:	4638      	mov	r0, r7
 800510c:	47c8      	blx	r9
 800510e:	3001      	adds	r0, #1
 8005110:	d01e      	beq.n	8005150 <_printf_common+0xa4>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	6922      	ldr	r2, [r4, #16]
 8005116:	f003 0306 	and.w	r3, r3, #6
 800511a:	2b04      	cmp	r3, #4
 800511c:	bf02      	ittt	eq
 800511e:	68e5      	ldreq	r5, [r4, #12]
 8005120:	6833      	ldreq	r3, [r6, #0]
 8005122:	1aed      	subeq	r5, r5, r3
 8005124:	68a3      	ldr	r3, [r4, #8]
 8005126:	bf0c      	ite	eq
 8005128:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800512c:	2500      	movne	r5, #0
 800512e:	4293      	cmp	r3, r2
 8005130:	bfc4      	itt	gt
 8005132:	1a9b      	subgt	r3, r3, r2
 8005134:	18ed      	addgt	r5, r5, r3
 8005136:	2600      	movs	r6, #0
 8005138:	341a      	adds	r4, #26
 800513a:	42b5      	cmp	r5, r6
 800513c:	d11a      	bne.n	8005174 <_printf_common+0xc8>
 800513e:	2000      	movs	r0, #0
 8005140:	e008      	b.n	8005154 <_printf_common+0xa8>
 8005142:	2301      	movs	r3, #1
 8005144:	4652      	mov	r2, sl
 8005146:	4641      	mov	r1, r8
 8005148:	4638      	mov	r0, r7
 800514a:	47c8      	blx	r9
 800514c:	3001      	adds	r0, #1
 800514e:	d103      	bne.n	8005158 <_printf_common+0xac>
 8005150:	f04f 30ff 	mov.w	r0, #4294967295
 8005154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005158:	3501      	adds	r5, #1
 800515a:	e7c6      	b.n	80050ea <_printf_common+0x3e>
 800515c:	18e1      	adds	r1, r4, r3
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	2030      	movs	r0, #48	@ 0x30
 8005162:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005166:	4422      	add	r2, r4
 8005168:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800516c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005170:	3302      	adds	r3, #2
 8005172:	e7c7      	b.n	8005104 <_printf_common+0x58>
 8005174:	2301      	movs	r3, #1
 8005176:	4622      	mov	r2, r4
 8005178:	4641      	mov	r1, r8
 800517a:	4638      	mov	r0, r7
 800517c:	47c8      	blx	r9
 800517e:	3001      	adds	r0, #1
 8005180:	d0e6      	beq.n	8005150 <_printf_common+0xa4>
 8005182:	3601      	adds	r6, #1
 8005184:	e7d9      	b.n	800513a <_printf_common+0x8e>
	...

08005188 <_printf_i>:
 8005188:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800518c:	7e0f      	ldrb	r7, [r1, #24]
 800518e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005190:	2f78      	cmp	r7, #120	@ 0x78
 8005192:	4691      	mov	r9, r2
 8005194:	4680      	mov	r8, r0
 8005196:	460c      	mov	r4, r1
 8005198:	469a      	mov	sl, r3
 800519a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800519e:	d807      	bhi.n	80051b0 <_printf_i+0x28>
 80051a0:	2f62      	cmp	r7, #98	@ 0x62
 80051a2:	d80a      	bhi.n	80051ba <_printf_i+0x32>
 80051a4:	2f00      	cmp	r7, #0
 80051a6:	f000 80d1 	beq.w	800534c <_printf_i+0x1c4>
 80051aa:	2f58      	cmp	r7, #88	@ 0x58
 80051ac:	f000 80b8 	beq.w	8005320 <_printf_i+0x198>
 80051b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051b8:	e03a      	b.n	8005230 <_printf_i+0xa8>
 80051ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051be:	2b15      	cmp	r3, #21
 80051c0:	d8f6      	bhi.n	80051b0 <_printf_i+0x28>
 80051c2:	a101      	add	r1, pc, #4	@ (adr r1, 80051c8 <_printf_i+0x40>)
 80051c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051c8:	08005221 	.word	0x08005221
 80051cc:	08005235 	.word	0x08005235
 80051d0:	080051b1 	.word	0x080051b1
 80051d4:	080051b1 	.word	0x080051b1
 80051d8:	080051b1 	.word	0x080051b1
 80051dc:	080051b1 	.word	0x080051b1
 80051e0:	08005235 	.word	0x08005235
 80051e4:	080051b1 	.word	0x080051b1
 80051e8:	080051b1 	.word	0x080051b1
 80051ec:	080051b1 	.word	0x080051b1
 80051f0:	080051b1 	.word	0x080051b1
 80051f4:	08005333 	.word	0x08005333
 80051f8:	0800525f 	.word	0x0800525f
 80051fc:	080052ed 	.word	0x080052ed
 8005200:	080051b1 	.word	0x080051b1
 8005204:	080051b1 	.word	0x080051b1
 8005208:	08005355 	.word	0x08005355
 800520c:	080051b1 	.word	0x080051b1
 8005210:	0800525f 	.word	0x0800525f
 8005214:	080051b1 	.word	0x080051b1
 8005218:	080051b1 	.word	0x080051b1
 800521c:	080052f5 	.word	0x080052f5
 8005220:	6833      	ldr	r3, [r6, #0]
 8005222:	1d1a      	adds	r2, r3, #4
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6032      	str	r2, [r6, #0]
 8005228:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800522c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005230:	2301      	movs	r3, #1
 8005232:	e09c      	b.n	800536e <_printf_i+0x1e6>
 8005234:	6833      	ldr	r3, [r6, #0]
 8005236:	6820      	ldr	r0, [r4, #0]
 8005238:	1d19      	adds	r1, r3, #4
 800523a:	6031      	str	r1, [r6, #0]
 800523c:	0606      	lsls	r6, r0, #24
 800523e:	d501      	bpl.n	8005244 <_printf_i+0xbc>
 8005240:	681d      	ldr	r5, [r3, #0]
 8005242:	e003      	b.n	800524c <_printf_i+0xc4>
 8005244:	0645      	lsls	r5, r0, #25
 8005246:	d5fb      	bpl.n	8005240 <_printf_i+0xb8>
 8005248:	f9b3 5000 	ldrsh.w	r5, [r3]
 800524c:	2d00      	cmp	r5, #0
 800524e:	da03      	bge.n	8005258 <_printf_i+0xd0>
 8005250:	232d      	movs	r3, #45	@ 0x2d
 8005252:	426d      	negs	r5, r5
 8005254:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005258:	4858      	ldr	r0, [pc, #352]	@ (80053bc <_printf_i+0x234>)
 800525a:	230a      	movs	r3, #10
 800525c:	e011      	b.n	8005282 <_printf_i+0xfa>
 800525e:	6821      	ldr	r1, [r4, #0]
 8005260:	6833      	ldr	r3, [r6, #0]
 8005262:	0608      	lsls	r0, r1, #24
 8005264:	f853 5b04 	ldr.w	r5, [r3], #4
 8005268:	d402      	bmi.n	8005270 <_printf_i+0xe8>
 800526a:	0649      	lsls	r1, r1, #25
 800526c:	bf48      	it	mi
 800526e:	b2ad      	uxthmi	r5, r5
 8005270:	2f6f      	cmp	r7, #111	@ 0x6f
 8005272:	4852      	ldr	r0, [pc, #328]	@ (80053bc <_printf_i+0x234>)
 8005274:	6033      	str	r3, [r6, #0]
 8005276:	bf14      	ite	ne
 8005278:	230a      	movne	r3, #10
 800527a:	2308      	moveq	r3, #8
 800527c:	2100      	movs	r1, #0
 800527e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005282:	6866      	ldr	r6, [r4, #4]
 8005284:	60a6      	str	r6, [r4, #8]
 8005286:	2e00      	cmp	r6, #0
 8005288:	db05      	blt.n	8005296 <_printf_i+0x10e>
 800528a:	6821      	ldr	r1, [r4, #0]
 800528c:	432e      	orrs	r6, r5
 800528e:	f021 0104 	bic.w	r1, r1, #4
 8005292:	6021      	str	r1, [r4, #0]
 8005294:	d04b      	beq.n	800532e <_printf_i+0x1a6>
 8005296:	4616      	mov	r6, r2
 8005298:	fbb5 f1f3 	udiv	r1, r5, r3
 800529c:	fb03 5711 	mls	r7, r3, r1, r5
 80052a0:	5dc7      	ldrb	r7, [r0, r7]
 80052a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052a6:	462f      	mov	r7, r5
 80052a8:	42bb      	cmp	r3, r7
 80052aa:	460d      	mov	r5, r1
 80052ac:	d9f4      	bls.n	8005298 <_printf_i+0x110>
 80052ae:	2b08      	cmp	r3, #8
 80052b0:	d10b      	bne.n	80052ca <_printf_i+0x142>
 80052b2:	6823      	ldr	r3, [r4, #0]
 80052b4:	07df      	lsls	r7, r3, #31
 80052b6:	d508      	bpl.n	80052ca <_printf_i+0x142>
 80052b8:	6923      	ldr	r3, [r4, #16]
 80052ba:	6861      	ldr	r1, [r4, #4]
 80052bc:	4299      	cmp	r1, r3
 80052be:	bfde      	ittt	le
 80052c0:	2330      	movle	r3, #48	@ 0x30
 80052c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052ca:	1b92      	subs	r2, r2, r6
 80052cc:	6122      	str	r2, [r4, #16]
 80052ce:	f8cd a000 	str.w	sl, [sp]
 80052d2:	464b      	mov	r3, r9
 80052d4:	aa03      	add	r2, sp, #12
 80052d6:	4621      	mov	r1, r4
 80052d8:	4640      	mov	r0, r8
 80052da:	f7ff fee7 	bl	80050ac <_printf_common>
 80052de:	3001      	adds	r0, #1
 80052e0:	d14a      	bne.n	8005378 <_printf_i+0x1f0>
 80052e2:	f04f 30ff 	mov.w	r0, #4294967295
 80052e6:	b004      	add	sp, #16
 80052e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ec:	6823      	ldr	r3, [r4, #0]
 80052ee:	f043 0320 	orr.w	r3, r3, #32
 80052f2:	6023      	str	r3, [r4, #0]
 80052f4:	4832      	ldr	r0, [pc, #200]	@ (80053c0 <_printf_i+0x238>)
 80052f6:	2778      	movs	r7, #120	@ 0x78
 80052f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052fc:	6823      	ldr	r3, [r4, #0]
 80052fe:	6831      	ldr	r1, [r6, #0]
 8005300:	061f      	lsls	r7, r3, #24
 8005302:	f851 5b04 	ldr.w	r5, [r1], #4
 8005306:	d402      	bmi.n	800530e <_printf_i+0x186>
 8005308:	065f      	lsls	r7, r3, #25
 800530a:	bf48      	it	mi
 800530c:	b2ad      	uxthmi	r5, r5
 800530e:	6031      	str	r1, [r6, #0]
 8005310:	07d9      	lsls	r1, r3, #31
 8005312:	bf44      	itt	mi
 8005314:	f043 0320 	orrmi.w	r3, r3, #32
 8005318:	6023      	strmi	r3, [r4, #0]
 800531a:	b11d      	cbz	r5, 8005324 <_printf_i+0x19c>
 800531c:	2310      	movs	r3, #16
 800531e:	e7ad      	b.n	800527c <_printf_i+0xf4>
 8005320:	4826      	ldr	r0, [pc, #152]	@ (80053bc <_printf_i+0x234>)
 8005322:	e7e9      	b.n	80052f8 <_printf_i+0x170>
 8005324:	6823      	ldr	r3, [r4, #0]
 8005326:	f023 0320 	bic.w	r3, r3, #32
 800532a:	6023      	str	r3, [r4, #0]
 800532c:	e7f6      	b.n	800531c <_printf_i+0x194>
 800532e:	4616      	mov	r6, r2
 8005330:	e7bd      	b.n	80052ae <_printf_i+0x126>
 8005332:	6833      	ldr	r3, [r6, #0]
 8005334:	6825      	ldr	r5, [r4, #0]
 8005336:	6961      	ldr	r1, [r4, #20]
 8005338:	1d18      	adds	r0, r3, #4
 800533a:	6030      	str	r0, [r6, #0]
 800533c:	062e      	lsls	r6, r5, #24
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	d501      	bpl.n	8005346 <_printf_i+0x1be>
 8005342:	6019      	str	r1, [r3, #0]
 8005344:	e002      	b.n	800534c <_printf_i+0x1c4>
 8005346:	0668      	lsls	r0, r5, #25
 8005348:	d5fb      	bpl.n	8005342 <_printf_i+0x1ba>
 800534a:	8019      	strh	r1, [r3, #0]
 800534c:	2300      	movs	r3, #0
 800534e:	6123      	str	r3, [r4, #16]
 8005350:	4616      	mov	r6, r2
 8005352:	e7bc      	b.n	80052ce <_printf_i+0x146>
 8005354:	6833      	ldr	r3, [r6, #0]
 8005356:	1d1a      	adds	r2, r3, #4
 8005358:	6032      	str	r2, [r6, #0]
 800535a:	681e      	ldr	r6, [r3, #0]
 800535c:	6862      	ldr	r2, [r4, #4]
 800535e:	2100      	movs	r1, #0
 8005360:	4630      	mov	r0, r6
 8005362:	f7fa ff6d 	bl	8000240 <memchr>
 8005366:	b108      	cbz	r0, 800536c <_printf_i+0x1e4>
 8005368:	1b80      	subs	r0, r0, r6
 800536a:	6060      	str	r0, [r4, #4]
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	6123      	str	r3, [r4, #16]
 8005370:	2300      	movs	r3, #0
 8005372:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005376:	e7aa      	b.n	80052ce <_printf_i+0x146>
 8005378:	6923      	ldr	r3, [r4, #16]
 800537a:	4632      	mov	r2, r6
 800537c:	4649      	mov	r1, r9
 800537e:	4640      	mov	r0, r8
 8005380:	47d0      	blx	sl
 8005382:	3001      	adds	r0, #1
 8005384:	d0ad      	beq.n	80052e2 <_printf_i+0x15a>
 8005386:	6823      	ldr	r3, [r4, #0]
 8005388:	079b      	lsls	r3, r3, #30
 800538a:	d413      	bmi.n	80053b4 <_printf_i+0x22c>
 800538c:	68e0      	ldr	r0, [r4, #12]
 800538e:	9b03      	ldr	r3, [sp, #12]
 8005390:	4298      	cmp	r0, r3
 8005392:	bfb8      	it	lt
 8005394:	4618      	movlt	r0, r3
 8005396:	e7a6      	b.n	80052e6 <_printf_i+0x15e>
 8005398:	2301      	movs	r3, #1
 800539a:	4632      	mov	r2, r6
 800539c:	4649      	mov	r1, r9
 800539e:	4640      	mov	r0, r8
 80053a0:	47d0      	blx	sl
 80053a2:	3001      	adds	r0, #1
 80053a4:	d09d      	beq.n	80052e2 <_printf_i+0x15a>
 80053a6:	3501      	adds	r5, #1
 80053a8:	68e3      	ldr	r3, [r4, #12]
 80053aa:	9903      	ldr	r1, [sp, #12]
 80053ac:	1a5b      	subs	r3, r3, r1
 80053ae:	42ab      	cmp	r3, r5
 80053b0:	dcf2      	bgt.n	8005398 <_printf_i+0x210>
 80053b2:	e7eb      	b.n	800538c <_printf_i+0x204>
 80053b4:	2500      	movs	r5, #0
 80053b6:	f104 0619 	add.w	r6, r4, #25
 80053ba:	e7f5      	b.n	80053a8 <_printf_i+0x220>
 80053bc:	080054f9 	.word	0x080054f9
 80053c0:	0800550a 	.word	0x0800550a

080053c4 <memmove>:
 80053c4:	4288      	cmp	r0, r1
 80053c6:	b510      	push	{r4, lr}
 80053c8:	eb01 0402 	add.w	r4, r1, r2
 80053cc:	d902      	bls.n	80053d4 <memmove+0x10>
 80053ce:	4284      	cmp	r4, r0
 80053d0:	4623      	mov	r3, r4
 80053d2:	d807      	bhi.n	80053e4 <memmove+0x20>
 80053d4:	1e43      	subs	r3, r0, #1
 80053d6:	42a1      	cmp	r1, r4
 80053d8:	d008      	beq.n	80053ec <memmove+0x28>
 80053da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053e2:	e7f8      	b.n	80053d6 <memmove+0x12>
 80053e4:	4402      	add	r2, r0
 80053e6:	4601      	mov	r1, r0
 80053e8:	428a      	cmp	r2, r1
 80053ea:	d100      	bne.n	80053ee <memmove+0x2a>
 80053ec:	bd10      	pop	{r4, pc}
 80053ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053f6:	e7f7      	b.n	80053e8 <memmove+0x24>

080053f8 <_sbrk_r>:
 80053f8:	b538      	push	{r3, r4, r5, lr}
 80053fa:	4d06      	ldr	r5, [pc, #24]	@ (8005414 <_sbrk_r+0x1c>)
 80053fc:	2300      	movs	r3, #0
 80053fe:	4604      	mov	r4, r0
 8005400:	4608      	mov	r0, r1
 8005402:	602b      	str	r3, [r5, #0]
 8005404:	f7fb fc14 	bl	8000c30 <_sbrk>
 8005408:	1c43      	adds	r3, r0, #1
 800540a:	d102      	bne.n	8005412 <_sbrk_r+0x1a>
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	b103      	cbz	r3, 8005412 <_sbrk_r+0x1a>
 8005410:	6023      	str	r3, [r4, #0]
 8005412:	bd38      	pop	{r3, r4, r5, pc}
 8005414:	200009f0 	.word	0x200009f0

08005418 <memcpy>:
 8005418:	440a      	add	r2, r1
 800541a:	4291      	cmp	r1, r2
 800541c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005420:	d100      	bne.n	8005424 <memcpy+0xc>
 8005422:	4770      	bx	lr
 8005424:	b510      	push	{r4, lr}
 8005426:	f811 4b01 	ldrb.w	r4, [r1], #1
 800542a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800542e:	4291      	cmp	r1, r2
 8005430:	d1f9      	bne.n	8005426 <memcpy+0xe>
 8005432:	bd10      	pop	{r4, pc}

08005434 <_realloc_r>:
 8005434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005438:	4607      	mov	r7, r0
 800543a:	4614      	mov	r4, r2
 800543c:	460d      	mov	r5, r1
 800543e:	b921      	cbnz	r1, 800544a <_realloc_r+0x16>
 8005440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005444:	4611      	mov	r1, r2
 8005446:	f7ff bc4d 	b.w	8004ce4 <_malloc_r>
 800544a:	b92a      	cbnz	r2, 8005458 <_realloc_r+0x24>
 800544c:	f7ff fbde 	bl	8004c0c <_free_r>
 8005450:	4625      	mov	r5, r4
 8005452:	4628      	mov	r0, r5
 8005454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005458:	f000 f81a 	bl	8005490 <_malloc_usable_size_r>
 800545c:	4284      	cmp	r4, r0
 800545e:	4606      	mov	r6, r0
 8005460:	d802      	bhi.n	8005468 <_realloc_r+0x34>
 8005462:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005466:	d8f4      	bhi.n	8005452 <_realloc_r+0x1e>
 8005468:	4621      	mov	r1, r4
 800546a:	4638      	mov	r0, r7
 800546c:	f7ff fc3a 	bl	8004ce4 <_malloc_r>
 8005470:	4680      	mov	r8, r0
 8005472:	b908      	cbnz	r0, 8005478 <_realloc_r+0x44>
 8005474:	4645      	mov	r5, r8
 8005476:	e7ec      	b.n	8005452 <_realloc_r+0x1e>
 8005478:	42b4      	cmp	r4, r6
 800547a:	4622      	mov	r2, r4
 800547c:	4629      	mov	r1, r5
 800547e:	bf28      	it	cs
 8005480:	4632      	movcs	r2, r6
 8005482:	f7ff ffc9 	bl	8005418 <memcpy>
 8005486:	4629      	mov	r1, r5
 8005488:	4638      	mov	r0, r7
 800548a:	f7ff fbbf 	bl	8004c0c <_free_r>
 800548e:	e7f1      	b.n	8005474 <_realloc_r+0x40>

08005490 <_malloc_usable_size_r>:
 8005490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005494:	1f18      	subs	r0, r3, #4
 8005496:	2b00      	cmp	r3, #0
 8005498:	bfbc      	itt	lt
 800549a:	580b      	ldrlt	r3, [r1, r0]
 800549c:	18c0      	addlt	r0, r0, r3
 800549e:	4770      	bx	lr

080054a0 <_init>:
 80054a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a2:	bf00      	nop
 80054a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054a6:	bc08      	pop	{r3}
 80054a8:	469e      	mov	lr, r3
 80054aa:	4770      	bx	lr

080054ac <_fini>:
 80054ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ae:	bf00      	nop
 80054b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054b2:	bc08      	pop	{r3}
 80054b4:	469e      	mov	lr, r3
 80054b6:	4770      	bx	lr
