Warning (10268): Verilog HDL information at pc_golden.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Golden Components/pc_golden.sv Line: 10
