// Seed: 1485784067
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5
);
  uwire id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output wire id_8,
    input wire id_9,
    output wor id_10,
    input wand id_11,
    input supply0 id_12
    , id_14
);
  wire id_15;
  wand id_16 = 1 >= 1'h0 * 1;
  wire id_17;
  tri  id_18 = 1 | 1;
  module_0(
      id_12, id_11, id_6, id_9, id_11, id_12
  );
endmodule
