INFO-FLOW: Workspace C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized opened at Fri Dec 25 17:01:03 +0800 2020
Execute     config_clock -quiet -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.496 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.612 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.823 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.119 sec.
Execute   create_clock -period 75MHz -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling example.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted example.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "example.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E example.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp
Command       clang done; 1.013 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp"  -o "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/useless.bc
Command       clang done; 0.973 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp std=gnu++98 -directive=C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp std=gnu++98 -directive=C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/all.directive.json -quiet -fix-errors C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.diag.yml C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.out.log 2> C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/tidy-3.1.example.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/tidy-3.1.example.pp.0.cpp.out.log 2> C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/tidy-3.1.example.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/xilinx-legacy-rewriter.example.pp.0.cpp.out.log 2> C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/xilinx-legacy-rewriter.example.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.bc
Command       clang done; 0.983 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.g.bc -hls-opt -except-internalize example -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g 
Command       llvm-ld done; 0.862 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.445 ; gain = 88.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.445 ; gain = 88.340
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.pp.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.491 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top example -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.0.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.445 ; gain = 88.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.1.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:83) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.445 ; gain = 88.340
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.g.1.bc to C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.1.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readmemB' (example.cpp:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readmemA' (example.cpp:17).
INFO: [HLS 200-489] Unrolling loop 'B' (example.cpp:43) in function 'readmemB' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'A' (example.cpp:22) in function 'readmemA' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:83) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'readmem', detected/extracted 2 process function(s): 
	 'readmemA'
	 'readmemB'.
Command         transform done; 0.364 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (example.cpp:52:1) in function 'readmemB'... converting 21 basic blocks.
Command         transform done; 0.242 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.445 ; gain = 88.340
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.2.bc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'tb' (example.cpp:73:9)
INFO: [HLS 200-634] Sharing stable array tb among processes readmemA and readmemB
Command         transform done; 0.379 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 178.445 ; gain = 88.340
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.63 sec.
Command     elaborate done; 5.863 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'example' ...
Execute       ap_set_top_model example 
Execute       get_model_list example -filter all-wo-channel -topdown 
Execute       preproc_iomode -model example 
Execute       preproc_iomode -model readmem 
Execute       preproc_iomode -model readmemB 
Execute       preproc_iomode -model readmemA 
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Model list for configure: readmemA readmemB readmem example
INFO-FLOW: Configuring Module : readmemA ...
Execute       set_default_model readmemA 
Execute       apply_spec_resource_limit readmemA 
INFO-FLOW: Configuring Module : readmemB ...
Execute       set_default_model readmemB 
Execute       apply_spec_resource_limit readmemB 
INFO-FLOW: Configuring Module : readmem ...
Execute       set_default_model readmem 
Execute       apply_spec_resource_limit readmem 
INFO-FLOW: Configuring Module : example ...
Execute       set_default_model example 
Execute       apply_spec_resource_limit example 
INFO-FLOW: Model list for preprocess: readmemA readmemB readmem example
INFO-FLOW: Preprocessing Module: readmemA ...
Execute       set_default_model readmemA 
Execute       cdfg_preprocess -model readmemA 
Execute       rtl_gen_preprocess readmemA 
INFO-FLOW: Preprocessing Module: readmemB ...
Execute       set_default_model readmemB 
Execute       cdfg_preprocess -model readmemB 
Execute       rtl_gen_preprocess readmemB 
INFO-FLOW: Preprocessing Module: readmem ...
Execute       set_default_model readmem 
Execute       cdfg_preprocess -model readmem 
Execute       rtl_gen_preprocess readmem 
INFO-FLOW: Preprocessing Module: example ...
Execute       set_default_model example 
Execute       cdfg_preprocess -model example 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for synthesis: readmemA readmemB readmem example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmemA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model readmemA 
Execute       schedule -model readmemA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readmemA'.
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.926 sec.
INFO: [HLS 200-111]  Elapsed time: 8.188 seconds; current allocated memory: 125.798 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.verbose.sched.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.sched.adb -f 
INFO-FLOW: Finish scheduling readmemA.
Execute       set_default_model readmemA 
Execute       bind -model readmemA 
BIND OPTION: model=readmemA
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 126.078 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.verbose.bind.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.bind.adb -f 
INFO-FLOW: Finish binding readmemA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmemB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model readmemB 
Execute       schedule -model readmemB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readmemB'.
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.414 sec.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 126.344 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.verbose.sched.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.sched.adb -f 
INFO-FLOW: Finish scheduling readmemB.
Execute       set_default_model readmemB 
Execute       bind -model readmemB 
BIND OPTION: model=readmemB
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 126.615 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.verbose.bind.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.bind.adb -f 
INFO-FLOW: Finish binding readmemB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model readmem 
Execute       schedule -model readmem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 126.742 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.verbose.sched.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.sched.adb -f 
INFO-FLOW: Finish scheduling readmem.
Execute       set_default_model readmem 
Execute       bind -model readmem 
BIND OPTION: model=readmem
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 126.855 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.verbose.bind.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.bind.adb -f 
INFO-FLOW: Finish binding readmem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example 
Execute       schedule -model example 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 126.944 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.verbose.sched.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.sched.adb -f 
INFO-FLOW: Finish scheduling example.
Execute       set_default_model example 
Execute       bind -model example 
BIND OPTION: model=example
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tb' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 127.092 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.verbose.bind.rpt 
Execute       db_write -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.bind.adb -f 
INFO-FLOW: Finish binding example.
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess readmemA 
Execute       rtl_gen_preprocess readmemB 
Execute       rtl_gen_preprocess readmem 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for RTL generation: readmemA readmemB readmem example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmemA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model readmemA -vendor xilinx -mg_file C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmemA'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 127.782 MB.
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl readmemA -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/systemc/readmemA -synmodules readmemA readmemB readmem example 
Execute       gen_rtl readmemA -style xilinx -f -lang vhdl -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/vhdl/readmemA 
Execute       gen_rtl readmemA -style xilinx -f -lang vlog -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/verilog/readmemA 
Execute       syn_report -csynth -model readmemA -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/readmemA_csynth.rpt 
Execute       syn_report -rtlxml -model readmemA -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/readmemA_csynth.xml 
Execute       syn_report -verbosereport -model readmemA -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.verbose.rpt 
Execute       db_write -model readmemA -f -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.adb 
Execute       gen_tb_info readmemA -p C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmemB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model readmemB -vendor xilinx -mg_file C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmemB'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 128.463 MB.
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl readmemB -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/systemc/readmemB -synmodules readmemA readmemB readmem example 
Execute       gen_rtl readmemB -style xilinx -f -lang vhdl -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/vhdl/readmemB 
Execute       gen_rtl readmemB -style xilinx -f -lang vlog -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/verilog/readmemB 
Execute       syn_report -csynth -model readmemB -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/readmemB_csynth.rpt 
Execute       syn_report -rtlxml -model readmemB -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/readmemB_csynth.xml 
Execute       syn_report -verbosereport -model readmemB -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.verbose.rpt 
Execute       db_write -model readmemB -f -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.adb 
Execute       gen_tb_info readmemB -p C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model readmem -vendor xilinx -mg_file C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_readmemB_U0' to 'start_for_readmembkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 128.777 MB.
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl readmem -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/systemc/readmem -synmodules readmemA readmemB readmem example 
Execute       gen_rtl readmem -style xilinx -f -lang vhdl -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/vhdl/readmem 
Execute       gen_rtl readmem -style xilinx -f -lang vlog -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/verilog/readmem 
Execute       syn_report -csynth -model readmem -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/readmem_csynth.rpt 
Execute       syn_report -rtlxml -model readmem -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/readmem_csynth.xml 
Execute       syn_report -verbosereport -model readmem -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.verbose.rpt 
Execute       db_write -model readmem -f -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.adb 
Execute       gen_tb_info readmem -p C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example -vendor xilinx -mg_file C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in1_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in2_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/out_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 129.133 MB.
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/systemc/example -synmodules readmemA readmemB readmem example 
Execute       gen_rtl example -istop -style xilinx -f -lang vhdl -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/vhdl/example 
Execute       gen_rtl example -istop -style xilinx -f -lang vlog -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/verilog/example 
Execute       syn_report -csynth -model example -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/example_csynth.rpt 
Execute       syn_report -rtlxml -model example -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/syn/report/example_csynth.xml 
Execute       syn_report -verbosereport -model example -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.verbose.rpt 
Execute       db_write -model example -f -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.adb 
Execute       gen_tb_info example -p C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.constraint.tcl 
Execute       syn_report -designview -model example -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model example -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model example -o C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks example 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain example 
INFO-FLOW: Model list for RTL component generation: readmemA readmemB readmem example
INFO-FLOW: Handling components in module [readmemA] ... 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
INFO-FLOW: Handling components in module [readmemB] ... 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
INFO-FLOW: Handling components in module [readmem] ... 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component start_for_readmembkb.
INFO-FLOW: Append model start_for_readmembkb
INFO-FLOW: Handling components in module [example] ... 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
INFO-FLOW: Found component example_tb.
INFO-FLOW: Append model example_tb
INFO-FLOW: Append model readmemA
INFO-FLOW: Append model readmemB
INFO-FLOW: Append model readmem
INFO-FLOW: Append model example
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d4_A start_for_readmembkb example_tb readmemA readmemB readmem example
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model start_for_readmembkb
INFO-FLOW: To file: write model example_tb
INFO-FLOW: To file: write model readmemA
INFO-FLOW: To file: write model readmemB
INFO-FLOW: To file: write model readmem
INFO-FLOW: To file: write model example
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model example -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.64 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'req_strm_V_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readmembkb_U(start_for_readmembkb)' using Shift Registers.
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'example_tb_ram (RAM_2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.111 sec.
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=example xml_exists=0
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.constraint.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.dataonly.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.constraint.tcl 
Execute       sc_get_clocks example 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.tbgen.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 192.012 ; gain = 101.906
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
Command     autosyn done; 4.596 sec.
Command   csynth_design done; 10.47 sec.
Command ap_source done; 11.435 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized opened at Fri Dec 25 17:02:59 +0800 2020
Execute     config_clock -quiet -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.492 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.628 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.81 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=13.333 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=example xml_exists=1
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemA.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmemB.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/readmem.compgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.constraint.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=example
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=example
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.constraint.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/Optimaized/impl/ip/pack.bat
Command   export_design done; 9.184 sec.
Command ap_source done; 10.003 sec.
Execute cleanup_all 
