INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/Vivado Project/Accumulator/Accumulator.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/Vivado Project/Accumulator/Accumulator.srcs/sources_1/new/adder_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/Vivado Project/Accumulator/Accumulator.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/Vivado Project/Accumulator/Accumulator.srcs/sources_1/new/full_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/Vivado Project/Accumulator/Accumulator.srcs/sources_1/new/half_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/Vivado Project/Accumulator/Accumulator.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
