# 15 Days of Verilog Fundamentals ğŸš€
ğŸš€ A 15-day hands-on challenge to master Verilog HDL through daily RTL design tasks, testbenches, simulations, and waveform analysis using Icarus Verilog and GTKWave. Ideal for ECE students and hardware enthusiasts!

This repository contains daily Verilog HDL exercises and simulations as part of my 15-day challenge to strengthen RTL design skills.

## ğŸ§° Tools Used
- Icarus Verilog (iverilog)
- GTKWave
- VS Code / Any text editor

## ğŸ“… Daily Progress
| Day | Topic                         | Status |
|-----|-------------------------------|--------|
| 1   | Hello Verilog                 | âœ… Completed |
| 2   | Logic Gates                   | â³ In Progress |
| 3   | Half Adder                    | ğŸ”’ Locked |
...

## ğŸ“Œ Why this challenge?
To build a strong foundation in digital hardware design using Verilog and to document my progress publicly for learning and networking.

## ğŸŒ Let's Connect!
Follow the journey on [LinkedIn]([https://www.linkedin.com/](https://www.linkedin.com/in/shashank-naragundmath-980617288/)) and star this repo if you find it useful!

---

