{"vcs1":{"timestamp_begin":1681477472.180262660, "rt":1.15, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681477473.361446714, "rt":1.68, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681477475.064500661, "rt":1.25, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681477471.887367372}
{"VCS_COMP_START_TIME": 1681477471.887367372}
{"VCS_COMP_END_TIME": 1681477477.171100809}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339812}}
{"stitch_vcselab": {"peak_mem": 239048}}
