# VHDL code for a 4-to-1 MUX ðŸ‘¨â€ðŸ’»

Implementing a 4-to-1 MUX as seen in the following circuit, in **VHDL** code *(structual description)*, with the help of a 2-to-4 decoder and the needed AND/OR gates.

----

>**DISCLAIMER: The project might not be 100% correct! The exact solution might differ. This is just a personal try in a description language I haven't dived much into.**

----
<p align="center">
<img width="460" height="300" src="https://user-images.githubusercontent.com/33065686/211210204-2ff4f8d4-0e4b-4095-8547-2fc790b29762.png"
</p>


## Code info

MUX 4-to-1.vhd is the main code where we connect all the components (Decoder, AND gates, OR gate) and make the MUX that is asked.

### Tech Stack

VHDL

## Acknowledgments

The project was given as homework for the lesson ***CS:321*** of University of Thessaly - Computer science & telecommunications ðŸŽ“.



