
---------- Begin Simulation Statistics ----------
final_tick                               1069780262000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70943                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702904                       # Number of bytes of host memory used
host_op_rate                                    71176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15586.63                       # Real time elapsed on the host
host_tick_rate                               68634503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105762426                       # Number of instructions simulated
sim_ops                                    1109387800                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.069780                       # Number of seconds simulated
sim_ticks                                1069780262000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            81.384285                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              142403917                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           174977167                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16615060                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        222979652                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20468262                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       20735198                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          266936                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285335388                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863549                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811479                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10470690                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260669152                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33903660                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94932256                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050693487                       # Number of instructions committed
system.cpu0.commit.committedOps            1052507489                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1921568843                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547733                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.357550                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1430032878     74.42%     74.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    290367256     15.11%     89.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70823240      3.69%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62504213      3.25%     96.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20650389      1.07%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5252646      0.27%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3354879      0.17%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4679682      0.24%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33903660      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1921568843                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856906                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015890007                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326211462                       # Number of loads committed
system.cpu0.commit.membars                    3625358                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625367      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583867759     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328022929     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127149945     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052507489                       # Class of committed instruction
system.cpu0.commit.refs                     455172909                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050693487                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052507489                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.032174                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.032174                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            359659237                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6152703                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141222935                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1171233545                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               740467806                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                823258636                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10485060                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14733673                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6721796                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285335388                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                208335099                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1193075409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3978460                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1194688481                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          418                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33258986                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133635                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         730886836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162872179                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559523                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1940592535                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1079124715     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               645856074     33.28%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130331596      6.72%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64296384      3.31%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12163289      0.63%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6513857      0.34%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  381479      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816698      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  108443      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1940592535                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      194598980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10573476                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               272591300                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.531570                       # Inst execution rate
system.cpu0.iew.exec_refs                   506865855                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 139890137                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              298326135                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            368475080                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816716                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6825477                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           141288855                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1147424361                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            366975718                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4944208                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1135004377                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1738728                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3934199                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10485060                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7746257                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20827744                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14679                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5840194                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42263618                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12327408                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14679                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1155511                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9417965                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                480029511                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1123462559                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851380                       # average fanout of values written-back
system.cpu0.iew.wb_producers                408687545                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.526165                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1123588748                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1383939690                       # number of integer regfile reads
system.cpu0.int_regfile_writes              719061927                       # number of integer regfile writes
system.cpu0.ipc                              0.492084                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.492084                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626913      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            617479236     54.17%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036030      0.70%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811562      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           370592878     32.51%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          138401896     12.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1139948586                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     74                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                145                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                77                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2210874                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001939                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 397801     17.99%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1590920     71.96%     89.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               222150     10.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1138532473                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4222826934                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1123462492                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1242354806                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1141982028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1139948586                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442333                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94916868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           126499                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           916                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25875358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1940592535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.587423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806660                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1108446574     57.12%     57.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          587741157     30.29%     87.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          197734347     10.19%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35734902      1.84%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6952491      0.36%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2718888      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             860257      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             263269      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             140650      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1940592535                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533886                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16649263                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3088375                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           368475080                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          141288855                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2135191515                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4369675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              320309053                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670577792                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12391896                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753962791                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12628160                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63962                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1419193941                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1162854715                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          748617543                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                815601882                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14614621                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10485060                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39937239                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                78039746                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1419193885                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        296510                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4728                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25953322                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4728                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3035085844                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2313924507                       # The number of ROB writes
system.cpu0.timesIdled                       22603011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.311961                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9223529                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9884616                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1660013                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17727101                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            331614                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         623207                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          291593                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19507885                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         5081                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           951964                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200900                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1335828                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19464241                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55068939                       # Number of instructions committed
system.cpu1.commit.committedOps              56880311                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    345764938                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.164506                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809411                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    322730377     93.34%     93.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11306523      3.27%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3597353      1.04%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3612961      1.04%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1002026      0.29%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       354625      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1704369      0.49%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       120876      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1335828      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    345764938                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502216                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52966276                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124648                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32006019     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935845     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315787      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56880311                       # Class of committed instruction
system.cpu1.commit.refs                      21251644                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55068939                       # Number of Instructions Simulated
system.cpu1.committedOps                     56880311                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.342345                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.342345                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            307776808                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               714121                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8368773                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81684786                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9685065                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26091707                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                952567                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1077450                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4325567                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19507885                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9294230                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    336521342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                85125                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      92999080                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3321232                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055854                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10649743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9555143                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.266270                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         348831714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.276597                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.771810                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               293833911     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30371635      8.71%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14597369      4.18%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6080214      1.74%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1986063      0.57%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1047569      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  911459      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     123      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3371      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           348831714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         434489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1016770                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14529917                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183791                       # Inst execution rate
system.cpu1.iew.exec_refs                    22609447                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5234479                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              264929650                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21550363                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2538161                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1337722                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6777229                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           76336464                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17374968                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           803952                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64192146                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1765361                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2498310                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                952567                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6329951                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21736                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          348064                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9689                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2749                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5425715                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1650233                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           672                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       206390                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        810380                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37336737                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63753705                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849002                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31698954                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182536                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63774049                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80050568                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42482308                       # number of integer regfile writes
system.cpu1.ipc                              0.157670                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.157670                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38613466     59.41%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19322299     29.73%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3437564      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64996098                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1948003                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029971                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 333511     17.12%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1450232     74.45%     91.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               164257      8.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63321463                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         480892206                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63753693                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         95793151                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  68723148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64996098                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7613316                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19456152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           120320                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2179054                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12431448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    348831714                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186325                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642297                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          309051976     88.60%     88.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26371138      7.56%     96.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7012857      2.01%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2871487      0.82%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2515235      0.72%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             383263      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             428857      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             140820      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              56081      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      348831714                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186093                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15124107                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1719083                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21550363                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6777229                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       349266203                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1790285164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              284848482                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37990318                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11514863                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12031782                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2152352                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34505                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97819591                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              79119712                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           53398697                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26624793                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9691317                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                952567                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24347579                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15408379                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97819579                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26511                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               637                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22925419                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           637                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   420773441                       # The number of ROB reads
system.cpu1.rob.rob_writes                  155761517                       # The number of ROB writes
system.cpu1.timesIdled                          15384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11852735                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9496141                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22645572                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              94209                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1735683                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13043763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26026058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       169287                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        80027                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64527502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4829191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    129036674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4909218                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10562778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2858961                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10123234                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              383                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2479730                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2479724                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10562779                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39068560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39068560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1017693632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1017693632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13043863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13043863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13043863                       # Request fanout histogram
system.membus.respLayer1.occupancy        67081307388                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40330100555                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    312120142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   430109356.601000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       185500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1011989500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1067595421000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2184841000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    178782947                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       178782947                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    178782947                       # number of overall hits
system.cpu0.icache.overall_hits::total      178782947                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29552150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29552150                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29552150                       # number of overall misses
system.cpu0.icache.overall_misses::total     29552150                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 410228067996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 410228067996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 410228067996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 410228067996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    208335097                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    208335097                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    208335097                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    208335097                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141849                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141849                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141849                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141849                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13881.496541                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13881.496541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13881.496541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13881.496541                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3797                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.242857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26837474                       # number of writebacks
system.cpu0.icache.writebacks::total         26837474                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2714642                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2714642                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2714642                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2714642                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26837508                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26837508                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26837508                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26837508                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 359620871497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 359620871497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 359620871497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 359620871497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128819                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128819                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128819                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128819                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13399.935325                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13399.935325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13399.935325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13399.935325                       # average overall mshr miss latency
system.cpu0.icache.replacements              26837474                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    178782947                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      178782947                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29552150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29552150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 410228067996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 410228067996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    208335097                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    208335097                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141849                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141849                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13881.496541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13881.496541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2714642                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2714642                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26837508                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26837508                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 359620871497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 359620871497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128819                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128819                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13399.935325                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13399.935325                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999954                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205620229                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26837474                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.661683                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999954                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        443507700                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       443507700                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    417823295                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       417823295                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    417823295                       # number of overall hits
system.cpu0.dcache.overall_hits::total      417823295                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49278540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49278540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49278540                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49278540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1272500282126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1272500282126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1272500282126                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1272500282126                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    467101835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    467101835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    467101835                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    467101835                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105498                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105498                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105498                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105498                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25822.605177                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25822.605177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25822.605177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25822.605177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6144357                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       429294                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           135533                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4190                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.334767                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.456802                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35859794                       # number of writebacks
system.cpu0.dcache.writebacks::total         35859794                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14169069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14169069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14169069                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14169069                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35109471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35109471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35109471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35109471                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 624207841981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 624207841981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 624207841981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 624207841981                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075164                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17778.901937                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17778.901937                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17778.901937                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17778.901937                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35859794                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    301423935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      301423935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38531029                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38531029                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 817781126500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 817781126500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    339954964                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    339954964                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113342                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113342                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21223.962809                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21223.962809                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8099058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8099058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30431971                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30431971                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 461984972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 461984972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15180.908673                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15180.908673                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116399360                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116399360                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10747511                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10747511                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 454719155626                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 454719155626                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127146871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127146871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084528                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084528                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42309.252405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42309.252405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6070011                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6070011                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4677500                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4677500                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 162222869481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 162222869481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036788                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036788                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34681.532759                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34681.532759                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     96305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     96305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447335                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447335                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68301.773050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68301.773050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66117.647059                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66117.647059                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2958                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2958                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       578000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       578000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4158.273381                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4158.273381                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       441000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       441000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044236                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044236                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3218.978102                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3218.978102                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051777                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051777                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759702                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759702                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65710853000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65710853000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419382                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419382                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86495.564050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86495.564050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759702                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759702                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64951151000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64951151000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419382                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419382                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85495.564050                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85495.564050                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988249                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          454748493                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35868876                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.678080                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988249                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999633                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        973708034                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       973708034                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26504633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33633313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              355261                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60510412                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26504633                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33633313                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17205                       # number of overall hits
system.l2.overall_hits::.cpu1.data             355261                       # number of overall hits
system.l2.overall_hits::total                60510412                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            332874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2224849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1432282                       # number of demand (read+write) misses
system.l2.demand_misses::total                3992840                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           332874                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2224849                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2835                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1432282                       # number of overall misses
system.l2.overall_misses::total               3992840                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  27965648495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 229748592840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    261522996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 157886810835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     415862575166                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  27965648495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 229748592840                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    261522996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 157886810835                       # number of overall miss cycles
system.l2.overall_miss_latency::total    415862575166                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26837507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35858162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20040                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1787543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64503252                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26837507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35858162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20040                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1787543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64503252                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.062046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.141467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.801257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.062046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.141467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.801257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84012.715006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103264.802618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92247.970370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110234.444638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104152.076008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84012.715006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103264.802618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92247.970370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110234.444638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104152.076008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             801561                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     22787                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.176241                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8708428                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2858961                       # number of writebacks
system.l2.writebacks::total                   2858961                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            317                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         145653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              206126                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           317                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        145653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             206126                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       332557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2079196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1372197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3786714                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       332557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2079196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1372197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9422579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13209293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  24622994995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 197506785827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    229548496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 138510686600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 360870015918                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  24622994995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 197506785827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    229548496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 138510686600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 867644446107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1228514462025                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.137924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.767644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.137924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.767644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74041.427470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94991.903518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83049.383502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100940.817244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95298.989023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74041.427470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94991.903518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83049.383502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100940.817244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92081.419122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93003.801341                       # average overall mshr miss latency
system.l2.replacements                       17675549                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8665461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8665461                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8665461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8665461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55673186                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55673186                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55673186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55673186                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9422579                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9422579                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 867644446107                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 867644446107                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92081.419122                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92081.419122                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.924731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1803.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1761.627907                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1690500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1730500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.924731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20122.093023                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.911765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       605500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       626000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.911765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20183.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20193.548387                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3947854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           142400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4090254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1478771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1094984                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2573755                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147518561518                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 114954538512                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  262473100030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5426625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6664009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.272503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99757.542931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104982.847706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101980.608111                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        68239                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27953                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            96192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1410532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1067031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2477563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 127584621168                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101368237583                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 228952858751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.259928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.862328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90451.419158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95000.274203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92410.509340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26504633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26521838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       332874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           335709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  27965648495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    261522996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  28227171491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26837507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26857547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.141467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84012.715006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92247.970370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84082.260205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          317                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       332557                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       335321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  24622994995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    229548496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24852543491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.137924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74041.427470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83049.383502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74115.678681                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29685459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       212861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29898320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       746078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       337298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1083376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82230031322                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42932272323                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 125162303645                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30431537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30981696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.613092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110216.400057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127282.913990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115529.884034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        77414                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        32132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       109546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       668664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       305166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       973830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69922164659                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37142449017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107064613676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.554687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104569.955402                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121712.277963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109941.790329                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          173                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               207                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          783                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          254                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1037                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20855469                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3113467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23968936                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          956                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          288                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1244                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.819038                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.881944                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.833601                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26635.337165                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12257.744094                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23113.728062                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          301                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          347                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          482                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          208                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          690                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9745471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4258484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14003955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.504184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.722222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.554662                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20218.819502                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20473.480769                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20295.586957                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999918                       # Cycle average of tags in use
system.l2.tags.total_refs                   137891571                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17676100                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.801018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.015988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.676883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.377736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.944893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.974180                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.358972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1048422332                       # Number of tag accesses
system.l2.tags.data_accesses               1048422332                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21283584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     133279040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        176960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87882304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    592098240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          834720128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21283584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       176960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21460544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182973504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182973504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         332556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2082485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1373161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9251535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13042502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2858961                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2858961                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19895286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        124585436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           165417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82149865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    553476505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             780272508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19895286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       165417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20060703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171038400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171038400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171038400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19895286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       124585436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          165417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82149865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    553476505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            951310908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2751397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    332556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1957625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1348703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9240065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008265289250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168966                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168966                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22110862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2591030                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13042503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2858961                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13042503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2858961                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160789                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                107564                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            627390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            636093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            729020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1451209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            923184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1150113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            790024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            795823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            892479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            796922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           746152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           670391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           724223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           640691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           641894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           666106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            208668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            236592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146607                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 538128740448                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64408570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            779660877948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41774.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60524.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10548612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1628871                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13042503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2858961                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2134792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2057339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1483385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1110760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  724578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  678948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  641658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  591781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  514148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  428073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 474690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 904268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 407755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 204656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 173766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 150596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 122372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  69450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 122134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 149695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 160479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 168453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 172986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 177650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 176174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 173942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3455597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.534503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.724699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.121916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1085540     31.41%     31.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1127203     32.62%     64.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       284804      8.24%     72.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       190011      5.50%     77.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       220780      6.39%     84.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       121877      3.53%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        76854      2.22%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35625      1.03%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       312903      9.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3455597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.238456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    746.000447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       168965    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168966                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.283619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147525     87.31%     87.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3600      2.13%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12338      7.30%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3515      2.08%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1281      0.76%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              429      0.25%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              171      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               71      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168966                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              824429696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10290496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176088192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               834720192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182973504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       770.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    780.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1069780250000                       # Total gap between requests
system.mem_ctrls.avgGap                      67275.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21283584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    125288000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       176960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86316992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    591364160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176088192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19895285.747943624854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117115639.959339603782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 165417.148068488081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80686656.004128068686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 552790307.510833382607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164602206.878257006407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       332556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2082485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1373161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9251536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2858961                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10896357705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 112255006137                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113733404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81575341655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 574820439047                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25668436699276                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32765.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53904.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41133.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59406.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62132.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8978239.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11953059720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6353182935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41261046120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7283627820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84447233520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     212112955440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     232174184640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       595585290195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.736099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 601084241787                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35722180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 432973840213                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12719988540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6760807680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50714391840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7078565340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84447233520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     361320051390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     106526103840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       629567142150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.501363                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 273047361433                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35722180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 761010720567                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10284880678.160919                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47689813681.904381                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        68500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 356411575500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   174995643000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 894784619000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9271056                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9271056                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9271056                       # number of overall hits
system.cpu1.icache.overall_hits::total        9271056                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23174                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23174                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23174                       # number of overall misses
system.cpu1.icache.overall_misses::total        23174                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    600140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    600140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    600140000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    600140000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9294230                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9294230                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9294230                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9294230                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002493                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002493                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002493                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002493                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25897.126090                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25897.126090                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25897.126090                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25897.126090                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          190                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          190                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20008                       # number of writebacks
system.cpu1.icache.writebacks::total            20008                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3134                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3134                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20040                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20040                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    489352500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    489352500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    489352500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    489352500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002156                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24418.787425                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24418.787425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24418.787425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24418.787425                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20008                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9271056                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9271056                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23174                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23174                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    600140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    600140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9294230                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9294230                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25897.126090                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25897.126090                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20040                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20040                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    489352500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    489352500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24418.787425                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24418.787425                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.395729                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8923215                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20008                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           445.982357                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362659500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.395729                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949867                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949867                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18608500                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18608500                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16190746                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16190746                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16190746                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16190746                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4058175                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4058175                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4058175                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4058175                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 418161957143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 418161957143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 418161957143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 418161957143                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20248921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20248921                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20248921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20248921                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200414                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103041.874030                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103041.874030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103041.874030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103041.874030                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1259388                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       282885                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22790                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2265                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.260553                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   124.894040                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1787285                       # number of writebacks
system.cpu1.dcache.writebacks::total          1787285                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2968821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2968821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2968821                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2968821                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1089354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1089354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1089354                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1089354                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103060241931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103060241931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103060241931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103060241931                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053798                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053798                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053798                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053798                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94606.750359                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94606.750359                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94606.750359                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94606.750359                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1787285                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14516577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14516577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2416987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2416987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 228466674500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 228466674500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16933564                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16933564                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94525.404770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94525.404770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1866317                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1866317                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550670                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550670                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46532864000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46532864000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84502.268146                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84502.268146                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1674169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1674169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1641188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1641188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 189695282643                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 189695282643                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495026                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495026                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115584.127256                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115584.127256                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1102504                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1102504                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538684                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538684                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56527377931                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56527377931                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104936.062573                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104936.062573                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5047000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5047000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30587.878788                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30587.878788                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          295                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          295                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1468500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1468500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.328018                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.328018                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10197.916667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10197.916667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1324500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1324500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.328018                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.328018                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9197.916667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9197.916667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103293                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103293                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707904                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707904                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63220812000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63220812000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390849                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390849                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89307.041633                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89307.041633                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707904                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707904                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62512908000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62512908000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390849                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390849                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88307.041633                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88307.041633                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.949477                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19090590                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1797130                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.622821                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362671000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.949477                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935921                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935921                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45919182                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45919182                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1069780262000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57840164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11524422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55839091                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14816588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15830154                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6682204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6682204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26857547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30982618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1244                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80512487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107588327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5372555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             193533457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3435198720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4589948992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2563072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228788800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8256499584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33525363                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184197184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98033959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92936431     94.80%     94.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5017501      5.12%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80027      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98033959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       129026665412                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53805826566                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40269909643                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2696215710                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30102914                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4583719787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55669                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704756                       # Number of bytes of host memory used
host_op_rate                                    55730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66437.63                       # Real time elapsed on the host
host_tick_rate                               52890800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698518486                       # Number of instructions simulated
sim_ops                                    3702546298                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.513940                       # Number of seconds simulated
sim_ticks                                3513939525500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.658418                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213593075                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           223287274                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12875745                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248273964                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            330106                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         341655                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11549                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249289232                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9085                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201581                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12863827                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172047039                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38776168                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         611603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      230862971                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1296090006                       # Number of instructions committed
system.cpu0.commit.committedOps            1296291582                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6975588396                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.185833                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.025514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6642772843     95.23%     95.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    131165289      1.88%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25888259      0.37%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9024047      0.13%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8366167      0.12%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7333531      0.11%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     79898677      1.15%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32363415      0.46%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38776168      0.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6975588396                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426454683                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              683857                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076691692                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354044523                       # Number of loads committed
system.cpu0.commit.membars                     399606                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400617      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671503017     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169517946     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37234487      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12427104      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12427491      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197202374     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        716232      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157043730     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25425282      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1296291582                       # Class of committed instruction
system.cpu0.commit.refs                     380387618                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1296090006                       # Number of Instructions Simulated
system.cpu0.committedOps                   1296291582                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.421775                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.421775                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6515392273                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                12175                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184104665                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1643282248                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92038523                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                283076152                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13753683                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17584                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108612065                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249289232                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48374101                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6945662270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               393438                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1891859499                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1453                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27531646                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.035475                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53442772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213923181                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.269223                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        7012872696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.269812                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.797727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5837185371     83.24%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               890898788     12.70%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41818987      0.60%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177556542      2.53%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9773078      0.14%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  727896      0.01%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42179760      0.60%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12719155      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13119      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          7012872696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                458006319                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410316231                       # number of floating regfile writes
system.cpu0.idleCycles                       14235392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13575398                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188829382                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.350067                       # Inst execution rate
system.cpu0.iew.exec_refs                  1483603911                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26823899                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3069827253                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416083763                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291873                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10872441                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31093459                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1523981350                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1456780012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11642275                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2459959231                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              23006770                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1958630954                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13753683                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2007701575                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106483052                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396216                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1021571                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62039240                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4750364                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1021571                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4045319                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9530079                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1176501147                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370153729                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827505                       # average fanout of values written-back
system.cpu0.iew.wb_producers                973560803                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.194981                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372276796                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2572611031                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746738616                       # number of integer regfile writes
system.cpu0.ipc                              0.184441                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.184441                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           403712      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732202484     29.62%     29.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13622      0.00%     29.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1999      0.00%     29.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171533322      6.94%     36.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                999      0.00%     36.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41352853      1.67%     38.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12978235      0.53%     38.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12810345      0.52%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           894485513     36.19%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725579      0.03%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      566783635     22.93%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25931558      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2471601505                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              975143591                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1819703326                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436017952                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587998253                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  344480065                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.139375                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10599501      3.08%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7223      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                63457      0.02%      3.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               61908      0.02%      3.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             62670497     18.19%     21.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               44257      0.01%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             202495733     58.78%     80.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9836      0.00%     80.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         68527652     19.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1840534267                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10487999309                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934135777                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164693083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1523131839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2471601505                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             849511                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      227689771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7146863                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        237908                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    215575294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   7012872696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.352438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.115196                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6134698262     87.48%     87.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          299631307      4.27%     91.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143617602      2.05%     93.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           89610456      1.28%     95.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          195384784      2.79%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          104140325      1.48%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           20882600      0.30%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10891615      0.16%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14015745      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     7012872696                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.351724                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16877075                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10833686                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416083763                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31093459                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459739075                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243985671                       # number of misc regfile writes
system.cpu0.numCycles                      7027108088                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      771103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5338376249                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1098150668                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             309657620                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139404814                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1025063526                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8442960                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2245704067                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577739821                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1340045524                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                318714710                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2607995                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13753683                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1202137518                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               241894861                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572824613                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1672879454                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        485722                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10957                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                695126359                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10948                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8463895515                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3091636061                       # The number of ROB writes
system.cpu0.timesIdled                         157440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.029780                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213856878                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           234930676                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12815897                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        248130629                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            299429                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         303478                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4049                       # Number of indirect misses.
system.cpu1.branchPred.lookups              249056757                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3104                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198250                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12809396                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172093890                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38487011                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         605422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      229799702                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1296666054                       # Number of instructions committed
system.cpu1.commit.committedOps            1296866916                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6972529254                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185997                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.026571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6640580204     95.24%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    130297414      1.87%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25717383      0.37%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8900306      0.13%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8363505      0.12%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7280793      0.10%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     79638721      1.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33263917      0.48%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38487011      0.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6972529254                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426636444                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              618517                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077338270                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354406866                       # Number of loads committed
system.cpu1.commit.membars                     397615                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       397615      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672246212     51.84%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169759830     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37034752      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12328096      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12328096      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197122582     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        462415      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157482534     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25325536      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1296866916                       # Class of committed instruction
system.cpu1.commit.refs                     380393067                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1296666054                       # Number of Instructions Simulated
system.cpu1.committedOps                   1296866916                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.408297                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.408297                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6514554742                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6534                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184423186                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1642530999                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89091515                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                283772445                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13687120                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12345                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            108528751                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  249056757                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47841277                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6945671171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               370339                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1890347443                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27387242                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035515                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50269781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214156307                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.269558                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        7009634573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.269721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.796472                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5833441756     83.22%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               891634576     12.72%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41636135      0.59%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178063211      2.54%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9726872      0.14%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717845      0.01%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41849349      0.60%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12561496      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3333      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          7009634573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457806197                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410505706                       # number of floating regfile writes
system.cpu1.idleCycles                        3120736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13532631                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188771076                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.350257                       # Inst execution rate
system.cpu1.iew.exec_refs                  1479760657                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26459582                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3076886280                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416179076                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            287219                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10963014                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30687821                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1523481247                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1453301075                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11561864                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2456269838                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              23198252                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1952113637                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13687120                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2001461771                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106170086                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386045                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1007867                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61772210                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4701620                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1007867                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4003312                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9529319                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1176380638                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1370142862                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828225                       # average fanout of values written-back
system.cpu1.iew.wb_producers                974307843                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195379                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1372266297                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2569347693                       # number of integer regfile reads
system.cpu1.int_regfile_writes              746925466                       # number of integer regfile writes
system.cpu1.ipc                              0.184901                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184901                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           399816      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            732549441     29.68%     29.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 985      0.00%     29.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171752174      6.96%     36.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41112108      1.67%     38.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12871069      0.52%     38.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12705129      0.51%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           891941945     36.14%     76.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             468714      0.02%     76.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      565826936     22.93%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25825113      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2467831702                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              973702322                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1816968313                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436099311                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         587294764                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  343664639                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.139258                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10663369      3.10%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7114      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                64135      0.02%      3.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               59883      0.02%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             62695408     18.24%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               44508      0.01%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             201768931     58.71%     80.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  146      0.00%     80.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         68361140     19.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1837394203                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10479116458                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934043551                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1163807447                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1522639729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2467831702                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             841518                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      226614331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7122155                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        236096                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    214864295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   7009634573                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.352063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6132257584     87.48%     87.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          299736060      4.28%     91.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143677530      2.05%     93.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           89648404      1.28%     95.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          194727680      2.78%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          103713486      1.48%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20868922      0.30%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10935568      0.16%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14069339      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     7009634573                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.351906                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16693902                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10711990                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416179076                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30687821                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459618349                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243828374                       # number of misc regfile writes
system.cpu1.numCycles                      7012755309                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15015044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5338223192                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099001444                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             308758448                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136370724                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1024519757                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8382330                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2245041158                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1577159069                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1339960284                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                319417540                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2656208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13687120                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1201530426                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               240958840                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        572151344                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1672889814                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        405571                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11254                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                694517870                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11249                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8460656094                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3090479888                       # The number of ROB writes
system.cpu1.timesIdled                          33631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        288724591                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             56116475                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           363205235                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            9876027                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15661670                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    471482767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     937452915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10391333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5127893                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252779229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    221179191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505515387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      226307084                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          469624206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5127319                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2220                       # Transaction distribution
system.membus.trans_dist::CleanEvict        460844634                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           279876                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5043                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1569616                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1565779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     469624207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1408642900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1408642900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  30484449536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             30484449536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225171                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         471478742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               471478742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           471478742                       # Request fanout histogram
system.membus.respLayer1.occupancy       2415019811052                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1103319486083                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1080                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          540                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    714484.259259                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   893222.094366                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      5929000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            540                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3513553704000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    385821500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48213173                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48213173                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48213173                       # number of overall hits
system.cpu0.icache.overall_hits::total       48213173                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       160926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        160926                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       160926                       # number of overall misses
system.cpu0.icache.overall_misses::total       160926                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10599041496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10599041496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10599041496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10599041496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48374099                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48374099                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48374099                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48374099                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003327                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003327                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003327                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003327                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65862.828232                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65862.828232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65862.828232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65862.828232                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3594                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.289474                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148805                       # number of writebacks
system.cpu0.icache.writebacks::total           148805                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12121                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12121                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12121                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12121                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148805                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148805                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9833282998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9833282998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9833282998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9833282998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003076                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003076                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003076                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003076                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66081.670629                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66081.670629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66081.670629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66081.670629                       # average overall mshr miss latency
system.cpu0.icache.replacements                148805                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48213173                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48213173                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       160926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       160926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10599041496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10599041496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48374099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48374099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003327                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003327                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65862.828232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65862.828232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12121                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12121                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9833282998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9833282998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66081.670629                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66081.670629                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48362202                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148837                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           324.934002                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96897003                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96897003                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    188010252                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       188010252                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    188010252                       # number of overall hits
system.cpu0.dcache.overall_hits::total      188010252                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    216408744                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     216408744                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    216408744                       # number of overall misses
system.cpu0.dcache.overall_misses::total    216408744                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 19166308774357                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 19166308774357                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 19166308774357                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 19166308774357                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404418996                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404418996                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404418996                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404418996                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.535110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.535110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.535110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.535110                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88565.315893                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88565.315893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88565.315893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88565.315893                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5420939618                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       843410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107696660                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13604                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.335262                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.997207                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126109266                       # number of writebacks
system.cpu0.dcache.writebacks::total        126109266                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     90134142                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     90134142                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     90134142                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     90134142                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126274602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126274602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126274602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126274602                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12544792728228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12544792728228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12544792728228                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12544792728228                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312237                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312237                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312237                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312237                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99345.335717                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99345.335717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99345.335717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99345.335717                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126109177                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168931356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168931356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    209352681                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    209352681                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18720864607500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18720864607500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378284037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378284037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.553427                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.553427                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89422.616983                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89422.616983                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     84697935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     84697935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124654746                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124654746                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12444094264500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12444094264500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99828.483582                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99828.483582                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19078896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19078896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7056063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7056063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 445444166857                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 445444166857                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26134959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26134959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.269986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.269986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63129.278587                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63129.278587                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5436207                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5436207                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1619856                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1619856                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100698463728                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100698463728                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061980                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061980                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62165.071295                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62165.071295                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5482                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5482                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1700                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1700                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69718000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69718000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.236703                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.236703                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41010.588235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41010.588235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1604                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1604                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           96                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1297500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1297500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13515.625000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13515.625000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4214                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4214                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2309                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2309                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11193500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11193500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6523                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6523                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.353978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.353978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4847.769597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4847.769597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2308                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2308                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8886500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8886500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.353825                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.353825                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3850.303293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3850.303293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196348                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196348                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5336394999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5336394999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201581                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201581                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974040                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974040                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27178.249837                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27178.249837                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196348                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196348                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5140046999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5140046999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974040                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974040                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26178.249837                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26178.249837                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979161                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          314583252                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126345392                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.489867                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979161                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999349                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999349                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935613924                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935613924                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12376231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12455583                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24882720                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42016                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12376231                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8890                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12455583                       # number of overall hits
system.l2.overall_hits::total                24882720                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113733446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113469292                       # number of demand (read+write) misses
system.l2.demand_misses::total              227335377                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106790                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113733446                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25849                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113469292                       # number of overall misses
system.l2.overall_misses::total             227335377                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9143596867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 12154491057408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2253559471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 12123809592246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     24289697805992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9143596867                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 12154491057408                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2253559471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 12123809592246                       # number of overall miss cycles
system.l2.overall_miss_latency::total    24289697805992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126109677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125924875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252218097                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126109677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125924875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252218097                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.717646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.901861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.744092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901087                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.901344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.717646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.901861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.744092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901087                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.901344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85622.219936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106868.221134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87181.688692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106846.613551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106845.217522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85622.219936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106868.221134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87181.688692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106846.613551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106845.217522                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           33477095                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1390684                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.072395                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 252845596                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5127304                       # number of writebacks
system.l2.writebacks::total                   5127304                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7727126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7842512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            15570792                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7727126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7842512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           15570792                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    106006320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    105626780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         211764585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    106006320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    105626780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    265401806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        477166391                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8049297374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10585334147232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1977927477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10550801596759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 21146162968842                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8049297374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10585334147232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1977927477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10550801596759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 23276458929430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 44422621898272                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.714118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.840588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.725985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.838808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839609                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.714118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.840588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.725985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.838808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.891880                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75747.399181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99855.689238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78426.941990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99887.562574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99856.937688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75747.399181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99855.689238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78426.941990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99887.562574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87702.714915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93096.711621                       # average overall mshr miss latency
system.l2.replacements                      685943262                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6713041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6713041                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           15                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             15                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6713056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6713056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235494693                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235494693                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2220                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2220                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235496913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235496913                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2220                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2220                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    265401806                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      265401806                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 23276458929430                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 23276458929430                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87702.714915                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87702.714915                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11487                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           11266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22753                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         33168                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         30550                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              63718                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    228878500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    254178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    483056500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        44655                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            86471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.742761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.730582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.736871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6900.581886                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8320.065466                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7581.162309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2533                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2824                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5357                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        30635                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        27726                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         58361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    721905658                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    672272189                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1394177847                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.686037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.663048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.674920                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23564.735042                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24246.995203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23888.861517                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           61                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        85500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       587000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       672500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            240                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.847222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.904167                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1401.639344                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3762.820513                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3099.078341                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          209                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1287000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4487500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.886905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.870833                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21479.865772                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21471.291866                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           582341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           585300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1167641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1014797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         988220                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2003017                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  91808596886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  90361606831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  182170203717                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1597138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1573520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3170658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.635385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.628031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.631735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90469.913575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91438.755369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90947.906941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       223817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       216744                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           440561                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       790980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       771476                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1562456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70051822119                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68883096182                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138934918301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.495248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.490287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88563.329185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89287.412936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88920.851724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           132639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9143596867                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2253559471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11397156338                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.717646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.744092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.722651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85622.219936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87181.688692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85926.132872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          629                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1154                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8049297374                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1977927477                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10027224851                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.714118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.725985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.716364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75747.399181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78426.941990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76261.359478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11793890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11870283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23664173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112718649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    112481072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       225199721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 12062682460522                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 12033447985415                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 24096130445937                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124512539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124351355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248863894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.905279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.904542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107015.853788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106981.981692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106998.935607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7503309                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      7625768                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     15129077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    105215340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    104855304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    210070644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10515282325113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10481918500577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20997200825690                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.845018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.843218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.844119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99940.582097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99965.553489                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99953.046394                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   738308026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 685943326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.304149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.011407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.367145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.338834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.975016                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.348502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.390235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4642095846                       # Number of tag accesses
system.l2.tags.data_accesses               4642095846                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6801024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6789460288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1614080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6765530432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  16592753216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        30156159040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6801024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1614080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8415104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328148416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328148416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      106085317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      105711413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    259261769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           471189985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5127319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5127319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1935441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1932150579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           459336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1925340599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4721980300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8581866256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1935441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       459336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2394778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93384765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93384765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93384765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1935441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1932150579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          459336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1925340599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4721980300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8675251021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3333559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 105162695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 104798363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 258832003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003716915750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       208072                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       208072                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           651516909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3146334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   471189986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5129539                       # Number of write requests accepted
system.mem_ctrls.readBursts                 471189986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5129539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2265438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1795980                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21625926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          18603012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          18023612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          15343024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16045859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          14498321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          13639949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          39523771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          51192552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          55550132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         38579899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         44480235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         41010507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         30512844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         26510810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         23784095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            213739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            261939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           264024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168715                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 18651349641887                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2344622740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            27443684916887                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39774.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58524.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                403242090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3060450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             471189986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5129539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3814102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8077136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15506573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                28551780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                45810893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                57791000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                54195985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                46714749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                41640831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                37978066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               37123063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               40356252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               24312472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               10914001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7586769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                4930889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2567504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 873834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 134666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  43983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 112570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 114965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 117109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 119056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 123074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 125120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 128144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 128191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 130184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 131187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 132225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  18426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  18778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  40626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  66047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  81121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  86582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  87654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  87061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  86046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  84742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  83664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  82576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  81617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  80421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  79149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  78013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  77201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  80271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     65955564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.255808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.115533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.768869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5254004      7.97%      7.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20987545     31.82%     39.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8512680     12.91%     52.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5593187      8.48%     61.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4294687      6.51%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2672871      4.05%     71.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2208314      3.35%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1950856      2.96%     78.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     14481420     21.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     65955564                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       208072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2253.664275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    511.749331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4980.996040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       162874     78.28%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        15160      7.29%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         7277      3.50%     89.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4285      2.06%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3873      1.86%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2995      1.44%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2746      1.32%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2380      1.14%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1768      0.85%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1053      0.51%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          810      0.39%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          646      0.31%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          536      0.26%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          480      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          260      0.12%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          158      0.08%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          154      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          180      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          116      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          174      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           99      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           33      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           11      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        208072                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       208072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.221497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           205737     98.88%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              858      0.41%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1096      0.53%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              251      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        208072                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            30011171072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               144988032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               213347008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             30156159104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328290496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8540.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8581.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    66.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3513939514000                       # Total gap between requests
system.mem_ctrls.avgGap                       7377.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6801088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6730412480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1614080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6707095232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  16565248192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    213347008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1935459.603287358768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1915346701.660247325897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 459336.305672571820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1908711058.721377372742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4714152896.425536155701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60714479.134253956378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    106085317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    105711413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    259261769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5129539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3644390625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6172339795786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    929226474                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6153402489763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15113369014239                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 89713258436438                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34294.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58182.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36844.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58209.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58293.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17489536.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         300718186020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         159835521615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2224974468360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8799688080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     277387646640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1594555682700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6569044800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4572840238215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1301.342896                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3986467985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 117338260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3392614797515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         170204476680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          90465843765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1123146790080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8601427260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     277387646640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1579863122160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18941727360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3268611033945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        930.184202                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35465534398                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 117338260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3361135731102                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2324                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6502538.263113                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8108862.809872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1163    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     58928500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3506377073500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7562452000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47803943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47803943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47803943                       # number of overall hits
system.cpu1.icache.overall_hits::total       47803943                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37334                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37334                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37334                       # number of overall misses
system.cpu1.icache.overall_misses::total        37334                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2580933500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2580933500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2580933500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2580933500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47841277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47841277                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47841277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47841277                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000780                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000780                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000780                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000780                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69130.912841                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69130.912841                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69130.912841                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69130.912841                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34739                       # number of writebacks
system.cpu1.icache.writebacks::total            34739                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2595                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2595                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2595                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2595                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34739                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34739                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34739                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2407329000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2407329000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2407329000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2407329000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000726                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000726                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000726                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000726                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69297.590604                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69297.590604                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69297.590604                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69297.590604                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34739                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47803943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47803943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37334                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37334                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2580933500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2580933500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47841277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47841277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000780                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000780                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69130.912841                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69130.912841                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2595                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2595                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34739                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2407329000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2407329000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000726                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000726                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69297.590604                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69297.590604                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48206563                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34771                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1386.401398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95717293                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95717293                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    186795231                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       186795231                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    186795231                       # number of overall hits
system.cpu1.dcache.overall_hits::total      186795231                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    217452897                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     217452897                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    217452897                       # number of overall misses
system.cpu1.dcache.overall_misses::total    217452897                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 19220191382758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19220191382758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 19220191382758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19220191382758                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404248128                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404248128                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404248128                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404248128                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.537919                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.537919                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.537919                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.537919                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88387.837770                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88387.837770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88387.837770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88387.837770                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5403351847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       827276                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107384782                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13593                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.317668                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.860443                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125915291                       # number of writebacks
system.cpu1.dcache.writebacks::total        125915291                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     91361515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     91361515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     91361515                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     91361515                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126091382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126091382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126091382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126091382                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12514329023945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12514329023945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12514329023945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12514329023945                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311916                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311916                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311916                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311916                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99248.091546                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99248.091546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99248.091546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99248.091546                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125915201                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    168074062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      168074062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    210393472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    210393472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 18772654681000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 18772654681000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378467534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378467534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.555909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.555909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89226.412315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89226.412315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     85892992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     85892992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124500480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124500480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12415360355500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12415360355500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99721.385456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99721.385456                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18721169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18721169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7059425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7059425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 447536701758                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 447536701758                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25780594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25780594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273827                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273827                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63395.630913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63395.630913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5468523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5468523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1590902                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1590902                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  98968668445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  98968668445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061709                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061709                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62209.154583                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62209.154583                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6809                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6809                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1526                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1526                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78194500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78194500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.183083                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.183083                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51241.480996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51241.480996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1352                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1352                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          174                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          174                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.020876                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020876                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10752.873563                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10752.873563                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4473                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4473                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2764                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2764                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16026000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16026000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7237                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7237                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.381926                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.381926                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5798.118669                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5798.118669                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2762                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2762                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13264000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13264000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.381650                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.381650                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4802.317161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4802.317161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3811                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3811                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5350005999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5350005999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198250                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198250                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980777                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980777                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27515.086989                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27515.086989                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5155566999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5155566999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980777                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980777                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26515.086989                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26515.086989                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.967103                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          313185498                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126159817                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.482450                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.967103                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935083689                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935083689                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3513939525500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249339929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11840360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245494661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       680816321                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        388977854                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          302976                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5069                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         308045                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3348942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3348942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249156385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       446416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378762167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378196803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757509603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19047040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16142006656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4446592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16117762048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32283262336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1075613750                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358287424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1328069205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1090969656     82.15%     82.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1              231971656     17.47%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5127893      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1328069205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505122942311                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189824302113                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         223413587                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189548066699                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52407401                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           241582                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
