{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650043959235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650043959235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:02:39 2022 " "Processing started: Fri Apr 15 23:02:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650043959235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043959235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signextender6bit -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off signextender6bit -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043959235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650043959447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650043959447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650043966563 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650043966563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitextender-behavior " "Found design unit 1: bitextender-behavior" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650043966563 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitextender " "Found entity 1: bitextender" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650043966563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650043966582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender bitextender:add_instance " "Elaborating entity \"bitextender\" for hierarchy \"bitextender:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/DUT.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650043966582 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op SE6.vhd(14) " "VHDL Process Statement warning at SE6.vhd(14): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] SE6.vhd(14) " "Inferred latch for \"Op\[0\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] SE6.vhd(14) " "Inferred latch for \"Op\[1\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] SE6.vhd(14) " "Inferred latch for \"Op\[2\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] SE6.vhd(14) " "Inferred latch for \"Op\[3\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] SE6.vhd(14) " "Inferred latch for \"Op\[4\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] SE6.vhd(14) " "Inferred latch for \"Op\[5\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] SE6.vhd(14) " "Inferred latch for \"Op\[6\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] SE6.vhd(14) " "Inferred latch for \"Op\[7\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] SE6.vhd(14) " "Inferred latch for \"Op\[8\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] SE6.vhd(14) " "Inferred latch for \"Op\[9\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] SE6.vhd(14) " "Inferred latch for \"Op\[10\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] SE6.vhd(14) " "Inferred latch for \"Op\[11\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] SE6.vhd(14) " "Inferred latch for \"Op\[12\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] SE6.vhd(14) " "Inferred latch for \"Op\[13\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] SE6.vhd(14) " "Inferred latch for \"Op\[14\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] SE6.vhd(14) " "Inferred latch for \"Op\[15\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309 (2)/Project_309/6bitsignextender/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966588 "|DUT|bitextender:add_instance"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650043966722 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650043966722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650043966722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650043966749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:02:46 2022 " "Processing ended: Fri Apr 15 23:02:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650043966749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650043966749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650043966749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650043966749 ""}
