set_max_delay 4.0 -from clk1 -through adder1 -rise_through * -rise_to port1 -probe -reset_path
