<profile>

<section name = "Vitis HLS Report for 'Distance_Point_Line_Square'" level="0">
<item name = "Date">Thu Dec  5 15:29:02 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">contour_approximation</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.754 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">24, 24, 0.240 us, 0.240 us, 24, 24, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 982, 2064, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 281, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U13">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U14">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fdiv_32ns_32ns_32_12_no_dsp_1_U19">fdiv_32ns_32ns_32_12_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U15">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U16">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U17">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U18">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">117, 26, 1, 26</column>
<column name="ap_return">9, 2, 32, 64</column>
<column name="grp_fu_44_p0">14, 3, 32, 96</column>
<column name="grp_fu_44_p1">14, 3, 32, 96</column>
<column name="grp_fu_53_p0">20, 4, 32, 128</column>
<column name="grp_fu_53_p1">20, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add9_reg_156">32, 0, 32, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_return_preg">32, 0, 32, 0</column>
<column name="div_reg_166">32, 0, 32, 0</column>
<column name="mul1_reg_141">32, 0, 32, 0</column>
<column name="mul5_reg_146">32, 0, 32, 0</column>
<column name="mul8_reg_151">32, 0, 32, 0</column>
<column name="reg_80">32, 0, 32, 0</column>
<column name="reg_86">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, Distance_Point_Line_Square, return value</column>
<column name="p_val">in, 64, ap_none, p_val, scalar</column>
<column name="l_a_val">in, 32, ap_none, l_a_val, scalar</column>
<column name="l_b_val">in, 32, ap_none, l_b_val, scalar</column>
<column name="l_c_val">in, 32, ap_none, l_c_val, scalar</column>
</table>
</item>
</section>
</profile>
