// Seed: 1847813163
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  always #1;
  assign id_5 = id_4[1==1];
  always @(posedge 1 or posedge id_2);
  assign id_2 = 1;
endmodule
