// Seed: 2379985062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = !id_4;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    output wand id_10,
    input wand id_11,
    output wor id_12,
    input supply1 id_13
);
  assign id_9#(.id_13(id_8 | id_4)) = id_6;
  uwire id_15;
  supply1 id_16, id_17, id_18, id_19 = 1;
  module_0(
      id_19, id_19, id_17, id_18, id_18
  );
  assign id_3 = id_15;
endmodule
