# --------------------------------------------------------------------------
#
# MiSTer project
#
# WARNING WARNING WARNING:
# Do not add files to project in Quartus IDE! It will mess this file!
# Add the files manually to files.qip file.
#
# --------------------------------------------------------------------------

set_global_assignment -name TOP_LEVEL_ENTITY sys_top

set_global_assignment -name LAST_QUARTUS_VERSION "17.0.2 Lite Edition"

set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name SAVE_DISK_SPACE OFF
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE ON
set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name MUX_RESTRUCTURE ON
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS ON
set_global_assignment -name AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON
set_global_assignment -name PRE_MAPPING_RESYNTHESIS ON
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name ECO_OPTIMIZE_TIMING ON
set_global_assignment -name PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT MEDIUM
set_global_assignment -name SEED 1

source sys/sys.tcl
set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEBA6U23I7
set_global_assignment -name DEVICE_FILTER_PACKAGE UFBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_location_assignment PIN_U9 -to ADC_CONVST
set_location_assignment PIN_V10 -to ADC_SCK
set_location_assignment PIN_AC4 -to ADC_SDI
set_location_assignment PIN_AD4 -to ADC_SDO
set_location_assignment PIN_U14 -to IO_SCL
set_location_assignment PIN_AG9 -to IO_SDA
set_location_assignment PIN_AF17 -to USER_IO[6]
set_location_assignment PIN_AF15 -to USER_IO[5]
set_location_assignment PIN_AG16 -to USER_IO[4]
set_location_assignment PIN_AH11 -to USER_IO[3]
set_location_assignment PIN_AH12 -to USER_IO[2]
set_location_assignment PIN_AH9 -to USER_IO[1]
set_location_assignment PIN_AG11 -to USER_IO[0]
set_location_assignment PIN_AH7 -to SDCD_SPDIF
set_location_assignment PIN_Y11 -to SDRAM_A[0]
set_location_assignment PIN_AA26 -to SDRAM_A[1]
set_location_assignment PIN_AA13 -to SDRAM_A[2]
set_location_assignment PIN_AA11 -to SDRAM_A[3]
set_location_assignment PIN_W11 -to SDRAM_A[4]
set_location_assignment PIN_Y19 -to SDRAM_A[5]
set_location_assignment PIN_AB23 -to SDRAM_A[6]
set_location_assignment PIN_AC23 -to SDRAM_A[7]
set_location_assignment PIN_AC22 -to SDRAM_A[8]
set_location_assignment PIN_C12 -to SDRAM_A[9]
set_location_assignment PIN_AB26 -to SDRAM_A[10]
set_location_assignment PIN_AD17 -to SDRAM_A[11]
set_location_assignment PIN_D12 -to SDRAM_A[12]
set_location_assignment PIN_Y17 -to SDRAM_BA[0]
set_location_assignment PIN_AB25 -to SDRAM_BA[1]
set_location_assignment PIN_E8 -to SDRAM_DQ[0]
set_location_assignment PIN_V12 -to SDRAM_DQ[1]
set_location_assignment PIN_D11 -to SDRAM_DQ[2]
set_location_assignment PIN_W12 -to SDRAM_DQ[3]
set_location_assignment PIN_AH13 -to SDRAM_DQ[4]
set_location_assignment PIN_D8 -to SDRAM_DQ[5]
set_location_assignment PIN_AH14 -to SDRAM_DQ[6]
set_location_assignment PIN_AF7 -to SDRAM_DQ[7]
set_location_assignment PIN_AE24 -to SDRAM_DQ[8]
set_location_assignment PIN_AD23 -to SDRAM_DQ[9]
set_location_assignment PIN_AE6 -to SDRAM_DQ[10]
set_location_assignment PIN_AE23 -to SDRAM_DQ[11]
set_location_assignment PIN_AG14 -to SDRAM_DQ[12]
set_location_assignment PIN_AD5 -to SDRAM_DQ[13]
set_location_assignment PIN_AF4 -to SDRAM_DQ[14]
set_location_assignment PIN_AH3 -to SDRAM_DQ[15]
set_location_assignment PIN_AG13 -to SDRAM_DQML
set_location_assignment PIN_AF13 -to SDRAM_DQMH
set_location_assignment PIN_AD20 -to SDRAM_CLK
set_location_assignment PIN_AG10 -to SDRAM_CKE
set_location_assignment PIN_AA19 -to SDRAM_nWE
set_location_assignment PIN_AA18 -to SDRAM_nCAS
set_location_assignment PIN_Y18 -to SDRAM_nCS
set_location_assignment PIN_W14 -to SDRAM_nRAS
set_location_assignment PIN_AE15 -to SD_SPI_CS
set_location_assignment PIN_AH8 -to SD_SPI_MISO
set_location_assignment PIN_AG8 -to SD_SPI_CLK
set_location_assignment PIN_U13 -to SD_SPI_MOSI
set_location_assignment PIN_V11 -to FPGA_CLK1_50
set_location_assignment PIN_Y13 -to FPGA_CLK2_50
set_location_assignment PIN_E11 -to FPGA_CLK3_50
set_location_assignment PIN_U10 -to HDMI_I2C_SCL
set_location_assignment PIN_AA4 -to HDMI_I2C_SDA
set_location_assignment PIN_T13 -to HDMI_I2S
set_location_assignment PIN_T11 -to HDMI_LRCLK
set_location_assignment PIN_U11 -to HDMI_MCLK
set_location_assignment PIN_T12 -to HDMI_SCLK
set_location_assignment PIN_AG5 -to HDMI_TX_CLK
set_location_assignment PIN_AD19 -to HDMI_TX_DE
set_location_assignment PIN_AD12 -to HDMI_TX_D[0]
set_location_assignment PIN_AE12 -to HDMI_TX_D[1]
set_location_assignment PIN_W8 -to HDMI_TX_D[2]
set_location_assignment PIN_Y8 -to HDMI_TX_D[3]
set_location_assignment PIN_AD11 -to HDMI_TX_D[4]
set_location_assignment PIN_AD10 -to HDMI_TX_D[5]
set_location_assignment PIN_AE11 -to HDMI_TX_D[6]
set_location_assignment PIN_Y5 -to HDMI_TX_D[7]
set_location_assignment PIN_AF10 -to HDMI_TX_D[8]
set_location_assignment PIN_Y4 -to HDMI_TX_D[9]
set_location_assignment PIN_AE9 -to HDMI_TX_D[10]
set_location_assignment PIN_AB4 -to HDMI_TX_D[11]
set_location_assignment PIN_AE7 -to HDMI_TX_D[12]
set_location_assignment PIN_AF6 -to HDMI_TX_D[13]
set_location_assignment PIN_AF8 -to HDMI_TX_D[14]
set_location_assignment PIN_AF5 -to HDMI_TX_D[15]
set_location_assignment PIN_AE4 -to HDMI_TX_D[16]
set_location_assignment PIN_AH2 -to HDMI_TX_D[17]
set_location_assignment PIN_AH4 -to HDMI_TX_D[18]
set_location_assignment PIN_AH5 -to HDMI_TX_D[19]
set_location_assignment PIN_AH6 -to HDMI_TX_D[20]
set_location_assignment PIN_AG6 -to HDMI_TX_D[21]
set_location_assignment PIN_AF9 -to HDMI_TX_D[22]
set_location_assignment PIN_AE8 -to HDMI_TX_D[23]
set_location_assignment PIN_T8 -to HDMI_TX_HS
set_location_assignment PIN_AF11 -to HDMI_TX_INT
set_location_assignment PIN_V13 -to HDMI_TX_VS
set_location_assignment PIN_AH17 -to KEY[0]
set_location_assignment PIN_AH16 -to KEY[1]
set_location_assignment PIN_W15 -to LED[0]
set_location_assignment PIN_AA24 -to LED[1]
set_location_assignment PIN_V16 -to LED[2]
set_location_assignment PIN_V15 -to LED[3]
set_location_assignment PIN_AF26 -to LED[4]
set_location_assignment PIN_AE26 -to LED[5]
set_location_assignment PIN_Y16 -to LED[6]
set_location_assignment PIN_AA23 -to LED[7]
set_location_assignment PIN_Y24 -to SW[0]
set_location_assignment PIN_W24 -to SW[1]
set_location_assignment PIN_W21 -to SW[2]
set_location_assignment PIN_W20 -to SW[3]
set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:sys/build_id.tcl"
source sys/sys_analog.tcl
set_location_assignment PIN_AF25 -to SDIO_DAT[0]
set_location_assignment PIN_AF23 -to SDIO_DAT[1]
set_location_assignment PIN_AD26 -to SDIO_DAT[2]
set_location_assignment PIN_AF28 -to SDIO_DAT[3]
set_location_assignment PIN_AF27 -to SDIO_CMD
set_location_assignment PIN_AH26 -to SDIO_CLK
set_location_assignment PIN_AE17 -to VGA_R[0]
set_location_assignment PIN_AE20 -to VGA_R[1]
set_location_assignment PIN_AF20 -to VGA_R[2]
set_location_assignment PIN_AH18 -to VGA_R[3]
set_location_assignment PIN_AH19 -to VGA_R[4]
set_location_assignment PIN_AF21 -to VGA_R[5]
set_location_assignment PIN_AE19 -to VGA_G[0]
set_location_assignment PIN_AG15 -to VGA_G[1]
set_location_assignment PIN_AF18 -to VGA_G[2]
set_location_assignment PIN_AG18 -to VGA_G[3]
set_location_assignment PIN_AG19 -to VGA_G[4]
set_location_assignment PIN_AG20 -to VGA_G[5]
set_location_assignment PIN_AG21 -to VGA_B[0]
set_location_assignment PIN_AA20 -to VGA_B[1]
set_location_assignment PIN_AE22 -to VGA_B[2]
set_location_assignment PIN_AF22 -to VGA_B[3]
set_location_assignment PIN_AH23 -to VGA_B[4]
set_location_assignment PIN_AH21 -to VGA_B[5]
set_location_assignment PIN_AH22 -to VGA_HS
set_location_assignment PIN_AG24 -to VGA_VS
set_location_assignment PIN_AH27 -to VGA_EN
set_location_assignment PIN_AC24 -to AUDIO_L
set_location_assignment PIN_AE25 -to AUDIO_R
set_location_assignment PIN_AG26 -to AUDIO_SPDIF
set_location_assignment PIN_Y15 -to LED_USER
set_location_assignment PIN_AA15 -to LED_HDD
set_location_assignment PIN_AG28 -to LED_POWER
set_location_assignment PIN_AH24 -to BTN_USER
set_location_assignment PIN_AG25 -to BTN_OSD
set_location_assignment PIN_AG23 -to BTN_RESET
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[*]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ARDUINO_IO[*]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to ARDUINO_IO[*]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IO_S*
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to IO_S*
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to IO_S*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USER_IO[*]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to USER_IO[*]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to USER_IO[*]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to SDCD_SPDIF
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDCD_SPDIF
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SDCD_SPDIF
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM_*
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to SDRAM_*
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to SDRAM_*
set_instance_assignment -name FAST_OUTPUT_ENABLE_REGISTER ON -to SDRAM_DQ[*]
set_instance_assignment -name FAST_INPUT_REGISTER ON -to SDRAM_DQ[*]
set_instance_assignment -name ALLOW_SYNCH_CTRL_USAGE OFF -to *|SDRAM_*
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to SD_SPI*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_SPI*
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SD_SPI*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK1_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK2_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK3_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_I2C_*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_I2S
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_LRCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_MCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_TX_*
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HDMI_TX_D[*]
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HDMI_TX_DE
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HDMI_TX_HS
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HDMI_TX_VS
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HDMI_TX_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]
set_hps_location_assignment HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 -to spi
set_hps_location_assignment HPSINTERFACEPERIPHERALUART_X52_Y67_N111 -to uart
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to SDIO_*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDIO_*
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SDIO_DAT[*]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SDIO_CMD
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to VGA_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_*
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to VGA_*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUDIO_*
set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to AUDIO_*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED_*
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BTN_*
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to BTN_*
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH testbench_1 -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME testbench_1 -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id testbench_1
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb -section_id testbench_1
set_global_assignment -name EDA_TEST_BENCH_FILE testbench_1.v -section_id testbench_1
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_timers.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_single_acc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_sh_rst.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_sh.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_reg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_pm.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_pg_sum.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_pg_rhy.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_pg_inc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_pg_comb.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_pg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_op.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_noise.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_mmr.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_logsin.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_lfo.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_exprom.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg_step.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg_pure.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg_final.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg_ctrl.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg_comb.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg_cnt.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_eg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_div.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_csr.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl_acc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt49_noise.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt49_exp.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt49_eg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt49_div.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt49_cen.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt49.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_top.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_timers.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_sumch.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_single_acc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_sh24.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_sh_rst.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_sh.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_rst.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_reg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pm.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pg_sum.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pg_inc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pg_dt.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pg_comb.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pcm_interpol.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_pcm.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_op.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_mod.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_mmr.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_logsin.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_lfo.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_kon.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_exprom.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg_step.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg_pure.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg_final.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg_ctrl.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg_comb.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg_cnt.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_eg.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_dout.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_div.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_csr.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12_acc.v"
set_global_assignment -name VHDL_FILE "jt-audio/jt12.vhd"
set_global_assignment -name VERILOG_FILE "jt-audio/jt12.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt10_acc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt10.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt03_acc.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jtopl.v"
set_global_assignment -name VERILOG_FILE "jt-audio/jt03.v"
set_global_assignment -name VHDL_FILE t80/T80a.vhd
set_global_assignment -name VHDL_FILE t80/T80_Pack.vhd
set_global_assignment -name VERILOG_FILE testbench_1.v
set_global_assignment -name VHDL_FILE t80/T80_Reg.vhd
set_global_assignment -name VHDL_FILE t80/T80_MCode.vhd
set_global_assignment -name VHDL_FILE t80/T80_ALU.vhd
set_global_assignment -name VHDL_FILE t80/T80.vhd
set_global_assignment -name CDF_FILE jtag.cdf
set_global_assignment -name QIP_FILE sys/sys.qip
set_global_assignment -name SYSTEMVERILOG_FILE SuperJacob.sv
set_global_assignment -name VERILOG_FILE SyncGen.v
set_global_assignment -name VERILOG_FILE createRGB.v
set_global_assignment -name VERILOG_FILE z80_data_tristate.v
set_global_assignment -name VERILOG_FILE io_interface.v
set_global_assignment -name VERILOG_FILE z80_clk_ctrl.v
set_global_assignment -name QIP_FILE character_rom.qip
set_global_assignment -name QIP_FILE blk_mem_tilemap.qip
set_global_assignment -name QIP_FILE character_ram.qip
set_global_assignment -name QIP_FILE line_store_ram_1bit.qip
set_global_assignment -name VERILOG_FILE videoInterface.v
set_global_assignment -name QIP_FILE tempram.qip
set_global_assignment -name BDF_FILE Block1.bdf
set_global_assignment -name SIP_FILE mypll2.sip
set_global_assignment -name VERILOG_FILE spitxdata.v
set_global_assignment -name VERILOG_FILE spirxdata.v
set_global_assignment -name VERILOG_FILE spicmd.v
set_global_assignment -name VERILOG_FILE llsdspi.v
set_global_assignment -name VERILOG_FILE sdspi.v
set_global_assignment -name VHDL_FILE debounce.vhd
set_global_assignment -name VHDL_FILE ps2_keyboard.vhd
set_global_assignment -name VHDL_FILE ps2_keyboard_to_ascii.vhd
set_global_assignment -name VERILOG_FILE keyboard_matrix.v
set_global_assignment -name VERILOG_FILE clk1mhz.v
set_global_assignment -name SYSTEMVERILOG_FILE sid_filters.sv
set_global_assignment -name SYSTEMVERILOG_FILE sid_envelope.sv
set_global_assignment -name SYSTEMVERILOG_FILE sid_voice.sv
set_global_assignment -name SYSTEMVERILOG_FILE sid8580.sv
set_global_assignment -name VERILOG_FILE pwm.v
set_global_assignment -name SYSTEMVERILOG_FILE sdram.sv
set_global_assignment -name QIP_FILE vram.qip
set_global_assignment -name QIP_FILE spr_ram.qip
set_global_assignment -name QIP_FILE spr_attr.qip
set_global_assignment -name QIP_FILE spr_patt_ram.qip
set_global_assignment -name VERILOG_FILE SpriteDMA.v
set_global_assignment -name VERILOG_FILE sprite_gen.v
set_global_assignment -name QIP_FILE vram2port.qip
set_global_assignment -name QIP_FILE sjpll.qip
set_global_assignment -name SIP_FILE sjpll.sip
set_global_assignment -name QIP_FILE z80_rom.qip
set_global_assignment -name QIP_FILE palette_ram.qip
set_global_assignment -name QIP_FILE line_store_ram.qip
set_global_assignment -name VERILOG_FILE ay_clock_div.v
set_global_assignment -name QIP_FILE palette_ram_TDP.qip
set_global_assignment -name SYSTEMVERILOG_FILE rom_interface.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top