<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:27.293+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_BREADY' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:26.486+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWUSER' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.344+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWREGION' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.324+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWQOS' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.310+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWPROT' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.291+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWCACHE' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.280+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWLOCK' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.268+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWBURST' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.259+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWSIZE' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.239+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWLEN' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.226+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWID' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.216+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWADDR' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.195+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWVALID' to 0." projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:24.181+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_88_1_VITIS_LOOP_90_2'): Unable to schedule bus request operation ('gmem_load_4_req', src/common.c:93) on port 'gmem' (src/common.c:93) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:12.890+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 166, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="vitishls" solutionName="solution1" date="2022-11-22T23:34:08.402+0000" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
