### Hi there 👋, I am Sudhee
#### RTL Design enthusiastic learner

Skills: Verilog / SystemVerilog / Makefile / C

- 🔭 I’m currently working on SystemVerilog for Design and Synthesis. 
- 🌱 I’m currently learning SystemVerilog for RTL 
- 👯 I’m looking to collaborate on ASIC/FPGA/SOC Design or anything related to digital design. 
- 💬 Ask me about Verilog, SystemVerilog 
- 📫 How to reach me: snbkademane01@gmail.com 
- 😄 Pronouns: He/Him 

<!---
- 👋 Hi, I’m @snbk001 (Sudhee)
- 👀 I’m interested in RTL/ASIC/FPGA/SOC Design.
- 🌱 I’m currently learning SystemVerilog for Design and Synthesis.
- 💞️ I’m looking to collaborate on ASIC/FPGA/SOC Design or anything related to digital design.
- 📫 Reach me at snbkademane01@gmail.com
--->

<!---
snbk001/snbk001 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
