Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 27 16:28:33 2022
| Host         : DESKTOP-52T4KVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_control_sets_placed.rpt
| Design       : hdmi
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   114 |
|    Minimum number of control sets                        |   114 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   114 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |   108 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           12 |
| Yes          | No                    | No                     |              33 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------+---------------------------+------------------+----------------+--------------+
|   Clock Signal  |             Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_pixel_BUFG |                                      | mips/datapath/alu/en_next |                4 |              7 |         1.75 |
|  clk_pixel_BUFG | CounterY0                            |                           |                5 |             11 |         2.20 |
|  clk_pixel_BUFG |                                      | p_0_in                    |                5 |             11 |         2.20 |
|  clk_pixel_BUFG | getPix/str_reg_6208_6271_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG |                                      | encode_R/channel/SR[0]    |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5888_5951_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5952_6015_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5696_5759_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6016_6079_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5760_5823_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_576_639_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5824_5887_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6336_6399_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6400_6463_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6272_6335_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_832_895_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_640_703_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6080_6143_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6144_6207_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6720_6783_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6592_6655_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_64_127_0_2_i_1_n_0    |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6784_6847_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6528_6591_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6464_6527_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_6656_6719_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_704_767_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_960_1023_0_2_i_1_n_0  |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_768_831_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4864_4927_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_896_959_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5120_5183_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5184_5247_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5568_5631_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5376_5439_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5440_5503_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5632_5695_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5312_5375_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5248_5311_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5504_5567_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1088_1151_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1024_1087_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1152_1215_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_0_63_0_2_i_1_n_0      |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1216_1279_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1472_1535_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1408_1471_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_128_191_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1536_1599_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1344_1407_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1280_1343_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1728_1791_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_192_255_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1600_1663_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1792_1855_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1856_1919_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1664_1727_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1920_1983_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2112_2175_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2176_2239_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2240_2303_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2048_2111_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_1984_2047_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2304_2367_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2624_2687_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2752_2815_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2368_2431_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_256_319_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2432_2495_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2688_2751_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2560_2623_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2496_2559_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2880_2943_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3200_3263_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2816_2879_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_2944_3007_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3072_3135_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3136_3199_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3008_3071_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3264_3327_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3584_3647_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3328_3391_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3392_3455_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3520_3583_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3456_3519_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_320_383_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3776_3839_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3968_4031_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3712_3775_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3904_3967_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_384_447_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3648_3711_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_3840_3903_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4352_4415_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4096_4159_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4160_4223_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4224_4287_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4288_4351_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4032_4095_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4672_4735_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4736_4799_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4480_4543_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4800_4863_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_448_511_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4608_4671_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4416_4479_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4544_4607_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4928_4991_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_512_575_0_2_i_1_n_0   |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_5056_5119_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | getPix/str_reg_4992_5055_0_2_i_1_n_0 |                           |                3 |             12 |         4.00 |
|  clk_pixel_BUFG | mips/datapath/ADDRC[0]               |                           |                6 |             22 |         3.67 |
|  clk_pixel_BUFG |                                      |                           |               61 |             85 |         1.39 |
|  clk_pixel_BUFG | mips/datapath/regs/en_write          |                           |               11 |             88 |         8.00 |
+-----------------+--------------------------------------+---------------------------+------------------+----------------+--------------+


