{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663519913096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663519913097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 19 00:51:52 2022 " "Processing started: Mon Sep 19 00:51:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663519913097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663519913097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663519913097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1663519913601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "shiftRows.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/shiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "mixColumns.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913677 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new keyExpansion.v(14) " "Verilog HDL Declaration warning at keyExpansion.v(14): \"new\" is SystemVerilog-2005 keyword" {  } { { "keyExpansion.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/keyExpansion.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1663519913679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExpansion " "Found entity 1: keyExpansion" {  } { { "keyExpansion.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/keyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversesubbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file inversesubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseSubBytes " "Found entity 1: inverseSubBytes" {  } { { "inverseSubBytes.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseSubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseShiftRows " "Found entity 1: inverseShiftRows" {  } { { "inverseShiftRows.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversesbox.v 1 1 " "Found 1 design units, including 1 entities, in source file inversesbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseSbox " "Found entity 1: inverseSbox" {  } { { "inverseSbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseSbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversemixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file inversemixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseMixColumns " "Found entity 1: inverseMixColumns" {  } { { "inverseMixColumns.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encryptround.v 1 1 " "Found 1 design units, including 1 entities, in source file encryptround.v" { { "Info" "ISGN_ENTITY_NAME" "1 encryptRound " "Found entity 1: encryptRound" {  } { { "encryptRound.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryptround.v 1 1 " "Found 1 design units, including 1 entities, in source file decryptround.v" { { "Info" "ISGN_ENTITY_NAME" "1 decryptRound " "Found entity 1: decryptRound" {  } { { "decryptRound.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Encrypt " "Found entity 1: AES_Encrypt" {  } { { "AES_Encrypt.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Decrypt " "Found entity 1: AES_Decrypt" {  } { { "AES_Decrypt.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Decrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_data_tb " "Found entity 1: aes_data_tb" {  } { { "aes_data_tb.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/aes_data_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addRoundKey.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/addRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_128x32.v(19) " "Verilog HDL information at ram_128x32.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "ram_128x32.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1663519913705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_128x32 " "Found entity 1: ram_128x32" {  } { { "ram_128x32.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663519913714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663519913714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663519913717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663519913717 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "port_b_out packed rs232.v(11) " "Verilog HDL Port Declaration warning at rs232.v(11): data type declaration for \"port_b_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1663519913726 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "port_b_out rs232.v(4) " "HDL info at rs232.v(4): see declaration for object \"port_b_out\"" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519913726 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_out packed RX_code.v(9) " "Verilog HDL Port Declaration warning at RX_code.v(9): data type declaration for \"data_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1663519913726 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"data_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519913727 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_out packed RX_code.v(10) " "Verilog HDL Port Declaration warning at RX_code.v(10): data type declaration for \"ram_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1663519913727 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"ram_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519913727 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_in packed TX_code.v(7) " "Verilog HDL Port Declaration warning at TX_code.v(7): data type declaration for \"data_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1663519913728 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_in TX_code.v(4) " "HDL info at TX_code.v(4): see declaration for object \"data_in\"" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519913728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1663519913793 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.v(12) " "Output port \"HEX0\" at mcu.v(12) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663519913794 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.v(13) " "Output port \"HEX1\" at mcu.v(13) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663519913794 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663519913794 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663519913794 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.v(18) " "Output port \"LED\[9..8\]\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663519913794 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX_code.v(67) " "Verilog HDL assignment warning at RX_code.v(67): truncated value with size 32 to match size of target (13)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519913800 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 RX_code.v(80) " "Verilog HDL assignment warning at RX_code.v(80): truncated value with size 32 to match size of target (21)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519913800 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(87) " "Verilog HDL assignment warning at RX_code.v(87): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519913800 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(94) " "Verilog HDL assignment warning at RX_code.v(94): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519913801 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_128x32 rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM " "Elaborating entity \"ram_128x32\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\"" {  } { { "RX_code.v" "RAM" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes " "Elaborating entity \"AES\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\"" {  } { { "ram_128x32.v" "aes" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Encrypt rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a " "Elaborating entity \"AES_Encrypt\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\"" {  } { { "AES.v" "a" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyExpansion rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|keyExpansion:ke " "Elaborating entity \"keyExpansion\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|keyExpansion:ke\"" {  } { { "AES_Encrypt.v" "ke" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|addRoundKey:addrk1 " "Elaborating entity \"addRoundKey\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|addRoundKey:addrk1\"" {  } { { "AES_Encrypt.v" "addrk1" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryptRound rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er " "Elaborating entity \"encryptRound\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\"" {  } { { "AES_Encrypt.v" "loop\[1\].er" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s " "Elaborating entity \"subBytes\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s\"" {  } { { "encryptRound.v" "s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s\|sbox:sub_Bytes\[0\].s " "Elaborating entity \"sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s\|sbox:sub_Bytes\[0\].s\"" {  } { { "subBytes.v" "sub_Bytes\[0\].s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/subBytes.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519913989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|shiftRows:r " "Elaborating entity \"shiftRows\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|shiftRows:r\"" {  } { { "encryptRound.v" "r" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixColumns rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|mixColumns:m " "Elaborating entity \"mixColumns\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|mixColumns:m\"" {  } { { "encryptRound.v" "m" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Decrypt rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2 " "Elaborating entity \"AES_Decrypt\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\"" {  } { { "AES.v" "a2" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryptRound rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr " "Elaborating entity \"decryptRound\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\"" {  } { { "AES_Decrypt.v" "loop\[1\].dr" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Decrypt.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseShiftRows rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseShiftRows:r " "Elaborating entity \"inverseShiftRows\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseShiftRows:r\"" {  } { { "decryptRound.v" "r" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseSubBytes rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s " "Elaborating entity \"inverseSubBytes\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s\"" {  } { { "decryptRound.v" "s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseSbox rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s\|inverseSbox:sub_Bytes\[0\].s " "Elaborating entity \"inverseSbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s\|inverseSbox:sub_Bytes\[0\].s\"" {  } { { "inverseSubBytes.v" "sub_Bytes\[0\].s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseSubBytes.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseMixColumns rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseMixColumns:m " "Elaborating entity \"inverseMixColumns\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseMixColumns:m\"" {  } { { "decryptRound.v" "m" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663519914584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX_code.v(53) " "Verilog HDL assignment warning at TX_code.v(53): truncated value with size 32 to match size of target (13)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519914585 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(61) " "Verilog HDL assignment warning at TX_code.v(61): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519914586 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(68) " "Verilog HDL assignment warning at TX_code.v(68): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663519914586 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663519922017 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1663519922017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1663519922441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1663519927925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1663519928232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1663519928769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519928769 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663519929718 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1663519929718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7398 " "Implemented 7398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1663519929719 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1663519929719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7344 " "Implemented 7344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1663519929719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1663519929719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663519929763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 19 00:52:09 2022 " "Processing ended: Mon Sep 19 00:52:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663519929763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663519929763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663519929763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663519929763 ""}
