{:input (genetic.crossover/dumb-crossover 83796 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_11_:missing , \\wire1_11_:missing_13 , wire4_2, wire3_17, \\wire:missing_edge , wire27_2);\n  wire \\:missing_edge ;\n  input \\wire0_11_:missing ;\n  wire \\wire0_11_:missing ;\n  wire wire10_19;\n  wire wire11_12;\n  wire wire12_16;\n  wire wire14_15;\n  input \\wire1_11_:missing_13 ;\n  wire \\wire1_11_:missing_13 ;\n  wire wire20_18;\n  wire wire20_2;\n  wire wire20_25;\n  wire wire20_36_37_38;\n  wire \\wire20_36_37_:missing ;\n  wire \\wire20_:missing_21_23_24 ;\n  wire \\wire20_:missing_38 ;\n  wire \\wire20_:missing_47 ;\n  wire wire22_26;\n  output wire27_2;\n  wire wire27_2;\n  wire \\wire29_43_45_:missing ;\n  wire \\wire2_12_:missing_13 ;\n  wire \\wire30_:missing ;\n  wire wire31_2;\n  wire wire31_39;\n  wire \\wire32_39_:missing ;\n  wire wire34_2;\n  wire wire34_44;\n  wire wire35_2_48;\n  wire \\wire35_:missing ;\n  input wire3_17;\n  wire wire3_17;\n  wire \\wire40_:missing ;\n  wire \\wire40_:missing_41_17 ;\n  wire wire43;\n  wire wire46_2;\n  inout wire4_2;\n  wire wire4_2;\n  wire \\wire5_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_2;\n  wire \\wire7_:missing ;\n  wire wire8_2_26;\n  wire \\wire8_:missing ;\n  wire wire9_2;\n  wire \\wire:missing_14_16 ;\n  wire \\wire:missing_14_17 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_15_18 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_48 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_15  = 4'h8 >> { \\wire:missing_15_18 , wire14_15 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire20_:missing_21_23_24 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire20_:missing_21_23_24 ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_2;\n  assign \\wire30_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire31_39 = 2'h1 >> wire31_2;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire32_39_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire34_44 = 2'h1 >> wire34_2;\n  assign \\wire35_:missing  = 2'h1 >> wire35_2_48;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire20_36_37_:missing , wire20_36_37_38 };\n  assign \\wire:missing_37  = 4'h8 >> { \\wire20_36_37_:missing , wire20_36_37_38 };\n  assign \\wire8_:missing  = 2'h1 >> wire8_2_26;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire20_:missing_38 , wire20_36_37_38 };\n  assign \\wire32_39_:missing  = 4'h8 >> { wire31_39, \\wire:missing_edge  };\n  assign \\wire40_:missing  = 4'h2 >> { \\wire40_:missing_41_17 , \\wire40_:missing_41_17  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire40_:missing_41_17 , \\wire40_:missing_41_17  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire20_:missing_47 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire9_2;\n  assign wire10_19 = 2'h1 >> \\wire:missing_edge ;\n  assign wire11_12 = 4'h6 >> { \\wire1_11_:missing_13 , \\wire0_11_:missing  };\n  assign wire12_16 = 4'h6 >> { \\wire2_12_:missing_13 , wire11_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_12_:missing_13 , \\wire1_11_:missing_13  };\n  assign wire14_15 = 4'h8 >> { \\wire:missing_14_17 , \\wire:missing_14_16  };\n  assign \\wire5_:missing  = 1'h0;\n  assign \\wire29_43_45_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_48  = wire35_2_48;\n  assign \\wire:missing_46  = wire46_2;\n  assign \\wire:missing_edge  = \\wire29_43_45_:missing ;\n  assign \\wire:missing_edge  = wire34_44;\n  assign wire43 = \\wire29_43_45_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire22_26 = wire8_2_26;\n  assign \\wire:missing_edge  = wire20_25;\n  assign \\wire:missing_edge  = wire22_26;\n  assign \\wire:missing_edge  = \\wire20_:missing_21_23_24 ;\n  assign \\wire20_:missing_21_23_24  = wire20_2;\n  assign \\wire:missing_edge  = wire10_19;\n  assign \\wire:missing_15_18  = wire20_18;\n  assign \\wire:missing_14_17  = wire3_17;\n  assign \\wire:missing_14_16  = wire12_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:3.1-101.10\" *)\nmodule postsynth(\\wire0_11_:missing , \\wire1_11_:missing_13 , wire4_2, wire3_17, \\wire:missing_edge , wire27_2);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:5.9-5.27\" *)\n  input \\wire0_11_:missing ;\n  wire \\wire0_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:7.8-7.17\" *)\n  wire wire10_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:11.9-11.30\" *)\n  input \\wire1_11_:missing_13 ;\n  wire \\wire1_11_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:14.8-14.16\" *)\n  wire wire20_2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:15.8-15.17\" *)\n  wire wire20_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:18.8-18.33\" *)\n  wire \\wire20_:missing_21_23_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:21.8-21.17\" *)\n  wire wire22_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:22.10-22.18\" *)\n  output wire27_2;\n  wire wire27_2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:24.8-24.30\" *)\n  wire \\wire29_43_45_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:26.8-26.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:31.8-31.17\" *)\n  wire wire34_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:34.9-34.17\" *)\n  input wire3_17;\n  wire wire3_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:38.8-38.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:40.9-40.16\" *)\n  inout wire4_2;\n  wire wire4_2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:42.8-42.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:43.8-43.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:46.8-46.18\" *)\n  wire wire8_2_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:47.8-47.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:50.8-50.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_14_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8CB5A715.v:56.10-56.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_19 = 1'h0;\n  assign wire20_2 = 1'h0;\n  assign wire20_25 = 1'h0;\n  assign \\wire20_:missing_21_23_24  = 1'h0;\n  assign wire22_26 = 1'h0;\n  assign wire27_2 = 1'hx;\n  assign \\wire29_43_45_:missing  = 1'h0;\n  assign \\wire30_:missing  = 1'h1;\n  assign wire34_44 = 1'h0;\n  assign wire43 = 1'h0;\n  assign \\wire5_:missing  = 1'h0;\n  assign \\wire6_:missing  = 1'h1;\n  assign wire8_2_26 = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_14_17  = wire3_17;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:43:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh/src/top.v'.\nSBY  2:43:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] Copy '/tmp/fuzzmount2DDF5D8C/8CB5A715.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh/src/8CB5A715.v'.\nSBY  2:43:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] Copy '/tmp/fuzzmount2DDF5D8C/8CB5A715.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh/src/8CB5A715.post.v'.\nSBY  2:43:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: abc pdr\nSBY  2:43:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:75$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:75$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:72$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:72$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:77$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:77$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:69$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:69$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:67$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:67$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:76$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:76$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:65$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:65$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:81$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8CB5A715.v:81$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: Warning: Wire presynth.\\wire27_2 is used but has no driver.\nSBY  2:44:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] base: finished (returncode=0)\nSBY  2:44:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:44:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] aig: Warning: Wire presynth.\\wire27_2 is used but has no driver.\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] aig: finished (returncode=0)\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: Warning: The network has no constraints.\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: finished (returncode=0)\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] engine_0: Status returned by engine: FAIL\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh'.\nSBY  2:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4hup82oh] DONE (FAIL, rc=2)\n", :err ""}}}