/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p765v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 14092.200000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007289;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004654") ;
            }
            fall_power("scalar") {
                values ("0.004654") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007144;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004654") ;
            }
            fall_power("scalar") {
                values ("0.004654") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001700;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715856, 0.728741, 0.743610, 0.764814, 0.793220" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004654") ;
            }
            fall_power("scalar") {
                values ("0.004654") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004032 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.123167, 0.137483, 0.154005, 0.177565, 0.209127" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.263308, 0.277624, 0.294146, 0.317705, 0.349268" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.795396, 0.809712, 0.826234, 0.849793, 0.881356" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.795396" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.610687") ;
            }
            fall_power("scalar") {
                values ("0.067854") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.546820") ;
            }
            fall_power("scalar") {
                values ("0.060758") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.578753") ;
            }
            fall_power("scalar") {
                values ("0.064306") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006975") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001852 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.225021, 0.238798, 0.255954, 0.284827, 0.332464",\
              "0.213467, 0.227244, 0.244400, 0.273273, 0.320911",\
              "0.200260, 0.214037, 0.231193, 0.260066, 0.307704",\
              "0.182131, 0.195908, 0.213064, 0.241937, 0.289575",\
              "0.163741, 0.177518, 0.194674, 0.223547, 0.271184"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.225021, 0.238798, 0.255954, 0.284827, 0.332464",\
              "0.213467, 0.227244, 0.244400, 0.273273, 0.320911",\
              "0.200260, 0.214037, 0.231193, 0.260066, 0.307704",\
              "0.182131, 0.195908, 0.213064, 0.241937, 0.289575",\
              "0.163741, 0.177518, 0.194674, 0.223547, 0.271184"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123892, 0.117877, 0.110134, 0.098939, 0.083580",\
              "0.143389, 0.137373, 0.129631, 0.118435, 0.103076",\
              "0.165820, 0.159804, 0.152062, 0.140866, 0.125507",\
              "0.197766, 0.191751, 0.184008, 0.172813, 0.157454",\
              "0.240303, 0.234288, 0.226545, 0.215350, 0.199990"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.123892, 0.117877, 0.110134, 0.098939, 0.083580",\
              "0.143389, 0.137373, 0.129631, 0.118435, 0.103076",\
              "0.165820, 0.159804, 0.152062, 0.140866, 0.125507",\
              "0.197766, 0.191751, 0.184008, 0.172813, 0.157454",\
              "0.240303, 0.234288, 0.226545, 0.215350, 0.199990"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004654") ;
            }
            fall_power("scalar") {
                values ("0.004654") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001410 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168971, 0.181790, 0.198887, 0.225501, 0.267254",\
              "0.155058, 0.167877, 0.184974, 0.211588, 0.253341",\
              "0.139157, 0.151976, 0.169073, 0.195687, 0.237440",\
              "0.116227, 0.129046, 0.146143, 0.172757, 0.214510",\
              "0.085854, 0.098672, 0.115769, 0.142383, 0.184137"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168971, 0.181790, 0.198887, 0.225501, 0.267254",\
              "0.155058, 0.167877, 0.184974, 0.211588, 0.253341",\
              "0.139157, 0.151976, 0.169073, 0.195687, 0.237440",\
              "0.116227, 0.129046, 0.146143, 0.172757, 0.214510",\
              "0.085854, 0.098672, 0.115769, 0.142383, 0.184137"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223220, 0.217431, 0.209755, 0.197735, 0.179879",\
              "0.242716, 0.236927, 0.229252, 0.217231, 0.199375",\
              "0.265147, 0.259358, 0.251683, 0.239662, 0.221806",\
              "0.297094, 0.291304, 0.283629, 0.271609, 0.253753",\
              "0.339631, 0.333841, 0.326166, 0.314146, 0.296290"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223220, 0.217431, 0.209755, 0.197735, 0.179879",\
              "0.242716, 0.236927, 0.229252, 0.217231, 0.199375",\
              "0.265147, 0.259358, 0.251683, 0.239662, 0.221806",\
              "0.297094, 0.291304, 0.283629, 0.271609, 0.253753",\
              "0.339631, 0.333841, 0.326166, 0.314146, 0.296290"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.033011") ;
            }
            fall_power("scalar") {
                values ("0.033011") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001367 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.110291, 0.125334, 0.143925, 0.173293, 0.216328",\
              "0.096378, 0.111421, 0.130011, 0.159380, 0.202415",\
              "0.080477, 0.095520, 0.114110, 0.143478, 0.186514",\
              "0.057547, 0.072590, 0.091180, 0.120549, 0.163584",\
              "0.027174, 0.042217, 0.060807, 0.090175, 0.133211"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.110291, 0.125334, 0.143925, 0.173293, 0.216328",\
              "0.096378, 0.111421, 0.130011, 0.159380, 0.202415",\
              "0.080477, 0.095520, 0.114110, 0.143478, 0.186514",\
              "0.057547, 0.072590, 0.091180, 0.120549, 0.163584",\
              "0.027174, 0.042217, 0.060807, 0.090175, 0.133211"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.323800, 0.308461, 0.289899, 0.263969, 0.231225",\
              "0.337726, 0.322387, 0.303825, 0.277895, 0.245151",\
              "0.353748, 0.338409, 0.319847, 0.293917, 0.261173",\
              "0.376567, 0.361228, 0.342666, 0.316736, 0.283992",\
              "0.406950, 0.391611, 0.373049, 0.347120, 0.314375"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.323800, 0.308461, 0.289899, 0.263969, 0.231225",\
              "0.337726, 0.322387, 0.303825, 0.277895, 0.245151",\
              "0.353748, 0.338409, 0.319847, 0.293917, 0.261173",\
              "0.376567, 0.361228, 0.342666, 0.316736, 0.283992",\
              "0.406950, 0.391611, 0.373049, 0.347120, 0.314375"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008671") ;
            }
            fall_power("scalar") {
                values ("0.008671") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001358 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140090, 0.155342, 0.173724, 0.203316, 0.246711",\
              "0.128537, 0.143789, 0.162170, 0.191762, 0.235158",\
              "0.115330, 0.130581, 0.148963, 0.178555, 0.221950",\
              "0.097201, 0.112452, 0.130834, 0.160426, 0.203821",\
              "0.078810, 0.094062, 0.112444, 0.142036, 0.185431"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140090, 0.155342, 0.173724, 0.203316, 0.246711",\
              "0.128537, 0.143789, 0.162170, 0.191762, 0.235158",\
              "0.115330, 0.130581, 0.148963, 0.178555, 0.221950",\
              "0.097201, 0.112452, 0.130834, 0.160426, 0.203821",\
              "0.078810, 0.094062, 0.112444, 0.142036, 0.185431"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.260651, 0.246455, 0.230772, 0.206984, 0.173407",\
              "0.274577, 0.260381, 0.244698, 0.220910, 0.187333",\
              "0.290599, 0.276403, 0.260720, 0.236932, 0.203355",\
              "0.313418, 0.299222, 0.283539, 0.259751, 0.226174",\
              "0.343801, 0.329605, 0.313922, 0.290135, 0.256558"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.260651, 0.246455, 0.230772, 0.206984, 0.173407",\
              "0.274577, 0.260381, 0.244698, 0.220910, 0.187333",\
              "0.290599, 0.276403, 0.260720, 0.236932, 0.203355",\
              "0.313418, 0.299222, 0.283539, 0.259751, 0.226174",\
              "0.343801, 0.329605, 0.313922, 0.290135, 0.256558"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006504") ;
            }
            fall_power("scalar") {
                values ("0.006504") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004084 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.261776, 0.269061, 0.274796, 0.282739, 0.291324" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.584121, 0.591406, 0.597141, 0.605083, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.584121, 0.591406, 0.597141, 0.605083, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.584121" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.290196") ;
            }
            fall_power("scalar") {
                values ("0.435294") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007914") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001850 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.247554, 0.260889, 0.278267, 0.308052, 0.355729",\
              "0.233475, 0.246809, 0.264188, 0.293973, 0.341650",\
              "0.218425, 0.231760, 0.249138, 0.278923, 0.326601",\
              "0.200341, 0.213675, 0.231053, 0.260838, 0.308516",\
              "0.178822, 0.192158, 0.209536, 0.239321, 0.286998"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.247554, 0.260889, 0.278267, 0.308052, 0.355729",\
              "0.233475, 0.246809, 0.264188, 0.293973, 0.341650",\
              "0.218425, 0.231760, 0.249138, 0.278923, 0.326601",\
              "0.200341, 0.213675, 0.231053, 0.260838, 0.308516",\
              "0.178822, 0.192158, 0.209536, 0.239321, 0.286998"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.122555, 0.116424, 0.108552, 0.097180, 0.081731",\
              "0.132317, 0.126186, 0.118314, 0.106942, 0.091493",\
              "0.140605, 0.134474, 0.126602, 0.115230, 0.099781",\
              "0.152072, 0.145940, 0.138069, 0.126696, 0.111248",\
              "0.164722, 0.158591, 0.150720, 0.139347, 0.123898"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.122555, 0.116424, 0.108552, 0.097180, 0.081731",\
              "0.132317, 0.126186, 0.118314, 0.106942, 0.091493",\
              "0.140605, 0.134474, 0.126602, 0.115230, 0.099781",\
              "0.152072, 0.145940, 0.138069, 0.126696, 0.111248",\
              "0.164722, 0.158591, 0.150720, 0.139347, 0.123898"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005225") ;
            }
            fall_power("scalar") {
                values ("0.005225") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001414 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170193, 0.180166, 0.190385, 0.205916, 0.225488",\
              "0.163226, 0.173199, 0.183418, 0.198949, 0.218521",\
              "0.157282, 0.167256, 0.177475, 0.193005, 0.212577",\
              "0.149135, 0.159108, 0.169328, 0.184858, 0.204430",\
              "0.140090, 0.150063, 0.160282, 0.175813, 0.195385"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170193, 0.180166, 0.190385, 0.205916, 0.225488",\
              "0.163226, 0.173199, 0.183418, 0.198949, 0.218521",\
              "0.157282, 0.167256, 0.177475, 0.193005, 0.212577",\
              "0.149135, 0.159108, 0.169328, 0.184858, 0.204430",\
              "0.140090, 0.150063, 0.160282, 0.175813, 0.195385"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163700, 0.158570, 0.153588, 0.145319, 0.133632",\
              "0.173463, 0.168333, 0.163351, 0.155081, 0.143394",\
              "0.181750, 0.176621, 0.171639, 0.163369, 0.151682",\
              "0.193217, 0.188087, 0.183105, 0.174836, 0.163148",\
              "0.205868, 0.200738, 0.195756, 0.187487, 0.175799"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163700, 0.158570, 0.153588, 0.145319, 0.133632",\
              "0.173463, 0.168333, 0.163351, 0.155081, 0.143394",\
              "0.181750, 0.176621, 0.171639, 0.163369, 0.151682",\
              "0.193217, 0.188087, 0.183105, 0.174836, 0.163148",\
              "0.205868, 0.200738, 0.195756, 0.187487, 0.175799"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.033011") ;
            }
            fall_power("scalar") {
                values ("0.033011") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.273280, 0.308486, 0.342102, 0.403015, 0.519603",\
              "0.280564, 0.315771, 0.349387, 0.410300, 0.526888",\
              "0.286299, 0.321506, 0.355122, 0.416035, 0.532623",\
              "0.294242, 0.329448, 0.363064, 0.423978, 0.540565",\
              "0.302828, 0.338035, 0.371650, 0.432564, 0.549152"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.273280, 0.308486, 0.342102, 0.403015, 0.519603",\
              "0.280564, 0.315771, 0.349387, 0.410300, 0.526888",\
              "0.286299, 0.321506, 0.355122, 0.416035, 0.532623",\
              "0.294242, 0.329448, 0.363064, 0.423978, 0.540565",\
              "0.302828, 0.338035, 0.371650, 0.432564, 0.549152"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.132218, 0.159156, 0.184414, 0.232222, 0.322610",\
              "0.139156, 0.166094, 0.191352, 0.239160, 0.329548",\
              "0.144618, 0.171556, 0.196814, 0.244622, 0.335010",\
              "0.152182, 0.179121, 0.204378, 0.252186, 0.342574",\
              "0.160359, 0.187298, 0.212555, 0.260363, 0.350751"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.132218, 0.159156, 0.184414, 0.232222, 0.322610",\
              "0.139156, 0.166094, 0.191352, 0.239160, 0.329548",\
              "0.144618, 0.171556, 0.196814, 0.244622, 0.335010",\
              "0.152182, 0.179121, 0.204378, 0.252186, 0.342574",\
              "0.160359, 0.187298, 0.212555, 0.260363, 0.350751"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.027172, 0.080527, 0.138990, 0.261389, 0.514816" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.027172, 0.080527, 0.138990, 0.261389, 0.514816" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.022182, 0.064154, 0.112283, 0.207843, 0.402931" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.022182, 0.064154, 0.112283, 0.207843, 0.402931" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001921, 0.001921, 0.001921, 0.001921, 0.001921") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 17.237898;
  }
  


}   /* cell() */

}   /* library() */

