///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// cabo_seq_hwioreg.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __CABO_SEQ_REG_H__
#define __CABO_SEQ_REG_H__

#include "seq_hwio.h"
#include "cabo_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block CABO
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block CBU_TOP
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LOAD_CONFIG ////

#define HWIO_CBU_TOP_LOAD_CONFIG_ADDR(x)                             (x+0x00000020)
#define HWIO_CBU_TOP_LOAD_CONFIG_PHYS(x)                             (x+0x00000020)
#define HWIO_CBU_TOP_LOAD_CONFIG_RMSK                                0x00000001
#define HWIO_CBU_TOP_LOAD_CONFIG_SHFT                                         0
#define HWIO_CBU_TOP_LOAD_CONFIG_IN(x)                               \
	in_dword_masked ( HWIO_CBU_TOP_LOAD_CONFIG_ADDR(x), HWIO_CBU_TOP_LOAD_CONFIG_RMSK)
#define HWIO_CBU_TOP_LOAD_CONFIG_INM(x, mask)                        \
	in_dword_masked ( HWIO_CBU_TOP_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_CBU_TOP_LOAD_CONFIG_OUT(x, val)                         \
	out_dword( HWIO_CBU_TOP_LOAD_CONFIG_ADDR(x), val)
#define HWIO_CBU_TOP_LOAD_CONFIG_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_LOAD_CONFIG_ADDR(x), mask, val, HWIO_CBU_TOP_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_LOAD_CONFIG_LOAD_CONFIG_BMSK                    0x00000001
#define HWIO_CBU_TOP_LOAD_CONFIG_LOAD_CONFIG_SHFT                           0x0

//// Register CLK_CTRL ////

#define HWIO_CBU_TOP_CLK_CTRL_ADDR(x)                                (x+0x00000030)
#define HWIO_CBU_TOP_CLK_CTRL_PHYS(x)                                (x+0x00000030)
#define HWIO_CBU_TOP_CLK_CTRL_RMSK                                   0x000fffff
#define HWIO_CBU_TOP_CLK_CTRL_SHFT                                            0
#define HWIO_CBU_TOP_CLK_CTRL_IN(x)                                  \
	in_dword_masked ( HWIO_CBU_TOP_CLK_CTRL_ADDR(x), HWIO_CBU_TOP_CLK_CTRL_RMSK)
#define HWIO_CBU_TOP_CLK_CTRL_INM(x, mask)                           \
	in_dword_masked ( HWIO_CBU_TOP_CLK_CTRL_ADDR(x), mask) 
#define HWIO_CBU_TOP_CLK_CTRL_OUT(x, val)                            \
	out_dword( HWIO_CBU_TOP_CLK_CTRL_ADDR(x), val)
#define HWIO_CBU_TOP_CLK_CTRL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_CLK_CTRL_ADDR(x), mask, val, HWIO_CBU_TOP_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_OVRALL_CG_EN_BMSK              0x00080000
#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_OVRALL_CG_EN_SHFT                    0x13

#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_BNKTMR_CG_EN_BMSK              0x00040000
#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_BNKTMR_CG_EN_SHFT                    0x12

#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_WROPT_CG_EN_BMSK               0x00020000
#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_WROPT_CG_EN_SHFT                     0x11

#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_RDOPT_CG_EN_BMSK               0x00010000
#define HWIO_CBU_TOP_CLK_CTRL_AB_SCHD_RDOPT_CG_EN_SHFT                     0x10

#define HWIO_CBU_TOP_CLK_CTRL_RFU_15_12_BMSK                         0x0000f000
#define HWIO_CBU_TOP_CLK_CTRL_RFU_15_12_SHFT                                0xc

#define HWIO_CBU_TOP_CLK_CTRL_OPT_PIPE_IMPLICIT_CG_EN_BMSK           0x00000800
#define HWIO_CBU_TOP_CLK_CTRL_OPT_PIPE_IMPLICIT_CG_EN_SHFT                  0xb

#define HWIO_CBU_TOP_CLK_CTRL_TOP_IDLE_CG_EN_BMSK                    0x00000400
#define HWIO_CBU_TOP_CLK_CTRL_TOP_IDLE_CG_EN_SHFT                           0xa

#define HWIO_CBU_TOP_CLK_CTRL_RWSWTCH_PGMAG_CG_EN_BMSK               0x00000200
#define HWIO_CBU_TOP_CLK_CTRL_RWSWTCH_PGMAG_CG_EN_SHFT                      0x9

#define HWIO_CBU_TOP_CLK_CTRL_RWSWTCH_BATCH_CG_EN_BMSK               0x00000100
#define HWIO_CBU_TOP_CLK_CTRL_RWSWTCH_BATCH_CG_EN_SHFT                      0x8

#define HWIO_CBU_TOP_CLK_CTRL_RCQ_OVRALL_CG_EN_BMSK                  0x00000080
#define HWIO_CBU_TOP_CLK_CTRL_RCQ_OVRALL_CG_EN_SHFT                         0x7

#define HWIO_CBU_TOP_CLK_CTRL_RCQ_BUF_OVRALL_CG_EN_BMSK              0x00000040
#define HWIO_CBU_TOP_CLK_CTRL_RCQ_BUF_OVRALL_CG_EN_SHFT                     0x6

#define HWIO_CBU_TOP_CLK_CTRL_RCQ_HZRD_CG_EN_BMSK                    0x00000020
#define HWIO_CBU_TOP_CLK_CTRL_RCQ_HZRD_CG_EN_SHFT                           0x5

#define HWIO_CBU_TOP_CLK_CTRL_RCQ_PGHIT_BL16_CG_EN_BMSK              0x00000010
#define HWIO_CBU_TOP_CLK_CTRL_RCQ_PGHIT_BL16_CG_EN_SHFT                     0x4

#define HWIO_CBU_TOP_CLK_CTRL_WCQ_OVRALL_CG_EN_BMSK                  0x00000008
#define HWIO_CBU_TOP_CLK_CTRL_WCQ_OVRALL_CG_EN_SHFT                         0x3

#define HWIO_CBU_TOP_CLK_CTRL_WCQ_BUF_OVRALL_CG_EN_BMSK              0x00000004
#define HWIO_CBU_TOP_CLK_CTRL_WCQ_BUF_OVRALL_CG_EN_SHFT                     0x2

#define HWIO_CBU_TOP_CLK_CTRL_WCQ_HZRD_CG_EN_BMSK                    0x00000002
#define HWIO_CBU_TOP_CLK_CTRL_WCQ_HZRD_CG_EN_SHFT                           0x1

#define HWIO_CBU_TOP_CLK_CTRL_WCQ_PGHIT_BL16_CG_EN_BMSK              0x00000001
#define HWIO_CBU_TOP_CLK_CTRL_WCQ_PGHIT_BL16_CG_EN_SHFT                     0x0

//// Register RD_CMDQ_CFG0_m ////

#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_ADDR(base, m)                    (base+0x40+0x10*m)
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_PHYS(base, m)                    (base+0x40+0x10*m)
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_RMSK                             0x00000311
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_SHFT                                      0
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_MAXm                                      3
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_RD_CMDQ_CFG0_m_ADDR(base, m), HWIO_CBU_TOP_RD_CMDQ_CFG0_m_RMSK)
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_RD_CMDQ_CFG0_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_RD_CMDQ_CFG0_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RD_CMDQ_CFG0_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RD_CMDQ_CFG0_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_RFU_9_8_BMSK                     0x00000300
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_RFU_9_8_SHFT                            0x8

#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_TOUT_EN_BMSK                     0x00000010
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_TOUT_EN_SHFT                            0x4

#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_RESET_AREQP_BMSK                 0x00000001
#define HWIO_CBU_TOP_RD_CMDQ_CFG0_m_RESET_AREQP_SHFT                        0x0

//// Register RD_CMDQ_CFG1_m ////

#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_ADDR(base, m)                    (base+0x44+0x10*m)
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_PHYS(base, m)                    (base+0x44+0x10*m)
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_SHFT                                      0
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_MAXm                                      3
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_RD_CMDQ_CFG1_m_ADDR(base, m), HWIO_CBU_TOP_RD_CMDQ_CFG1_m_RMSK)
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_RD_CMDQ_CFG1_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_RD_CMDQ_CFG1_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RD_CMDQ_CFG1_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RD_CMDQ_CFG1_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP3_TOUT_BMSK                 0xff000000
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP3_TOUT_SHFT                       0x18

#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP2_TOUT_BMSK                 0x00ff0000
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP2_TOUT_SHFT                       0x10

#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP1_TOUT_BMSK                 0x0000ff00
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP1_TOUT_SHFT                        0x8

#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP0_TOUT_BMSK                 0x000000ff
#define HWIO_CBU_TOP_RD_CMDQ_CFG1_m_AREQP0_TOUT_SHFT                        0x0

//// Register RD_CMDQ_CFG2_m ////

#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_ADDR(base, m)                    (base+0x48+0x10*m)
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_PHYS(base, m)                    (base+0x48+0x10*m)
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_SHFT                                      0
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_MAXm                                      3
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_RD_CMDQ_CFG2_m_ADDR(base, m), HWIO_CBU_TOP_RD_CMDQ_CFG2_m_RMSK)
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_RD_CMDQ_CFG2_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_RD_CMDQ_CFG2_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RD_CMDQ_CFG2_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RD_CMDQ_CFG2_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP7_TOUT_BMSK                 0xff000000
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP7_TOUT_SHFT                       0x18

#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP6_TOUT_BMSK                 0x00ff0000
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP6_TOUT_SHFT                       0x10

#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP5_TOUT_BMSK                 0x0000ff00
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP5_TOUT_SHFT                        0x8

#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP4_TOUT_BMSK                 0x000000ff
#define HWIO_CBU_TOP_RD_CMDQ_CFG2_m_AREQP4_TOUT_SHFT                        0x0

//// Register WR_CMDQ_CFG0_m ////

#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_ADDR(base, m)                    (base+0xB0+0x10*m)
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_PHYS(base, m)                    (base+0xB0+0x10*m)
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_RMSK                             0x00000311
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_SHFT                                      0
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_MAXm                                      3
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_WR_CMDQ_CFG0_m_ADDR(base, m), HWIO_CBU_TOP_WR_CMDQ_CFG0_m_RMSK)
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_WR_CMDQ_CFG0_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_WR_CMDQ_CFG0_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_WR_CMDQ_CFG0_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_WR_CMDQ_CFG0_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_RFU_9_8_BMSK                     0x00000300
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_RFU_9_8_SHFT                            0x8

#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_TOUT_EN_BMSK                     0x00000010
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_TOUT_EN_SHFT                            0x4

#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_RESET_AREQP_BMSK                 0x00000001
#define HWIO_CBU_TOP_WR_CMDQ_CFG0_m_RESET_AREQP_SHFT                        0x0

//// Register WR_CMDQ_CFG1_m ////

#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_ADDR(base, m)                    (base+0xB4+0x10*m)
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_PHYS(base, m)                    (base+0xB4+0x10*m)
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_SHFT                                      0
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_MAXm                                      3
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_WR_CMDQ_CFG1_m_ADDR(base, m), HWIO_CBU_TOP_WR_CMDQ_CFG1_m_RMSK)
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_WR_CMDQ_CFG1_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_WR_CMDQ_CFG1_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_WR_CMDQ_CFG1_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_WR_CMDQ_CFG1_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP3_TOUT_BMSK                 0xff000000
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP3_TOUT_SHFT                       0x18

#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP2_TOUT_BMSK                 0x00ff0000
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP2_TOUT_SHFT                       0x10

#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP1_TOUT_BMSK                 0x0000ff00
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP1_TOUT_SHFT                        0x8

#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP0_TOUT_BMSK                 0x000000ff
#define HWIO_CBU_TOP_WR_CMDQ_CFG1_m_AREQP0_TOUT_SHFT                        0x0

//// Register WR_CMDQ_CFG2_m ////

#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_ADDR(base, m)                    (base+0xB8+0x10*m)
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_PHYS(base, m)                    (base+0xB8+0x10*m)
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_SHFT                                      0
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_MAXm                                      3
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_WR_CMDQ_CFG2_m_ADDR(base, m), HWIO_CBU_TOP_WR_CMDQ_CFG2_m_RMSK)
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_WR_CMDQ_CFG2_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_WR_CMDQ_CFG2_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_WR_CMDQ_CFG2_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_WR_CMDQ_CFG2_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP7_TOUT_BMSK                 0xff000000
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP7_TOUT_SHFT                       0x18

#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP6_TOUT_BMSK                 0x00ff0000
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP6_TOUT_SHFT                       0x10

#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP5_TOUT_BMSK                 0x0000ff00
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP5_TOUT_SHFT                        0x8

#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP4_TOUT_BMSK                 0x000000ff
#define HWIO_CBU_TOP_WR_CMDQ_CFG2_m_AREQP4_TOUT_SHFT                        0x0

//// Register RDOPT_CFG_m ////

#define HWIO_CBU_TOP_RDOPT_CFG_m_ADDR(base, m)                       (base+0x130+0x10*m)
#define HWIO_CBU_TOP_RDOPT_CFG_m_PHYS(base, m)                       (base+0x130+0x10*m)
#define HWIO_CBU_TOP_RDOPT_CFG_m_RMSK                                0x00ffffff
#define HWIO_CBU_TOP_RDOPT_CFG_m_SHFT                                         0
#define HWIO_CBU_TOP_RDOPT_CFG_m_MAXm                                         3
#define HWIO_CBU_TOP_RDOPT_CFG_m_INI(base, m)                        \
	in_dword_masked ( HWIO_CBU_TOP_RDOPT_CFG_m_ADDR(base, m), HWIO_CBU_TOP_RDOPT_CFG_m_RMSK)
#define HWIO_CBU_TOP_RDOPT_CFG_m_INMI(base, m, mask)                 \
	in_dword_masked ( HWIO_CBU_TOP_RDOPT_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RDOPT_CFG_m_OUTI(base, m, val)                  \
	out_dword( HWIO_CBU_TOP_RDOPT_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RDOPT_CFG_m_OUTMI(base, m, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RDOPT_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RDOPT_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_23_BMSK                         0x00800000
#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_23_SHFT                               0x17

#define HWIO_CBU_TOP_RDOPT_CFG_m_MP_TH_BMSK                          0x00700000
#define HWIO_CBU_TOP_RDOPT_CFG_m_MP_TH_SHFT                                0x14

#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_19_BMSK                         0x00080000
#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_19_SHFT                               0x13

#define HWIO_CBU_TOP_RDOPT_CFG_m_HI_TH_BMSK                          0x00070000
#define HWIO_CBU_TOP_RDOPT_CFG_m_HI_TH_SHFT                                0x10

#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_15_13_BMSK                      0x0000e000
#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_15_13_SHFT                             0xd

#define HWIO_CBU_TOP_RDOPT_CFG_m_MP_PRIO_MASK_BMSK                   0x00001000
#define HWIO_CBU_TOP_RDOPT_CFG_m_MP_PRIO_MASK_SHFT                          0xc

#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_11_10_BMSK                      0x00000c00
#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_11_10_SHFT                             0xa

#define HWIO_CBU_TOP_RDOPT_CFG_m_HP_PRIO_NDX_BMSK                    0x00000300
#define HWIO_CBU_TOP_RDOPT_CFG_m_HP_PRIO_NDX_SHFT                           0x8

#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_7_6_BMSK                        0x000000c0
#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_7_6_SHFT                               0x6

#define HWIO_CBU_TOP_RDOPT_CFG_m_PGHIT_PRIO_NDX_BMSK                 0x00000030
#define HWIO_CBU_TOP_RDOPT_CFG_m_PGHIT_PRIO_NDX_SHFT                        0x4

#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_3_2_BMSK                        0x0000000c
#define HWIO_CBU_TOP_RDOPT_CFG_m_RFU_3_2_SHFT                               0x2

#define HWIO_CBU_TOP_RDOPT_CFG_m_MP_PRIO_NDX_BMSK                    0x00000003
#define HWIO_CBU_TOP_RDOPT_CFG_m_MP_PRIO_NDX_SHFT                           0x0

//// Register WROPT_CFG_m ////

#define HWIO_CBU_TOP_WROPT_CFG_m_ADDR(base, m)                       (base+0x134+0x10*m)
#define HWIO_CBU_TOP_WROPT_CFG_m_PHYS(base, m)                       (base+0x134+0x10*m)
#define HWIO_CBU_TOP_WROPT_CFG_m_RMSK                                0x00ffffff
#define HWIO_CBU_TOP_WROPT_CFG_m_SHFT                                         0
#define HWIO_CBU_TOP_WROPT_CFG_m_MAXm                                         3
#define HWIO_CBU_TOP_WROPT_CFG_m_INI(base, m)                        \
	in_dword_masked ( HWIO_CBU_TOP_WROPT_CFG_m_ADDR(base, m), HWIO_CBU_TOP_WROPT_CFG_m_RMSK)
#define HWIO_CBU_TOP_WROPT_CFG_m_INMI(base, m, mask)                 \
	in_dword_masked ( HWIO_CBU_TOP_WROPT_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_WROPT_CFG_m_OUTI(base, m, val)                  \
	out_dword( HWIO_CBU_TOP_WROPT_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_WROPT_CFG_m_OUTMI(base, m, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_WROPT_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_WROPT_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_23_BMSK                         0x00800000
#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_23_SHFT                               0x17

#define HWIO_CBU_TOP_WROPT_CFG_m_MP_TH_BMSK                          0x00700000
#define HWIO_CBU_TOP_WROPT_CFG_m_MP_TH_SHFT                                0x14

#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_19_BMSK                         0x00080000
#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_19_SHFT                               0x13

#define HWIO_CBU_TOP_WROPT_CFG_m_HI_TH_BMSK                          0x00070000
#define HWIO_CBU_TOP_WROPT_CFG_m_HI_TH_SHFT                                0x10

#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_15_13_BMSK                      0x0000e000
#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_15_13_SHFT                             0xd

#define HWIO_CBU_TOP_WROPT_CFG_m_MP_PRIO_MASK_BMSK                   0x00001000
#define HWIO_CBU_TOP_WROPT_CFG_m_MP_PRIO_MASK_SHFT                          0xc

#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_11_10_BMSK                      0x00000c00
#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_11_10_SHFT                             0xa

#define HWIO_CBU_TOP_WROPT_CFG_m_HP_PRIO_NDX_BMSK                    0x00000300
#define HWIO_CBU_TOP_WROPT_CFG_m_HP_PRIO_NDX_SHFT                           0x8

#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_7_6_BMSK                        0x000000c0
#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_7_6_SHFT                               0x6

#define HWIO_CBU_TOP_WROPT_CFG_m_PGHIT_PRIO_NDX_BMSK                 0x00000030
#define HWIO_CBU_TOP_WROPT_CFG_m_PGHIT_PRIO_NDX_SHFT                        0x4

#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_3_2_BMSK                        0x0000000c
#define HWIO_CBU_TOP_WROPT_CFG_m_RFU_3_2_SHFT                               0x2

#define HWIO_CBU_TOP_WROPT_CFG_m_MP_PRIO_NDX_BMSK                    0x00000003
#define HWIO_CBU_TOP_WROPT_CFG_m_MP_PRIO_NDX_SHFT                           0x0

//// Register RWOPT_CFG_m ////

#define HWIO_CBU_TOP_RWOPT_CFG_m_ADDR(base, m)                       (base+0x138+0x10*m)
#define HWIO_CBU_TOP_RWOPT_CFG_m_PHYS(base, m)                       (base+0x138+0x10*m)
#define HWIO_CBU_TOP_RWOPT_CFG_m_RMSK                                0x000000ff
#define HWIO_CBU_TOP_RWOPT_CFG_m_SHFT                                         0
#define HWIO_CBU_TOP_RWOPT_CFG_m_MAXm                                         3
#define HWIO_CBU_TOP_RWOPT_CFG_m_INI(base, m)                        \
	in_dword_masked ( HWIO_CBU_TOP_RWOPT_CFG_m_ADDR(base, m), HWIO_CBU_TOP_RWOPT_CFG_m_RMSK)
#define HWIO_CBU_TOP_RWOPT_CFG_m_INMI(base, m, mask)                 \
	in_dword_masked ( HWIO_CBU_TOP_RWOPT_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RWOPT_CFG_m_OUTI(base, m, val)                  \
	out_dword( HWIO_CBU_TOP_RWOPT_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RWOPT_CFG_m_OUTMI(base, m, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RWOPT_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RWOPT_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RWOPT_CFG_m_CNFLCT_AWARE_EN_BMSK                0x00000080
#define HWIO_CBU_TOP_RWOPT_CFG_m_CNFLCT_AWARE_EN_SHFT                       0x7

#define HWIO_CBU_TOP_RWOPT_CFG_m_AUTO_PRECHRG_EN_BMSK                0x00000040
#define HWIO_CBU_TOP_RWOPT_CFG_m_AUTO_PRECHRG_EN_SHFT                       0x6

#define HWIO_CBU_TOP_RWOPT_CFG_m_ACCPT_CNFLCT_CMD_IMMSTG_BMSK        0x00000020
#define HWIO_CBU_TOP_RWOPT_CFG_m_ACCPT_CNFLCT_CMD_IMMSTG_SHFT               0x5

#define HWIO_CBU_TOP_RWOPT_CFG_m_NOCANCEL_ON_SWITCH_BMSK             0x00000010
#define HWIO_CBU_TOP_RWOPT_CFG_m_NOCANCEL_ON_SWITCH_SHFT                    0x4

#define HWIO_CBU_TOP_RWOPT_CFG_m_RFU_3_2_BMSK                        0x0000000c
#define HWIO_CBU_TOP_RWOPT_CFG_m_RFU_3_2_SHFT                               0x2

#define HWIO_CBU_TOP_RWOPT_CFG_m_RW_SWITCH_ALGO_BMSK                 0x00000003
#define HWIO_CBU_TOP_RWOPT_CFG_m_RW_SWITCH_ALGO_SHFT                        0x0

//// Register RD_BATCH_CFG_m ////

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_ADDR(base, m)                    (base+0x1B0+0x10*m)
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_PHYS(base, m)                    (base+0x1B0+0x10*m)
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_SHFT                                      0
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_MAXm                                      3
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_RD_BATCH_CFG_m_ADDR(base, m), HWIO_CBU_TOP_RD_BATCH_CFG_m_RMSK)
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_RD_BATCH_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_RD_BATCH_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RD_BATCH_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RD_BATCH_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_31_30_BMSK                   0xc0000000
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_31_30_SHFT                         0x1e

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_BATCH_SIZE_MIN_BMSK              0x3f000000
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_BATCH_SIZE_MIN_SHFT                    0x18

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_23_22_BMSK                   0x00c00000
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_23_22_SHFT                         0x16

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_BATCH_SIZE_MAX_BMSK              0x003f0000
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_BATCH_SIZE_MAX_SHFT                    0x10

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_15_14_BMSK                   0x0000c000
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_15_14_SHFT                          0xe

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_OCCUP_THR_MIN_BMSK               0x00003f00
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_OCCUP_THR_MIN_SHFT                      0x8

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_7_6_BMSK                     0x000000c0
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_RFU_7_6_SHFT                            0x6

#define HWIO_CBU_TOP_RD_BATCH_CFG_m_OCCUP_THR_MAX_BMSK               0x0000003f
#define HWIO_CBU_TOP_RD_BATCH_CFG_m_OCCUP_THR_MAX_SHFT                      0x0

//// Register WR_BATCH_CFG_m ////

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_ADDR(base, m)                    (base+0x1B4+0x10*m)
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_PHYS(base, m)                    (base+0x1B4+0x10*m)
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_SHFT                                      0
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_MAXm                                      3
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_WR_BATCH_CFG_m_ADDR(base, m), HWIO_CBU_TOP_WR_BATCH_CFG_m_RMSK)
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_WR_BATCH_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_WR_BATCH_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_WR_BATCH_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_WR_BATCH_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_31_30_BMSK                   0xc0000000
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_31_30_SHFT                         0x1e

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_BATCH_SIZE_MIN_BMSK              0x3f000000
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_BATCH_SIZE_MIN_SHFT                    0x18

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_23_22_BMSK                   0x00c00000
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_23_22_SHFT                         0x16

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_BATCH_SIZE_MAX_BMSK              0x003f0000
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_BATCH_SIZE_MAX_SHFT                    0x10

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_15_14_BMSK                   0x0000c000
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_15_14_SHFT                          0xe

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_OCCUP_THR_MIN_BMSK               0x00003f00
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_OCCUP_THR_MIN_SHFT                      0x8

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_7_6_BMSK                     0x000000c0
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_RFU_7_6_SHFT                            0x6

#define HWIO_CBU_TOP_WR_BATCH_CFG_m_OCCUP_THR_MAX_BMSK               0x0000003f
#define HWIO_CBU_TOP_WR_BATCH_CFG_m_OCCUP_THR_MAX_SHFT                      0x0

//// Register RW_BATCH_CFG0_m ////

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_ADDR(base, m)                   (base+0x1B8+0x10*m)
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_PHYS(base, m)                   (base+0x1B8+0x10*m)
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RMSK                            0xfffffffc
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_SHFT                                     2
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_MAXm                                     3
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_INI(base, m)                    \
	in_dword_masked ( HWIO_CBU_TOP_RW_BATCH_CFG0_m_ADDR(base, m), HWIO_CBU_TOP_RW_BATCH_CFG0_m_RMSK)
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_INMI(base, m, mask)             \
	in_dword_masked ( HWIO_CBU_TOP_RW_BATCH_CFG0_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_OUTI(base, m, val)              \
	out_dword( HWIO_CBU_TOP_RW_BATCH_CFG0_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_OUTMI(base, m, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RW_BATCH_CFG0_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RW_BATCH_CFG0_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_31_27_BMSK                  0xf8000000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_31_27_SHFT                        0x1b

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RD_UPG_PRIO2_BMSK               0x07000000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RD_UPG_PRIO2_SHFT                     0x18

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_23_BMSK                     0x00800000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_23_SHFT                           0x17

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RD_UPG_PRIO1_BMSK               0x00700000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RD_UPG_PRIO1_SHFT                     0x14

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_19_BMSK                     0x00080000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_19_SHFT                           0x13

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RD_DNB_PRIO_BMSK                0x00070000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RD_DNB_PRIO_SHFT                      0x10

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_15_BMSK                     0x00008000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_15_SHFT                            0xf

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_WR_UPG_PRIO2_BMSK               0x00007000
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_WR_UPG_PRIO2_SHFT                      0xc

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_11_BMSK                     0x00000800
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_11_SHFT                            0xb

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_WR_UPG_PRIO1_BMSK               0x00000700
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_WR_UPG_PRIO1_SHFT                      0x8

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_7_BMSK                      0x00000080
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_7_SHFT                             0x7

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_WR_DNB_PRIO_BMSK                0x00000070
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_WR_DNB_PRIO_SHFT                       0x4

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_3_BMSK                      0x00000008
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_RFU_3_SHFT                             0x3

#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_COL_BRUTE_CANCEL_BMSK           0x00000004
#define HWIO_CBU_TOP_RW_BATCH_CFG0_m_COL_BRUTE_CANCEL_SHFT                  0x2

//// Register RW_BATCH_CFG1_m ////

#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_ADDR(base, m)                   (base+0x1BC+0x10*m)
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_PHYS(base, m)                   (base+0x1BC+0x10*m)
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_RMSK                            0x000001ff
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_SHFT                                     0
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_MAXm                                     3
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_INI(base, m)                    \
	in_dword_masked ( HWIO_CBU_TOP_RW_BATCH_CFG1_m_ADDR(base, m), HWIO_CBU_TOP_RW_BATCH_CFG1_m_RMSK)
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_INMI(base, m, mask)             \
	in_dword_masked ( HWIO_CBU_TOP_RW_BATCH_CFG1_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_OUTI(base, m, val)              \
	out_dword( HWIO_CBU_TOP_RW_BATCH_CFG1_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_OUTMI(base, m, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RW_BATCH_CFG1_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RW_BATCH_CFG1_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_IDLE_BATCH_TMR_EN_BMSK          0x00000100
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_IDLE_BATCH_TMR_EN_SHFT                 0x8

#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_IDLE_BATCH_TOUT_BMSK            0x000000ff
#define HWIO_CBU_TOP_RW_BATCH_CFG1_m_IDLE_BATCH_TOUT_SHFT                   0x0

//// Register PG_MGMNT_CFG_m ////

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_ADDR(base, m)                    (base+0x230+0x4*m)
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_PHYS(base, m)                    (base+0x230+0x4*m)
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RMSK                             0xffffffff
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_SHFT                                      0
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_MAXm                                      3
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_INI(base, m)                     \
	in_dword_masked ( HWIO_CBU_TOP_PG_MGMNT_CFG_m_ADDR(base, m), HWIO_CBU_TOP_PG_MGMNT_CFG_m_RMSK)
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_INMI(base, m, mask)              \
	in_dword_masked ( HWIO_CBU_TOP_PG_MGMNT_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_OUTI(base, m, val)               \
	out_dword( HWIO_CBU_TOP_PG_MGMNT_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_OUTMI(base, m, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_PG_MGMNT_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_PG_MGMNT_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RFU_31_28_BMSK                   0xf0000000
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RFU_31_28_SHFT                         0x1c

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_PG_OPEN_TIMER_VAL_BMSK           0x0fff0000
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_PG_OPEN_TIMER_VAL_SHFT                 0x10

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RFU_15_5_BMSK                    0x0000ffe0
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RFU_15_5_SHFT                           0x5

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_OPEN_PG_MGMNT_BMSK               0x00000010
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_OPEN_PG_MGMNT_SHFT                      0x4

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RFU_3_1_BMSK                     0x0000000e
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_RFU_3_1_SHFT                            0x1

#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_PG_OPEN_POLICY_BMSK              0x00000001
#define HWIO_CBU_TOP_PG_MGMNT_CFG_m_PG_OPEN_POLICY_SHFT                     0x0

//// Register RFRSH_RDYLVL_CFG_m ////

#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_ADDR(base, m)                (base+0x250+0x4*m)
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_PHYS(base, m)                (base+0x250+0x4*m)
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RMSK                         0xffffffff
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_SHFT                                  0
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_MAXm                                  3
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_INI(base, m)                 \
	in_dword_masked ( HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_ADDR(base, m), HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RMSK)
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_INMI(base, m, mask)          \
	in_dword_masked ( HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_ADDR(base, m), mask) 
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_OUTI(base, m, val)           \
	out_dword( HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_ADDR(base, m), val)
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_OUTMI(base, m, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_ADDR(base, m), mask, val, HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RFU_31_24_BMSK               0xff000000
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RFU_31_24_SHFT                     0x18

#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_WR_TOUT_EXPRD_TH_BMSK        0x00ff0000
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_WR_TOUT_EXPRD_TH_SHFT              0x10

#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RFU_15_8_BMSK                0x0000ff00
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RFU_15_8_SHFT                       0x8

#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RD_TOUT_EXPRD_TH_BMSK        0x000000ff
#define HWIO_CBU_TOP_RFRSH_RDYLVL_CFG_m_RD_TOUT_EXPRD_TH_SHFT               0x0

//// Register SPARE_CFG ////

#define HWIO_CBU_TOP_SPARE_CFG_ADDR(x)                               (x+0x00000300)
#define HWIO_CBU_TOP_SPARE_CFG_PHYS(x)                               (x+0x00000300)
#define HWIO_CBU_TOP_SPARE_CFG_RMSK                                  0xffffffff
#define HWIO_CBU_TOP_SPARE_CFG_SHFT                                           0
#define HWIO_CBU_TOP_SPARE_CFG_IN(x)                                 \
	in_dword_masked ( HWIO_CBU_TOP_SPARE_CFG_ADDR(x), HWIO_CBU_TOP_SPARE_CFG_RMSK)
#define HWIO_CBU_TOP_SPARE_CFG_INM(x, mask)                          \
	in_dword_masked ( HWIO_CBU_TOP_SPARE_CFG_ADDR(x), mask) 
#define HWIO_CBU_TOP_SPARE_CFG_OUT(x, val)                           \
	out_dword( HWIO_CBU_TOP_SPARE_CFG_ADDR(x), val)
#define HWIO_CBU_TOP_SPARE_CFG_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_SPARE_CFG_ADDR(x), mask, val, HWIO_CBU_TOP_SPARE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_SPARE_CFG_RFU_31_0_BMSK                         0xffffffff
#define HWIO_CBU_TOP_SPARE_CFG_RFU_31_0_SHFT                                0x0

//// Register IDLE_STATUS ////

#define HWIO_CBU_TOP_IDLE_STATUS_ADDR(x)                             (x+0x00000400)
#define HWIO_CBU_TOP_IDLE_STATUS_PHYS(x)                             (x+0x00000400)
#define HWIO_CBU_TOP_IDLE_STATUS_RMSK                                0x8003ffff
#define HWIO_CBU_TOP_IDLE_STATUS_SHFT                                         0
#define HWIO_CBU_TOP_IDLE_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_CBU_TOP_IDLE_STATUS_ADDR(x), HWIO_CBU_TOP_IDLE_STATUS_RMSK)
#define HWIO_CBU_TOP_IDLE_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_CBU_TOP_IDLE_STATUS_ADDR(x), mask) 
#define HWIO_CBU_TOP_IDLE_STATUS_OUT(x, val)                         \
	out_dword( HWIO_CBU_TOP_IDLE_STATUS_ADDR(x), val)
#define HWIO_CBU_TOP_IDLE_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_IDLE_STATUS_ADDR(x), mask, val, HWIO_CBU_TOP_IDLE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_IDLE_STATUS_CLKON_BMSK                          0x80000000
#define HWIO_CBU_TOP_IDLE_STATUS_CLKON_SHFT                                0x1f

#define HWIO_CBU_TOP_IDLE_STATUS_RANK_IDLE_BMSK                      0x00030000
#define HWIO_CBU_TOP_IDLE_STATUS_RANK_IDLE_SHFT                            0x10

#define HWIO_CBU_TOP_IDLE_STATUS_BANK_IDLE_BMSK                      0x0000ffff
#define HWIO_CBU_TOP_IDLE_STATUS_BANK_IDLE_SHFT                             0x0

//// Register CMD_STATUS ////

#define HWIO_CBU_TOP_CMD_STATUS_ADDR(x)                              (x+0x00000404)
#define HWIO_CBU_TOP_CMD_STATUS_PHYS(x)                              (x+0x00000404)
#define HWIO_CBU_TOP_CMD_STATUS_RMSK                                 0x0003ffff
#define HWIO_CBU_TOP_CMD_STATUS_SHFT                                          0
#define HWIO_CBU_TOP_CMD_STATUS_IN(x)                                \
	in_dword_masked ( HWIO_CBU_TOP_CMD_STATUS_ADDR(x), HWIO_CBU_TOP_CMD_STATUS_RMSK)
#define HWIO_CBU_TOP_CMD_STATUS_INM(x, mask)                         \
	in_dword_masked ( HWIO_CBU_TOP_CMD_STATUS_ADDR(x), mask) 
#define HWIO_CBU_TOP_CMD_STATUS_OUT(x, val)                          \
	out_dword( HWIO_CBU_TOP_CMD_STATUS_ADDR(x), val)
#define HWIO_CBU_TOP_CMD_STATUS_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_CMD_STATUS_ADDR(x), mask, val, HWIO_CBU_TOP_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_CMD_STATUS_RANK_PEND_BMSK                       0x00030000
#define HWIO_CBU_TOP_CMD_STATUS_RANK_PEND_SHFT                             0x10

#define HWIO_CBU_TOP_CMD_STATUS_BANK_PEND_BMSK                       0x0000ffff
#define HWIO_CBU_TOP_CMD_STATUS_BANK_PEND_SHFT                              0x0

//// Register CBU0_RDCQ_STATUS ////

#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_ADDR(x)                        (x+0x00000410)
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_PHYS(x)                        (x+0x00000410)
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_RMSK                           0x007f7f7f
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_SHFT                                    0
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_CBU_TOP_CBU0_RDCQ_STATUS_ADDR(x), HWIO_CBU_TOP_CBU0_RDCQ_STATUS_RMSK)
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_CBU_TOP_CBU0_RDCQ_STATUS_ADDR(x), mask) 
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_OUT(x, val)                    \
	out_dword( HWIO_CBU_TOP_CBU0_RDCQ_STATUS_ADDR(x), val)
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_CBU0_RDCQ_STATUS_ADDR(x), mask, val, HWIO_CBU_TOP_CBU0_RDCQ_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_HP_CMDS_IN_USE_BMSK            0x007f0000
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_HP_CMDS_IN_USE_SHFT                  0x10

#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_MP_CMDS_IN_USE_BMSK            0x00007f00
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_MP_CMDS_IN_USE_SHFT                   0x8

#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_LP_CMDS_IN_USE_BMSK            0x0000007f
#define HWIO_CBU_TOP_CBU0_RDCQ_STATUS_LP_CMDS_IN_USE_SHFT                   0x0

//// Register CBU0_WRCQ_STATUS ////

#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_ADDR(x)                        (x+0x00000418)
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_PHYS(x)                        (x+0x00000418)
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_RMSK                           0x007f7f7f
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_SHFT                                    0
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_CBU_TOP_CBU0_WRCQ_STATUS_ADDR(x), HWIO_CBU_TOP_CBU0_WRCQ_STATUS_RMSK)
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_CBU_TOP_CBU0_WRCQ_STATUS_ADDR(x), mask) 
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_OUT(x, val)                    \
	out_dword( HWIO_CBU_TOP_CBU0_WRCQ_STATUS_ADDR(x), val)
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_CBU_TOP_CBU0_WRCQ_STATUS_ADDR(x), mask, val, HWIO_CBU_TOP_CBU0_WRCQ_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_HP_CMDS_IN_USE_BMSK            0x007f0000
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_HP_CMDS_IN_USE_SHFT                  0x10

#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_MP_CMDS_IN_USE_BMSK            0x00007f00
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_MP_CMDS_IN_USE_SHFT                   0x8

#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_LP_CMDS_IN_USE_BMSK            0x0000007f
#define HWIO_CBU_TOP_CBU0_WRCQ_STATUS_LP_CMDS_IN_USE_SHFT                   0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DTC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register SW_TRIGGER_CFG ////

#define HWIO_DTC_SW_TRIGGER_CFG_ADDR(x)                              (x+0x00000000)
#define HWIO_DTC_SW_TRIGGER_CFG_PHYS(x)                              (x+0x00000000)
#define HWIO_DTC_SW_TRIGGER_CFG_RMSK                                 0x00000001
#define HWIO_DTC_SW_TRIGGER_CFG_SHFT                                          0
#define HWIO_DTC_SW_TRIGGER_CFG_IN(x)                                \
	in_dword_masked ( HWIO_DTC_SW_TRIGGER_CFG_ADDR(x), HWIO_DTC_SW_TRIGGER_CFG_RMSK)
#define HWIO_DTC_SW_TRIGGER_CFG_INM(x, mask)                         \
	in_dword_masked ( HWIO_DTC_SW_TRIGGER_CFG_ADDR(x), mask) 
#define HWIO_DTC_SW_TRIGGER_CFG_OUT(x, val)                          \
	out_dword( HWIO_DTC_SW_TRIGGER_CFG_ADDR(x), val)
#define HWIO_DTC_SW_TRIGGER_CFG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SW_TRIGGER_CFG_ADDR(x), mask, val, HWIO_DTC_SW_TRIGGER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SW_TRIGGER_CFG_RECALC_TIMERS_BMSK                   0x00000001
#define HWIO_DTC_SW_TRIGGER_CFG_RECALC_TIMERS_SHFT                          0x0

//// Register SW_TRIGGER_CORE ////

#define HWIO_DTC_SW_TRIGGER_CORE_ADDR(x)                             (x+0x00000004)
#define HWIO_DTC_SW_TRIGGER_CORE_PHYS(x)                             (x+0x00000004)
#define HWIO_DTC_SW_TRIGGER_CORE_RMSK                                0x00000001
#define HWIO_DTC_SW_TRIGGER_CORE_SHFT                                         0
#define HWIO_DTC_SW_TRIGGER_CORE_IN(x)                               \
	in_dword_masked ( HWIO_DTC_SW_TRIGGER_CORE_ADDR(x), HWIO_DTC_SW_TRIGGER_CORE_RMSK)
#define HWIO_DTC_SW_TRIGGER_CORE_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTC_SW_TRIGGER_CORE_ADDR(x), mask) 
#define HWIO_DTC_SW_TRIGGER_CORE_OUT(x, val)                         \
	out_dword( HWIO_DTC_SW_TRIGGER_CORE_ADDR(x), val)
#define HWIO_DTC_SW_TRIGGER_CORE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SW_TRIGGER_CORE_ADDR(x), mask, val, HWIO_DTC_SW_TRIGGER_CORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SW_TRIGGER_CORE_UPDATE_TIMERS_BMSK                  0x00000001
#define HWIO_DTC_SW_TRIGGER_CORE_UPDATE_TIMERS_SHFT                         0x0

//// Register CFG_TEMP_DERATE ////

#define HWIO_DTC_CFG_TEMP_DERATE_ADDR(x)                             (x+0x00000008)
#define HWIO_DTC_CFG_TEMP_DERATE_PHYS(x)                             (x+0x00000008)
#define HWIO_DTC_CFG_TEMP_DERATE_RMSK                                0x000007ff
#define HWIO_DTC_CFG_TEMP_DERATE_SHFT                                         0
#define HWIO_DTC_CFG_TEMP_DERATE_IN(x)                               \
	in_dword_masked ( HWIO_DTC_CFG_TEMP_DERATE_ADDR(x), HWIO_DTC_CFG_TEMP_DERATE_RMSK)
#define HWIO_DTC_CFG_TEMP_DERATE_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTC_CFG_TEMP_DERATE_ADDR(x), mask) 
#define HWIO_DTC_CFG_TEMP_DERATE_OUT(x, val)                         \
	out_dword( HWIO_DTC_CFG_TEMP_DERATE_ADDR(x), val)
#define HWIO_DTC_CFG_TEMP_DERATE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_CFG_TEMP_DERATE_ADDR(x), mask, val, HWIO_DTC_CFG_TEMP_DERATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_CFG_TEMP_DERATE_FACTOR_BMSK                         0x000007ff
#define HWIO_DTC_CFG_TEMP_DERATE_FACTOR_SHFT                                0x0

//// Register CLK_CTRL ////

#define HWIO_DTC_CLK_CTRL_ADDR(x)                                    (x+0x00000030)
#define HWIO_DTC_CLK_CTRL_PHYS(x)                                    (x+0x00000030)
#define HWIO_DTC_CLK_CTRL_RMSK                                       0x00000003
#define HWIO_DTC_CLK_CTRL_SHFT                                                0
#define HWIO_DTC_CLK_CTRL_IN(x)                                      \
	in_dword_masked ( HWIO_DTC_CLK_CTRL_ADDR(x), HWIO_DTC_CLK_CTRL_RMSK)
#define HWIO_DTC_CLK_CTRL_INM(x, mask)                               \
	in_dword_masked ( HWIO_DTC_CLK_CTRL_ADDR(x), mask) 
#define HWIO_DTC_CLK_CTRL_OUT(x, val)                                \
	out_dword( HWIO_DTC_CLK_CTRL_ADDR(x), val)
#define HWIO_DTC_CLK_CTRL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_CLK_CTRL_ADDR(x), mask, val, HWIO_DTC_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_CLK_CTRL_RECALC_CG_EN_BMSK                          0x00000002
#define HWIO_DTC_CLK_CTRL_RECALC_CG_EN_SHFT                                 0x1

#define HWIO_DTC_CLK_CTRL_UPDATE_CG_EN_BMSK                          0x00000001
#define HWIO_DTC_CLK_CTRL_UPDATE_CG_EN_SHFT                                 0x0

//// Register RANK_TIMING_CFG_TFAW ////

#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ADDR(x)                        (x+0x00000100)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_PHYS(x)                        (x+0x00000100)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_RMSK                           0x00f3ffff
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_SHFT                                    0
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TFAW_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TFAW_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TFAW_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TFAW_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TFAW_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TFAW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TFAW_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_MIN_CK_SHFT                          0x14

#define HWIO_DTC_RANK_TIMING_CFG_TFAW_IN_PS_BMSK                     0x0003ffff
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_IN_PS_SHFT                            0x0

//// Register RANK_TIMING_CFG_TMRD ////

#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ADDR(x)                        (x+0x00000104)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_PHYS(x)                        (x+0x00000104)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_RMSK                           0x00f0ffff
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_SHFT                                    0
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRD_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TMRD_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRD_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TMRD_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TMRD_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TMRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TMRD_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_MIN_CK_SHFT                          0x14

#define HWIO_DTC_RANK_TIMING_CFG_TMRD_IN_PS_BMSK                     0x0000ffff
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_IN_PS_SHFT                            0x0

//// Register RANK_TIMING_CFG_TMRR ////

#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ADDR(x)                        (x+0x00000108)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_PHYS(x)                        (x+0x00000108)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_RMSK                           0x00f0ffff
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_SHFT                                    0
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRR_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TMRR_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRR_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TMRR_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TMRR_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TMRR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TMRR_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_MIN_CK_SHFT                          0x14

#define HWIO_DTC_RANK_TIMING_CFG_TMRR_IN_PS_BMSK                     0x0000ffff
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_IN_PS_SHFT                            0x0

//// Register RANK_TIMING_CFG_TMRW ////

#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ADDR(x)                        (x+0x0000010c)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_PHYS(x)                        (x+0x0000010c)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_RMSK                           0x00f0ffff
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_SHFT                                    0
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRW_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TMRW_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRW_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TMRW_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TMRW_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TMRW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TMRW_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_MIN_CK_SHFT                          0x14

#define HWIO_DTC_RANK_TIMING_CFG_TMRW_IN_PS_BMSK                     0x0000ffff
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_IN_PS_SHFT                            0x0

//// Register RANK_TIMING_CFG_TPPD ////

#define HWIO_DTC_RANK_TIMING_CFG_TPPD_ADDR(x)                        (x+0x00000110)
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_PHYS(x)                        (x+0x00000110)
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_RMSK                           0x0ff00000
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_SHFT                                   20
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TPPD_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TPPD_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TPPD_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TPPD_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TPPD_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TPPD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TPPD_IN_CK_BMSK                     0x0ff00000
#define HWIO_DTC_RANK_TIMING_CFG_TPPD_IN_CK_SHFT                           0x14

//// Register RANK_TIMING_CFG_TRFC_AB_n ////

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_ADDR(base, n)             (base+0x114+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_PHYS(base, n)             (base+0x114+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_RMSK                      0x00ffffff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_SHFT                               0
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_MAXn                               1
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_INI(base, n)              \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_ADDR(base, n), HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_ADDR(base, n), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_OUTI(base, n, val)        \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_ADDR(base, n), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_ADDR(base, n), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_MIN_CK_BMSK               0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_MIN_CK_SHFT                     0x14

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_IN_PS_BMSK                0x000fffff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_n_IN_PS_SHFT                       0x0

//// Register RANK_TIMING_CFG_TRFC_PB_n ////

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_ADDR(base, n)             (base+0x124+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_PHYS(base, n)             (base+0x124+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_RMSK                      0x00ffffff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_SHFT                               0
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_MAXn                               1
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_INI(base, n)              \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_ADDR(base, n), HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_ADDR(base, n), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_OUTI(base, n, val)        \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_ADDR(base, n), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_ADDR(base, n), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_MIN_CK_BMSK               0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_MIN_CK_SHFT                     0x14

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_IN_PS_BMSK                0x000fffff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_n_IN_PS_SHFT                       0x0

//// Register RANK_TIMING_CFG_TRP_AB ////

#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ADDR(x)                      (x+0x00000134)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_PHYS(x)                      (x+0x00000134)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_RMSK                         0x10f1ffff
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_SHFT                                  0
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_IN(x)                        \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TRP_AB_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_OUT(x, val)                  \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRP_AB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_DERATE_EN_BMSK               0x10000000
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_DERATE_EN_SHFT                     0x1c

#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_MIN_CK_BMSK                  0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_MIN_CK_SHFT                        0x14

#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_IN_PS_BMSK                   0x0001ffff
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_IN_PS_SHFT                          0x0

//// Register RANK_TIMING_CFG_TRRD ////

#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ADDR(x)                        (x+0x00000138)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_PHYS(x)                        (x+0x00000138)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_RMSK                           0x10f0ffff
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_SHFT                                    0
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRRD_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TRRD_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRRD_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRRD_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRRD_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRRD_DERATE_EN_BMSK                 0x10000000
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_DERATE_EN_SHFT                       0x1c

#define HWIO_DTC_RANK_TIMING_CFG_TRRD_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_MIN_CK_SHFT                          0x14

#define HWIO_DTC_RANK_TIMING_CFG_TRRD_IN_PS_BMSK                     0x0000ffff
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_IN_PS_SHFT                            0x0

//// Register RANK_TIMING_CFG_TXSR ////

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ADDR(x)                        (x+0x0000013c)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_PHYS(x)                        (x+0x0000013c)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_RMSK                           0x00f07fff
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_SHFT                                    0
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_IN(x)                          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TXSR_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_OUT(x, val)                    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TXSR_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TXSR_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TXSR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_MIN_CK_SHFT                          0x14

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_IN_PS_BMSK                     0x00007fff
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_IN_PS_SHFT                            0x0

//// Register RANK_TIMING_CFG_TXSR_ABORT ////

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ADDR(x)                  (x+0x00000140)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_PHYS(x)                  (x+0x00000140)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_RMSK                     0x00f1ffff
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_SHFT                              0
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_IN(x)                    \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_OUT(x, val)              \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_MIN_CK_BMSK              0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_MIN_CK_SHFT                    0x14

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_IN_PS_BMSK               0x0001ffff
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_IN_PS_SHFT                      0x0

//// Register RANK_TIMING_CFG_TZQLAT ////

#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ADDR(x)                      (x+0x00000144)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_PHYS(x)                      (x+0x00000144)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_RMSK                         0x00f1ffff
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_SHFT                                  0
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_IN(x)                        \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TZQLAT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_OUT(x, val)                  \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TZQLAT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_MIN_CK_BMSK                  0x00f00000
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_MIN_CK_SHFT                        0x14

#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_IN_PS_BMSK                   0x0001ffff
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_IN_PS_SHFT                          0x0

//// Register BANK_TIMING_CFG_NRTP ////

#define HWIO_DTC_BANK_TIMING_CFG_NRTP_ADDR(x)                        (x+0x00000200)
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_PHYS(x)                        (x+0x00000200)
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_RMSK                           0x0ff00000
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_SHFT                                   20
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_IN(x)                          \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_NRTP_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_NRTP_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_NRTP_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_OUT(x, val)                    \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_NRTP_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_NRTP_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_NRTP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_NRTP_IN_CK_BMSK                     0x0ff00000
#define HWIO_DTC_BANK_TIMING_CFG_NRTP_IN_CK_SHFT                           0x14

//// Register BANK_TIMING_CFG_NWR ////

#define HWIO_DTC_BANK_TIMING_CFG_NWR_ADDR(x)                         (x+0x00000204)
#define HWIO_DTC_BANK_TIMING_CFG_NWR_PHYS(x)                         (x+0x00000204)
#define HWIO_DTC_BANK_TIMING_CFG_NWR_RMSK                            0x0ff00000
#define HWIO_DTC_BANK_TIMING_CFG_NWR_SHFT                                    20
#define HWIO_DTC_BANK_TIMING_CFG_NWR_IN(x)                           \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_NWR_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_NWR_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_NWR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_NWR_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_NWR_OUT(x, val)                     \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_NWR_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_NWR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_NWR_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_NWR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_NWR_IN_CK_BMSK                      0x0ff00000
#define HWIO_DTC_BANK_TIMING_CFG_NWR_IN_CK_SHFT                            0x14

//// Register BANK_TIMING_CFG_TRASMIN ////

#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ADDR(x)                     (x+0x00000208)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_PHYS(x)                     (x+0x00000208)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_RMSK                        0x10f3ffff
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_SHFT                                 0
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_IN(x)                       \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRASMIN_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_OUT(x, val)                 \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRASMIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_DERATE_EN_BMSK              0x10000000
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_DERATE_EN_SHFT                    0x1c

#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_MIN_CK_BMSK                 0x00f00000
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_MIN_CK_SHFT                       0x14

#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_IN_PS_BMSK                  0x0003ffff
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_IN_PS_SHFT                         0x0

//// Register BANK_TIMING_CFG_TRCD ////

#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ADDR(x)                        (x+0x0000020c)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_PHYS(x)                        (x+0x0000020c)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_RMSK                           0x10f1ffff
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_SHFT                                    0
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_IN(x)                          \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRCD_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRCD_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRCD_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_OUT(x, val)                    \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRCD_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRCD_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRCD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRCD_DERATE_EN_BMSK                 0x10000000
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_DERATE_EN_SHFT                       0x1c

#define HWIO_DTC_BANK_TIMING_CFG_TRCD_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_MIN_CK_SHFT                          0x14

#define HWIO_DTC_BANK_TIMING_CFG_TRCD_IN_PS_BMSK                     0x0001ffff
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_IN_PS_SHFT                            0x0

//// Register BANK_TIMING_CFG_TRP_PB ////

#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ADDR(x)                      (x+0x00000210)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_PHYS(x)                      (x+0x00000210)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_RMSK                         0x10f1ffff
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_SHFT                                  0
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_IN(x)                        \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRP_PB_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_OUT(x, val)                  \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRP_PB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_DERATE_EN_BMSK               0x10000000
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_DERATE_EN_SHFT                     0x1c

#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_MIN_CK_BMSK                  0x00f00000
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_MIN_CK_SHFT                        0x14

#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_IN_PS_BMSK                   0x0001ffff
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_IN_PS_SHFT                          0x0

//// Register BANK_TIMING_CFG_TRTP ////

#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ADDR(x)                        (x+0x00000214)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_PHYS(x)                        (x+0x00000214)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_RMSK                           0x00f07fff
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_SHFT                                    0
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_IN(x)                          \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRTP_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRTP_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRTP_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_OUT(x, val)                    \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRTP_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRTP_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRTP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRTP_MIN_CK_BMSK                    0x00f00000
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_MIN_CK_SHFT                          0x14

#define HWIO_DTC_BANK_TIMING_CFG_TRTP_IN_PS_BMSK                     0x00007fff
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_IN_PS_SHFT                            0x0

//// Register BANK_TIMING_CFG_TWR ////

#define HWIO_DTC_BANK_TIMING_CFG_TWR_ADDR(x)                         (x+0x00000218)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_PHYS(x)                         (x+0x00000218)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_RMSK                            0x00f1ffff
#define HWIO_DTC_BANK_TIMING_CFG_TWR_SHFT                                     0
#define HWIO_DTC_BANK_TIMING_CFG_TWR_IN(x)                           \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TWR_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TWR_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TWR_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TWR_OUT(x, val)                     \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TWR_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TWR_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TWR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TWR_MIN_CK_BMSK                     0x00f00000
#define HWIO_DTC_BANK_TIMING_CFG_TWR_MIN_CK_SHFT                           0x14

#define HWIO_DTC_BANK_TIMING_CFG_TWR_IN_PS_BMSK                      0x0001ffff
#define HWIO_DTC_BANK_TIMING_CFG_TWR_IN_PS_SHFT                             0x0

//// Register COL_TIMING_CFG_ODTLOFF ////

#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_ADDR(x)                      (x+0x00000300)
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_PHYS(x)                      (x+0x00000300)
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_RMSK                         0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_SHFT                                 20
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_IN(x)                        \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_ODTLOFF_ADDR(x), HWIO_DTC_COL_TIMING_CFG_ODTLOFF_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_ODTLOFF_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_OUT(x, val)                  \
	out_dword( HWIO_DTC_COL_TIMING_CFG_ODTLOFF_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_ODTLOFF_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_ODTLOFF_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_IN_CK_BMSK                   0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_ODTLOFF_IN_CK_SHFT                         0x14

//// Register COL_TIMING_CFG_ODTLON ////

#define HWIO_DTC_COL_TIMING_CFG_ODTLON_ADDR(x)                       (x+0x00000304)
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_PHYS(x)                       (x+0x00000304)
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_RMSK                          0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_SHFT                                  20
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_ODTLON_ADDR(x), HWIO_DTC_COL_TIMING_CFG_ODTLON_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_ODTLON_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_ODTLON_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_ODTLON_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_ODTLON_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_ODTLON_IN_CK_BMSK                    0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_ODTLON_IN_CK_SHFT                          0x14

//// Register COL_TIMING_CFG_RDAW ////

#define HWIO_DTC_COL_TIMING_CFG_RDAW_ADDR(x)                         (x+0x00000308)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_PHYS(x)                         (x+0x00000308)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_RMSK                            0x0ff03fff
#define HWIO_DTC_COL_TIMING_CFG_RDAW_SHFT                                     0
#define HWIO_DTC_COL_TIMING_CFG_RDAW_IN(x)                           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_RDAW_ADDR(x), HWIO_DTC_COL_TIMING_CFG_RDAW_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_RDAW_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_RDAW_OUT(x, val)                     \
	out_dword( HWIO_DTC_COL_TIMING_CFG_RDAW_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_RDAW_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_RDAW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_RDAW_IN_CK_BMSK                      0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_RDAW_IN_CK_SHFT                            0x14

#define HWIO_DTC_COL_TIMING_CFG_RDAW_IN_PS_BMSK                      0x00003fff
#define HWIO_DTC_COL_TIMING_CFG_RDAW_IN_PS_SHFT                             0x0

//// Register COL_TIMING_CFG_RL ////

#define HWIO_DTC_COL_TIMING_CFG_RL_ADDR(x)                           (x+0x0000030c)
#define HWIO_DTC_COL_TIMING_CFG_RL_PHYS(x)                           (x+0x0000030c)
#define HWIO_DTC_COL_TIMING_CFG_RL_RMSK                              0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_RL_SHFT                                      20
#define HWIO_DTC_COL_TIMING_CFG_RL_IN(x)                             \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_RL_ADDR(x), HWIO_DTC_COL_TIMING_CFG_RL_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_RL_INM(x, mask)                      \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_RL_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_RL_OUT(x, val)                       \
	out_dword( HWIO_DTC_COL_TIMING_CFG_RL_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_RL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_RL_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_RL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_RL_IN_CK_BMSK                        0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_RL_IN_CK_SHFT                              0x14

//// Register COL_TIMING_CFG_TCCD ////

#define HWIO_DTC_COL_TIMING_CFG_TCCD_ADDR(x)                         (x+0x00000310)
#define HWIO_DTC_COL_TIMING_CFG_TCCD_PHYS(x)                         (x+0x00000310)
#define HWIO_DTC_COL_TIMING_CFG_TCCD_RMSK                            0x01f00000
#define HWIO_DTC_COL_TIMING_CFG_TCCD_SHFT                                    20
#define HWIO_DTC_COL_TIMING_CFG_TCCD_IN(x)                           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TCCD_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TCCD_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TCCD_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TCCD_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TCCD_OUT(x, val)                     \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TCCD_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TCCD_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TCCD_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TCCD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TCCD_IN_CK_BMSK                      0x01f00000
#define HWIO_DTC_COL_TIMING_CFG_TCCD_IN_CK_SHFT                            0x14

//// Register COL_TIMING_CFG_TDQS2DQ_MAX ////

#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ADDR(x)                  (x+0x00000314)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_PHYS(x)                  (x+0x00000314)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_RMSK                     0x00f00fff
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_SHFT                              0
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_IN(x)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_OUT(x, val)              \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_MIN_CK_BMSK              0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_MIN_CK_SHFT                    0x14

#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_IN_PS_BMSK               0x00000fff
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_IN_PS_SHFT                      0x0

//// Register COL_TIMING_CFG_TDQSCKMAX ////

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ADDR(x)                    (x+0x00000318)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_PHYS(x)                    (x+0x00000318)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_RMSK                       0x00f03fff
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_SHFT                                0
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_IN(x)                      \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_OUT(x, val)                \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_MIN_CK_BMSK                0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_MIN_CK_SHFT                      0x14

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_IN_PS_BMSK                 0x00003fff
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_IN_PS_SHFT                        0x0

//// Register COL_TIMING_CFG_TDQSCKMIN ////

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ADDR(x)                    (x+0x0000031c)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_PHYS(x)                    (x+0x0000031c)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_RMSK                       0x00f01fff
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_SHFT                                0
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_IN(x)                      \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_OUT(x, val)                \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_MIN_CK_BMSK                0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_MIN_CK_SHFT                      0x14

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_IN_PS_BMSK                 0x00001fff
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_IN_PS_SHFT                        0x0

//// Register COL_TIMING_CFG_TDQSS ////

#define HWIO_DTC_COL_TIMING_CFG_TDQSS_ADDR(x)                        (x+0x00000320)
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_PHYS(x)                        (x+0x00000320)
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_RMSK                           0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_SHFT                                   20
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_IN(x)                          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSS_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQSS_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSS_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_OUT(x, val)                    \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQSS_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQSS_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQSS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQSS_IN_CK_BMSK                     0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TDQSS_IN_CK_SHFT                           0x14

//// Register COL_TIMING_CFG_TODTOFF_MAX ////

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ADDR(x)                  (x+0x00000324)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_PHYS(x)                  (x+0x00000324)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_RMSK                     0x00f03fff
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_SHFT                              0
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_IN(x)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_OUT(x, val)              \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_MIN_CK_BMSK              0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_MIN_CK_SHFT                    0x14

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_IN_PS_BMSK               0x00003fff
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_IN_PS_SHFT                      0x0

//// Register COL_TIMING_CFG_TODTOFF_MIN ////

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ADDR(x)                  (x+0x00000328)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_PHYS(x)                  (x+0x00000328)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_RMSK                     0x00f01fff
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_SHFT                              0
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_IN(x)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_OUT(x, val)              \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_MIN_CK_BMSK              0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_MIN_CK_SHFT                    0x14

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_IN_PS_BMSK               0x00001fff
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_IN_PS_SHFT                      0x0

//// Register COL_TIMING_CFG_TODTON_MAX ////

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ADDR(x)                   (x+0x0000032c)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_PHYS(x)                   (x+0x0000032c)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_RMSK                      0x00f03fff
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_SHFT                               0
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_MIN_CK_BMSK               0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_MIN_CK_SHFT                     0x14

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_IN_PS_BMSK                0x00003fff
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_IN_PS_SHFT                       0x0

//// Register COL_TIMING_CFG_TODTON_MIN ////

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ADDR(x)                   (x+0x00000330)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_PHYS(x)                   (x+0x00000330)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_RMSK                      0x00f01fff
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_SHFT                               0
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_MIN_CK_BMSK               0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_MIN_CK_SHFT                     0x14

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_IN_PS_BMSK                0x00001fff
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_IN_PS_SHFT                       0x0

//// Register COL_TIMING_CFG_TR2P ////

#define HWIO_DTC_COL_TIMING_CFG_TR2P_ADDR(x)                         (x+0x00000334)
#define HWIO_DTC_COL_TIMING_CFG_TR2P_PHYS(x)                         (x+0x00000334)
#define HWIO_DTC_COL_TIMING_CFG_TR2P_RMSK                            0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TR2P_SHFT                                    20
#define HWIO_DTC_COL_TIMING_CFG_TR2P_IN(x)                           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TR2P_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TR2P_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TR2P_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TR2P_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TR2P_OUT(x, val)                     \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TR2P_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TR2P_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TR2P_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TR2P_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TR2P_IN_CK_BMSK                      0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TR2P_IN_CK_SHFT                            0x14

//// Register COL_TIMING_CFG_TRAP2A ////

#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_ADDR(x)                       (x+0x00000338)
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_PHYS(x)                       (x+0x00000338)
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_RMSK                          0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_SHFT                                  20
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRAP2A_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRAP2A_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRAP2A_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRAP2A_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRAP2A_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRAP2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_IN_CK_BMSK                    0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TRAP2A_IN_CK_SHFT                          0x14

//// Register COL_TIMING_CFG_TRPRE ////

#define HWIO_DTC_COL_TIMING_CFG_TRPRE_ADDR(x)                        (x+0x0000033c)
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_PHYS(x)                        (x+0x0000033c)
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_RMSK                           0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_SHFT                                   20
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_IN(x)                          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRPRE_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRPRE_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRPRE_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_OUT(x, val)                    \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRPRE_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRPRE_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRPRE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRPRE_IN_CK_BMSK                     0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TRPRE_IN_CK_SHFT                           0x14

//// Register COL_TIMING_CFG_TRPST ////

#define HWIO_DTC_COL_TIMING_CFG_TRPST_ADDR(x)                        (x+0x00000340)
#define HWIO_DTC_COL_TIMING_CFG_TRPST_PHYS(x)                        (x+0x00000340)
#define HWIO_DTC_COL_TIMING_CFG_TRPST_RMSK                           0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TRPST_SHFT                                   20
#define HWIO_DTC_COL_TIMING_CFG_TRPST_IN(x)                          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRPST_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRPST_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRPST_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRPST_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRPST_OUT(x, val)                    \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRPST_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRPST_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRPST_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRPST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRPST_IN_CK_BMSK                     0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TRPST_IN_CK_SHFT                           0x14

//// Register COL_TIMING_CFG_TRTMRW ////

#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ADDR(x)                       (x+0x00000344)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_PHYS(x)                       (x+0x00000344)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_RMSK                          0x00f07fff
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_SHFT                                   0
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTMRW_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRTMRW_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTMRW_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRTMRW_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRTMRW_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRTMRW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_MIN_CK_BMSK                   0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_MIN_CK_SHFT                         0x14

#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_IN_PS_BMSK                    0x00007fff
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_IN_PS_SHFT                           0x0

//// Register COL_TIMING_CFG_TRTRRD ////

#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ADDR(x)                       (x+0x00000348)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_PHYS(x)                       (x+0x00000348)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_RMSK                          0x00f07fff
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_SHFT                                   0
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTRRD_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRTRRD_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTRRD_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRTRRD_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRTRRD_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRTRRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_MIN_CK_BMSK                   0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_MIN_CK_SHFT                         0x14

#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_IN_PS_BMSK                    0x00007fff
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_IN_PS_SHFT                           0x0

//// Register COL_TIMING_CFG_TW2P ////

#define HWIO_DTC_COL_TIMING_CFG_TW2P_ADDR(x)                         (x+0x0000034c)
#define HWIO_DTC_COL_TIMING_CFG_TW2P_PHYS(x)                         (x+0x0000034c)
#define HWIO_DTC_COL_TIMING_CFG_TW2P_RMSK                            0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TW2P_SHFT                                    20
#define HWIO_DTC_COL_TIMING_CFG_TW2P_IN(x)                           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TW2P_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TW2P_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TW2P_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TW2P_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TW2P_OUT(x, val)                     \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TW2P_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TW2P_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TW2P_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TW2P_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TW2P_IN_CK_BMSK                      0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TW2P_IN_CK_SHFT                            0x14

//// Register COL_TIMING_CFG_TWAP2A ////

#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_ADDR(x)                       (x+0x00000350)
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_PHYS(x)                       (x+0x00000350)
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_RMSK                          0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_SHFT                                  20
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWAP2A_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWAP2A_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWAP2A_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWAP2A_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWAP2A_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWAP2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_IN_CK_BMSK                    0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_TWAP2A_IN_CK_SHFT                          0x14

//// Register COL_TIMING_CFG_TWPRE ////

#define HWIO_DTC_COL_TIMING_CFG_TWPRE_ADDR(x)                        (x+0x00000354)
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_PHYS(x)                        (x+0x00000354)
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_RMSK                           0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_SHFT                                   20
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_IN(x)                          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWPRE_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWPRE_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWPRE_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_OUT(x, val)                    \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWPRE_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWPRE_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWPRE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWPRE_IN_CK_BMSK                     0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWPRE_IN_CK_SHFT                           0x14

//// Register COL_TIMING_CFG_TWPST ////

#define HWIO_DTC_COL_TIMING_CFG_TWPST_ADDR(x)                        (x+0x00000358)
#define HWIO_DTC_COL_TIMING_CFG_TWPST_PHYS(x)                        (x+0x00000358)
#define HWIO_DTC_COL_TIMING_CFG_TWPST_RMSK                           0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWPST_SHFT                                   20
#define HWIO_DTC_COL_TIMING_CFG_TWPST_IN(x)                          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWPST_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWPST_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWPST_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWPST_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWPST_OUT(x, val)                    \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWPST_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWPST_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWPST_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWPST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWPST_IN_CK_BMSK                     0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWPST_IN_CK_SHFT                           0x14

//// Register COL_TIMING_CFG_TWRWTR ////

#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ADDR(x)                       (x+0x0000035c)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_PHYS(x)                       (x+0x0000035c)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_RMSK                          0x00f07fff
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_SHFT                                   0
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWRWTR_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWRWTR_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWRWTR_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWRWTR_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWRWTR_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWRWTR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_MIN_CK_BMSK                   0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_MIN_CK_SHFT                         0x14

#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_IN_PS_BMSK                    0x00007fff
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_IN_PS_SHFT                           0x0

//// Register COL_TIMING_CFG_TWTMRW ////

#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ADDR(x)                       (x+0x00000360)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_PHYS(x)                       (x+0x00000360)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_RMSK                          0x00f07fff
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_SHFT                                   0
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_IN(x)                         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTMRW_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWTMRW_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTMRW_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_OUT(x, val)                   \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWTMRW_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWTMRW_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWTMRW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_MIN_CK_BMSK                   0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_MIN_CK_SHFT                         0x14

#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_IN_PS_BMSK                    0x00007fff
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_IN_PS_SHFT                           0x0

//// Register COL_TIMING_CFG_TWTR ////

#define HWIO_DTC_COL_TIMING_CFG_TWTR_ADDR(x)                         (x+0x00000364)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_PHYS(x)                         (x+0x00000364)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_RMSK                            0x00f0ffff
#define HWIO_DTC_COL_TIMING_CFG_TWTR_SHFT                                     0
#define HWIO_DTC_COL_TIMING_CFG_TWTR_IN(x)                           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTR_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWTR_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTR_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWTR_OUT(x, val)                     \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWTR_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWTR_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWTR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWTR_MIN_CK_BMSK                     0x00f00000
#define HWIO_DTC_COL_TIMING_CFG_TWTR_MIN_CK_SHFT                           0x14

#define HWIO_DTC_COL_TIMING_CFG_TWTR_IN_PS_BMSK                      0x0000ffff
#define HWIO_DTC_COL_TIMING_CFG_TWTR_IN_PS_SHFT                             0x0

//// Register COL_TIMING_CFG_WL ////

#define HWIO_DTC_COL_TIMING_CFG_WL_ADDR(x)                           (x+0x00000368)
#define HWIO_DTC_COL_TIMING_CFG_WL_PHYS(x)                           (x+0x00000368)
#define HWIO_DTC_COL_TIMING_CFG_WL_RMSK                              0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_WL_SHFT                                      20
#define HWIO_DTC_COL_TIMING_CFG_WL_IN(x)                             \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_WL_ADDR(x), HWIO_DTC_COL_TIMING_CFG_WL_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_WL_INM(x, mask)                      \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_WL_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_WL_OUT(x, val)                       \
	out_dword( HWIO_DTC_COL_TIMING_CFG_WL_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_WL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_WL_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_WL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_WL_IN_CK_BMSK                        0x0ff00000
#define HWIO_DTC_COL_TIMING_CFG_WL_IN_CK_SHFT                              0x14

//// Register PD_TIMING_CFG_TCKCKEH ////

#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ADDR(x)                       (x+0x00000400)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_PHYS(x)                       (x+0x00000400)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_RMSK                          0x0ff01fff
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_SHFT                                   0
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_IN(x)                         \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCKCKEH_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_OUT(x, val)                   \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCKCKEH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_MIN_CK_BMSK                   0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_MIN_CK_SHFT                         0x14

#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_IN_PS_BMSK                    0x00001fff
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_IN_PS_SHFT                           0x0

//// Register PD_TIMING_CFG_TCKE ////

#define HWIO_DTC_PD_TIMING_CFG_TCKE_ADDR(x)                          (x+0x00000404)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_PHYS(x)                          (x+0x00000404)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_RMSK                             0x0ff07fff
#define HWIO_DTC_PD_TIMING_CFG_TCKE_SHFT                                      0
#define HWIO_DTC_PD_TIMING_CFG_TCKE_IN(x)                            \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKE_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCKE_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKE_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCKE_OUT(x, val)                      \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCKE_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCKE_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCKE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCKE_MIN_CK_BMSK                      0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TCKE_MIN_CK_SHFT                            0x14

#define HWIO_DTC_PD_TIMING_CFG_TCKE_IN_PS_BMSK                       0x00007fff
#define HWIO_DTC_PD_TIMING_CFG_TCKE_IN_PS_SHFT                              0x0

//// Register PD_TIMING_CFG_TCKELCK ////

#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ADDR(x)                       (x+0x00000408)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_PHYS(x)                       (x+0x00000408)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_RMSK                          0x0ff07fff
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_SHFT                                   0
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_IN(x)                         \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKELCK_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCKELCK_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKELCK_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_OUT(x, val)                   \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCKELCK_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCKELCK_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCKELCK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_MIN_CK_BMSK                   0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_MIN_CK_SHFT                         0x14

#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_IN_PS_BMSK                    0x00007fff
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_IN_PS_SHFT                           0x0

//// Register PD_TIMING_CFG_TCMDCKE ////

#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ADDR(x)                       (x+0x0000040c)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_PHYS(x)                       (x+0x0000040c)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_RMSK                          0x0ff01fff
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_SHFT                                   0
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_IN(x)                         \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCMDCKE_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_OUT(x, val)                   \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCMDCKE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_MIN_CK_BMSK                   0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_MIN_CK_SHFT                         0x14

#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_IN_PS_BMSK                    0x00001fff
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_IN_PS_SHFT                           0x0

//// Register PD_TIMING_CFG_TMRWCKEL ////

#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ADDR(x)                      (x+0x00000410)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_PHYS(x)                      (x+0x00000410)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_RMSK                         0x0ff0ffff
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_SHFT                                  0
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_IN(x)                        \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_OUT(x, val)                  \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_MIN_CK_BMSK                  0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_MIN_CK_SHFT                        0x14

#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_IN_PS_BMSK                   0x0000ffff
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_IN_PS_SHFT                          0x0

//// Register PD_TIMING_CFG_TRDCKE ////

#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_ADDR(x)                        (x+0x00000414)
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_PHYS(x)                        (x+0x00000414)
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_RMSK                           0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_SHFT                                   20
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_IN(x)                          \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TRDCKE_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TRDCKE_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TRDCKE_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_OUT(x, val)                    \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TRDCKE_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TRDCKE_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TRDCKE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_IN_CK_BMSK                     0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TRDCKE_IN_CK_SHFT                           0x14

//// Register PD_TIMING_CFG_TWRCKE ////

#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_ADDR(x)                        (x+0x00000418)
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_PHYS(x)                        (x+0x00000418)
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_RMSK                           0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_SHFT                                   20
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_IN(x)                          \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TWRCKE_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TWRCKE_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TWRCKE_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_OUT(x, val)                    \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TWRCKE_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TWRCKE_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TWRCKE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_IN_CK_BMSK                     0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TWRCKE_IN_CK_SHFT                           0x14

//// Register PD_TIMING_CFG_TXP ////

#define HWIO_DTC_PD_TIMING_CFG_TXP_ADDR(x)                           (x+0x0000041c)
#define HWIO_DTC_PD_TIMING_CFG_TXP_PHYS(x)                           (x+0x0000041c)
#define HWIO_DTC_PD_TIMING_CFG_TXP_RMSK                              0x0ff07fff
#define HWIO_DTC_PD_TIMING_CFG_TXP_SHFT                                       0
#define HWIO_DTC_PD_TIMING_CFG_TXP_IN(x)                             \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TXP_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TXP_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TXP_INM(x, mask)                      \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TXP_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TXP_OUT(x, val)                       \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TXP_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TXP_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TXP_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TXP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TXP_MIN_CK_BMSK                       0x0ff00000
#define HWIO_DTC_PD_TIMING_CFG_TXP_MIN_CK_SHFT                             0x14

#define HWIO_DTC_PD_TIMING_CFG_TXP_IN_PS_BMSK                        0x00007fff
#define HWIO_DTC_PD_TIMING_CFG_TXP_IN_PS_SHFT                               0x0

//// Register SHKE_TIMING_CFG_TFC ////

#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ADDR(x)                         (x+0x00000500)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_PHYS(x)                         (x+0x00000500)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_RMSK                            0x0fffffff
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_SHFT                                     0
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_IN(x)                           \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TFC_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TFC_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TFC_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_OUT(x, val)                     \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TFC_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TFC_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TFC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TFC_MIN_CK_BMSK                     0x0ff00000
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_MIN_CK_SHFT                           0x14

#define HWIO_DTC_SHKE_TIMING_CFG_TFC_IN_PS_BMSK                      0x000fffff
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_IN_PS_SHFT                             0x0

//// Register SHKE_TIMING_CFG_TSR ////

#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ADDR(x)                         (x+0x00000504)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_PHYS(x)                         (x+0x00000504)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_RMSK                            0x00f0ffff
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_SHFT                                     0
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_IN(x)                           \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TSR_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TSR_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TSR_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_OUT(x, val)                     \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TSR_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TSR_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TSR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TSR_MIN_CK_BMSK                     0x00f00000
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_MIN_CK_SHFT                           0x14

#define HWIO_DTC_SHKE_TIMING_CFG_TSR_IN_PS_BMSK                      0x0000ffff
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_IN_PS_SHFT                             0x0

//// Register SHKE_TIMING_CFG_TVRCG_DIS ////

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ADDR(x)                   (x+0x00000508)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_PHYS(x)                   (x+0x00000508)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_RMSK                      0x0ff7ffff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_SHFT                               0
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_IN(x)                     \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_OUT(x, val)               \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_MIN_CK_BMSK               0x0ff00000
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_MIN_CK_SHFT                     0x14

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_IN_PS_BMSK                0x0007ffff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_IN_PS_SHFT                       0x0

//// Register SHKE_TIMING_CFG_TVRCG_EN ////

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ADDR(x)                    (x+0x0000050c)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_PHYS(x)                    (x+0x0000050c)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_RMSK                       0x0fffffff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_SHFT                                0
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_IN(x)                      \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_OUT(x, val)                \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_MIN_CK_BMSK                0x0ff00000
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_MIN_CK_SHFT                      0x14

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_IN_PS_BMSK                 0x000fffff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_IN_PS_SHFT                        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_ADDR(base, n)    (base+0x600+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_PHYS(base, n)    (base+0x600+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_RMSK             0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_SHFT                      0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_MAXn                      1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_INI(base, n)     \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_IN_CK_BMSK       0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_IN_CK_SHFT             0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_IN_PS_BMSK       0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_END_n_IN_PS_SHFT              0x0

//// Register OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_ADDR(base, n)  (base+0x610+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_PHYS(base, n)  (base+0x610+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_RMSK           0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_SHFT                    0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_MAXn                    1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_INI(base, n)   \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_IN_CK_BMSK     0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_IN_CK_SHFT           0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_IN_PS_BMSK     0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_OE_START_n_IN_PS_SHFT            0x0

//// Register OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_ADDR(base, n) (base+0x620+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_PHYS(base, n) (base+0x620+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_RMSK      0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_SHFT               0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_MAXn               1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_END_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_ADDR(base, n) (base+0x630+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_PHYS(base, n) (base+0x630+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_RMSK    0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_SHFT             0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_MAXn             1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_RDDATA_EN_START_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_ADDR(base, n) (base+0x640+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_PHYS(base, n) (base+0x640+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_RMSK     0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_SHFT              0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_MAXn              1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_END_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_ADDR(base, n) (base+0x650+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_PHYS(base, n) (base+0x650+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_RMSK   0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_SHFT            0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_MAXn            1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_RD_TRAFFIC_EN_START_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_ADDR(base, n)    (base+0x660+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_PHYS(base, n)    (base+0x660+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_RMSK             0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_SHFT                      0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_MAXn                      1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_INI(base, n)     \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_IN_CK_BMSK       0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_IN_CK_SHFT             0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_IN_PS_BMSK       0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_END_n_IN_PS_SHFT              0x0

//// Register OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_ADDR(base, n)  (base+0x670+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_PHYS(base, n)  (base+0x670+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_RMSK           0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_SHFT                    0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_MAXn                    1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_INI(base, n)   \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_IN_CK_BMSK     0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_IN_CK_SHFT           0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_IN_PS_BMSK     0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_OE_START_n_IN_PS_SHFT            0x0

//// Register OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_ADDR(base, n) (base+0x680+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_PHYS(base, n) (base+0x680+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_RMSK     0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_SHFT              0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_MAXn              1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_END_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_ADDR(base, n) (base+0x690+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_PHYS(base, n) (base+0x690+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_RMSK   0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_SHFT            0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_MAXn            1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_TRAFFIC_EN_START_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_ADDR(base, n) (base+0x6A0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_PHYS(base, n) (base+0x6A0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_RMSK      0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_SHFT               0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_MAXn               1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_END_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_ADDR(base, n) (base+0x6B0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_PHYS(base, n) (base+0x6B0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_RMSK    0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_SHFT             0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_MAXn             1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_1P0_WR_WRDATA_EN_START_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_ADDR(base, n) (base+0x6C0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_PHYS(base, n) (base+0x6C0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_RMSK      0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_SHFT               0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_MAXn               1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_RD_OPCODE_OFFSET_n_IN_PS_SHFT        0x0

//// Register OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n ////

#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_ADDR(base, n) (base+0x6D0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_PHYS(base, n) (base+0x6D0+0x4*n)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_RMSK      0x0ff03fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_SHFT               0
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_MAXn               1
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_INI(base, n) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_ADDR(base, n), HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_RMSK)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_ADDR(base, n), mask) 
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_OUTI(base, n, val) \
	out_dword( HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_ADDR(base, n), val)
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_ADDR(base, n), mask, val, HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_IN_CK_BMSK 0x0ff00000
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_IN_CK_SHFT       0x14

#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_IN_PS_BMSK 0x00003fff
#define HWIO_DTC_OSU_TIMING_CFG_QFI_2P0_WR_OPCODE_OFFSET_n_IN_PS_SHFT        0x0

//// Register TIMER_PIPE_OFFSET_CFG ////

#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_ADDR(x)                       (x+0x00000700)
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_PHYS(x)                       (x+0x00000700)
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_RMSK                          0x0f0f0f0f
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_SHFT                                   0
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DTC_TIMER_PIPE_OFFSET_CFG_ADDR(x), HWIO_DTC_TIMER_PIPE_OFFSET_CFG_RMSK)
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_TIMER_PIPE_OFFSET_CFG_ADDR(x), mask) 
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_OUT(x, val)                   \
	out_dword( HWIO_DTC_TIMER_PIPE_OFFSET_CFG_ADDR(x), val)
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_TIMER_PIPE_OFFSET_CFG_ADDR(x), mask, val, HWIO_DTC_TIMER_PIPE_OFFSET_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_REFRESH_TIMER_OFFSET_BMSK     0x0f000000
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_REFRESH_TIMER_OFFSET_SHFT           0x18

#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_RANK_TIMER_OFFSET_BMSK        0x000f0000
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_RANK_TIMER_OFFSET_SHFT              0x10

#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_PD_TIMER_OFFSET_BMSK          0x00000f00
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_PD_TIMER_OFFSET_SHFT                 0x8

#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_BANK_TIMER_OFFSET_BMSK        0x0000000f
#define HWIO_DTC_TIMER_PIPE_OFFSET_CFG_BANK_TIMER_OFFSET_SHFT               0x0

//// Register ODT_CFG ////

#define HWIO_DTC_ODT_CFG_ADDR(x)                                     (x+0x00000710)
#define HWIO_DTC_ODT_CFG_PHYS(x)                                     (x+0x00000710)
#define HWIO_DTC_ODT_CFG_RMSK                                        0x00000001
#define HWIO_DTC_ODT_CFG_SHFT                                                 0
#define HWIO_DTC_ODT_CFG_IN(x)                                       \
	in_dword_masked ( HWIO_DTC_ODT_CFG_ADDR(x), HWIO_DTC_ODT_CFG_RMSK)
#define HWIO_DTC_ODT_CFG_INM(x, mask)                                \
	in_dword_masked ( HWIO_DTC_ODT_CFG_ADDR(x), mask) 
#define HWIO_DTC_ODT_CFG_OUT(x, val)                                 \
	out_dword( HWIO_DTC_ODT_CFG_ADDR(x), val)
#define HWIO_DTC_ODT_CFG_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_ODT_CFG_ADDR(x), mask, val, HWIO_DTC_ODT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_ODT_CFG_ODT_EN_BMSK                                 0x00000001
#define HWIO_DTC_ODT_CFG_ODT_EN_SHFT                                        0x0

//// Register DBI_CFG ////

#define HWIO_DTC_DBI_CFG_ADDR(x)                                     (x+0x00000714)
#define HWIO_DTC_DBI_CFG_PHYS(x)                                     (x+0x00000714)
#define HWIO_DTC_DBI_CFG_RMSK                                        0x00000101
#define HWIO_DTC_DBI_CFG_SHFT                                                 0
#define HWIO_DTC_DBI_CFG_IN(x)                                       \
	in_dword_masked ( HWIO_DTC_DBI_CFG_ADDR(x), HWIO_DTC_DBI_CFG_RMSK)
#define HWIO_DTC_DBI_CFG_INM(x, mask)                                \
	in_dword_masked ( HWIO_DTC_DBI_CFG_ADDR(x), mask) 
#define HWIO_DTC_DBI_CFG_OUT(x, val)                                 \
	out_dword( HWIO_DTC_DBI_CFG_ADDR(x), val)
#define HWIO_DTC_DBI_CFG_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_DBI_CFG_ADDR(x), mask, val, HWIO_DTC_DBI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_DBI_CFG_DBI_WR_BMSK                                 0x00000100
#define HWIO_DTC_DBI_CFG_DBI_WR_SHFT                                        0x8

#define HWIO_DTC_DBI_CFG_DBI_RD_BMSK                                 0x00000001
#define HWIO_DTC_DBI_CFG_DBI_RD_SHFT                                        0x0

//// Register RDAW_CFG ////

#define HWIO_DTC_RDAW_CFG_ADDR(x)                                    (x+0x0000071c)
#define HWIO_DTC_RDAW_CFG_PHYS(x)                                    (x+0x0000071c)
#define HWIO_DTC_RDAW_CFG_RMSK                                       0x00ffff01
#define HWIO_DTC_RDAW_CFG_SHFT                                                0
#define HWIO_DTC_RDAW_CFG_IN(x)                                      \
	in_dword_masked ( HWIO_DTC_RDAW_CFG_ADDR(x), HWIO_DTC_RDAW_CFG_RMSK)
#define HWIO_DTC_RDAW_CFG_INM(x, mask)                               \
	in_dword_masked ( HWIO_DTC_RDAW_CFG_ADDR(x), mask) 
#define HWIO_DTC_RDAW_CFG_OUT(x, val)                                \
	out_dword( HWIO_DTC_RDAW_CFG_ADDR(x), val)
#define HWIO_DTC_RDAW_CFG_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RDAW_CFG_ADDR(x), mask, val, HWIO_DTC_RDAW_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RDAW_CFG_RDAW_EXTEND_BMSK                           0x00ff0000
#define HWIO_DTC_RDAW_CFG_RDAW_EXTEND_SHFT                                 0x10

#define HWIO_DTC_RDAW_CFG_RDAW_EARLY_BMSK                            0x0000ff00
#define HWIO_DTC_RDAW_CFG_RDAW_EARLY_SHFT                                   0x8

#define HWIO_DTC_RDAW_CFG_RDAW_EN_BMSK                               0x00000001
#define HWIO_DTC_RDAW_CFG_RDAW_EN_SHFT                                      0x0

//// Register WRAW_CFG ////

#define HWIO_DTC_WRAW_CFG_ADDR(x)                                    (x+0x00000728)
#define HWIO_DTC_WRAW_CFG_PHYS(x)                                    (x+0x00000728)
#define HWIO_DTC_WRAW_CFG_RMSK                                       0x0000ffff
#define HWIO_DTC_WRAW_CFG_SHFT                                                0
#define HWIO_DTC_WRAW_CFG_IN(x)                                      \
	in_dword_masked ( HWIO_DTC_WRAW_CFG_ADDR(x), HWIO_DTC_WRAW_CFG_RMSK)
#define HWIO_DTC_WRAW_CFG_INM(x, mask)                               \
	in_dword_masked ( HWIO_DTC_WRAW_CFG_ADDR(x), mask) 
#define HWIO_DTC_WRAW_CFG_OUT(x, val)                                \
	out_dword( HWIO_DTC_WRAW_CFG_ADDR(x), val)
#define HWIO_DTC_WRAW_CFG_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_WRAW_CFG_ADDR(x), mask, val, HWIO_DTC_WRAW_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_WRAW_CFG_WL_EXTEND_BMSK                             0x0000ff00
#define HWIO_DTC_WRAW_CFG_WL_EXTEND_SHFT                                    0x8

#define HWIO_DTC_WRAW_CFG_WL_EARLY_BMSK                              0x000000ff
#define HWIO_DTC_WRAW_CFG_WL_EARLY_SHFT                                     0x0

//// Register COL_TIMING_DR_EXTEND_CFG ////

#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_ADDR(x)                    (x+0x00000730)
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_PHYS(x)                    (x+0x00000730)
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_RMSK                       0xffffffff
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_SHFT                                0
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_ADDR(x), HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_RMSK)
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_OUT(x, val)                \
	out_dword( HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TWTR_DR_BMSK               0xff000000
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TWTR_DR_SHFT                     0x18

#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TRTW_DR_BMSK               0x00ff0000
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TRTW_DR_SHFT                     0x10

#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TWTW_DR_BMSK               0x0000ff00
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TWTW_DR_SHFT                      0x8

#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TRTR_DR_BMSK               0x000000ff
#define HWIO_DTC_COL_TIMING_DR_EXTEND_CFG_TRTR_DR_SHFT                      0x0

//// Register COL_TIMING_SR_EXTEND_CFG ////

#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_ADDR(x)                    (x+0x00000740)
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_PHYS(x)                    (x+0x00000740)
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_RMSK                       0xffffffff
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_SHFT                                0
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_ADDR(x), HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_RMSK)
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_OUT(x, val)                \
	out_dword( HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TWTR_SR_BMSK               0xff000000
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TWTR_SR_SHFT                     0x18

#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TRTW_SR_BMSK               0x00ff0000
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TRTW_SR_SHFT                     0x10

#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TWTW_SR_BMSK               0x0000ff00
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TWTW_SR_SHFT                      0x8

#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TRTR_SR_BMSK               0x000000ff
#define HWIO_DTC_COL_TIMING_SR_EXTEND_CFG_TRTR_SR_SHFT                      0x0

//// Register COL_TIMING_CTPA_EXTEND_CFG ////

#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_ADDR(x)                  (x+0x00000750)
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_PHYS(x)                  (x+0x00000750)
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_RMSK                     0x0f0f0f0f
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_SHFT                              0
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_ADDR(x), HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_RMSK)
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_OUT(x, val)              \
	out_dword( HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TWAP2A_EXTEND_BMSK       0x0f000000
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TWAP2A_EXTEND_SHFT             0x18

#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TW2P_EXTEND_BMSK         0x000f0000
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TW2P_EXTEND_SHFT               0x10

#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TRAP2A_EXTEND_BMSK       0x00000f00
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TRAP2A_EXTEND_SHFT              0x8

#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TR2P_EXTEND_BMSK         0x0000000f
#define HWIO_DTC_COL_TIMING_CTPA_EXTEND_CFG_TR2P_EXTEND_SHFT                0x0

//// Register COL_TIMING_HKE_EXTEND_CFG ////

#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_ADDR(x)                   (x+0x00000760)
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_PHYS(x)                   (x+0x00000760)
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_RMSK                      0x0f0f0f0f
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_SHFT                               0
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_ADDR(x), HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_RMSK)
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TWTMRW_EXTEND_BMSK        0x0f000000
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TWTMRW_EXTEND_SHFT              0x18

#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TRTMRW_EXTEND_BMSK        0x000f0000
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TRTMRW_EXTEND_SHFT              0x10

#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TWRWTR_EXTEND_BMSK        0x00000f00
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TWRWTR_EXTEND_SHFT               0x8

#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TRTRRD_EXTEND_BMSK        0x0000000f
#define HWIO_DTC_COL_TIMING_HKE_EXTEND_CFG_TRTRRD_EXTEND_SHFT               0x0

//// Register PD_TIMING_PD_EXTEND_CFG ////

#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_ADDR(x)                     (x+0x00000770)
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_PHYS(x)                     (x+0x00000770)
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_RMSK                        0x0000ffff
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_SHFT                                 0
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_ADDR(x), HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_RMSK)
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_OUT(x, val)                 \
	out_dword( HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_TMRRI_EXTEND_BMSK           0x0000ff00
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_TMRRI_EXTEND_SHFT                  0x8

#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_TXP_EXTEND_BMSK             0x000000ff
#define HWIO_DTC_PD_TIMING_PD_EXTEND_CFG_TXP_EXTEND_SHFT                    0x0

//// Register PD_TIMING_CSPD_EXTEND_CFG ////

#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_ADDR(x)                   (x+0x00000778)
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_PHYS(x)                   (x+0x00000778)
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_RMSK                      0xffffffff
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_SHFT                               0
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_ADDR(x), HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_RMSK)
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_OUT(x, val)               \
	out_dword( HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCKE_EXTEND_BMSK          0xff000000
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCKE_EXTEND_SHFT                0x18

#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCMDCKE_EXTEND_BMSK       0x00ff0000
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCMDCKE_EXTEND_SHFT             0x10

#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCKCKEH_EXTEND_BMSK       0x0000ff00
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCKCKEH_EXTEND_SHFT              0x8

#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCKELCK_EXTEND_BMSK       0x000000ff
#define HWIO_DTC_PD_TIMING_CSPD_EXTEND_CFG_TCKELCK_EXTEND_SHFT              0x0

//// Register TXPD_CFG ////

#define HWIO_DTC_TXPD_CFG_ADDR(x)                                    (x+0x00000788)
#define HWIO_DTC_TXPD_CFG_PHYS(x)                                    (x+0x00000788)
#define HWIO_DTC_TXPD_CFG_RMSK                                       0x00ffff01
#define HWIO_DTC_TXPD_CFG_SHFT                                                0
#define HWIO_DTC_TXPD_CFG_IN(x)                                      \
	in_dword_masked ( HWIO_DTC_TXPD_CFG_ADDR(x), HWIO_DTC_TXPD_CFG_RMSK)
#define HWIO_DTC_TXPD_CFG_INM(x, mask)                               \
	in_dword_masked ( HWIO_DTC_TXPD_CFG_ADDR(x), mask) 
#define HWIO_DTC_TXPD_CFG_OUT(x, val)                                \
	out_dword( HWIO_DTC_TXPD_CFG_ADDR(x), val)
#define HWIO_DTC_TXPD_CFG_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_TXPD_CFG_ADDR(x), mask, val, HWIO_DTC_TXPD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_TXPD_CFG_TCPD_BMSK                                  0x00ff0000
#define HWIO_DTC_TXPD_CFG_TCPD_SHFT                                        0x10

#define HWIO_DTC_TXPD_CFG_TAPD_BMSK                                  0x0000ff00
#define HWIO_DTC_TXPD_CFG_TAPD_SHFT                                         0x8

#define HWIO_DTC_TXPD_CFG_XPD_EN_BMSK                                0x00000001
#define HWIO_DTC_TXPD_CFG_XPD_EN_SHFT                                       0x0

//// Register TCMD_EXTEND_CFG ////

#define HWIO_DTC_TCMD_EXTEND_CFG_ADDR(x)                             (x+0x00000794)
#define HWIO_DTC_TCMD_EXTEND_CFG_PHYS(x)                             (x+0x00000794)
#define HWIO_DTC_TCMD_EXTEND_CFG_RMSK                                0xffffffff
#define HWIO_DTC_TCMD_EXTEND_CFG_SHFT                                         0
#define HWIO_DTC_TCMD_EXTEND_CFG_IN(x)                               \
	in_dword_masked ( HWIO_DTC_TCMD_EXTEND_CFG_ADDR(x), HWIO_DTC_TCMD_EXTEND_CFG_RMSK)
#define HWIO_DTC_TCMD_EXTEND_CFG_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTC_TCMD_EXTEND_CFG_ADDR(x), mask) 
#define HWIO_DTC_TCMD_EXTEND_CFG_OUT(x, val)                         \
	out_dword( HWIO_DTC_TCMD_EXTEND_CFG_ADDR(x), val)
#define HWIO_DTC_TCMD_EXTEND_CFG_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_TCMD_EXTEND_CFG_ADDR(x), mask, val, HWIO_DTC_TCMD_EXTEND_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_HKS_BMSK                       0xff000000
#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_HKS_SHFT                             0x18

#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_COL_BMSK                       0x00ff0000
#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_COL_SHFT                             0x10

#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_PRE_BMSK                       0x0000ff00
#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_PRE_SHFT                              0x8

#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_ACT_BMSK                       0x000000ff
#define HWIO_DTC_TCMD_EXTEND_CFG_TCMD_ACT_SHFT                              0x0

//// Register RANK_TIMING_CFG_TFAW_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_ADDR(x)                    (x+0x00000800)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_PHYS(x)                    (x+0x00000800)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_RMSK                       0x000003ff
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_SHFT                                0
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_UPDATE_VALUE_BMSK          0x000003ff
#define HWIO_DTC_RANK_TIMING_CFG_TFAW_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register RANK_TIMING_CFG_TMRD_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_ADDR(x)                    (x+0x00000804)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_PHYS(x)                    (x+0x00000804)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_RMSK                       0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_SHFT                                0
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_UPDATE_VALUE_BMSK          0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TMRD_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register RANK_TIMING_CFG_TMRR_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_ADDR(x)                    (x+0x00000808)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_PHYS(x)                    (x+0x00000808)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_RMSK                       0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_SHFT                                0
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_UPDATE_VALUE_BMSK          0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TMRR_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register RANK_TIMING_CFG_TMRW_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_ADDR(x)                    (x+0x0000080c)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_PHYS(x)                    (x+0x0000080c)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_RMSK                       0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_SHFT                                0
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_UPDATE_VALUE_BMSK          0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TMRW_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register RANK_TIMING_CFG_TRFC_AB_ACT_n ////

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_ADDR(base, n)         (base+0x810+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_PHYS(base, n)         (base+0x810+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_RMSK                  0x00001fff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_SHFT                           0
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_MAXn                           1
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_INI(base, n)          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_ADDR(base, n), HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_ADDR(base, n), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_OUTI(base, n, val)    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_ADDR(base, n), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_ADDR(base, n), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_UPDATE_VALUE_BMSK     0x00001fff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_AB_ACT_n_UPDATE_VALUE_SHFT            0x0

//// Register RANK_TIMING_CFG_TRFC_PB_ACT_n ////

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_ADDR(base, n)         (base+0x820+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_PHYS(base, n)         (base+0x820+0x4*n)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_RMSK                  0x000007ff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_SHFT                           0
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_MAXn                           1
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_INI(base, n)          \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_ADDR(base, n), HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_ADDR(base, n), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_OUTI(base, n, val)    \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_ADDR(base, n), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_ADDR(base, n), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_UPDATE_VALUE_BMSK     0x000007ff
#define HWIO_DTC_RANK_TIMING_CFG_TRFC_PB_ACT_n_UPDATE_VALUE_SHFT            0x0

//// Register RANK_TIMING_CFG_TRP_AB_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_ADDR(x)                  (x+0x00000830)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_PHYS(x)                  (x+0x00000830)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_RMSK                     0x000001ff
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_SHFT                              0
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_IN(x)                    \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_OUT(x, val)              \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_UPDATE_VALUE_BMSK        0x000001ff
#define HWIO_DTC_RANK_TIMING_CFG_TRP_AB_ACT_UPDATE_VALUE_SHFT               0x0

//// Register RANK_TIMING_CFG_TRRD_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_ADDR(x)                    (x+0x00000834)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_PHYS(x)                    (x+0x00000834)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_RMSK                       0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_SHFT                                0
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_UPDATE_VALUE_BMSK          0x000000ff
#define HWIO_DTC_RANK_TIMING_CFG_TRRD_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register RANK_TIMING_CFG_TXSR_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_ADDR(x)                    (x+0x00000838)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_PHYS(x)                    (x+0x00000838)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_RMSK                       0x0000007f
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_SHFT                                0
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_UPDATE_VALUE_BMSK          0x0000007f
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register RANK_TIMING_CFG_TXSR_ABORT_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_ADDR(x)              (x+0x0000083c)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_PHYS(x)              (x+0x0000083c)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_RMSK                 0x000001ff
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_SHFT                          0
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_IN(x)                \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_INM(x, mask)         \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_OUT(x, val)          \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_UPDATE_VALUE_BMSK    0x000001ff
#define HWIO_DTC_RANK_TIMING_CFG_TXSR_ABORT_ACT_UPDATE_VALUE_SHFT           0x0

//// Register RANK_TIMING_CFG_TZQLAT_ACT ////

#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_ADDR(x)                  (x+0x00000840)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_PHYS(x)                  (x+0x00000840)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_RMSK                     0x000001ff
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_SHFT                              0
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_IN(x)                    \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_ADDR(x), HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_RMSK)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_ADDR(x), mask) 
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_OUT(x, val)              \
	out_dword( HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_ADDR(x), val)
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_ADDR(x), mask, val, HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_UPDATE_VALUE_BMSK        0x000001ff
#define HWIO_DTC_RANK_TIMING_CFG_TZQLAT_ACT_UPDATE_VALUE_SHFT               0x0

//// Register BANK_TIMING_CFG_TRASMIN_ACT ////

#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_ADDR(x)                 (x+0x00000900)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_PHYS(x)                 (x+0x00000900)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_RMSK                    0x000003ff
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_SHFT                             0
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_IN(x)                   \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_INM(x, mask)            \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_OUT(x, val)             \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_UPDATE_VALUE_BMSK       0x000003ff
#define HWIO_DTC_BANK_TIMING_CFG_TRASMIN_ACT_UPDATE_VALUE_SHFT              0x0

//// Register BANK_TIMING_CFG_TRCD_ACT ////

#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_ADDR(x)                    (x+0x00000904)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_PHYS(x)                    (x+0x00000904)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_RMSK                       0x000001ff
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_SHFT                                0
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_UPDATE_VALUE_BMSK          0x000001ff
#define HWIO_DTC_BANK_TIMING_CFG_TRCD_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register BANK_TIMING_CFG_TRP_PB_ACT ////

#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_ADDR(x)                  (x+0x00000908)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_PHYS(x)                  (x+0x00000908)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_RMSK                     0x000001ff
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_SHFT                              0
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_IN(x)                    \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_OUT(x, val)              \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_UPDATE_VALUE_BMSK        0x000001ff
#define HWIO_DTC_BANK_TIMING_CFG_TRP_PB_ACT_UPDATE_VALUE_SHFT               0x0

//// Register BANK_TIMING_CFG_TRTP_ACT ////

#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_ADDR(x)                    (x+0x0000090c)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_PHYS(x)                    (x+0x0000090c)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_RMSK                       0x0000007f
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_SHFT                                0
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_IN(x)                      \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_INM(x, mask)               \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_OUT(x, val)                \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_UPDATE_VALUE_BMSK          0x0000007f
#define HWIO_DTC_BANK_TIMING_CFG_TRTP_ACT_UPDATE_VALUE_SHFT                 0x0

//// Register BANK_TIMING_CFG_TWR_ACT ////

#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_ADDR(x)                     (x+0x00000910)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_PHYS(x)                     (x+0x00000910)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_RMSK                        0x000001ff
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_SHFT                                 0
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_IN(x)                       \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_ADDR(x), HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_RMSK)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_ADDR(x), mask) 
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_OUT(x, val)                 \
	out_dword( HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_ADDR(x), val)
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_ADDR(x), mask, val, HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_UPDATE_VALUE_BMSK           0x000001ff
#define HWIO_DTC_BANK_TIMING_CFG_TWR_ACT_UPDATE_VALUE_SHFT                  0x0

//// Register COL_TIMING_CFG_RDAW_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_ADDR(x)                     (x+0x00000a00)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_PHYS(x)                     (x+0x00000a00)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_RMSK                        0x000001ff
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_SHFT                                 0
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_IN(x)                       \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_OUT(x, val)                 \
	out_dword( HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_UPDATE_VALUE_BMSK           0x000001ff
#define HWIO_DTC_COL_TIMING_CFG_RDAW_ACT_UPDATE_VALUE_SHFT                  0x0

//// Register COL_TIMING_CFG_TDQS2DQ_MAX_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_ADDR(x)              (x+0x00000a04)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_PHYS(x)              (x+0x00000a04)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_RMSK                 0x0000000f
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_SHFT                          0
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_IN(x)                \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_INM(x, mask)         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_OUT(x, val)          \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_UPDATE_VALUE_BMSK    0x0000000f
#define HWIO_DTC_COL_TIMING_CFG_TDQS2DQ_MAX_ACT_UPDATE_VALUE_SHFT           0x0

//// Register COL_TIMING_CFG_TDQSCKMAX_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_ADDR(x)                (x+0x00000a08)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_PHYS(x)                (x+0x00000a08)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_RMSK                   0x0000003f
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_SHFT                            0
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_IN(x)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_INM(x, mask)           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_OUT(x, val)            \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_UPDATE_VALUE_BMSK      0x0000003f
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMAX_ACT_UPDATE_VALUE_SHFT             0x0

//// Register COL_TIMING_CFG_TDQSCKMIN_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_ADDR(x)                (x+0x00000a0c)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_PHYS(x)                (x+0x00000a0c)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_RMSK                   0x0000001f
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_SHFT                            0
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_IN(x)                  \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_INM(x, mask)           \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_OUT(x, val)            \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_UPDATE_VALUE_BMSK      0x0000001f
#define HWIO_DTC_COL_TIMING_CFG_TDQSCKMIN_ACT_UPDATE_VALUE_SHFT             0x0

//// Register COL_TIMING_CFG_TODTOFF_MAX_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_ADDR(x)              (x+0x00000a10)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_PHYS(x)              (x+0x00000a10)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_RMSK                 0x0000003f
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_SHFT                          0
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_IN(x)                \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_INM(x, mask)         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_OUT(x, val)          \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_UPDATE_VALUE_BMSK    0x0000003f
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MAX_ACT_UPDATE_VALUE_SHFT           0x0

//// Register COL_TIMING_CFG_TODTOFF_MIN_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_ADDR(x)              (x+0x00000a14)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_PHYS(x)              (x+0x00000a14)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_RMSK                 0x0000001f
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_SHFT                          0
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_IN(x)                \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_INM(x, mask)         \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_OUT(x, val)          \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_UPDATE_VALUE_BMSK    0x0000001f
#define HWIO_DTC_COL_TIMING_CFG_TODTOFF_MIN_ACT_UPDATE_VALUE_SHFT           0x0

//// Register COL_TIMING_CFG_TODTON_MAX_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_ADDR(x)               (x+0x00000a18)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_PHYS(x)               (x+0x00000a18)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_RMSK                  0x0000003f
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_SHFT                           0
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_IN(x)                 \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_INM(x, mask)          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_OUT(x, val)           \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_UPDATE_VALUE_BMSK     0x0000003f
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MAX_ACT_UPDATE_VALUE_SHFT            0x0

//// Register COL_TIMING_CFG_TODTON_MIN_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_ADDR(x)               (x+0x00000a1c)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_PHYS(x)               (x+0x00000a1c)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_RMSK                  0x0000001f
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_SHFT                           0
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_IN(x)                 \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_INM(x, mask)          \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_OUT(x, val)           \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_UPDATE_VALUE_BMSK     0x0000001f
#define HWIO_DTC_COL_TIMING_CFG_TODTON_MIN_ACT_UPDATE_VALUE_SHFT            0x0

//// Register COL_TIMING_CFG_TRTMRW_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_ADDR(x)                   (x+0x00000a20)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_PHYS(x)                   (x+0x00000a20)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_RMSK                      0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_SHFT                               0
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_UPDATE_VALUE_BMSK         0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TRTMRW_ACT_UPDATE_VALUE_SHFT                0x0

//// Register COL_TIMING_CFG_TRTRRD_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_ADDR(x)                   (x+0x00000a24)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_PHYS(x)                   (x+0x00000a24)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_RMSK                      0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_SHFT                               0
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_UPDATE_VALUE_BMSK         0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TRTRRD_ACT_UPDATE_VALUE_SHFT                0x0

//// Register COL_TIMING_CFG_TWRWTR_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_ADDR(x)                   (x+0x00000a28)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_PHYS(x)                   (x+0x00000a28)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_RMSK                      0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_SHFT                               0
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_UPDATE_VALUE_BMSK         0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TWRWTR_ACT_UPDATE_VALUE_SHFT                0x0

//// Register COL_TIMING_CFG_TWTMRW_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_ADDR(x)                   (x+0x00000a2c)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_PHYS(x)                   (x+0x00000a2c)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_RMSK                      0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_SHFT                               0
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_UPDATE_VALUE_BMSK         0x0000007f
#define HWIO_DTC_COL_TIMING_CFG_TWTMRW_ACT_UPDATE_VALUE_SHFT                0x0

//// Register COL_TIMING_CFG_TWTR_ACT ////

#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_ADDR(x)                     (x+0x00000a30)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_PHYS(x)                     (x+0x00000a30)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_RMSK                        0x000000ff
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_SHFT                                 0
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_IN(x)                       \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_ADDR(x), HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_RMSK)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_ADDR(x), mask) 
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_OUT(x, val)                 \
	out_dword( HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_ADDR(x), val)
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_ADDR(x), mask, val, HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_UPDATE_VALUE_BMSK           0x000000ff
#define HWIO_DTC_COL_TIMING_CFG_TWTR_ACT_UPDATE_VALUE_SHFT                  0x0

//// Register PD_TIMING_CFG_TCKCKEH_ACT ////

#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_ADDR(x)                   (x+0x00000b00)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_PHYS(x)                   (x+0x00000b00)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_RMSK                      0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_SHFT                               0
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_UPDATE_VALUE_BMSK         0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCKCKEH_ACT_UPDATE_VALUE_SHFT                0x0

//// Register PD_TIMING_CFG_TCKE_ACT ////

#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_ADDR(x)                      (x+0x00000b04)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_PHYS(x)                      (x+0x00000b04)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_RMSK                         0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_SHFT                                  0
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_IN(x)                        \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_OUT(x, val)                  \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_UPDATE_VALUE_BMSK            0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCKE_ACT_UPDATE_VALUE_SHFT                   0x0

//// Register PD_TIMING_CFG_TCKELCK_ACT ////

#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_ADDR(x)                   (x+0x00000b08)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_PHYS(x)                   (x+0x00000b08)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_RMSK                      0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_SHFT                               0
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_UPDATE_VALUE_BMSK         0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCKELCK_ACT_UPDATE_VALUE_SHFT                0x0

//// Register PD_TIMING_CFG_TCMDCKE_ACT ////

#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_ADDR(x)                   (x+0x00000b0c)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_PHYS(x)                   (x+0x00000b0c)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_RMSK                      0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_SHFT                               0
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_IN(x)                     \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_INM(x, mask)              \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_OUT(x, val)               \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_UPDATE_VALUE_BMSK         0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TCMDCKE_ACT_UPDATE_VALUE_SHFT                0x0

//// Register PD_TIMING_CFG_TMRWCKEL_ACT ////

#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_ADDR(x)                  (x+0x00000b10)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_PHYS(x)                  (x+0x00000b10)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_RMSK                     0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_SHFT                              0
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_IN(x)                    \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_INM(x, mask)             \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_OUT(x, val)              \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_UPDATE_VALUE_BMSK        0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TMRWCKEL_ACT_UPDATE_VALUE_SHFT               0x0

//// Register PD_TIMING_CFG_TXP_ACT ////

#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_ADDR(x)                       (x+0x00000b14)
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_PHYS(x)                       (x+0x00000b14)
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_RMSK                          0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_SHFT                                   0
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_IN(x)                         \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TXP_ACT_ADDR(x), HWIO_DTC_PD_TIMING_CFG_TXP_ACT_RMSK)
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTC_PD_TIMING_CFG_TXP_ACT_ADDR(x), mask) 
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_OUT(x, val)                   \
	out_dword( HWIO_DTC_PD_TIMING_CFG_TXP_ACT_ADDR(x), val)
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_PD_TIMING_CFG_TXP_ACT_ADDR(x), mask, val, HWIO_DTC_PD_TIMING_CFG_TXP_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_UPDATE_VALUE_BMSK             0x000000ff
#define HWIO_DTC_PD_TIMING_CFG_TXP_ACT_UPDATE_VALUE_SHFT                    0x0

//// Register SHKE_TIMING_CFG_TFC_ACT ////

#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_ADDR(x)                     (x+0x00000c00)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_PHYS(x)                     (x+0x00000c00)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_RMSK                        0x00001fff
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_SHFT                                 0
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_IN(x)                       \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_OUT(x, val)                 \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_UPDATE_VALUE_BMSK           0x00001fff
#define HWIO_DTC_SHKE_TIMING_CFG_TFC_ACT_UPDATE_VALUE_SHFT                  0x0

//// Register SHKE_TIMING_CFG_TSR_ACT ////

#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_ADDR(x)                     (x+0x00000c04)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_PHYS(x)                     (x+0x00000c04)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_RMSK                        0x000000ff
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_SHFT                                 0
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_IN(x)                       \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_OUT(x, val)                 \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_UPDATE_VALUE_BMSK           0x000000ff
#define HWIO_DTC_SHKE_TIMING_CFG_TSR_ACT_UPDATE_VALUE_SHFT                  0x0

//// Register SHKE_TIMING_CFG_TVRCG_DIS_ACT ////

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_ADDR(x)               (x+0x00000c08)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_PHYS(x)               (x+0x00000c08)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_RMSK                  0x000007ff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_SHFT                           0
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_IN(x)                 \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_INM(x, mask)          \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_OUT(x, val)           \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_UPDATE_VALUE_BMSK     0x000007ff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_DIS_ACT_UPDATE_VALUE_SHFT            0x0

//// Register SHKE_TIMING_CFG_TVRCG_EN_ACT ////

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_ADDR(x)                (x+0x00000c0c)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_PHYS(x)                (x+0x00000c0c)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_RMSK                   0x00000fff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_SHFT                            0
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_IN(x)                  \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_ADDR(x), HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_RMSK)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_INM(x, mask)           \
	in_dword_masked ( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_ADDR(x), mask) 
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_OUT(x, val)            \
	out_dword( HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_ADDR(x), val)
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_ADDR(x), mask, val, HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_UPDATE_VALUE_BMSK      0x00000fff
#define HWIO_DTC_SHKE_TIMING_CFG_TVRCG_EN_ACT_UPDATE_VALUE_SHFT             0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DTTS_CSR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_DTTS_CSR_HW_INFO_ADDR(x)                                (x+0x00000000)
#define HWIO_DTTS_CSR_HW_INFO_PHYS(x)                                (x+0x00000000)
#define HWIO_DTTS_CSR_HW_INFO_RMSK                                   0xffffffff
#define HWIO_DTTS_CSR_HW_INFO_SHFT                                            0
#define HWIO_DTTS_CSR_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_DTTS_CSR_HW_INFO_ADDR(x), HWIO_DTTS_CSR_HW_INFO_RMSK)
#define HWIO_DTTS_CSR_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_DTTS_CSR_HW_INFO_ADDR(x), mask) 
#define HWIO_DTTS_CSR_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_DTTS_CSR_HW_INFO_ADDR(x), val)
#define HWIO_DTTS_CSR_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_HW_INFO_ADDR(x), mask, val, HWIO_DTTS_CSR_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_HW_INFO_MAJOR_REVISION_BMSK                    0xff000000
#define HWIO_DTTS_CSR_HW_INFO_MAJOR_REVISION_SHFT                          0x18

#define HWIO_DTTS_CSR_HW_INFO_BRANCH_REVISION_BMSK                   0x00ff0000
#define HWIO_DTTS_CSR_HW_INFO_BRANCH_REVISION_SHFT                         0x10

#define HWIO_DTTS_CSR_HW_INFO_MINOR_REVISION_BMSK                    0x0000ff00
#define HWIO_DTTS_CSR_HW_INFO_MINOR_REVISION_SHFT                           0x8

#define HWIO_DTTS_CSR_HW_INFO_ECO_REVISION_BMSK                      0x000000ff
#define HWIO_DTTS_CSR_HW_INFO_ECO_REVISION_SHFT                             0x0

//// Register HW_VERSION ////

#define HWIO_DTTS_CSR_HW_VERSION_ADDR(x)                             (x+0x00000004)
#define HWIO_DTTS_CSR_HW_VERSION_PHYS(x)                             (x+0x00000004)
#define HWIO_DTTS_CSR_HW_VERSION_RMSK                                0xffffffff
#define HWIO_DTTS_CSR_HW_VERSION_SHFT                                         0
#define HWIO_DTTS_CSR_HW_VERSION_IN(x)                               \
	in_dword_masked ( HWIO_DTTS_CSR_HW_VERSION_ADDR(x), HWIO_DTTS_CSR_HW_VERSION_RMSK)
#define HWIO_DTTS_CSR_HW_VERSION_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTTS_CSR_HW_VERSION_ADDR(x), mask) 
#define HWIO_DTTS_CSR_HW_VERSION_OUT(x, val)                         \
	out_dword( HWIO_DTTS_CSR_HW_VERSION_ADDR(x), val)
#define HWIO_DTTS_CSR_HW_VERSION_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_HW_VERSION_ADDR(x), mask, val, HWIO_DTTS_CSR_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_HW_VERSION_MAJOR_REVISION_BMSK                 0xff000000
#define HWIO_DTTS_CSR_HW_VERSION_MAJOR_REVISION_SHFT                       0x18

#define HWIO_DTTS_CSR_HW_VERSION_BRANCH_REVISION_BMSK                0x00ff0000
#define HWIO_DTTS_CSR_HW_VERSION_BRANCH_REVISION_SHFT                      0x10

#define HWIO_DTTS_CSR_HW_VERSION_MINOR_REVISION_BMSK                 0x0000ff00
#define HWIO_DTTS_CSR_HW_VERSION_MINOR_REVISION_SHFT                        0x8

#define HWIO_DTTS_CSR_HW_VERSION_ECO_REVISION_BMSK                   0x000000ff
#define HWIO_DTTS_CSR_HW_VERSION_ECO_REVISION_SHFT                          0x0

//// Register PXI_RDWR_LATENCY ////

#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_ADDR(x)                       (x+0x00000010)
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_PHYS(x)                       (x+0x00000010)
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_RMSK                          0x00003f3f
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_SHFT                                   0
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_IN(x)                         \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RDWR_LATENCY_ADDR(x), HWIO_DTTS_CSR_PXI_RDWR_LATENCY_RMSK)
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RDWR_LATENCY_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_OUT(x, val)                   \
	out_dword( HWIO_DTTS_CSR_PXI_RDWR_LATENCY_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_RDWR_LATENCY_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_RDWR_LATENCY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_WR_LATENCY_BMSK               0x00003f00
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_WR_LATENCY_SHFT                      0x8

#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_RD_LATENCY_BMSK               0x0000003f
#define HWIO_DTTS_CSR_PXI_RDWR_LATENCY_RD_LATENCY_SHFT                      0x0

//// Register PXI_CLK_ON ////

#define HWIO_DTTS_CSR_PXI_CLK_ON_ADDR(x)                             (x+0x00000014)
#define HWIO_DTTS_CSR_PXI_CLK_ON_PHYS(x)                             (x+0x00000014)
#define HWIO_DTTS_CSR_PXI_CLK_ON_RMSK                                0x00000001
#define HWIO_DTTS_CSR_PXI_CLK_ON_SHFT                                         0
#define HWIO_DTTS_CSR_PXI_CLK_ON_IN(x)                               \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CLK_ON_ADDR(x), HWIO_DTTS_CSR_PXI_CLK_ON_RMSK)
#define HWIO_DTTS_CSR_PXI_CLK_ON_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CLK_ON_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_CLK_ON_OUT(x, val)                         \
	out_dword( HWIO_DTTS_CSR_PXI_CLK_ON_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_CLK_ON_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_CLK_ON_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_CLK_ON_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_CLK_ON_PXI_CLK_ON_BMSK                     0x00000001
#define HWIO_DTTS_CSR_PXI_CLK_ON_PXI_CLK_ON_SHFT                            0x0
#define HWIO_DTTS_CSR_PXI_CLK_ON_PXI_CLK_ON_DISABLE_FVAL                   0x0u
#define HWIO_DTTS_CSR_PXI_CLK_ON_PXI_CLK_ON_ENABLE_FVAL                    0x1u

//// Register PXI_SEL ////

#define HWIO_DTTS_CSR_PXI_SEL_ADDR(x)                                (x+0x00000018)
#define HWIO_DTTS_CSR_PXI_SEL_PHYS(x)                                (x+0x00000018)
#define HWIO_DTTS_CSR_PXI_SEL_RMSK                                   0x00000007
#define HWIO_DTTS_CSR_PXI_SEL_SHFT                                            0
#define HWIO_DTTS_CSR_PXI_SEL_IN(x)                                  \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_SEL_ADDR(x), HWIO_DTTS_CSR_PXI_SEL_RMSK)
#define HWIO_DTTS_CSR_PXI_SEL_INM(x, mask)                           \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_SEL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_SEL_OUT(x, val)                            \
	out_dword( HWIO_DTTS_CSR_PXI_SEL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_SEL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_SEL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_SEL_PXI_RAW_OPEN_BMSK                      0x00000004
#define HWIO_DTTS_CSR_PXI_SEL_PXI_RAW_OPEN_SHFT                             0x2

#define HWIO_DTTS_CSR_PXI_SEL_PXI_IN_SEL_BMSK                        0x00000002
#define HWIO_DTTS_CSR_PXI_SEL_PXI_IN_SEL_SHFT                               0x1

#define HWIO_DTTS_CSR_PXI_SEL_PXI_OUT_SEL_BMSK                       0x00000001
#define HWIO_DTTS_CSR_PXI_SEL_PXI_OUT_SEL_SHFT                              0x0

//// Register PXI_OPCODE_SEL ////

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_ADDR(x)                         (x+0x0000001c)
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_PHYS(x)                         (x+0x0000001c)
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_RMSK                            0x00070133
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_SHFT                                     0
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_IN(x)                           \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_OPCODE_SEL_ADDR(x), HWIO_DTTS_CSR_PXI_OPCODE_SEL_RMSK)
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_OPCODE_SEL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_OUT(x, val)                     \
	out_dword( HWIO_DTTS_CSR_PXI_OPCODE_SEL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_OPCODE_SEL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_OPCODE_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DLY_CAOP_ONE_CLK_BMSK           0x00040000
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DLY_CAOP_ONE_CLK_SHFT                 0x12

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DLY_CAWD_ONE_CLK_BMSK           0x00020000
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DLY_CAWD_ONE_CLK_SHFT                 0x11

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DLY_DQOP_ONE_CLK_BMSK           0x00010000
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DLY_DQOP_ONE_CLK_SHFT                 0x10

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DM_DONE_IN_MC_SEL_BMSK          0x00000100
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DM_DONE_IN_MC_SEL_SHFT                 0x8

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DQ_TIMESTAMP_SEL_BMSK           0x00000020
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DQ_TIMESTAMP_SEL_SHFT                  0x5

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_CA_TIMESTAMP_SEL_BMSK           0x00000010
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_CA_TIMESTAMP_SEL_SHFT                  0x4

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_CA_OPCODE_SEL_BMSK              0x00000002
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_CA_OPCODE_SEL_SHFT                     0x1

#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DQ_OPCODE_SEL_BMSK              0x00000001
#define HWIO_DTTS_CSR_PXI_OPCODE_SEL_DQ_OPCODE_SEL_SHFT                     0x0

//// Register PXI_CTL ////

#define HWIO_DTTS_CSR_PXI_CTL_ADDR(x)                                (x+0x00000020)
#define HWIO_DTTS_CSR_PXI_CTL_PHYS(x)                                (x+0x00000020)
#define HWIO_DTTS_CSR_PXI_CTL_RMSK                                   0x001f1f1f
#define HWIO_DTTS_CSR_PXI_CTL_SHFT                                            0
#define HWIO_DTTS_CSR_PXI_CTL_IN(x)                                  \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CTL_ADDR(x), HWIO_DTTS_CSR_PXI_CTL_RMSK)
#define HWIO_DTTS_CSR_PXI_CTL_INM(x, mask)                           \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CTL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_CTL_OUT(x, val)                            \
	out_dword( HWIO_DTTS_CSR_PXI_CTL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_CTL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_CTL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAOP_ABORT_BMSK                    0x00100000
#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAOP_ABORT_SHFT                          0x14

#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAWD_ABORT_BMSK                    0x00080000
#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAWD_ABORT_SHFT                          0x13

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQOP_ABORT_BMSK                    0x00040000
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQOP_ABORT_SHFT                          0x12

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQWD_ABORT_BMSK                    0x00020000
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQWD_ABORT_SHFT                          0x11

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQRD_ABORT_BMSK                    0x00010000
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQRD_ABORT_SHFT                          0x10

#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAOP_STEP_BMSK                     0x00001000
#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAOP_STEP_SHFT                            0xc

#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAWD_STEP_BMSK                     0x00000800
#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAWD_STEP_SHFT                            0xb

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQOP_STEP_BMSK                     0x00000400
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQOP_STEP_SHFT                            0xa

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQWD_STEP_BMSK                     0x00000200
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQWD_STEP_SHFT                            0x9

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQRD_STEP_BMSK                     0x00000100
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQRD_STEP_SHFT                            0x8

#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAOP_GO_BMSK                       0x00000010
#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAOP_GO_SHFT                              0x4

#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAWD_GO_BMSK                       0x00000008
#define HWIO_DTTS_CSR_PXI_CTL_PXI_CAWD_GO_SHFT                              0x3

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQOP_GO_BMSK                       0x00000004
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQOP_GO_SHFT                              0x2

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQWD_GO_BMSK                       0x00000002
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQWD_GO_SHFT                              0x1

#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQRD_GO_BMSK                       0x00000001
#define HWIO_DTTS_CSR_PXI_CTL_PXI_DQRD_GO_SHFT                              0x0

//// Register PXI_WR_START_ADDR ////

#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_ADDR(x)                      (x+0x00000024)
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_PHYS(x)                      (x+0x00000024)
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_RMSK                         0xffffffff
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_SHFT                                  0
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_IN(x)                        \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_WR_START_ADDR_ADDR(x), HWIO_DTTS_CSR_PXI_WR_START_ADDR_RMSK)
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_WR_START_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_OUT(x, val)                  \
	out_dword( HWIO_DTTS_CSR_PXI_WR_START_ADDR_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_WR_START_ADDR_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_WR_START_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_CAOP_BMSK                    0xff000000
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_CAOP_SHFT                          0x18

#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_CAWD_BMSK                    0x00ff0000
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_CAWD_SHFT                          0x10

#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_DQOP_BMSK                    0x0000ff00
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_DQOP_SHFT                           0x8

#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_DQWD_BMSK                    0x000000ff
#define HWIO_DTTS_CSR_PXI_WR_START_ADDR_DQWD_SHFT                           0x0

//// Register PXI_RD_START_ADDR ////

#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_ADDR(x)                      (x+0x00000028)
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_PHYS(x)                      (x+0x00000028)
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_RMSK                         0x000000ff
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_SHFT                                  0
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_IN(x)                        \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_START_ADDR_ADDR(x), HWIO_DTTS_CSR_PXI_RD_START_ADDR_RMSK)
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_START_ADDR_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_OUT(x, val)                  \
	out_dword( HWIO_DTTS_CSR_PXI_RD_START_ADDR_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_RD_START_ADDR_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_RD_START_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_DQRD_BMSK                    0x000000ff
#define HWIO_DTTS_CSR_PXI_RD_START_ADDR_DQRD_SHFT                           0x0

//// Register PXI_STATUS ////

#define HWIO_DTTS_CSR_PXI_STATUS_ADDR(x)                             (x+0x0000002c)
#define HWIO_DTTS_CSR_PXI_STATUS_PHYS(x)                             (x+0x0000002c)
#define HWIO_DTTS_CSR_PXI_STATUS_RMSK                                0x0000001f
#define HWIO_DTTS_CSR_PXI_STATUS_SHFT                                         0
#define HWIO_DTTS_CSR_PXI_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_STATUS_OUT(x, val)                         \
	out_dword( HWIO_DTTS_CSR_PXI_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_STATUS_PXI_CAOP_IDLE_BMSK                  0x00000010
#define HWIO_DTTS_CSR_PXI_STATUS_PXI_CAOP_IDLE_SHFT                         0x4

#define HWIO_DTTS_CSR_PXI_STATUS_PXI_CAWD_IDLE_BMSK                  0x00000008
#define HWIO_DTTS_CSR_PXI_STATUS_PXI_CAWD_IDLE_SHFT                         0x3

#define HWIO_DTTS_CSR_PXI_STATUS_PXI_DQOP_IDLE_BMSK                  0x00000004
#define HWIO_DTTS_CSR_PXI_STATUS_PXI_DQOP_IDLE_SHFT                         0x2

#define HWIO_DTTS_CSR_PXI_STATUS_PXI_DQWD_IDLE_BMSK                  0x00000002
#define HWIO_DTTS_CSR_PXI_STATUS_PXI_DQWD_IDLE_SHFT                         0x1

#define HWIO_DTTS_CSR_PXI_STATUS_PXI_DQRD_IDLE_BMSK                  0x00000001
#define HWIO_DTTS_CSR_PXI_STATUS_PXI_DQRD_IDLE_SHFT                         0x0

//// Register PXI_CAOP_STATUS ////

#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_ADDR(x)                        (x+0x00000030)
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_PHYS(x)                        (x+0x00000030)
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_RMSK                           0x000007ff
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_SHFT                                    0
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CAOP_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_CAOP_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CAOP_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DTTS_CSR_PXI_CAOP_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_CAOP_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_CAOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_PAYLOAD_STATE_BMSK             0x00000700
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_PAYLOAD_STATE_SHFT                    0x8

#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_PAYLOAD_ADDR_BMSK              0x000000ff
#define HWIO_DTTS_CSR_PXI_CAOP_STATUS_PAYLOAD_ADDR_SHFT                     0x0

//// Register PXI_CAWD_STATUS ////

#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_ADDR(x)                        (x+0x00000034)
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_PHYS(x)                        (x+0x00000034)
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_RMSK                           0x000007ff
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_SHFT                                    0
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CAWD_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_CAWD_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CAWD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DTTS_CSR_PXI_CAWD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_CAWD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_CAWD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_PAYLOAD_STATE_BMSK             0x00000700
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_PAYLOAD_STATE_SHFT                    0x8

#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_PAYLOAD_ADDR_BMSK              0x000000ff
#define HWIO_DTTS_CSR_PXI_CAWD_STATUS_PAYLOAD_ADDR_SHFT                     0x0

//// Register PXI_DQOP_STATUS ////

#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_ADDR(x)                        (x+0x00000038)
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_PHYS(x)                        (x+0x00000038)
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_RMSK                           0x000007ff
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_SHFT                                    0
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_DQOP_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_DQOP_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_DQOP_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DTTS_CSR_PXI_DQOP_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_DQOP_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_DQOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_PAYLOAD_STATE_BMSK             0x00000700
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_PAYLOAD_STATE_SHFT                    0x8

#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_PAYLOAD_ADDR_BMSK              0x000000ff
#define HWIO_DTTS_CSR_PXI_DQOP_STATUS_PAYLOAD_ADDR_SHFT                     0x0

//// Register PXI_DQWD_STATUS ////

#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_ADDR(x)                        (x+0x0000003c)
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_PHYS(x)                        (x+0x0000003c)
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_RMSK                           0x000007ff
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_SHFT                                    0
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_DQWD_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_DQWD_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_DQWD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DTTS_CSR_PXI_DQWD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_DQWD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_DQWD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_PAYLOAD_STATE_BMSK             0x00000700
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_PAYLOAD_STATE_SHFT                    0x8

#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_PAYLOAD_ADDR_BMSK              0x000000ff
#define HWIO_DTTS_CSR_PXI_DQWD_STATUS_PAYLOAD_ADDR_SHFT                     0x0

//// Register PXI_DQRD_STATUS ////

#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_ADDR(x)                        (x+0x00000040)
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_PHYS(x)                        (x+0x00000040)
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_RMSK                           0x000007ff
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_SHFT                                    0
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_DQRD_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_DQRD_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_DQRD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DTTS_CSR_PXI_DQRD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_DQRD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_DQRD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_PAYLOAD_STATE_BMSK             0x00000700
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_PAYLOAD_STATE_SHFT                    0x8

#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_PAYLOAD_ADDR_BMSK              0x000000ff
#define HWIO_DTTS_CSR_PXI_DQRD_STATUS_PAYLOAD_ADDR_SHFT                     0x0

//// Register PXI_CGC_CFG ////

#define HWIO_DTTS_CSR_PXI_CGC_CFG_ADDR(x)                            (x+0x00000044)
#define HWIO_DTTS_CSR_PXI_CGC_CFG_PHYS(x)                            (x+0x00000044)
#define HWIO_DTTS_CSR_PXI_CGC_CFG_RMSK                               0x0003ffff
#define HWIO_DTTS_CSR_PXI_CGC_CFG_SHFT                                        0
#define HWIO_DTTS_CSR_PXI_CGC_CFG_IN(x)                              \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CGC_CFG_ADDR(x), HWIO_DTTS_CSR_PXI_CGC_CFG_RMSK)
#define HWIO_DTTS_CSR_PXI_CGC_CFG_INM(x, mask)                       \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_CGC_CFG_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_CGC_CFG_OUT(x, val)                        \
	out_dword( HWIO_DTTS_CSR_PXI_CGC_CFG_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_CGC_CFG_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_CGC_CFG_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_CGC_CFG_CFG_CLK_GATE_DISABLE_BMSK          0x00020000
#define HWIO_DTTS_CSR_PXI_CGC_CFG_CFG_CLK_GATE_DISABLE_SHFT                0x11

#define HWIO_DTTS_CSR_PXI_CGC_CFG_CLK_GATE_DISABLE_BMSK              0x00010000
#define HWIO_DTTS_CSR_PXI_CGC_CFG_CLK_GATE_DISABLE_SHFT                    0x10

#define HWIO_DTTS_CSR_PXI_CGC_CFG_CFG_CLK_HOLD_DELAY_BMSK            0x0000ff00
#define HWIO_DTTS_CSR_PXI_CGC_CFG_CFG_CLK_HOLD_DELAY_SHFT                   0x8

#define HWIO_DTTS_CSR_PXI_CGC_CFG_PXI_CLK_HOLD_DELAY_BMSK            0x000000ff
#define HWIO_DTTS_CSR_PXI_CGC_CFG_PXI_CLK_HOLD_DELAY_SHFT                   0x0

//// Register PXI_STATUS_TRACK_CTRL ////

#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_ADDR(x)                  (x+0x00000048)
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_PHYS(x)                  (x+0x00000048)
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_RMSK                     0x000001ff
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_SHFT                              0
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_ADDR(x), HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_RMSK)
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_OUT(x, val)              \
	out_dword( HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_TARGET_BMSK              0x000001f0
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_TARGET_SHFT                     0x4

#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_MODE_BMSK                0x0000000f
#define HWIO_DTTS_CSR_PXI_STATUS_TRACK_CTRL_MODE_SHFT                       0x0

//// Register PXI_FIFO_CAOP_STATUS ////

#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_ADDR(x)                   (x+0x00000050)
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_PHYS(x)                   (x+0x00000050)
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_RMSK                      0x00ffffff
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_SHFT                               0
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_OUT(x, val)               \
	out_dword( HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_TASK_TABLE_BMSK           0x00ff0000
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_TASK_TABLE_SHFT                 0x10

#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_PAYLOAD_BMSK              0x0000ff00
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_PAYLOAD_SHFT                     0x8

#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_DATA_BMSK                 0x000000ff
#define HWIO_DTTS_CSR_PXI_FIFO_CAOP_STATUS_DATA_SHFT                        0x0

//// Register PXI_FIFO_CAWD_STATUS ////

#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_ADDR(x)                   (x+0x00000054)
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_PHYS(x)                   (x+0x00000054)
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_RMSK                      0x00ffffff
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_SHFT                               0
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_OUT(x, val)               \
	out_dword( HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_TASK_TABLE_BMSK           0x00ff0000
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_TASK_TABLE_SHFT                 0x10

#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_PAYLOAD_BMSK              0x0000ff00
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_PAYLOAD_SHFT                     0x8

#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_DATA_BMSK                 0x000000ff
#define HWIO_DTTS_CSR_PXI_FIFO_CAWD_STATUS_DATA_SHFT                        0x0

//// Register PXI_FIFO_DQOP_STATUS ////

#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_ADDR(x)                   (x+0x00000058)
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_PHYS(x)                   (x+0x00000058)
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_RMSK                      0x00ffffff
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_SHFT                               0
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_OUT(x, val)               \
	out_dword( HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_TASK_TABLE_BMSK           0x00ff0000
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_TASK_TABLE_SHFT                 0x10

#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_PAYLOAD_BMSK              0x0000ff00
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_PAYLOAD_SHFT                     0x8

#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_DATA_BMSK                 0x000000ff
#define HWIO_DTTS_CSR_PXI_FIFO_DQOP_STATUS_DATA_SHFT                        0x0

//// Register PXI_FIFO_DQWD_STATUS ////

#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_ADDR(x)                   (x+0x0000005c)
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_PHYS(x)                   (x+0x0000005c)
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_RMSK                      0x00ffffff
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_SHFT                               0
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_OUT(x, val)               \
	out_dword( HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_TASK_TABLE_BMSK           0x00ff0000
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_TASK_TABLE_SHFT                 0x10

#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_PAYLOAD_BMSK              0x0000ff00
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_PAYLOAD_SHFT                     0x8

#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_DATA_BMSK                 0x000000ff
#define HWIO_DTTS_CSR_PXI_FIFO_DQWD_STATUS_DATA_SHFT                        0x0

//// Register PXI_FIFO_DQRD_STATUS ////

#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_ADDR(x)                   (x+0x00000060)
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_PHYS(x)                   (x+0x00000060)
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_RMSK                      0x00ffffff
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_SHFT                               0
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_OUT(x, val)               \
	out_dword( HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_TASK_TABLE_BMSK           0x00ff0000
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_TASK_TABLE_SHFT                 0x10

#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_PAYLOAD_BMSK              0x0000ff00
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_PAYLOAD_SHFT                     0x8

#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_DATA_BMSK                 0x000000ff
#define HWIO_DTTS_CSR_PXI_FIFO_DQRD_STATUS_DATA_SHFT                        0x0

//// Register PXI_MSI_FIFO_STATUS ////

#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_ADDR(x)                    (x+0x00000064)
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_PHYS(x)                    (x+0x00000064)
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_RMSK                       0x000000ff
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_SHFT                                0
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_OUT(x, val)                \
	out_dword( HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_DATA_BMSK                  0x000000ff
#define HWIO_DTTS_CSR_PXI_MSI_FIFO_STATUS_DATA_SHFT                         0x0

//// Register PXI_GPIO_CTRL ////

#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_ADDR(x)                          (x+0x00000068)
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_PHYS(x)                          (x+0x00000068)
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_RMSK                             0x00000001
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_SHFT                                      0
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_GPIO_CTRL_ADDR(x), HWIO_DTTS_CSR_PXI_GPIO_CTRL_RMSK)
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_GPIO_CTRL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CSR_PXI_GPIO_CTRL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_GPIO_CTRL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_GPIO_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_OUT_BMSK                         0x00000001
#define HWIO_DTTS_CSR_PXI_GPIO_CTRL_OUT_SHFT                                0x0

//// Register PXI_GPIO_MASK ////

#define HWIO_DTTS_CSR_PXI_GPIO_MASK_ADDR(x)                          (x+0x0000006c)
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_PHYS(x)                          (x+0x0000006c)
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_RMSK                             0x001f001f
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_SHFT                                      0
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_GPIO_MASK_ADDR(x), HWIO_DTTS_CSR_PXI_GPIO_MASK_RMSK)
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_GPIO_MASK_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CSR_PXI_GPIO_MASK_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_GPIO_MASK_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_GPIO_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_GPIO_MASK_ABORT_MASK_BMSK                  0x001f0000
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_ABORT_MASK_SHFT                        0x10

#define HWIO_DTTS_CSR_PXI_GPIO_MASK_START_MASK_BMSK                  0x0000001f
#define HWIO_DTTS_CSR_PXI_GPIO_MASK_START_MASK_SHFT                         0x0

//// Register PXI_RD_BEAT_STATUS ////

#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_ADDR(x)                     (x+0x00000070)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_PHYS(x)                     (x+0x00000070)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_RMSK                        0xffffffff
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_SHFT                                 0
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_ADDR(x), HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_RMSK)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_RCVD_BMSK                   0xffffffff
#define HWIO_DTTS_CSR_PXI_RD_BEAT_STATUS_RCVD_SHFT                          0x0

//// Register PXI_RD_BEAT_CNTL ////

#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_ADDR(x)                       (x+0x00000074)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_PHYS(x)                       (x+0x00000074)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_RMSK                          0x00000001
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_SHFT                                   0
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_IN(x)                         \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_ADDR(x), HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_RMSK)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_OUT(x, val)                   \
	out_dword( HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_CLR_BMSK                      0x00000001
#define HWIO_DTTS_CSR_PXI_RD_BEAT_CNTL_CLR_SHFT                             0x0

//// Register PXI_MISR_CNTL ////

#define HWIO_DTTS_CSR_PXI_MISR_CNTL_ADDR(x)                          (x+0x0000007c)
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_PHYS(x)                          (x+0x0000007c)
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_RMSK                             0x00000003
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_SHFT                                      0
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_IN(x)                            \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_CNTL_ADDR(x), HWIO_DTTS_CSR_PXI_MISR_CNTL_RMSK)
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_CNTL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_OUT(x, val)                      \
	out_dword( HWIO_DTTS_CSR_PXI_MISR_CNTL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_MISR_CNTL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_MISR_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_MISR_CNTL_WR_EN_BMSK                       0x00000003
#define HWIO_DTTS_CSR_PXI_MISR_CNTL_WR_EN_SHFT                              0x0

//// Register PXI_MISR_SEED_LSB ////

#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_ADDR(x)                      (x+0x00000080)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_PHYS(x)                      (x+0x00000080)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_RMSK                         0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_SHFT                                  0
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_IN(x)                        \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_ADDR(x), HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_RMSK)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_OUT(x, val)                  \
	out_dword( HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_VALUE_BMSK                   0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_SEED_LSB_VALUE_SHFT                          0x0

//// Register PXI_MISR_SEED_MSB ////

#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_ADDR(x)                      (x+0x00000084)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_PHYS(x)                      (x+0x00000084)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_RMSK                         0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_SHFT                                  0
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_IN(x)                        \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_ADDR(x), HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_RMSK)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_INM(x, mask)                 \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_OUT(x, val)                  \
	out_dword( HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_VALUE_BMSK                   0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_SEED_MSB_VALUE_SHFT                          0x0

//// Register PXI_MISR_STATUS_LSB ////

#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_ADDR(x)                    (x+0x00000088)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_PHYS(x)                    (x+0x00000088)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_RMSK                       0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_SHFT                                0
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_IN(x)                      \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_ADDR(x), HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_RMSK)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_INM(x, mask)               \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_OUT(x, val)                \
	out_dword( HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_VALUE_BMSK                 0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_LSB_VALUE_SHFT                        0x0

//// Register PXI_MISR_STATUS_MSB ////

#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_ADDR(x)                    (x+0x0000008c)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_PHYS(x)                    (x+0x0000008c)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_RMSK                       0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_SHFT                                0
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_IN(x)                      \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_ADDR(x), HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_RMSK)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_INM(x, mask)               \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_OUT(x, val)                \
	out_dword( HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_VALUE_BMSK                 0xffffffff
#define HWIO_DTTS_CSR_PXI_MISR_STATUS_MSB_VALUE_SHFT                        0x0

//// Register PXI_RD_PATH_CTRL ////

#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ADDR(x)                       (x+0x00000090)
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_PHYS(x)                       (x+0x00000090)
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_RMSK                          0x00000011
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_SHFT                                   0
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ADDR(x), HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_RMSK)
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_MISR_DISABLE_BMSK             0x00000010
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_MISR_DISABLE_SHFT                    0x4

#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ELOG_DISABLE_BMSK             0x00000001
#define HWIO_DTTS_CSR_PXI_RD_PATH_CTRL_ELOG_DISABLE_SHFT                    0x0

//// Register PXI_ALIGN_MUX_MODE_CTRL ////

#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_ADDR(x)                (x+0x00000094)
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_PHYS(x)                (x+0x00000094)
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_RMSK                   0x0f0f0f0f
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_SHFT                            0
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_IN(x)                  \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_ADDR(x), HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_RMSK)
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_INM(x, mask)           \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_ADDR(x), mask) 
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_OUT(x, val)            \
	out_dword( HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_ADDR(x), val)
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_ADDR(x), mask, val, HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_DQWD_PIPE_EN_BMSK      0x0f000000
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_DQWD_PIPE_EN_SHFT            0x18

#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_DQOP_PIPE_EN_BMSK      0x000f0000
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_DQOP_PIPE_EN_SHFT            0x10

#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_CAWD_PIPE_EN_BMSK      0x00000f00
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_CAWD_PIPE_EN_SHFT             0x8

#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_CAOP_PIPE_EN_BMSK      0x0000000f
#define HWIO_DTTS_CSR_PXI_ALIGN_MUX_MODE_CTRL_CAOP_PIPE_EN_SHFT             0x0

//// Register PXI_ALU_n_CTRL ////

#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_ADDR(base, n)                   (base+0x100+0x4*n)
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_PHYS(base, n)                   (base+0x100+0x4*n)
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_RMSK                            0x000f0111
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_SHFT                                     0
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_MAXn                                     1
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_INI(base, n)                    \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_ALU_n_CTRL_ADDR(base, n), HWIO_DTTS_CSR_PXI_ALU_n_CTRL_RMSK)
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_INMI(base, n, mask)             \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_ALU_n_CTRL_ADDR(base, n), mask) 
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_OUTI(base, n, val)              \
	out_dword( HWIO_DTTS_CSR_PXI_ALU_n_CTRL_ADDR(base, n), val)
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_OUTMI(base, n, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_ALU_n_CTRL_ADDR(base, n), mask, val, HWIO_DTTS_CSR_PXI_ALU_n_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_RRBC_SEL_BMSK                   0x000f0000
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_RRBC_SEL_SHFT                         0x10

#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_RD_WR_BMSK                      0x00000100
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_RD_WR_SHFT                             0x8

#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_BL_BMSK                         0x00000010
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_BL_SHFT                                0x4

#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_AP_BMSK                         0x00000001
#define HWIO_DTTS_CSR_PXI_ALU_n_CTRL_AP_SHFT                                0x0

//// Register PXI_ALU_n_VALUE ////

#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_ADDR(base, n)                  (base+0x110+0x4*n)
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_PHYS(base, n)                  (base+0x110+0x4*n)
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_RMSK                           0xffffffff
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_SHFT                                    0
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_MAXn                                    1
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_INI(base, n)                   \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_ALU_n_VALUE_ADDR(base, n), HWIO_DTTS_CSR_PXI_ALU_n_VALUE_RMSK)
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_DTTS_CSR_PXI_ALU_n_VALUE_ADDR(base, n), mask) 
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_OUTI(base, n, val)             \
	out_dword( HWIO_DTTS_CSR_PXI_ALU_n_VALUE_ADDR(base, n), val)
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_CSR_PXI_ALU_n_VALUE_ADDR(base, n), mask, val, HWIO_DTTS_CSR_PXI_ALU_n_VALUE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_INC_DEC_BMSK                   0xffffffff
#define HWIO_DTTS_CSR_PXI_ALU_n_VALUE_INC_DEC_SHFT                          0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DTTS_RAM
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register PXI_CAOP_n_PAYLOAD ////

#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ADDR(base, n)               (base+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_PHYS(base, n)               (base+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_RMSK                        0x7ff3f3ff
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_SHFT                                 0
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_MAXn                                31
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_INI(base, n)                \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ADDR(base, n), HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_RMSK)
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_OUTI(base, n, val)          \
	out_dword( HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ERROR_CLR_BMSK              0x40000000
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_ERROR_CLR_SHFT                    0x1e

#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_TASK_PTR_BMSK               0x3e000000
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_TASK_PTR_SHFT                     0x19

#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_TASK_CNTR_BMSK              0x01f00000
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_TASK_CNTR_SHFT                    0x14

#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_NOP_CNTR_BMSK               0x0003f000
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_NOP_CNTR_SHFT                      0xc

#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_RPT_CNTR_BMSK               0x000003ff
#define HWIO_DTTS_RAM_PXI_CAOP_n_PAYLOAD_RPT_CNTR_SHFT                      0x0

//// Register PXI_CAOP_n_TASK ////

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ADDR(base, n)                  (base+0x80+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_PHYS(base, n)                  (base+0x80+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_RMSK                           0x1fffffff
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_SHFT                                    0
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_MAXn                                   31
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_INI(base, n)                   \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ADDR(base, n), HWIO_DTTS_RAM_PXI_CAOP_n_TASK_RMSK)
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_OUTI(base, n, val)             \
	out_dword( HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CAOP_n_TASK_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_TABLE_MUXING_MODE_BMSK         0x18000000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_TABLE_MUXING_MODE_SHFT               0x1b

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_TXVALID_BMSK                   0x04000000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_TXVALID_SHFT                         0x1a

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_SPG_MODE_BMSK                  0x02000000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_SPG_MODE_SHFT                        0x19

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_SELECT_SPG_BMSK                0x01000000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_SELECT_SPG_SHFT                      0x18

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA1_SEL_BMSK                 0x00c00000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA1_SEL_SHFT                       0x16

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA0_SEL_BMSK                 0x00300000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA0_SEL_SHFT                       0x14

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA1_PTR_BMSK                 0x000ff000
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA1_PTR_SHFT                        0xc

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA0_PTR_BMSK                 0x00000ff0
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_DATA0_PTR_SHFT                        0x4

#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ALU_CFG_BMSK                   0x0000000f
#define HWIO_DTTS_RAM_PXI_CAOP_n_TASK_ALU_CFG_SHFT                          0x0

//// Register PXI_CAOP_n_GPR ////

#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_ADDR(base, n)                   (base+0x100+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_PHYS(base, n)                   (base+0x100+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_RMSK                            0xffffffff
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_SHFT                                     0
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_MAXn                                     3
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_INI(base, n)                    \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_GPR_ADDR(base, n), HWIO_DTTS_RAM_PXI_CAOP_n_GPR_RMSK)
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_INMI(base, n, mask)             \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_GPR_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_OUTI(base, n, val)              \
	out_dword( HWIO_DTTS_RAM_PXI_CAOP_n_GPR_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_OUTMI(base, n, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CAOP_n_GPR_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CAOP_n_GPR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_VAL_BMSK                        0xffffffff
#define HWIO_DTTS_RAM_PXI_CAOP_n_GPR_VAL_SHFT                               0x0

//// Register PXI_CAOP_n_DATA ////

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_ADDR(base, n)                  (base+0x180+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PHYS(base, n)                  (base+0x180+0x4*n)
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_RMSK                           0x001fffff
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_SHFT                                    0
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_MAXn                                   31
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_INI(base, n)                   \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_DATA_ADDR(base, n), HWIO_DTTS_RAM_PXI_CAOP_n_DATA_RMSK)
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CAOP_n_DATA_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_OUTI(base, n, val)             \
	out_dword( HWIO_DTTS_RAM_PXI_CAOP_n_DATA_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CAOP_n_DATA_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CAOP_n_DATA_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_CK_EN_BMSK                     0x00100000
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_CK_EN_SHFT                           0x14

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_OP_TYPE_BMSK                   0x000f0000
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_OP_TYPE_SHFT                         0x10

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_CKE_BMSK                       0x0000c000
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_CKE_SHFT                              0xe

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_CS_BMSK                        0x00003000
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_CS_SHFT                               0xc

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_BL_BMSK                        0x00000800
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_BL_SHFT                               0xb

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PHASE_BMSK                     0x00000400
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PHASE_SHFT                            0xa

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PRECALC_OPCODE_BMSK            0x000003e0
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PRECALC_OPCODE_SHFT                   0x5

#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PRECALC_TSTAMP_BMSK            0x0000001f
#define HWIO_DTTS_RAM_PXI_CAOP_n_DATA_PRECALC_TSTAMP_SHFT                   0x0

//// Register PXI_CADATA_n_PAYLOAD ////

#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ADDR(base, n)             (base+0x200+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_PHYS(base, n)             (base+0x200+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_RMSK                      0x7ff3f3ff
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_SHFT                               0
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_MAXn                              31
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_INI(base, n)              \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ADDR(base, n), HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_RMSK)
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_OUTI(base, n, val)        \
	out_dword( HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ERROR_CLR_BMSK            0x40000000
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_ERROR_CLR_SHFT                  0x1e

#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_TASK_PTR_BMSK             0x3e000000
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_TASK_PTR_SHFT                   0x19

#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_TASK_CNTR_BMSK            0x01f00000
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_TASK_CNTR_SHFT                  0x14

#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_NOP_CNTR_BMSK             0x0003f000
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_NOP_CNTR_SHFT                    0xc

#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_RPT_CNTR_BMSK             0x000003ff
#define HWIO_DTTS_RAM_PXI_CADATA_n_PAYLOAD_RPT_CNTR_SHFT                    0x0

//// Register PXI_CADATA_n_TASK ////

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ADDR(base, n)                (base+0x280+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_PHYS(base, n)                (base+0x280+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_RMSK                         0x1fffffff
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_SHFT                                  0
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_MAXn                                 31
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ADDR(base, n), HWIO_DTTS_RAM_PXI_CADATA_n_TASK_RMSK)
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CADATA_n_TASK_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_TABLE_MUXING_MODE_BMSK       0x18000000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_TABLE_MUXING_MODE_SHFT             0x1b

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_TXVALID_BMSK                 0x04000000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_TXVALID_SHFT                       0x1a

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_SPG_MODE_BMSK                0x02000000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_SPG_MODE_SHFT                      0x19

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_SELECT_SPG_BMSK              0x01000000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_SELECT_SPG_SHFT                    0x18

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA1_SEL_BMSK               0x00c00000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA1_SEL_SHFT                     0x16

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA0_SEL_BMSK               0x00300000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA0_SEL_SHFT                     0x14

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA1_PTR_BMSK               0x000ff000
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA1_PTR_SHFT                      0xc

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA0_PTR_BMSK               0x00000ff0
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_DATA0_PTR_SHFT                      0x4

#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ALU_CFG_BMSK                 0x0000000f
#define HWIO_DTTS_RAM_PXI_CADATA_n_TASK_ALU_CFG_SHFT                        0x0

//// Register PXI_CADATA_n_GPR ////

#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_ADDR(base, n)                 (base+0x300+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_PHYS(base, n)                 (base+0x300+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_RMSK                          0xffffffff
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_SHFT                                   0
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_MAXn                                   7
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_INI(base, n)                  \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_GPR_ADDR(base, n), HWIO_DTTS_RAM_PXI_CADATA_n_GPR_RMSK)
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_GPR_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_OUTI(base, n, val)            \
	out_dword( HWIO_DTTS_RAM_PXI_CADATA_n_GPR_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CADATA_n_GPR_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CADATA_n_GPR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_VAL_BMSK                      0xffffffff
#define HWIO_DTTS_RAM_PXI_CADATA_n_GPR_VAL_SHFT                             0x0

//// Register PXI_CADATA_n_DATA ////

#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_ADDR(base, n)                (base+0x380+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_PHYS(base, n)                (base+0x380+0x4*n)
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_RMSK                         0x0000ffff
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_SHFT                                  0
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_MAXn                                 31
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_DATA_ADDR(base, n), HWIO_DTTS_RAM_PXI_CADATA_n_DATA_RMSK)
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_CADATA_n_DATA_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_RAM_PXI_CADATA_n_DATA_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_CADATA_n_DATA_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_CADATA_n_DATA_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CS_P1_BMSK                   0x0000c000
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CS_P1_SHFT                          0xe

#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CS_P0_BMSK                   0x00003000
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CS_P0_SHFT                          0xc

#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CA_P1_BMSK                   0x00000fc0
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CA_P1_SHFT                          0x6

#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CA_P0_BMSK                   0x0000003f
#define HWIO_DTTS_RAM_PXI_CADATA_n_DATA_CA_P0_SHFT                          0x0

//// Register PXI_DQOP_n_PAYLOAD ////

#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ADDR(base, n)               (base+0x400+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_PHYS(base, n)               (base+0x400+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_RMSK                        0x7ff3f3ff
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_SHFT                                 0
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_MAXn                                31
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_INI(base, n)                \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_RMSK)
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_OUTI(base, n, val)          \
	out_dword( HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ERROR_CLR_BMSK              0x40000000
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_ERROR_CLR_SHFT                    0x1e

#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_TASK_PTR_BMSK               0x3e000000
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_TASK_PTR_SHFT                     0x19

#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_TASK_CNTR_BMSK              0x01f00000
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_TASK_CNTR_SHFT                    0x14

#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_NOP_CNTR_BMSK               0x0003f000
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_NOP_CNTR_SHFT                      0xc

#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_RPT_CNTR_BMSK               0x000003ff
#define HWIO_DTTS_RAM_PXI_DQOP_n_PAYLOAD_RPT_CNTR_SHFT                      0x0

//// Register PXI_DQOP_n_TASK ////

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ADDR(base, n)                  (base+0x480+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_PHYS(base, n)                  (base+0x480+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_RMSK                           0x1fffffff
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_SHFT                                    0
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_MAXn                                   31
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_INI(base, n)                   \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQOP_n_TASK_RMSK)
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_OUTI(base, n, val)             \
	out_dword( HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQOP_n_TASK_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_TABLE_MUXING_MODE_BMSK         0x18000000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_TABLE_MUXING_MODE_SHFT               0x1b

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_TXVALID_BMSK                   0x04000000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_TXVALID_SHFT                         0x1a

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_SPG_MODE_BMSK                  0x02000000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_SPG_MODE_SHFT                        0x19

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_SELECT_SPG_BMSK                0x01000000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_SELECT_SPG_SHFT                      0x18

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA1_SEL_BMSK                 0x00c00000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA1_SEL_SHFT                       0x16

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA0_SEL_BMSK                 0x00300000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA0_SEL_SHFT                       0x14

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA1_PTR_BMSK                 0x000ff000
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA1_PTR_SHFT                        0xc

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA0_PTR_BMSK                 0x00000ff0
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_DATA0_PTR_SHFT                        0x4

#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ALU_CFG_BMSK                   0x0000000f
#define HWIO_DTTS_RAM_PXI_DQOP_n_TASK_ALU_CFG_SHFT                          0x0

//// Register PXI_DQOP_n_GPR ////

#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_ADDR(base, n)                   (base+0x500+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_PHYS(base, n)                   (base+0x500+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_RMSK                            0xffffffff
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_SHFT                                     0
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_MAXn                                     3
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_INI(base, n)                    \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_GPR_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQOP_n_GPR_RMSK)
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_INMI(base, n, mask)             \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_GPR_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_OUTI(base, n, val)              \
	out_dword( HWIO_DTTS_RAM_PXI_DQOP_n_GPR_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_OUTMI(base, n, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQOP_n_GPR_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQOP_n_GPR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_VAL_BMSK                        0xffffffff
#define HWIO_DTTS_RAM_PXI_DQOP_n_GPR_VAL_SHFT                               0x0

//// Register PXI_DQOP_n_DATA ////

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_ADDR(base, n)                  (base+0x580+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PHYS(base, n)                  (base+0x580+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_RMSK                           0x00007fff
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_SHFT                                    0
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_MAXn                                   31
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_INI(base, n)                   \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_DATA_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQOP_n_DATA_RMSK)
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQOP_n_DATA_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_OUTI(base, n, val)             \
	out_dword( HWIO_DTTS_RAM_PXI_DQOP_n_DATA_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQOP_n_DATA_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQOP_n_DATA_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_RNW_BMSK                       0x00004000
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_RNW_SHFT                              0xe

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_CS_BMSK                        0x00003000
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_CS_SHFT                               0xc

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_BL_BMSK                        0x00000800
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_BL_SHFT                               0xb

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PHASE_BMSK                     0x00000400
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PHASE_SHFT                            0xa

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PRECALC_OPCODE_BMSK            0x000003e0
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PRECALC_OPCODE_SHFT                   0x5

#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PRECALC_TSTAMP_BMSK            0x0000001f
#define HWIO_DTTS_RAM_PXI_DQOP_n_DATA_PRECALC_TSTAMP_SHFT                   0x0

//// Register PXI_DQDATA_n_PAYLOAD ////

#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ADDR(base, n)             (base+0x600+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_PHYS(base, n)             (base+0x600+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_RMSK                      0x7ff3f3ff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_SHFT                               0
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_MAXn                              31
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_INI(base, n)              \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_RMSK)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_OUTI(base, n, val)        \
	out_dword( HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ERROR_CLR_BMSK            0x40000000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_ERROR_CLR_SHFT                  0x1e

#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_TASK_PTR_BMSK             0x3e000000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_TASK_PTR_SHFT                   0x19

#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_TASK_CNTR_BMSK            0x01f00000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_TASK_CNTR_SHFT                  0x14

#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_NOP_CNTR_BMSK             0x0003f000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_NOP_CNTR_SHFT                    0xc

#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_RPT_CNTR_BMSK             0x000003ff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_PAYLOAD_RPT_CNTR_SHFT                    0x0

//// Register PXI_DQDATA_n_TASK ////

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ADDR(base, n)                (base+0x680+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_PHYS(base, n)                (base+0x680+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_RMSK                         0x1fffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_SHFT                                  0
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_MAXn                                 31
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_RMSK)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_TABLE_MUXING_MODE_BMSK       0x18000000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_TABLE_MUXING_MODE_SHFT             0x1b

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_TXVALID_BMSK                 0x04000000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_TXVALID_SHFT                       0x1a

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_SPG_MODE_BMSK                0x02000000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_SPG_MODE_SHFT                      0x19

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_SELECT_SPG_BMSK              0x01000000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_SELECT_SPG_SHFT                    0x18

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA1_SEL_BMSK               0x00c00000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA1_SEL_SHFT                     0x16

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA0_SEL_BMSK               0x00300000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA0_SEL_SHFT                     0x14

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA1_PTR_BMSK               0x000ff000
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA1_PTR_SHFT                      0xc

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA0_PTR_BMSK               0x00000ff0
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_DATA0_PTR_SHFT                      0x4

#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ALU_CFG_BMSK                 0x0000000f
#define HWIO_DTTS_RAM_PXI_DQDATA_n_TASK_ALU_CFG_SHFT                        0x0

//// Register PXI_DQDATA_n_GPR ////

#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_ADDR(base, n)                 (base+0x700+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_PHYS(base, n)                 (base+0x700+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_RMSK                          0xffffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_SHFT                                   0
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_MAXn                                   3
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_INI(base, n)                  \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_RMSK)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_OUTI(base, n, val)            \
	out_dword( HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_VAL_BMSK                      0xffffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_GPR_VAL_SHFT                             0x0

//// Register PXI_DQDATA_n_0_2_15_ENTRY ////

#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_ADDR(base, n)        (base+0x780+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_PHYS(base, n)        (base+0x780+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_RMSK                 0xffffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_SHFT                          0
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_MAXn                         31
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_INI(base, n)         \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_RMSK)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_OUTI(base, n, val)   \
	out_dword( HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_DATA_BMSK            0xffffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_0_2_15_ENTRY_DATA_SHFT                   0x0

//// Register PXI_DQDATA_n_16_2_31_ENTRY ////

#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_ADDR(base, n)       (base+0xF80+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_PHYS(base, n)       (base+0xF80+0x4*n)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_RMSK                0xffffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_SHFT                         0
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_MAXn                        31
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_INI(base, n)        \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_ADDR(base, n), HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_RMSK)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_OUTI(base, n, val)  \
	out_dword( HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_DATA_BMSK           0xffffffff
#define HWIO_DTTS_RAM_PXI_DQDATA_n_16_2_31_ENTRY_DATA_SHFT                  0x0

//// Register PXI_DMDATA_n_DATA ////

#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_ADDR(base, n)                (base+0x980+0x4*n)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_PHYS(base, n)                (base+0x980+0x4*n)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_RMSK                         0x000000ff
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_SHFT                                  0
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_MAXn                                 31
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_INI(base, n)                 \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_ADDR(base, n), HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_RMSK)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_OUTI(base, n, val)           \
	out_dword( HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_DM_BMSK                      0x000000ff
#define HWIO_DTTS_RAM_PXI_DMDATA_n_DATA_DM_SHFT                             0x0

//// Register PXI_DMDATA_n_GPR ////

#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_ADDR(base, n)                 (base+0x900+0x4*n)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_PHYS(base, n)                 (base+0x900+0x4*n)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_RMSK                          0xffffffff
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_SHFT                                   0
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_MAXn                                   3
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_INI(base, n)                  \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_ADDR(base, n), HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_RMSK)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_OUTI(base, n, val)            \
	out_dword( HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_VAL_BMSK                      0xffffffff
#define HWIO_DTTS_RAM_PXI_DMDATA_n_GPR_VAL_SHFT                             0x0

//// Register PXI_RD_n_PAYLOAD ////

#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ADDR(base, n)                 (base+0xA00+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_PHYS(base, n)                 (base+0xA00+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_RMSK                          0x7ff3f3ff
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_SHFT                                   0
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_MAXn                                  31
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_INI(base, n)                  \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_OUTI(base, n, val)            \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ERROR_CLR_BMSK                0x40000000
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_ERROR_CLR_SHFT                      0x1e

#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_TASK_PTR_BMSK                 0x3e000000
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_TASK_PTR_SHFT                       0x19

#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_TASK_CNTR_BMSK                0x01f00000
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_TASK_CNTR_SHFT                      0x14

#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_NOP_CNTR_BMSK                 0x0003f000
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_NOP_CNTR_SHFT                        0xc

#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_RPT_CNTR_BMSK                 0x000003ff
#define HWIO_DTTS_RAM_PXI_RD_n_PAYLOAD_RPT_CNTR_SHFT                        0x0

//// Register PXI_RD_n_TASK ////

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_ADDR(base, n)                    (base+0xA80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_PHYS(base, n)                    (base+0xA80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_RMSK                             0x1fffffff
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_SHFT                                      0
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_MAXn                                     31
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_INI(base, n)                     \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_TASK_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_TASK_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_TASK_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_OUTI(base, n, val)               \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_TASK_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_TASK_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_TASK_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_TABLE_MUXING_MODE_BMSK           0x18000000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_TABLE_MUXING_MODE_SHFT                 0x1b

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_TXVALID_BMSK                     0x04000000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_TXVALID_SHFT                           0x1a

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_SPG_MODE_BMSK                    0x02000000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_SPG_MODE_SHFT                          0x19

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_SELECT_SPG_BMSK                  0x01000000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_SELECT_SPG_SHFT                        0x18

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA1_SEL_BMSK                   0x00c00000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA1_SEL_SHFT                         0x16

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA0_SEL_BMSK                   0x00300000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA0_SEL_SHFT                         0x14

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA1_PTR_BMSK                   0x000ff000
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA1_PTR_SHFT                          0xc

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA0_PTR_BMSK                   0x00000ff0
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_DATA0_PTR_SHFT                          0x4

#define HWIO_DTTS_RAM_PXI_RD_n_TASK_ALU_CFG_BMSK                     0x0000000f
#define HWIO_DTTS_RAM_PXI_RD_n_TASK_ALU_CFG_SHFT                            0x0

//// Register PXI_RD_n_GPR ////

#define HWIO_DTTS_RAM_PXI_RD_n_GPR_ADDR(base, n)                     (base+0xB00+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_PHYS(base, n)                     (base+0xB00+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_RMSK                              0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_SHFT                                       0
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_MAXn                                      17
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_INI(base, n)                      \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_GPR_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_GPR_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_INMI(base, n, mask)               \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_GPR_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_OUTI(base, n, val)                \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_GPR_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_OUTMI(base, n, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_GPR_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_GPR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_GPR_VAL_BMSK                          0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_GPR_VAL_SHFT                                 0x0

//// Register PXI_RD_n_0_2_15_ENTRY ////

#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_ADDR(base, n)            (base+0xB80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_PHYS(base, n)            (base+0xB80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_RMSK                     0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_SHFT                              0
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_MAXn                             31
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_INI(base, n)             \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_OUTI(base, n, val)       \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_DATA_BMSK                0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_0_2_15_ENTRY_DATA_SHFT                       0x0

//// Register PXI_RD_n_16_2_31_ENTRY ////

#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_ADDR(base, n)           (base+0xD80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_PHYS(base, n)           (base+0xD80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_RMSK                    0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_SHFT                             0
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_MAXn                            31
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_INI(base, n)            \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_INMI(base, n, mask)     \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_OUTI(base, n, val)      \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_DATA_BMSK               0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_16_2_31_ENTRY_DATA_SHFT                      0x0

//// Register PXI_RD_n_ELOG_TABLE_RW ////

#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_ADDR(base, n)           (base+0xC80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_PHYS(base, n)           (base+0xC80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_RMSK                    0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_SHFT                             0
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_MAXn                             1
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_INI(base, n)            \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_INMI(base, n, mask)     \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_OUTI(base, n, val)      \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_VAL_BMSK                0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RW_VAL_SHFT                       0x0

//// Register PXI_RD_n_ELOG_TABLE_RD_ONLY ////

#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_ADDR(base, n)      (base+0xC80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_PHYS(base, n)      (base+0xC80+0x4*n)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_RMSK               0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_SHFT                        0
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_MAXn                       17
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_INI(base, n)       \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_ADDR(base, n), HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_RMSK)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_INMI(base, n, mask) \
	in_dword_masked ( HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_ADDR(base, n), mask) 
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_OUTI(base, n, val) \
	out_dword( HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_ADDR(base, n), val)
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_ADDR(base, n), mask, val, HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_VAL_BMSK           0xffffffff
#define HWIO_DTTS_RAM_PXI_RD_n_ELOG_TABLE_RD_ONLY_VAL_SHFT                  0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block GLOBAL
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_GLOBAL_HW_VERSION_ADDR(x)                               (x+0x00000000)
#define HWIO_GLOBAL_HW_VERSION_PHYS(x)                               (x+0x00000000)
#define HWIO_GLOBAL_HW_VERSION_RMSK                                  0xffffffff
#define HWIO_GLOBAL_HW_VERSION_SHFT                                           0
#define HWIO_GLOBAL_HW_VERSION_IN(x)                                 \
	in_dword_masked ( HWIO_GLOBAL_HW_VERSION_ADDR(x), HWIO_GLOBAL_HW_VERSION_RMSK)
#define HWIO_GLOBAL_HW_VERSION_INM(x, mask)                          \
	in_dword_masked ( HWIO_GLOBAL_HW_VERSION_ADDR(x), mask) 
#define HWIO_GLOBAL_HW_VERSION_OUT(x, val)                           \
	out_dword( HWIO_GLOBAL_HW_VERSION_ADDR(x), val)
#define HWIO_GLOBAL_HW_VERSION_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_HW_VERSION_ADDR(x), mask, val, HWIO_GLOBAL_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_HW_VERSION_MAJOR_BMSK                            0xf0000000
#define HWIO_GLOBAL_HW_VERSION_MAJOR_SHFT                                  0x1c

#define HWIO_GLOBAL_HW_VERSION_MINOR_BMSK                            0x0fff0000
#define HWIO_GLOBAL_HW_VERSION_MINOR_SHFT                                  0x10

#define HWIO_GLOBAL_HW_VERSION_STEP_BMSK                             0x0000ffff
#define HWIO_GLOBAL_HW_VERSION_STEP_SHFT                                    0x0

//// Register CORE_INFO ////

#define HWIO_GLOBAL_CORE_INFO_ADDR(x)                                (x+0x00000004)
#define HWIO_GLOBAL_CORE_INFO_PHYS(x)                                (x+0x00000004)
#define HWIO_GLOBAL_CORE_INFO_RMSK                                   0xffffffff
#define HWIO_GLOBAL_CORE_INFO_SHFT                                            0
#define HWIO_GLOBAL_CORE_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_GLOBAL_CORE_INFO_ADDR(x), HWIO_GLOBAL_CORE_INFO_RMSK)
#define HWIO_GLOBAL_CORE_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_GLOBAL_CORE_INFO_ADDR(x), mask) 
#define HWIO_GLOBAL_CORE_INFO_OUT(x, val)                            \
	out_dword( HWIO_GLOBAL_CORE_INFO_ADDR(x), val)
#define HWIO_GLOBAL_CORE_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CORE_INFO_ADDR(x), mask, val, HWIO_GLOBAL_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CORE_INFO_ID_BMSK                                0xffffffff
#define HWIO_GLOBAL_CORE_INFO_ID_SHFT                                       0x0

//// Register HW_INFO ////

#define HWIO_GLOBAL_HW_INFO_ADDR(x)                                  (x+0x00000008)
#define HWIO_GLOBAL_HW_INFO_PHYS(x)                                  (x+0x00000008)
#define HWIO_GLOBAL_HW_INFO_RMSK                                     0xffffffff
#define HWIO_GLOBAL_HW_INFO_SHFT                                              0
#define HWIO_GLOBAL_HW_INFO_IN(x)                                    \
	in_dword_masked ( HWIO_GLOBAL_HW_INFO_ADDR(x), HWIO_GLOBAL_HW_INFO_RMSK)
#define HWIO_GLOBAL_HW_INFO_INM(x, mask)                             \
	in_dword_masked ( HWIO_GLOBAL_HW_INFO_ADDR(x), mask) 
#define HWIO_GLOBAL_HW_INFO_OUT(x, val)                              \
	out_dword( HWIO_GLOBAL_HW_INFO_ADDR(x), val)
#define HWIO_GLOBAL_HW_INFO_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_HW_INFO_ADDR(x), mask, val, HWIO_GLOBAL_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_HW_INFO_MAJOR_BMSK                               0xff000000
#define HWIO_GLOBAL_HW_INFO_MAJOR_SHFT                                     0x18

#define HWIO_GLOBAL_HW_INFO_BRANCH_BMSK                              0x00ff0000
#define HWIO_GLOBAL_HW_INFO_BRANCH_SHFT                                    0x10

#define HWIO_GLOBAL_HW_INFO_MINOR_BMSK                               0x0000ff00
#define HWIO_GLOBAL_HW_INFO_MINOR_SHFT                                      0x8

#define HWIO_GLOBAL_HW_INFO_ECO_BMSK                                 0x000000ff
#define HWIO_GLOBAL_HW_INFO_ECO_SHFT                                        0x0

//// Register LOAD_CONFIG ////

#define HWIO_GLOBAL_LOAD_CONFIG_ADDR(x)                              (x+0x00000020)
#define HWIO_GLOBAL_LOAD_CONFIG_PHYS(x)                              (x+0x00000020)
#define HWIO_GLOBAL_LOAD_CONFIG_RMSK                                 0x00000001
#define HWIO_GLOBAL_LOAD_CONFIG_SHFT                                          0
#define HWIO_GLOBAL_LOAD_CONFIG_IN(x)                                \
	in_dword_masked ( HWIO_GLOBAL_LOAD_CONFIG_ADDR(x), HWIO_GLOBAL_LOAD_CONFIG_RMSK)
#define HWIO_GLOBAL_LOAD_CONFIG_INM(x, mask)                         \
	in_dword_masked ( HWIO_GLOBAL_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_GLOBAL_LOAD_CONFIG_OUT(x, val)                          \
	out_dword( HWIO_GLOBAL_LOAD_CONFIG_ADDR(x), val)
#define HWIO_GLOBAL_LOAD_CONFIG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_LOAD_CONFIG_ADDR(x), mask, val, HWIO_GLOBAL_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_LOAD_CONFIG_LOAD_CONFIG_BMSK                     0x00000001
#define HWIO_GLOBAL_LOAD_CONFIG_LOAD_CONFIG_SHFT                            0x0

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR(x)                     (x+0x00000030)
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_PHYS(x)                     (x+0x00000030)
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_RMSK                        0x00ffff0f
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_SHFT                                 0
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_IN(x)                       \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR(x), HWIO_GLOBAL_CONFIGURATION_INFO_0_RMSK)
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_INM(x, mask)                \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_OUT(x, val)                 \
	out_dword( HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_GLOBAL_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR_WIDTH_BMSK             0x00ff0000
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_ADDR_WIDTH_SHFT                   0x10

#define HWIO_GLOBAL_CONFIGURATION_INFO_0_DDR_BUS_WIDTH_BMSK          0x0000ff00
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_DDR_BUS_WIDTH_SHFT                 0x8

#define HWIO_GLOBAL_CONFIGURATION_INFO_0_AID_WIDTH_BMSK              0x0000000f
#define HWIO_GLOBAL_CONFIGURATION_INFO_0_AID_WIDTH_SHFT                     0x0

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_GLOBAL_CONFIGURATION_INFO_1_ADDR(x)                     (x+0x00000034)
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_PHYS(x)                     (x+0x00000034)
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_RMSK                        0xffffff00
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_SHFT                                 8
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_IN(x)                       \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_1_ADDR(x), HWIO_GLOBAL_CONFIGURATION_INFO_1_RMSK)
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_INM(x, mask)                \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_OUT(x, val)                 \
	out_dword( HWIO_GLOBAL_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_GLOBAL_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CONFIGURATION_INFO_1_MSI_DATA_WIDTH_BMSK         0xffff0000
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_MSI_DATA_WIDTH_SHFT               0x10

#define HWIO_GLOBAL_CONFIGURATION_INFO_1_CORE_DATA_WIDTH_BMSK        0x0000ff00
#define HWIO_GLOBAL_CONFIGURATION_INFO_1_CORE_DATA_WIDTH_SHFT               0x8

//// Register CONFIGURATION_INFO_2 ////

#define HWIO_GLOBAL_CONFIGURATION_INFO_2_ADDR(x)                     (x+0x00000038)
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_PHYS(x)                     (x+0x00000038)
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_RMSK                        0xffffffff
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_SHFT                                 0
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_IN(x)                       \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_2_ADDR(x), HWIO_GLOBAL_CONFIGURATION_INFO_2_RMSK)
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_INM(x, mask)                \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_2_ADDR(x), mask) 
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_OUT(x, val)                 \
	out_dword( HWIO_GLOBAL_CONFIGURATION_INFO_2_ADDR(x), val)
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CONFIGURATION_INFO_2_ADDR(x), mask, val, HWIO_GLOBAL_CONFIGURATION_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CONFIGURATION_INFO_2_ACH_DEPTH_BMSK              0xff000000
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_ACH_DEPTH_SHFT                    0x18

#define HWIO_GLOBAL_CONFIGURATION_INFO_2_WCH_DEPTH_BMSK              0x00ff0000
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_WCH_DEPTH_SHFT                    0x10

#define HWIO_GLOBAL_CONFIGURATION_INFO_2_RCH_DEPTH_BMSK              0x0000ffff
#define HWIO_GLOBAL_CONFIGURATION_INFO_2_RCH_DEPTH_SHFT                     0x0

//// Register CONFIGURATION_INFO_3 ////

#define HWIO_GLOBAL_CONFIGURATION_INFO_3_ADDR(x)                     (x+0x0000003c)
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_PHYS(x)                     (x+0x0000003c)
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_RMSK                        0x00ff00ff
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_SHFT                                 0
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_IN(x)                       \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_3_ADDR(x), HWIO_GLOBAL_CONFIGURATION_INFO_3_RMSK)
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_INM(x, mask)                \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_3_ADDR(x), mask) 
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_OUT(x, val)                 \
	out_dword( HWIO_GLOBAL_CONFIGURATION_INFO_3_ADDR(x), val)
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CONFIGURATION_INFO_3_ADDR(x), mask, val, HWIO_GLOBAL_CONFIGURATION_INFO_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CONFIGURATION_INFO_3_ISU_CQ_DEPTH_BMSK           0x00ff0000
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_ISU_CQ_DEPTH_SHFT                 0x10

#define HWIO_GLOBAL_CONFIGURATION_INFO_3_WBUF_DEPTH_BMSK             0x000000ff
#define HWIO_GLOBAL_CONFIGURATION_INFO_3_WBUF_DEPTH_SHFT                    0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_GLOBAL_CONFIGURATION_INFO_4_ADDR(x)                     (x+0x00000040)
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_PHYS(x)                     (x+0x00000040)
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_RMSK                        0xf000ffff
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_SHFT                                 0
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_IN(x)                       \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_4_ADDR(x), HWIO_GLOBAL_CONFIGURATION_INFO_4_RMSK)
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_INM(x, mask)                \
	in_dword_masked ( HWIO_GLOBAL_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_OUT(x, val)                 \
	out_dword( HWIO_GLOBAL_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_GLOBAL_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CONFIGURATION_INFO_4_NUM_CBUS_BMSK               0xf0000000
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_NUM_CBUS_SHFT                     0x1c

#define HWIO_GLOBAL_CONFIGURATION_INFO_4_CBU_WR_CQ_DEPTH_BMSK        0x0000ff00
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_CBU_WR_CQ_DEPTH_SHFT               0x8

#define HWIO_GLOBAL_CONFIGURATION_INFO_4_CBU_RD_CQ_DEPTH_BMSK        0x000000ff
#define HWIO_GLOBAL_CONFIGURATION_INFO_4_CBU_RD_CQ_DEPTH_SHFT               0x0

//// Register BANK_MAP_CFG_INFO_CBU_m ////

#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(base, m)            (base+0x44+0x4*m)
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_PHYS(base, m)            (base+0x44+0x4*m)
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_RMSK                     0x0000ffff
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_SHFT                              0
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_MAXm                              0
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_INI(base, m)             \
	in_dword_masked ( HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(base, m), HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_RMSK)
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_INMI(base, m, mask)      \
	in_dword_masked ( HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(base, m), mask) 
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_OUTI(base, m, val)       \
	out_dword( HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(base, m), val)
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_OUTMI(base, m, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(base, m), mask, val, HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_BANK_MAP_BMSK            0x0000ffff
#define HWIO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_BANK_MAP_SHFT                   0x0

//// Register CLK_CTRL ////

#define HWIO_GLOBAL_CLK_CTRL_ADDR(x)                                 (x+0x00000070)
#define HWIO_GLOBAL_CLK_CTRL_PHYS(x)                                 (x+0x00000070)
#define HWIO_GLOBAL_CLK_CTRL_RMSK                                    0x0000011f
#define HWIO_GLOBAL_CLK_CTRL_SHFT                                             0
#define HWIO_GLOBAL_CLK_CTRL_IN(x)                                   \
	in_dword_masked ( HWIO_GLOBAL_CLK_CTRL_ADDR(x), HWIO_GLOBAL_CLK_CTRL_RMSK)
#define HWIO_GLOBAL_CLK_CTRL_INM(x, mask)                            \
	in_dword_masked ( HWIO_GLOBAL_CLK_CTRL_ADDR(x), mask) 
#define HWIO_GLOBAL_CLK_CTRL_OUT(x, val)                             \
	out_dword( HWIO_GLOBAL_CLK_CTRL_ADDR(x), val)
#define HWIO_GLOBAL_CLK_CTRL_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CLK_CTRL_ADDR(x), mask, val, HWIO_GLOBAL_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CLK_CTRL_CONFIG_CG_EN_BMSK                       0x00000100
#define HWIO_GLOBAL_CLK_CTRL_CONFIG_CG_EN_SHFT                              0x8

#define HWIO_GLOBAL_CLK_CTRL_INTR_CG_EN_BMSK                         0x00000010
#define HWIO_GLOBAL_CLK_CTRL_INTR_CG_EN_SHFT                                0x4

#define HWIO_GLOBAL_CLK_CTRL_RFU_3_1_BMSK                            0x0000000e
#define HWIO_GLOBAL_CLK_CTRL_RFU_3_1_SHFT                                   0x1

#define HWIO_GLOBAL_CLK_CTRL_RTCG_CG_EN_BMSK                         0x00000001
#define HWIO_GLOBAL_CLK_CTRL_RTCG_CG_EN_SHFT                                0x0

//// Register DDR_CLK_PERIOD_CFG ////

#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR(x)                       (x+0x00000080)
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_PHYS(x)                       (x+0x00000080)
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_RMSK                          0x0001ffff
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_SHFT                                   0
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_IN(x)                         \
	in_dword_masked ( HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR(x), HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_RMSK)
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_OUT(x, val)                   \
	out_dword( HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR(x), val)
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR(x), mask, val, HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_DDR_CLK_PERIOD_BMSK           0x0001ffff
#define HWIO_GLOBAL_DDR_CLK_PERIOD_CFG_DDR_CLK_PERIOD_SHFT                  0x0

//// Register CC_SW_CFG ////

#define HWIO_GLOBAL_CC_SW_CFG_ADDR(x)                                (x+0x00000090)
#define HWIO_GLOBAL_CC_SW_CFG_PHYS(x)                                (x+0x00000090)
#define HWIO_GLOBAL_CC_SW_CFG_RMSK                                   0x0000003f
#define HWIO_GLOBAL_CC_SW_CFG_SHFT                                            0
#define HWIO_GLOBAL_CC_SW_CFG_IN(x)                                  \
	in_dword_masked ( HWIO_GLOBAL_CC_SW_CFG_ADDR(x), HWIO_GLOBAL_CC_SW_CFG_RMSK)
#define HWIO_GLOBAL_CC_SW_CFG_INM(x, mask)                           \
	in_dword_masked ( HWIO_GLOBAL_CC_SW_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_CC_SW_CFG_OUT(x, val)                            \
	out_dword( HWIO_GLOBAL_CC_SW_CFG_ADDR(x), val)
#define HWIO_GLOBAL_CC_SW_CFG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CC_SW_CFG_ADDR(x), mask, val, HWIO_GLOBAL_CC_SW_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_VALUE_BMSK                 0x00000030
#define HWIO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_VALUE_SHFT                        0x4

#define HWIO_GLOBAL_CC_SW_CFG_RFU_3_1_BMSK                           0x0000000e
#define HWIO_GLOBAL_CC_SW_CFG_RFU_3_1_SHFT                                  0x1

#define HWIO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_EN_BMSK                    0x00000001
#define HWIO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_EN_SHFT                           0x0

//// Register QOS_POLICY_CFG ////

#define HWIO_GLOBAL_QOS_POLICY_CFG_ADDR(x)                           (x+0x000000a0)
#define HWIO_GLOBAL_QOS_POLICY_CFG_PHYS(x)                           (x+0x000000a0)
#define HWIO_GLOBAL_QOS_POLICY_CFG_RMSK                              0x00000ff7
#define HWIO_GLOBAL_QOS_POLICY_CFG_SHFT                                       0
#define HWIO_GLOBAL_QOS_POLICY_CFG_IN(x)                             \
	in_dword_masked ( HWIO_GLOBAL_QOS_POLICY_CFG_ADDR(x), HWIO_GLOBAL_QOS_POLICY_CFG_RMSK)
#define HWIO_GLOBAL_QOS_POLICY_CFG_INM(x, mask)                      \
	in_dword_masked ( HWIO_GLOBAL_QOS_POLICY_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_QOS_POLICY_CFG_OUT(x, val)                       \
	out_dword( HWIO_GLOBAL_QOS_POLICY_CFG_ADDR(x), val)
#define HWIO_GLOBAL_QOS_POLICY_CFG_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_QOS_POLICY_CFG_ADDR(x), mask, val, HWIO_GLOBAL_QOS_POLICY_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_QOS_POLICY_CFG_SYNC_RATE_BMSK                    0x00000f00
#define HWIO_GLOBAL_QOS_POLICY_CFG_SYNC_RATE_SHFT                           0x8

#define HWIO_GLOBAL_QOS_POLICY_CFG_RFU_7_5_BMSK                      0x000000e0
#define HWIO_GLOBAL_QOS_POLICY_CFG_RFU_7_5_SHFT                             0x5

#define HWIO_GLOBAL_QOS_POLICY_CFG_OVERRIDE_BMSK                     0x00000010
#define HWIO_GLOBAL_QOS_POLICY_CFG_OVERRIDE_SHFT                            0x4

#define HWIO_GLOBAL_QOS_POLICY_CFG_INDEX_BMSK                        0x00000007
#define HWIO_GLOBAL_QOS_POLICY_CFG_INDEX_SHFT                               0x0

//// Register RTCG_CFG ////

#define HWIO_GLOBAL_RTCG_CFG_ADDR(x)                                 (x+0x00000100)
#define HWIO_GLOBAL_RTCG_CFG_PHYS(x)                                 (x+0x00000100)
#define HWIO_GLOBAL_RTCG_CFG_RMSK                                    0x00000001
#define HWIO_GLOBAL_RTCG_CFG_SHFT                                             0
#define HWIO_GLOBAL_RTCG_CFG_IN(x)                                   \
	in_dword_masked ( HWIO_GLOBAL_RTCG_CFG_ADDR(x), HWIO_GLOBAL_RTCG_CFG_RMSK)
#define HWIO_GLOBAL_RTCG_CFG_INM(x, mask)                            \
	in_dword_masked ( HWIO_GLOBAL_RTCG_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_RTCG_CFG_OUT(x, val)                             \
	out_dword( HWIO_GLOBAL_RTCG_CFG_ADDR(x), val)
#define HWIO_GLOBAL_RTCG_CFG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_RTCG_CFG_ADDR(x), mask, val, HWIO_GLOBAL_RTCG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_RTCG_CFG_RTCG_EN_BMSK                            0x00000001
#define HWIO_GLOBAL_RTCG_CFG_RTCG_EN_SHFT                                   0x0

//// Register RTCG_STABLE_CLK_TIMER_CFG ////

#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR(x)                (x+0x00000108)
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_PHYS(x)                (x+0x00000108)
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_RMSK                   0x000000ff
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_SHFT                            0
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_IN(x)                  \
	in_dword_masked ( HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR(x), HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_RMSK)
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_OUT(x, val)            \
	out_dword( HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR(x), val)
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR(x), mask, val, HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_STABLE_CLK_TIMER_BMSK  0x000000ff
#define HWIO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_STABLE_CLK_TIMER_SHFT         0x0

//// Register RTCG_IDLE_TIMER_CFG_n ////

#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(base, n)              (base+0x110+0x4*n)
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_PHYS(base, n)              (base+0x110+0x4*n)
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RMSK                       0x00ffffff
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_SHFT                                0
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_MAXn                                3
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_INI(base, n)               \
	in_dword_masked ( HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(base, n), HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RMSK)
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(base, n), mask) 
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_OUTI(base, n, val)         \
	out_dword( HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(base, n), val)
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(base, n), mask, val, HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RFU_15_12_BMSK             0x00f00000
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RFU_15_12_SHFT                   0x14

#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_OFFSET_BMSK     0x000f0000
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_OFFSET_SHFT           0x10

#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_BMSK            0x0000ffff
#define HWIO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_SHFT                   0x0

//// Register DEBUG_CFG ////

#define HWIO_GLOBAL_DEBUG_CFG_ADDR(x)                                (x+0x00000300)
#define HWIO_GLOBAL_DEBUG_CFG_PHYS(x)                                (x+0x00000300)
#define HWIO_GLOBAL_DEBUG_CFG_RMSK                                   0xffffffff
#define HWIO_GLOBAL_DEBUG_CFG_SHFT                                            0
#define HWIO_GLOBAL_DEBUG_CFG_IN(x)                                  \
	in_dword_masked ( HWIO_GLOBAL_DEBUG_CFG_ADDR(x), HWIO_GLOBAL_DEBUG_CFG_RMSK)
#define HWIO_GLOBAL_DEBUG_CFG_INM(x, mask)                           \
	in_dword_masked ( HWIO_GLOBAL_DEBUG_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_DEBUG_CFG_OUT(x, val)                            \
	out_dword( HWIO_GLOBAL_DEBUG_CFG_ADDR(x), val)
#define HWIO_GLOBAL_DEBUG_CFG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_DEBUG_CFG_ADDR(x), mask, val, HWIO_GLOBAL_DEBUG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_DEBUG_CFG_BLK_SELECT_BMSK                        0xffff0000
#define HWIO_GLOBAL_DEBUG_CFG_BLK_SELECT_SHFT                              0x10

#define HWIO_GLOBAL_DEBUG_CFG_SELECT_BMSK                            0x0000ffff
#define HWIO_GLOBAL_DEBUG_CFG_SELECT_SHFT                                   0x0

//// Register SPARE_CFG ////

#define HWIO_GLOBAL_SPARE_CFG_ADDR(x)                                (x+0x000003b0)
#define HWIO_GLOBAL_SPARE_CFG_PHYS(x)                                (x+0x000003b0)
#define HWIO_GLOBAL_SPARE_CFG_RMSK                                   0xffffffff
#define HWIO_GLOBAL_SPARE_CFG_SHFT                                            0
#define HWIO_GLOBAL_SPARE_CFG_IN(x)                                  \
	in_dword_masked ( HWIO_GLOBAL_SPARE_CFG_ADDR(x), HWIO_GLOBAL_SPARE_CFG_RMSK)
#define HWIO_GLOBAL_SPARE_CFG_INM(x, mask)                           \
	in_dword_masked ( HWIO_GLOBAL_SPARE_CFG_ADDR(x), mask) 
#define HWIO_GLOBAL_SPARE_CFG_OUT(x, val)                            \
	out_dword( HWIO_GLOBAL_SPARE_CFG_ADDR(x), val)
#define HWIO_GLOBAL_SPARE_CFG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SPARE_CFG_ADDR(x), mask, val, HWIO_GLOBAL_SPARE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SPARE_CFG_RFU_31_0_BMSK                          0xffffffff
#define HWIO_GLOBAL_SPARE_CFG_RFU_31_0_SHFT                                 0x0

//// Register IDLE_STATUS ////

#define HWIO_GLOBAL_IDLE_STATUS_ADDR(x)                              (x+0x00000400)
#define HWIO_GLOBAL_IDLE_STATUS_PHYS(x)                              (x+0x00000400)
#define HWIO_GLOBAL_IDLE_STATUS_RMSK                                 0x8003ffff
#define HWIO_GLOBAL_IDLE_STATUS_SHFT                                          0
#define HWIO_GLOBAL_IDLE_STATUS_IN(x)                                \
	in_dword_masked ( HWIO_GLOBAL_IDLE_STATUS_ADDR(x), HWIO_GLOBAL_IDLE_STATUS_RMSK)
#define HWIO_GLOBAL_IDLE_STATUS_INM(x, mask)                         \
	in_dword_masked ( HWIO_GLOBAL_IDLE_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_IDLE_STATUS_OUT(x, val)                          \
	out_dword( HWIO_GLOBAL_IDLE_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_IDLE_STATUS_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_IDLE_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_IDLE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_IDLE_STATUS_CLKON_BMSK                           0x80000000
#define HWIO_GLOBAL_IDLE_STATUS_CLKON_SHFT                                 0x1f

#define HWIO_GLOBAL_IDLE_STATUS_RANK_IDLE_BMSK                       0x00030000
#define HWIO_GLOBAL_IDLE_STATUS_RANK_IDLE_SHFT                             0x10

#define HWIO_GLOBAL_IDLE_STATUS_BANK_IDLE_BMSK                       0x0000ffff
#define HWIO_GLOBAL_IDLE_STATUS_BANK_IDLE_SHFT                              0x0

//// Register DEVICE_STATUS ////

#define HWIO_GLOBAL_DEVICE_STATUS_ADDR(x)                            (x+0x00000404)
#define HWIO_GLOBAL_DEVICE_STATUS_PHYS(x)                            (x+0x00000404)
#define HWIO_GLOBAL_DEVICE_STATUS_RMSK                               0x00003333
#define HWIO_GLOBAL_DEVICE_STATUS_SHFT                                        0
#define HWIO_GLOBAL_DEVICE_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_GLOBAL_DEVICE_STATUS_ADDR(x), HWIO_GLOBAL_DEVICE_STATUS_RMSK)
#define HWIO_GLOBAL_DEVICE_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_GLOBAL_DEVICE_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_DEVICE_STATUS_OUT(x, val)                        \
	out_dword( HWIO_GLOBAL_DEVICE_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_DEVICE_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_DEVICE_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_DEVICE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_READY_BMSK                   0x00003000
#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_READY_SHFT                          0xc

#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_IN_SELFRFRSH_BMSK            0x00000300
#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_IN_SELFRFRSH_SHFT                   0x8

#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_IN_CSPD_BMSK                 0x00000030
#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_IN_CSPD_SHFT                        0x4

#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_IN_PD_BMSK                   0x00000003
#define HWIO_GLOBAL_DEVICE_STATUS_RANKS_IN_PD_SHFT                          0x0

//// Register ISU_ACH_STATUS ////

#define HWIO_GLOBAL_ISU_ACH_STATUS_ADDR(x)                           (x+0x00000410)
#define HWIO_GLOBAL_ISU_ACH_STATUS_PHYS(x)                           (x+0x00000410)
#define HWIO_GLOBAL_ISU_ACH_STATUS_RMSK                              0x00001111
#define HWIO_GLOBAL_ISU_ACH_STATUS_SHFT                                       0
#define HWIO_GLOBAL_ISU_ACH_STATUS_IN(x)                             \
	in_dword_masked ( HWIO_GLOBAL_ISU_ACH_STATUS_ADDR(x), HWIO_GLOBAL_ISU_ACH_STATUS_RMSK)
#define HWIO_GLOBAL_ISU_ACH_STATUS_INM(x, mask)                      \
	in_dword_masked ( HWIO_GLOBAL_ISU_ACH_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_ISU_ACH_STATUS_OUT(x, val)                       \
	out_dword( HWIO_GLOBAL_ISU_ACH_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_ISU_ACH_STATUS_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_ISU_ACH_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_ISU_ACH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_FULL_BMSK                0x00001000
#define HWIO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_FULL_SHFT                       0xc

#define HWIO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_EMPTY_BMSK               0x00000100
#define HWIO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_EMPTY_SHFT                      0x8

#define HWIO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_FULL_BMSK                0x00000010
#define HWIO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_FULL_SHFT                       0x4

#define HWIO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_EMPTY_BMSK               0x00000001
#define HWIO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_EMPTY_SHFT                      0x0

//// Register ISU_WCH_STATUS ////

#define HWIO_GLOBAL_ISU_WCH_STATUS_ADDR(x)                           (x+0x00000414)
#define HWIO_GLOBAL_ISU_WCH_STATUS_PHYS(x)                           (x+0x00000414)
#define HWIO_GLOBAL_ISU_WCH_STATUS_RMSK                              0x00111111
#define HWIO_GLOBAL_ISU_WCH_STATUS_SHFT                                       0
#define HWIO_GLOBAL_ISU_WCH_STATUS_IN(x)                             \
	in_dword_masked ( HWIO_GLOBAL_ISU_WCH_STATUS_ADDR(x), HWIO_GLOBAL_ISU_WCH_STATUS_RMSK)
#define HWIO_GLOBAL_ISU_WCH_STATUS_INM(x, mask)                      \
	in_dword_masked ( HWIO_GLOBAL_ISU_WCH_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_ISU_WCH_STATUS_OUT(x, val)                       \
	out_dword( HWIO_GLOBAL_ISU_WCH_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_ISU_WCH_STATUS_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_ISU_WCH_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_ISU_WCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_FULL_BMSK         0x00100000
#define HWIO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_FULL_SHFT               0x14

#define HWIO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_EMPTY_BMSK        0x00010000
#define HWIO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_EMPTY_SHFT              0x10

#define HWIO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_FULL_BMSK                0x00001000
#define HWIO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_FULL_SHFT                       0xc

#define HWIO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_EMPTY_BMSK               0x00000100
#define HWIO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_EMPTY_SHFT                      0x8

#define HWIO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_FULL_BMSK                0x00000010
#define HWIO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_FULL_SHFT                       0x4

#define HWIO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_EMPTY_BMSK               0x00000001
#define HWIO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_EMPTY_SHFT                      0x0

//// Register ISU_RCH_STATUS ////

#define HWIO_GLOBAL_ISU_RCH_STATUS_ADDR(x)                           (x+0x00000418)
#define HWIO_GLOBAL_ISU_RCH_STATUS_PHYS(x)                           (x+0x00000418)
#define HWIO_GLOBAL_ISU_RCH_STATUS_RMSK                              0xffff0011
#define HWIO_GLOBAL_ISU_RCH_STATUS_SHFT                                       0
#define HWIO_GLOBAL_ISU_RCH_STATUS_IN(x)                             \
	in_dword_masked ( HWIO_GLOBAL_ISU_RCH_STATUS_ADDR(x), HWIO_GLOBAL_ISU_RCH_STATUS_RMSK)
#define HWIO_GLOBAL_ISU_RCH_STATUS_INM(x, mask)                      \
	in_dword_masked ( HWIO_GLOBAL_ISU_RCH_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_ISU_RCH_STATUS_OUT(x, val)                       \
	out_dword( HWIO_GLOBAL_ISU_RCH_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_ISU_RCH_STATUS_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_ISU_RCH_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_ISU_RCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_ISU_RCH_STATUS_RCREDIT_CNTR_BMSK                 0xffff0000
#define HWIO_GLOBAL_ISU_RCH_STATUS_RCREDIT_CNTR_SHFT                       0x10

#define HWIO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_FULL_BMSK                0x00000010
#define HWIO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_FULL_SHFT                       0x4

#define HWIO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_EMPTY_BMSK               0x00000001
#define HWIO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_EMPTY_SHFT                      0x0

//// Register ISU_CMDBUF_STATUS0 ////

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR(x)                       (x+0x00000420)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_PHYS(x)                       (x+0x00000420)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_RMSK                          0x1f1f3f3f
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_SHFT                                   0
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_IN(x)                         \
	in_dword_masked ( HWIO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR(x), HWIO_GLOBAL_ISU_CMDBUF_STATUS0_RMSK)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_INM(x, mask)                  \
	in_dword_masked ( HWIO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR(x), mask) 
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_OUT(x, val)                   \
	out_dword( HWIO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR(x), val)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR(x), mask, val, HWIO_GLOBAL_ISU_CMDBUF_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_WR_HP_CMDS_IN_USE_BMSK        0x1f000000
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_WR_HP_CMDS_IN_USE_SHFT              0x18

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_WR_LP_CMDS_IN_USE_BMSK        0x001f0000
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_WR_LP_CMDS_IN_USE_SHFT              0x10

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_RD_HP_CMDS_IN_USE_BMSK        0x00003f00
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_RD_HP_CMDS_IN_USE_SHFT               0x8

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_RD_LP_CMDS_IN_USE_BMSK        0x0000003f
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS0_RD_LP_CMDS_IN_USE_SHFT               0x0

//// Register ISU_CMDBUF_STATUS1 ////

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR(x)                       (x+0x00000424)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_PHYS(x)                       (x+0x00000424)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_RMSK                          0x00003f11
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_SHFT                                   0
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_IN(x)                         \
	in_dword_masked ( HWIO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR(x), HWIO_GLOBAL_ISU_CMDBUF_STATUS1_RMSK)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_INM(x, mask)                  \
	in_dword_masked ( HWIO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR(x), mask) 
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_OUT(x, val)                   \
	out_dword( HWIO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR(x), val)
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR(x), mask, val, HWIO_GLOBAL_ISU_CMDBUF_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_WR_CMDS_WAITON_DATA_BMSK      0x00003f00
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_WR_CMDS_WAITON_DATA_SHFT             0x8

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_WRQ_FULL_BMSK             0x00000010
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_WRQ_FULL_SHFT                    0x4

#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_RDQ_FULL_BMSK             0x00000001
#define HWIO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_RDQ_FULL_SHFT                    0x0

//// Register ISU_WRBUF_STATUS ////

#define HWIO_GLOBAL_ISU_WRBUF_STATUS_ADDR(x)                         (x+0x00000430)
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_PHYS(x)                         (x+0x00000430)
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_RMSK                            0x00000011
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_SHFT                                     0
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_GLOBAL_ISU_WRBUF_STATUS_ADDR(x), HWIO_GLOBAL_ISU_WRBUF_STATUS_RMSK)
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_GLOBAL_ISU_WRBUF_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_OUT(x, val)                     \
	out_dword( HWIO_GLOBAL_ISU_WRBUF_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_ISU_WRBUF_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_ISU_WRBUF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_ISU_WRBUF_STATUS_WBUF_FULL_BMSK                  0x00000010
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_WBUF_FULL_SHFT                         0x4

#define HWIO_GLOBAL_ISU_WRBUF_STATUS_WBUF_EMPTY_BMSK                 0x00000001
#define HWIO_GLOBAL_ISU_WRBUF_STATUS_WBUF_EMPTY_SHFT                        0x0

//// Register CBU_m_RDCQ_STATUS ////

#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(base, m)                  (base+0x440+0x10*m)
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_PHYS(base, m)                  (base+0x440+0x10*m)
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_RMSK                           0x003f3f3f
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_SHFT                                    0
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_MAXm                                    0
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_INI(base, m)                   \
	in_dword_masked ( HWIO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(base, m), HWIO_GLOBAL_CBU_m_RDCQ_STATUS_RMSK)
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_INMI(base, m, mask)            \
	in_dword_masked ( HWIO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(base, m), mask) 
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_OUTI(base, m, val)             \
	out_dword( HWIO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(base, m), val)
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_OUTMI(base, m, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(base, m), mask, val, HWIO_GLOBAL_CBU_m_RDCQ_STATUS_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_HP_CMDS_IN_USE_BMSK            0x003f0000
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_HP_CMDS_IN_USE_SHFT                  0x10

#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_MP_CMDS_IN_USE_BMSK            0x00003f00
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_MP_CMDS_IN_USE_SHFT                   0x8

#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_LP_CMDS_IN_USE_BMSK            0x0000003f
#define HWIO_GLOBAL_CBU_m_RDCQ_STATUS_LP_CMDS_IN_USE_SHFT                   0x0

//// Register CBU_m_WRCQ_STATUS ////

#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(base, m)                  (base+0x448+0x10*m)
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_PHYS(base, m)                  (base+0x448+0x10*m)
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_RMSK                           0x003f3f3f
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_SHFT                                    0
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_MAXm                                    0
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_INI(base, m)                   \
	in_dword_masked ( HWIO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(base, m), HWIO_GLOBAL_CBU_m_WRCQ_STATUS_RMSK)
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_INMI(base, m, mask)            \
	in_dword_masked ( HWIO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(base, m), mask) 
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_OUTI(base, m, val)             \
	out_dword( HWIO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(base, m), val)
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_OUTMI(base, m, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(base, m), mask, val, HWIO_GLOBAL_CBU_m_WRCQ_STATUS_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_HP_CMDS_IN_USE_BMSK            0x003f0000
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_HP_CMDS_IN_USE_SHFT                  0x10

#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_MP_CMDS_IN_USE_BMSK            0x00003f00
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_MP_CMDS_IN_USE_SHFT                   0x8

#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_LP_CMDS_IN_USE_BMSK            0x0000003f
#define HWIO_GLOBAL_CBU_m_WRCQ_STATUS_LP_CMDS_IN_USE_SHFT                   0x0

//// Register MPE_STATUS ////

#define HWIO_GLOBAL_MPE_STATUS_ADDR(x)                               (x+0x000004a0)
#define HWIO_GLOBAL_MPE_STATUS_PHYS(x)                               (x+0x000004a0)
#define HWIO_GLOBAL_MPE_STATUS_RMSK                                  0x3f311111
#define HWIO_GLOBAL_MPE_STATUS_SHFT                                           0
#define HWIO_GLOBAL_MPE_STATUS_IN(x)                                 \
	in_dword_masked ( HWIO_GLOBAL_MPE_STATUS_ADDR(x), HWIO_GLOBAL_MPE_STATUS_RMSK)
#define HWIO_GLOBAL_MPE_STATUS_INM(x, mask)                          \
	in_dword_masked ( HWIO_GLOBAL_MPE_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_MPE_STATUS_OUT(x, val)                           \
	out_dword( HWIO_GLOBAL_MPE_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_MPE_STATUS_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_MPE_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_MPE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_MPE_STATUS_HKS_CMD_PEND_BMSK                     0x3f000000
#define HWIO_GLOBAL_MPE_STATUS_HKS_CMD_PEND_SHFT                           0x18

#define HWIO_GLOBAL_MPE_STATUS_HKS_RANK_PEND_BMSK                    0x00300000
#define HWIO_GLOBAL_MPE_STATUS_HKS_RANK_PEND_SHFT                          0x14

#define HWIO_GLOBAL_MPE_STATUS_RD_BKPR_STATUS_BMSK                   0x00010000
#define HWIO_GLOBAL_MPE_STATUS_RD_BKPR_STATUS_SHFT                         0x10

#define HWIO_GLOBAL_MPE_STATUS_PRQ_FULL_BMSK                         0x00001000
#define HWIO_GLOBAL_MPE_STATUS_PRQ_FULL_SHFT                                0xc

#define HWIO_GLOBAL_MPE_STATUS_PRQ_EMPTY_BMSK                        0x00000100
#define HWIO_GLOBAL_MPE_STATUS_PRQ_EMPTY_SHFT                               0x8

#define HWIO_GLOBAL_MPE_STATUS_PWQ_FULL_BMSK                         0x00000010
#define HWIO_GLOBAL_MPE_STATUS_PWQ_FULL_SHFT                                0x4

#define HWIO_GLOBAL_MPE_STATUS_PWQ_EMPTY_BMSK                        0x00000001
#define HWIO_GLOBAL_MPE_STATUS_PWQ_EMPTY_SHFT                               0x0

//// Register SHKE_STATUS ////

#define HWIO_GLOBAL_SHKE_STATUS_ADDR(x)                              (x+0x000004b0)
#define HWIO_GLOBAL_SHKE_STATUS_PHYS(x)                              (x+0x000004b0)
#define HWIO_GLOBAL_SHKE_STATUS_RMSK                                 0x77003730
#define HWIO_GLOBAL_SHKE_STATUS_SHFT                                          4
#define HWIO_GLOBAL_SHKE_STATUS_IN(x)                                \
	in_dword_masked ( HWIO_GLOBAL_SHKE_STATUS_ADDR(x), HWIO_GLOBAL_SHKE_STATUS_RMSK)
#define HWIO_GLOBAL_SHKE_STATUS_INM(x, mask)                         \
	in_dword_masked ( HWIO_GLOBAL_SHKE_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_SHKE_STATUS_OUT(x, val)                          \
	out_dword( HWIO_GLOBAL_SHKE_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_SHKE_STATUS_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SHKE_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_SHKE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SHKE_STATUS_RANK1_REFRESH_RATE_BMSK              0x70000000
#define HWIO_GLOBAL_SHKE_STATUS_RANK1_REFRESH_RATE_SHFT                    0x1c

#define HWIO_GLOBAL_SHKE_STATUS_RANK0_REFRESH_RATE_BMSK              0x07000000
#define HWIO_GLOBAL_SHKE_STATUS_RANK0_REFRESH_RATE_SHFT                    0x18

#define HWIO_GLOBAL_SHKE_STATUS_FSW_SELF_REFRESH_BMSK                0x00003000
#define HWIO_GLOBAL_SHKE_STATUS_FSW_SELF_REFRESH_SHFT                       0xc

#define HWIO_GLOBAL_SHKE_STATUS_WDOG_PRE_ARES_DONE_BMSK              0x00000400
#define HWIO_GLOBAL_SHKE_STATUS_WDOG_PRE_ARES_DONE_SHFT                     0xa

#define HWIO_GLOBAL_SHKE_STATUS_WDOG_SELF_REFRESH_BMSK               0x00000300
#define HWIO_GLOBAL_SHKE_STATUS_WDOG_SELF_REFRESH_SHFT                      0x8

#define HWIO_GLOBAL_SHKE_STATUS_SW_SELF_REFRESH_BMSK                 0x00000030
#define HWIO_GLOBAL_SHKE_STATUS_SW_SELF_REFRESH_SHFT                        0x4

//// Register SHKE_BANK_UNAVAIL_STATUS ////

#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR(x)                 (x+0x000004b4)
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_PHYS(x)                 (x+0x000004b4)
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_RMSK                    0x0000ffff
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_SHFT                             0
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_RMSK)
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_OUT(x, val)             \
	out_dword( HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_BANK_UNAVAIL_BMSK       0x0000ffff
#define HWIO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_BANK_UNAVAIL_SHFT              0x0

//// Register SHKE_FSW_STATUS ////

#define HWIO_GLOBAL_SHKE_FSW_STATUS_ADDR(x)                          (x+0x000004b8)
#define HWIO_GLOBAL_SHKE_FSW_STATUS_PHYS(x)                          (x+0x000004b8)
#define HWIO_GLOBAL_SHKE_FSW_STATUS_RMSK                             0x1f1fffff
#define HWIO_GLOBAL_SHKE_FSW_STATUS_SHFT                                      0
#define HWIO_GLOBAL_SHKE_FSW_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_GLOBAL_SHKE_FSW_STATUS_ADDR(x), HWIO_GLOBAL_SHKE_FSW_STATUS_RMSK)
#define HWIO_GLOBAL_SHKE_FSW_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_GLOBAL_SHKE_FSW_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_SHKE_FSW_STATUS_OUT(x, val)                      \
	out_dword( HWIO_GLOBAL_SHKE_FSW_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_SHKE_FSW_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SHKE_FSW_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_SHKE_FSW_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_ACK_STATE_BMSK          0x1f000000
#define HWIO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_ACK_STATE_SHFT                0x18

#define HWIO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_REQ_STATE_BMSK          0x001f0000
#define HWIO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_REQ_STATE_SHFT                0x10

#define HWIO_GLOBAL_SHKE_FSW_STATUS_TASK_COMPLETE_BMSK               0x0000ffff
#define HWIO_GLOBAL_SHKE_FSW_STATUS_TASK_COMPLETE_SHFT                      0x0

//// Register SHKE_WDOG_STATUS ////

#define HWIO_GLOBAL_SHKE_WDOG_STATUS_ADDR(x)                         (x+0x000004bc)
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_PHYS(x)                         (x+0x000004bc)
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_RMSK                            0x000001f1
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_SHFT                                     0
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_GLOBAL_SHKE_WDOG_STATUS_ADDR(x), HWIO_GLOBAL_SHKE_WDOG_STATUS_RMSK)
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_GLOBAL_SHKE_WDOG_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_OUT(x, val)                     \
	out_dword( HWIO_GLOBAL_SHKE_WDOG_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SHKE_WDOG_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_SHKE_WDOG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SHKE_WDOG_STATUS_FSM_STATE_BMSK                  0x000001f0
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_FSM_STATE_SHFT                         0x4

#define HWIO_GLOBAL_SHKE_WDOG_STATUS_PRE_ARES_DONE_BMSK              0x00000001
#define HWIO_GLOBAL_SHKE_WDOG_STATUS_PRE_ARES_DONE_SHFT                     0x0

//// Register OSU_STATUS ////

#define HWIO_GLOBAL_OSU_STATUS_ADDR(x)                               (x+0x000004d0)
#define HWIO_GLOBAL_OSU_STATUS_PHYS(x)                               (x+0x000004d0)
#define HWIO_GLOBAL_OSU_STATUS_RMSK                                  0x00ff003f
#define HWIO_GLOBAL_OSU_STATUS_SHFT                                           0
#define HWIO_GLOBAL_OSU_STATUS_IN(x)                                 \
	in_dword_masked ( HWIO_GLOBAL_OSU_STATUS_ADDR(x), HWIO_GLOBAL_OSU_STATUS_RMSK)
#define HWIO_GLOBAL_OSU_STATUS_INM(x, mask)                          \
	in_dword_masked ( HWIO_GLOBAL_OSU_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_OSU_STATUS_OUT(x, val)                           \
	out_dword( HWIO_GLOBAL_OSU_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_OSU_STATUS_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_OSU_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_OSU_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_OSU_STATUS_PWRS_STATUS_BMSK                      0x00ff0000
#define HWIO_GLOBAL_OSU_STATUS_PWRS_STATUS_SHFT                            0x10

#define HWIO_GLOBAL_OSU_STATUS_TIMESTAMP_VAL_BMSK                    0x0000003f
#define HWIO_GLOBAL_OSU_STATUS_TIMESTAMP_VAL_SHFT                           0x0

//// Register OSU_DQS_FIFO_STATUS ////

#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR(x)                      (x+0x000004d4)
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_PHYS(x)                      (x+0x000004d4)
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_RMSK                         0x00ff00ff
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_SHFT                                  0
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_IN(x)                        \
	in_dword_masked ( HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR(x), HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_RMSK)
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_INM(x, mask)                 \
	in_dword_masked ( HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_OUT(x, val)                  \
	out_dword( HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_FULL_BMSK           0x00ff0000
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_FULL_SHFT                 0x10

#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_EMPTY_BMSK          0x000000ff
#define HWIO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_EMPTY_SHFT                 0x0

//// Register QOS_POLICY_STATUS ////

#define HWIO_GLOBAL_QOS_POLICY_STATUS_ADDR(x)                        (x+0x000004e0)
#define HWIO_GLOBAL_QOS_POLICY_STATUS_PHYS(x)                        (x+0x000004e0)
#define HWIO_GLOBAL_QOS_POLICY_STATUS_RMSK                           0x00000007
#define HWIO_GLOBAL_QOS_POLICY_STATUS_SHFT                                    0
#define HWIO_GLOBAL_QOS_POLICY_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_GLOBAL_QOS_POLICY_STATUS_ADDR(x), HWIO_GLOBAL_QOS_POLICY_STATUS_RMSK)
#define HWIO_GLOBAL_QOS_POLICY_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_GLOBAL_QOS_POLICY_STATUS_ADDR(x), mask) 
#define HWIO_GLOBAL_QOS_POLICY_STATUS_OUT(x, val)                    \
	out_dword( HWIO_GLOBAL_QOS_POLICY_STATUS_ADDR(x), val)
#define HWIO_GLOBAL_QOS_POLICY_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_QOS_POLICY_STATUS_ADDR(x), mask, val, HWIO_GLOBAL_QOS_POLICY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_QOS_POLICY_STATUS_INDEX_IN_USE_BMSK              0x00000007
#define HWIO_GLOBAL_QOS_POLICY_STATUS_INDEX_IN_USE_SHFT                     0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block GLOBAL_SEC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register ADDR_BASE_CS_n ////

#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR(base, n)                 (base+0x40+0x4*n)
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_PHYS(base, n)                 (base+0x40+0x4*n)
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_RMSK                          0x000003fc
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_SHFT                                   2
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_MAXn                                   1
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_INI(base, n)                  \
	in_dword_masked ( HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR(base, n), HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_RMSK)
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR(base, n), mask) 
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_OUTI(base, n, val)            \
	out_dword( HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR(base, n), val)
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR(base, n), mask, val, HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR_BASE_BMSK                0x000003fc
#define HWIO_GLOBAL_SEC_ADDR_BASE_CS_n_ADDR_BASE_SHFT                       0x2

//// Register ADDR_MAP_CS_n ////

#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR(base, n)                  (base+0x50+0x4*n)
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_PHYS(base, n)                  (base+0x50+0x4*n)
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_RMSK                           0x00013333
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_SHFT                                    0
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_MAXn                                    1
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_INI(base, n)                   \
	in_dword_masked ( HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR(base, n), HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_RMSK)
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR(base, n), mask) 
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_OUTI(base, n, val)             \
	out_dword( HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR(base, n), val)
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR(base, n), mask, val, HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_RANK_EN_BMSK                   0x00010000
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_RANK_EN_SHFT                         0x10

#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR_MODE_BMSK                 0x00003000
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ADDR_MODE_SHFT                        0xc

#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_BANK_SIZE_BMSK                 0x00000300
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_BANK_SIZE_SHFT                        0x8

#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ROW_SIZE_BMSK                  0x00000030
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_ROW_SIZE_SHFT                         0x4

#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_COL_SIZE_BMSK                  0x00000003
#define HWIO_GLOBAL_SEC_ADDR_MAP_CS_n_COL_SIZE_SHFT                         0x0

//// Register ADDR_MASK_CS_n ////

#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR(base, n)                 (base+0x60+0x4*n)
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_PHYS(base, n)                 (base+0x60+0x4*n)
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_RMSK                          0x000003fc
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_SHFT                                   2
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_MAXn                                   1
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_INI(base, n)                  \
	in_dword_masked ( HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR(base, n), HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_RMSK)
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR(base, n), mask) 
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_OUTI(base, n, val)            \
	out_dword( HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR(base, n), val)
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR(base, n), mask, val, HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR_MASK_BMSK                0x000003fc
#define HWIO_GLOBAL_SEC_ADDR_MASK_CS_n_ADDR_MASK_SHFT                       0x2


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block INTERRUPT
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register INTERRUPT_STATUS_n ////

#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR(base, n)              (base+0x100+0x10*n)
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_PHYS(base, n)              (base+0x100+0x10*n)
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_RMSK                       0x00011111
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_SHFT                                0
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_MAXn                                2
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_INI(base, n)               \
	in_dword_masked ( HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR(base, n), HWIO_INTERRUPT_INTERRUPT_STATUS_n_RMSK)
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR(base, n), mask) 
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_OUTI(base, n, val)         \
	out_dword( HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR(base, n), val)
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR(base, n), mask, val, HWIO_INTERRUPT_INTERRUPT_STATUS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR_DECERR_EVENT_OCCURRED_BMSK 0x00010000
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_ADDR_DECERR_EVENT_OCCURRED_SHFT       0x10

#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_MEM_BUSHANG_ERR_EVENT_OCCURRED_BMSK 0x00001000
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_MEM_BUSHANG_ERR_EVENT_OCCURRED_SHFT        0xc

#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_RDQS_ERR_EVENT_OCCURRED_BMSK 0x00000100
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_RDQS_ERR_EVENT_OCCURRED_SHFT        0x8

#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_REFRESH_ERR_EVENT_OCCURRED_BMSK 0x00000010
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_REFRESH_ERR_EVENT_OCCURRED_SHFT        0x4

#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_DIT_EVENT_OCCURRED_BMSK    0x00000001
#define HWIO_INTERRUPT_INTERRUPT_STATUS_n_DIT_EVENT_OCCURRED_SHFT           0x0

//// Register INTERRUPT_CLEAR_n ////

#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR(base, n)               (base+0x104+0x10*n)
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_PHYS(base, n)               (base+0x104+0x10*n)
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_RMSK                        0x00011111
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_SHFT                                 0
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_MAXn                                 2
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_INI(base, n)                \
	in_dword_masked ( HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR(base, n), HWIO_INTERRUPT_INTERRUPT_CLEAR_n_RMSK)
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR(base, n), mask) 
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_OUTI(base, n, val)          \
	out_dword( HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR(base, n), val)
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR(base, n), mask, val, HWIO_INTERRUPT_INTERRUPT_CLEAR_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR_DECERR_IRQ_CLR_BMSK    0x00010000
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_ADDR_DECERR_IRQ_CLR_SHFT          0x10

#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_MEM_BUSHANG_ERR_IRQ_CLR_BMSK 0x00001000
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_MEM_BUSHANG_ERR_IRQ_CLR_SHFT        0xc

#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_RDQS_ERR_IRQ_CLR_BMSK       0x00000100
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_RDQS_ERR_IRQ_CLR_SHFT              0x8

#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_REFRESH_ERR_IRQ_CLR_BMSK    0x00000010
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_REFRESH_ERR_IRQ_CLR_SHFT           0x4

#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_DIT_IRQ_CLR_BMSK            0x00000001
#define HWIO_INTERRUPT_INTERRUPT_CLEAR_n_DIT_IRQ_CLR_SHFT                   0x0

//// Register INTERRUPT_ENABLE_n ////

#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR(base, n)              (base+0x108+0x10*n)
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_PHYS(base, n)              (base+0x108+0x10*n)
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_RMSK                       0x00011111
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_SHFT                                0
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_MAXn                                2
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_INI(base, n)               \
	in_dword_masked ( HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR(base, n), HWIO_INTERRUPT_INTERRUPT_ENABLE_n_RMSK)
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR(base, n), mask) 
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_OUTI(base, n, val)         \
	out_dword( HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR(base, n), val)
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR(base, n), mask, val, HWIO_INTERRUPT_INTERRUPT_ENABLE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR_DECERR_IRQ_EN_BMSK    0x00010000
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_ADDR_DECERR_IRQ_EN_SHFT          0x10

#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_MEM_BUSHANG_ERR_IRQ_EN_BMSK 0x00001000
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_MEM_BUSHANG_ERR_IRQ_EN_SHFT        0xc

#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_RDQS_ERR_IRQ_EN_BMSK       0x00000100
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_RDQS_ERR_IRQ_EN_SHFT              0x8

#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_REFRESH_ERR_IRQ_EN_BMSK    0x00000010
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_REFRESH_ERR_IRQ_EN_SHFT           0x4

#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_DIT_IRQ_EN_BMSK            0x00000001
#define HWIO_INTERRUPT_INTERRUPT_ENABLE_n_DIT_IRQ_EN_SHFT                   0x0

//// Register ADDR_DECERR_ESYN_0 ////

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR(x)                    (x+0x00000180)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_PHYS(x)                    (x+0x00000180)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_RMSK                       0xffffffff
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_SHFT                                0
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_IN(x)                      \
	in_dword_masked ( HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR(x), HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_RMSK)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_INM(x, mask)               \
	in_dword_masked ( HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR(x), mask) 
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_OUT(x, val)                \
	out_dword( HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR(x), val)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR(x), mask, val, HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR_BMSK                  0xffffffff
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_0_ADDR_SHFT                         0x0

//// Register ADDR_DECERR_ESYN_1 ////

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ADDR(x)                    (x+0x00000184)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_PHYS(x)                    (x+0x00000184)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_RMSK                       0x0011f7ff
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_SHFT                                0
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_IN(x)                      \
	in_dword_masked ( HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ADDR(x), HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_RMSK)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_INM(x, mask)               \
	in_dword_masked ( HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ADDR(x), mask) 
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_OUT(x, val)                \
	out_dword( HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ADDR(x), val)
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ADDR(x), mask, val, HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_AWRITE_BMSK                0x00100000
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_AWRITE_SHFT                      0x14

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ABURST_BMSK                0x00010000
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ABURST_SHFT                      0x10

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ALEN_BMSK                  0x0000f000
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_ALEN_SHFT                         0xc

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_AREQP_BMSK                 0x00000700
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_AREQP_SHFT                        0x8

#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_AID_BMSK                   0x000000ff
#define HWIO_INTERRUPT_ADDR_DECERR_ESYN_1_AID_SHFT                          0x0

//// Register MEM_BUSHANG_ERR_ESYN ////

#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ADDR(x)                  (x+0x000001a0)
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_PHYS(x)                  (x+0x000001a0)
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_RMSK                     0x0013f0ff
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_SHFT                              0
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_IN(x)                    \
	in_dword_masked ( HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ADDR(x), HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_RMSK)
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_INM(x, mask)             \
	in_dword_masked ( HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ADDR(x), mask) 
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_OUT(x, val)              \
	out_dword( HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ADDR(x), val)
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ADDR(x), mask, val, HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ACH_BMSK                 0x00100000
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ACH_SHFT                       0x14

#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_RANK_BMSK                0x00030000
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_RANK_SHFT                      0x10

#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ALEN_BMSK                0x0000f000
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_ALEN_SHFT                       0xc

#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_AID_BMSK                 0x000000ff
#define HWIO_INTERRUPT_MEM_BUSHANG_ERR_ESYN_AID_SHFT                        0x0

//// Register RDQS_ERR_ESYN ////

#define HWIO_INTERRUPT_RDQS_ERR_ESYN_ADDR(x)                         (x+0x000001c0)
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_PHYS(x)                         (x+0x000001c0)
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_RMSK                            0xffffffff
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_SHFT                                     0
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_IN(x)                           \
	in_dword_masked ( HWIO_INTERRUPT_RDQS_ERR_ESYN_ADDR(x), HWIO_INTERRUPT_RDQS_ERR_ESYN_RMSK)
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_INM(x, mask)                    \
	in_dword_masked ( HWIO_INTERRUPT_RDQS_ERR_ESYN_ADDR(x), mask) 
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_OUT(x, val)                     \
	out_dword( HWIO_INTERRUPT_RDQS_ERR_ESYN_ADDR(x), val)
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_RDQS_ERR_ESYN_ADDR(x), mask, val, HWIO_INTERRUPT_RDQS_ERR_ESYN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_RDQS_ERR_ESYN_FIFO_FULL_BMSK                  0xff000000
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_FIFO_FULL_SHFT                        0x18

#define HWIO_INTERRUPT_RDQS_ERR_ESYN_FIFO_EMPTY_BMSK                 0x00ff0000
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_FIFO_EMPTY_SHFT                       0x10

#define HWIO_INTERRUPT_RDQS_ERR_ESYN_BYTE_CNT_BMSK                   0x0000ffff
#define HWIO_INTERRUPT_RDQS_ERR_ESYN_BYTE_CNT_SHFT                          0x0

//// Register REFRESH_ERR_ESYN ////

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_ADDR(x)                      (x+0x000001e0)
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_PHYS(x)                      (x+0x000001e0)
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RMSK                         0x01170117
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_SHFT                                  0
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_IN(x)                        \
	in_dword_masked ( HWIO_INTERRUPT_REFRESH_ERR_ESYN_ADDR(x), HWIO_INTERRUPT_REFRESH_ERR_ESYN_RMSK)
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_INM(x, mask)                 \
	in_dword_masked ( HWIO_INTERRUPT_REFRESH_ERR_ESYN_ADDR(x), mask) 
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_OUT(x, val)                  \
	out_dword( HWIO_INTERRUPT_REFRESH_ERR_ESYN_ADDR(x), val)
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_REFRESH_ERR_ESYN_ADDR(x), mask, val, HWIO_INTERRUPT_REFRESH_ERR_ESYN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK1_LOW_TEMP_EXCD_BMSK     0x01000000
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK1_LOW_TEMP_EXCD_SHFT           0x18

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK1_HIGH_TEMP_EXCD_BMSK    0x00100000
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK1_HIGH_TEMP_EXCD_SHFT          0x14

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK1_REFRESH_RATE_BMSK      0x00070000
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK1_REFRESH_RATE_SHFT            0x10

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK0_LOW_TEMP_EXCD_BMSK     0x00000100
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK0_LOW_TEMP_EXCD_SHFT            0x8

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK0_HIGH_TEMP_EXCD_BMSK    0x00000010
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK0_HIGH_TEMP_EXCD_SHFT           0x4

#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK0_REFRESH_RATE_BMSK      0x00000007
#define HWIO_INTERRUPT_REFRESH_ERR_ESYN_RANK0_REFRESH_RATE_SHFT             0x0

//// Register SPARE_CFG ////

#define HWIO_INTERRUPT_SPARE_CFG_ADDR(x)                             (x+0x000003b0)
#define HWIO_INTERRUPT_SPARE_CFG_PHYS(x)                             (x+0x000003b0)
#define HWIO_INTERRUPT_SPARE_CFG_RMSK                                0xffffffff
#define HWIO_INTERRUPT_SPARE_CFG_SHFT                                         0
#define HWIO_INTERRUPT_SPARE_CFG_IN(x)                               \
	in_dword_masked ( HWIO_INTERRUPT_SPARE_CFG_ADDR(x), HWIO_INTERRUPT_SPARE_CFG_RMSK)
#define HWIO_INTERRUPT_SPARE_CFG_INM(x, mask)                        \
	in_dword_masked ( HWIO_INTERRUPT_SPARE_CFG_ADDR(x), mask) 
#define HWIO_INTERRUPT_SPARE_CFG_OUT(x, val)                         \
	out_dword( HWIO_INTERRUPT_SPARE_CFG_ADDR(x), val)
#define HWIO_INTERRUPT_SPARE_CFG_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_INTERRUPT_SPARE_CFG_ADDR(x), mask, val, HWIO_INTERRUPT_SPARE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_INTERRUPT_SPARE_CFG_RFU_31_0_BMSK                       0xffffffff
#define HWIO_INTERRUPT_SPARE_CFG_RFU_31_0_SHFT                              0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block ISU
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LOAD_CONFIG ////

#define HWIO_ISU_LOAD_CONFIG_ADDR(x)                                 (x+0x00000020)
#define HWIO_ISU_LOAD_CONFIG_PHYS(x)                                 (x+0x00000020)
#define HWIO_ISU_LOAD_CONFIG_RMSK                                    0x00000001
#define HWIO_ISU_LOAD_CONFIG_SHFT                                             0
#define HWIO_ISU_LOAD_CONFIG_IN(x)                                   \
	in_dword_masked ( HWIO_ISU_LOAD_CONFIG_ADDR(x), HWIO_ISU_LOAD_CONFIG_RMSK)
#define HWIO_ISU_LOAD_CONFIG_INM(x, mask)                            \
	in_dword_masked ( HWIO_ISU_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_ISU_LOAD_CONFIG_OUT(x, val)                             \
	out_dword( HWIO_ISU_LOAD_CONFIG_ADDR(x), val)
#define HWIO_ISU_LOAD_CONFIG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_LOAD_CONFIG_ADDR(x), mask, val, HWIO_ISU_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_LOAD_CONFIG_LOAD_CONFIG_BMSK                        0x00000001
#define HWIO_ISU_LOAD_CONFIG_LOAD_CONFIG_SHFT                               0x0

//// Register CLK_CTRL ////

#define HWIO_ISU_CLK_CTRL_ADDR(x)                                    (x+0x00000030)
#define HWIO_ISU_CLK_CTRL_PHYS(x)                                    (x+0x00000030)
#define HWIO_ISU_CLK_CTRL_RMSK                                       0x7fff00ff
#define HWIO_ISU_CLK_CTRL_SHFT                                                0
#define HWIO_ISU_CLK_CTRL_IN(x)                                      \
	in_dword_masked ( HWIO_ISU_CLK_CTRL_ADDR(x), HWIO_ISU_CLK_CTRL_RMSK)
#define HWIO_ISU_CLK_CTRL_INM(x, mask)                               \
	in_dword_masked ( HWIO_ISU_CLK_CTRL_ADDR(x), mask) 
#define HWIO_ISU_CLK_CTRL_OUT(x, val)                                \
	out_dword( HWIO_ISU_CLK_CTRL_ADDR(x), val)
#define HWIO_ISU_CLK_CTRL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_CLK_CTRL_ADDR(x), mask, val, HWIO_ISU_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_CLK_CTRL_RCH_MSI_CG_EN_BMSK                         0x40000000
#define HWIO_ISU_CLK_CTRL_RCH_MSI_CG_EN_SHFT                               0x1e

#define HWIO_ISU_CLK_CTRL_ACHFIFO_MSI_WR_CG_EN_BMSK                  0x20000000
#define HWIO_ISU_CLK_CTRL_ACHFIFO_MSI_WR_CG_EN_SHFT                        0x1d

#define HWIO_ISU_CLK_CTRL_WCHFIFO_MSI_WR_CG_EN_BMSK                  0x10000000
#define HWIO_ISU_CLK_CTRL_WCHFIFO_MSI_WR_CG_EN_SHFT                        0x1c

#define HWIO_ISU_CLK_CTRL_UCHFIFO_MSI_WR_CG_EN_BMSK                  0x08000000
#define HWIO_ISU_CLK_CTRL_UCHFIFO_MSI_WR_CG_EN_SHFT                        0x1b

#define HWIO_ISU_CLK_CTRL_AYNCFIFOS_MSI_RD_CG_EN_BMSK                0x04000000
#define HWIO_ISU_CLK_CTRL_AYNCFIFOS_MSI_RD_CG_EN_SHFT                      0x1a

#define HWIO_ISU_CLK_CTRL_CC_WTKFIFO_CORE_WR_CG_EN_BMSK              0x02000000
#define HWIO_ISU_CLK_CTRL_CC_WTKFIFO_CORE_WR_CG_EN_SHFT                    0x19

#define HWIO_ISU_CLK_CTRL_AYNCFIFOS_CORE_RD_CG_EN_BMSK               0x01000000
#define HWIO_ISU_CLK_CTRL_AYNCFIFOS_CORE_RD_CG_EN_SHFT                     0x18

#define HWIO_ISU_CLK_CTRL_RFU_23_20_BMSK                             0x00f00000
#define HWIO_ISU_CLK_CTRL_RFU_23_20_SHFT                                   0x14

#define HWIO_ISU_CLK_CTRL_WBUF_OVERALL_CG_EN_BMSK                    0x00080000
#define HWIO_ISU_CLK_CTRL_WBUF_OVERALL_CG_EN_SHFT                          0x13

#define HWIO_ISU_CLK_CTRL_WBUF_FLUSH_CG_EN_BMSK                      0x00040000
#define HWIO_ISU_CLK_CTRL_WBUF_FLUSH_CG_EN_SHFT                            0x12

#define HWIO_ISU_CLK_CTRL_WBUF_WR_CG_EN_BMSK                         0x00020000
#define HWIO_ISU_CLK_CTRL_WBUF_WR_CG_EN_SHFT                               0x11

#define HWIO_ISU_CLK_CTRL_WBUF_BUF_CG_EN_BMSK                        0x00010000
#define HWIO_ISU_CLK_CTRL_WBUF_BUF_CG_EN_SHFT                              0x10

#define HWIO_ISU_CLK_CTRL_RFU_7_5_BMSK                               0x000000e0
#define HWIO_ISU_CLK_CTRL_RFU_7_5_SHFT                                      0x5

#define HWIO_ISU_CLK_CTRL_RCH_CG_EN_BMSK                             0x00000010
#define HWIO_ISU_CLK_CTRL_RCH_CG_EN_SHFT                                    0x4

#define HWIO_ISU_CLK_CTRL_RFU_3_2_BMSK                               0x0000000c
#define HWIO_ISU_CLK_CTRL_RFU_3_2_SHFT                                      0x2

#define HWIO_ISU_CLK_CTRL_WCH_CG_EN_BMSK                             0x00000002
#define HWIO_ISU_CLK_CTRL_WCH_CG_EN_SHFT                                    0x1

#define HWIO_ISU_CLK_CTRL_CMD_CG_EN_BMSK                             0x00000001
#define HWIO_ISU_CLK_CTRL_CMD_CG_EN_SHFT                                    0x0

//// Register RDP_CFG ////

#define HWIO_ISU_RDP_CFG_ADDR(x)                                     (x+0x00000054)
#define HWIO_ISU_RDP_CFG_PHYS(x)                                     (x+0x00000054)
#define HWIO_ISU_RDP_CFG_RMSK                                        0x000000ff
#define HWIO_ISU_RDP_CFG_SHFT                                                 0
#define HWIO_ISU_RDP_CFG_IN(x)                                       \
	in_dword_masked ( HWIO_ISU_RDP_CFG_ADDR(x), HWIO_ISU_RDP_CFG_RMSK)
#define HWIO_ISU_RDP_CFG_INM(x, mask)                                \
	in_dword_masked ( HWIO_ISU_RDP_CFG_ADDR(x), mask) 
#define HWIO_ISU_RDP_CFG_OUT(x, val)                                 \
	out_dword( HWIO_ISU_RDP_CFG_ADDR(x), val)
#define HWIO_ISU_RDP_CFG_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_RDP_CFG_ADDR(x), mask, val, HWIO_ISU_RDP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_RDP_CFG_RCREDIT_THRESHOLD_BMSK                      0x000000ff
#define HWIO_ISU_RDP_CFG_RCREDIT_THRESHOLD_SHFT                             0x0

//// Register QCH_OVERRIDE_CFG_n ////

#define HWIO_ISU_QCH_OVERRIDE_CFG_n_ADDR(base, n)                    (base+0x60+0x10*n)
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_PHYS(base, n)                    (base+0x60+0x10*n)
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_RMSK                             0x0000000f
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_SHFT                                      0
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_MAXn                                      3
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_INI(base, n)                     \
	in_dword_masked ( HWIO_ISU_QCH_OVERRIDE_CFG_n_ADDR(base, n), HWIO_ISU_QCH_OVERRIDE_CFG_n_RMSK)
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_ISU_QCH_OVERRIDE_CFG_n_ADDR(base, n), mask) 
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_OUTI(base, n, val)               \
	out_dword( HWIO_ISU_QCH_OVERRIDE_CFG_n_ADDR(base, n), val)
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_QCH_OVERRIDE_CFG_n_ADDR(base, n), mask, val, HWIO_ISU_QCH_OVERRIDE_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_QCH_OVERRIDE_CFG_n_RFU_3_2_BMSK                     0x0000000c
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_RFU_3_2_SHFT                            0x2

#define HWIO_ISU_QCH_OVERRIDE_CFG_n_QRPLVALID_IGNORE_BMSK            0x00000002
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_QRPLVALID_IGNORE_SHFT                   0x1

#define HWIO_ISU_QCH_OVERRIDE_CFG_n_QWPLVALID_IGNORE_BMSK            0x00000001
#define HWIO_ISU_QCH_OVERRIDE_CFG_n_QWPLVALID_IGNORE_SHFT                   0x0

//// Register UCH_OVERRIDE_CFG_n ////

#define HWIO_ISU_UCH_OVERRIDE_CFG_n_ADDR(base, n)                    (base+0x64+0x10*n)
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_PHYS(base, n)                    (base+0x64+0x10*n)
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RMSK                             0x000000ff
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_SHFT                                      0
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_MAXn                                      3
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_INI(base, n)                     \
	in_dword_masked ( HWIO_ISU_UCH_OVERRIDE_CFG_n_ADDR(base, n), HWIO_ISU_UCH_OVERRIDE_CFG_n_RMSK)
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_ISU_UCH_OVERRIDE_CFG_n_ADDR(base, n), mask) 
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_OUTI(base, n, val)               \
	out_dword( HWIO_ISU_UCH_OVERRIDE_CFG_n_ADDR(base, n), val)
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_UCH_OVERRIDE_CFG_n_ADDR(base, n), mask, val, HWIO_ISU_UCH_OVERRIDE_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RFU_7_5_BMSK                     0x000000e0
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RFU_7_5_SHFT                            0x5

#define HWIO_ISU_UCH_OVERRIDE_CFG_n_UVALID_IGNORE_BMSK               0x00000010
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_UVALID_IGNORE_SHFT                      0x4

#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RFU_3_2_BMSK                     0x0000000c
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RFU_3_2_SHFT                            0x2

#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RD_PROMO_IGNORE_BMSK             0x00000002
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_RD_PROMO_IGNORE_SHFT                    0x1

#define HWIO_ISU_UCH_OVERRIDE_CFG_n_WR_PROMO_IGNORE_BMSK             0x00000001
#define HWIO_ISU_UCH_OVERRIDE_CFG_n_WR_PROMO_IGNORE_SHFT                    0x0

//// Register PL_CFG_n ////

#define HWIO_ISU_PL_CFG_n_ADDR(base, n)                              (base+0x68+0x10*n)
#define HWIO_ISU_PL_CFG_n_PHYS(base, n)                              (base+0x68+0x10*n)
#define HWIO_ISU_PL_CFG_n_RMSK                                       0x0000000f
#define HWIO_ISU_PL_CFG_n_SHFT                                                0
#define HWIO_ISU_PL_CFG_n_MAXn                                                3
#define HWIO_ISU_PL_CFG_n_INI(base, n)                               \
	in_dword_masked ( HWIO_ISU_PL_CFG_n_ADDR(base, n), HWIO_ISU_PL_CFG_n_RMSK)
#define HWIO_ISU_PL_CFG_n_INMI(base, n, mask)                        \
	in_dword_masked ( HWIO_ISU_PL_CFG_n_ADDR(base, n), mask) 
#define HWIO_ISU_PL_CFG_n_OUTI(base, n, val)                         \
	out_dword( HWIO_ISU_PL_CFG_n_ADDR(base, n), val)
#define HWIO_ISU_PL_CFG_n_OUTMI(base, n, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_PL_CFG_n_ADDR(base, n), mask, val, HWIO_ISU_PL_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_PL_CFG_n_RFU_3_BMSK                                 0x00000008
#define HWIO_ISU_PL_CFG_n_RFU_3_SHFT                                        0x3

#define HWIO_ISU_PL_CFG_n_PL_IGNORE_ON_CR_BMSK                       0x00000004
#define HWIO_ISU_PL_CFG_n_PL_IGNORE_ON_CR_SHFT                              0x2

#define HWIO_ISU_PL_CFG_n_RDPL_INT_GEN_EN_BMSK                       0x00000002
#define HWIO_ISU_PL_CFG_n_RDPL_INT_GEN_EN_SHFT                              0x1

#define HWIO_ISU_PL_CFG_n_WRPL_INT_GEN_EN_BMSK                       0x00000001
#define HWIO_ISU_PL_CFG_n_WRPL_INT_GEN_EN_SHFT                              0x0

//// Register RCH_FIFO_CFG ////

#define HWIO_ISU_RCH_FIFO_CFG_ADDR(x)                                (x+0x00000100)
#define HWIO_ISU_RCH_FIFO_CFG_PHYS(x)                                (x+0x00000100)
#define HWIO_ISU_RCH_FIFO_CFG_RMSK                                   0x00000001
#define HWIO_ISU_RCH_FIFO_CFG_SHFT                                            0
#define HWIO_ISU_RCH_FIFO_CFG_IN(x)                                  \
	in_dword_masked ( HWIO_ISU_RCH_FIFO_CFG_ADDR(x), HWIO_ISU_RCH_FIFO_CFG_RMSK)
#define HWIO_ISU_RCH_FIFO_CFG_INM(x, mask)                           \
	in_dword_masked ( HWIO_ISU_RCH_FIFO_CFG_ADDR(x), mask) 
#define HWIO_ISU_RCH_FIFO_CFG_OUT(x, val)                            \
	out_dword( HWIO_ISU_RCH_FIFO_CFG_ADDR(x), val)
#define HWIO_ISU_RCH_FIFO_CFG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_RCH_FIFO_CFG_ADDR(x), mask, val, HWIO_ISU_RCH_FIFO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_RCH_FIFO_CFG_SW_ARES_BMSK                           0x00000001
#define HWIO_ISU_RCH_FIFO_CFG_SW_ARES_SHFT                                  0x0

//// Register SPARE_CFG ////

#define HWIO_ISU_SPARE_CFG_ADDR(x)                                   (x+0x000003b0)
#define HWIO_ISU_SPARE_CFG_PHYS(x)                                   (x+0x000003b0)
#define HWIO_ISU_SPARE_CFG_RMSK                                      0xffffffff
#define HWIO_ISU_SPARE_CFG_SHFT                                               0
#define HWIO_ISU_SPARE_CFG_IN(x)                                     \
	in_dword_masked ( HWIO_ISU_SPARE_CFG_ADDR(x), HWIO_ISU_SPARE_CFG_RMSK)
#define HWIO_ISU_SPARE_CFG_INM(x, mask)                              \
	in_dword_masked ( HWIO_ISU_SPARE_CFG_ADDR(x), mask) 
#define HWIO_ISU_SPARE_CFG_OUT(x, val)                               \
	out_dword( HWIO_ISU_SPARE_CFG_ADDR(x), val)
#define HWIO_ISU_SPARE_CFG_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_SPARE_CFG_ADDR(x), mask, val, HWIO_ISU_SPARE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_SPARE_CFG_RFU_31_0_BMSK                             0xffffffff
#define HWIO_ISU_SPARE_CFG_RFU_31_0_SHFT                                    0x0

//// Register IDLE_STATUS ////

#define HWIO_ISU_IDLE_STATUS_ADDR(x)                                 (x+0x00000400)
#define HWIO_ISU_IDLE_STATUS_PHYS(x)                                 (x+0x00000400)
#define HWIO_ISU_IDLE_STATUS_RMSK                                    0x8003ffff
#define HWIO_ISU_IDLE_STATUS_SHFT                                             0
#define HWIO_ISU_IDLE_STATUS_IN(x)                                   \
	in_dword_masked ( HWIO_ISU_IDLE_STATUS_ADDR(x), HWIO_ISU_IDLE_STATUS_RMSK)
#define HWIO_ISU_IDLE_STATUS_INM(x, mask)                            \
	in_dword_masked ( HWIO_ISU_IDLE_STATUS_ADDR(x), mask) 
#define HWIO_ISU_IDLE_STATUS_OUT(x, val)                             \
	out_dword( HWIO_ISU_IDLE_STATUS_ADDR(x), val)
#define HWIO_ISU_IDLE_STATUS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_IDLE_STATUS_ADDR(x), mask, val, HWIO_ISU_IDLE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_IDLE_STATUS_CLKON_BMSK                              0x80000000
#define HWIO_ISU_IDLE_STATUS_CLKON_SHFT                                    0x1f

#define HWIO_ISU_IDLE_STATUS_RANK_IDLE_BMSK                          0x00030000
#define HWIO_ISU_IDLE_STATUS_RANK_IDLE_SHFT                                0x10

#define HWIO_ISU_IDLE_STATUS_BANK_IDLE_BMSK                          0x0000ffff
#define HWIO_ISU_IDLE_STATUS_BANK_IDLE_SHFT                                 0x0

//// Register CMD_STATUS ////

#define HWIO_ISU_CMD_STATUS_ADDR(x)                                  (x+0x00000404)
#define HWIO_ISU_CMD_STATUS_PHYS(x)                                  (x+0x00000404)
#define HWIO_ISU_CMD_STATUS_RMSK                                     0x0003ffff
#define HWIO_ISU_CMD_STATUS_SHFT                                              0
#define HWIO_ISU_CMD_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_ISU_CMD_STATUS_ADDR(x), HWIO_ISU_CMD_STATUS_RMSK)
#define HWIO_ISU_CMD_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_ISU_CMD_STATUS_ADDR(x), mask) 
#define HWIO_ISU_CMD_STATUS_OUT(x, val)                              \
	out_dword( HWIO_ISU_CMD_STATUS_ADDR(x), val)
#define HWIO_ISU_CMD_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_CMD_STATUS_ADDR(x), mask, val, HWIO_ISU_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_CMD_STATUS_RANK_PEND_BMSK                           0x00030000
#define HWIO_ISU_CMD_STATUS_RANK_PEND_SHFT                                 0x10

#define HWIO_ISU_CMD_STATUS_BANK_PEND_BMSK                           0x0000ffff
#define HWIO_ISU_CMD_STATUS_BANK_PEND_SHFT                                  0x0

//// Register ACH_STATUS ////

#define HWIO_ISU_ACH_STATUS_ADDR(x)                                  (x+0x00000410)
#define HWIO_ISU_ACH_STATUS_PHYS(x)                                  (x+0x00000410)
#define HWIO_ISU_ACH_STATUS_RMSK                                     0x00001111
#define HWIO_ISU_ACH_STATUS_SHFT                                              0
#define HWIO_ISU_ACH_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_ISU_ACH_STATUS_ADDR(x), HWIO_ISU_ACH_STATUS_RMSK)
#define HWIO_ISU_ACH_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_ISU_ACH_STATUS_ADDR(x), mask) 
#define HWIO_ISU_ACH_STATUS_OUT(x, val)                              \
	out_dword( HWIO_ISU_ACH_STATUS_ADDR(x), val)
#define HWIO_ISU_ACH_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_ACH_STATUS_ADDR(x), mask, val, HWIO_ISU_ACH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_ACH_STATUS_ATK_FIFO_FULL_BMSK                       0x00001000
#define HWIO_ISU_ACH_STATUS_ATK_FIFO_FULL_SHFT                              0xc

#define HWIO_ISU_ACH_STATUS_ATK_FIFO_EMPTY_BMSK                      0x00000100
#define HWIO_ISU_ACH_STATUS_ATK_FIFO_EMPTY_SHFT                             0x8

#define HWIO_ISU_ACH_STATUS_ACH_FIFO_FULL_BMSK                       0x00000010
#define HWIO_ISU_ACH_STATUS_ACH_FIFO_FULL_SHFT                              0x4

#define HWIO_ISU_ACH_STATUS_ACH_FIFO_EMPTY_BMSK                      0x00000001
#define HWIO_ISU_ACH_STATUS_ACH_FIFO_EMPTY_SHFT                             0x0

//// Register WCH_STATUS ////

#define HWIO_ISU_WCH_STATUS_ADDR(x)                                  (x+0x00000414)
#define HWIO_ISU_WCH_STATUS_PHYS(x)                                  (x+0x00000414)
#define HWIO_ISU_WCH_STATUS_RMSK                                     0x00111111
#define HWIO_ISU_WCH_STATUS_SHFT                                              0
#define HWIO_ISU_WCH_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_ISU_WCH_STATUS_ADDR(x), HWIO_ISU_WCH_STATUS_RMSK)
#define HWIO_ISU_WCH_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_ISU_WCH_STATUS_ADDR(x), mask) 
#define HWIO_ISU_WCH_STATUS_OUT(x, val)                              \
	out_dword( HWIO_ISU_WCH_STATUS_ADDR(x), val)
#define HWIO_ISU_WCH_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_WCH_STATUS_ADDR(x), mask, val, HWIO_ISU_WCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_WCH_STATUS_WCMD_ORDER_FIFO_FULL_BMSK                0x00100000
#define HWIO_ISU_WCH_STATUS_WCMD_ORDER_FIFO_FULL_SHFT                      0x14

#define HWIO_ISU_WCH_STATUS_WCMD_ORDER_FIFO_EMPTY_BMSK               0x00010000
#define HWIO_ISU_WCH_STATUS_WCMD_ORDER_FIFO_EMPTY_SHFT                     0x10

#define HWIO_ISU_WCH_STATUS_WTK_FIFO_FULL_BMSK                       0x00001000
#define HWIO_ISU_WCH_STATUS_WTK_FIFO_FULL_SHFT                              0xc

#define HWIO_ISU_WCH_STATUS_WTK_FIFO_EMPTY_BMSK                      0x00000100
#define HWIO_ISU_WCH_STATUS_WTK_FIFO_EMPTY_SHFT                             0x8

#define HWIO_ISU_WCH_STATUS_WCH_FIFO_FULL_BMSK                       0x00000010
#define HWIO_ISU_WCH_STATUS_WCH_FIFO_FULL_SHFT                              0x4

#define HWIO_ISU_WCH_STATUS_WCH_FIFO_EMPTY_BMSK                      0x00000001
#define HWIO_ISU_WCH_STATUS_WCH_FIFO_EMPTY_SHFT                             0x0

//// Register RCH_STATUS ////

#define HWIO_ISU_RCH_STATUS_ADDR(x)                                  (x+0x00000418)
#define HWIO_ISU_RCH_STATUS_PHYS(x)                                  (x+0x00000418)
#define HWIO_ISU_RCH_STATUS_RMSK                                     0xffff0011
#define HWIO_ISU_RCH_STATUS_SHFT                                              0
#define HWIO_ISU_RCH_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_ISU_RCH_STATUS_ADDR(x), HWIO_ISU_RCH_STATUS_RMSK)
#define HWIO_ISU_RCH_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_ISU_RCH_STATUS_ADDR(x), mask) 
#define HWIO_ISU_RCH_STATUS_OUT(x, val)                              \
	out_dword( HWIO_ISU_RCH_STATUS_ADDR(x), val)
#define HWIO_ISU_RCH_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_RCH_STATUS_ADDR(x), mask, val, HWIO_ISU_RCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_RCH_STATUS_RCREDIT_CNTR_BMSK                        0xffff0000
#define HWIO_ISU_RCH_STATUS_RCREDIT_CNTR_SHFT                              0x10

#define HWIO_ISU_RCH_STATUS_RCH_FIFO_FULL_BMSK                       0x00000010
#define HWIO_ISU_RCH_STATUS_RCH_FIFO_FULL_SHFT                              0x4

#define HWIO_ISU_RCH_STATUS_RCH_FIFO_EMPTY_BMSK                      0x00000001
#define HWIO_ISU_RCH_STATUS_RCH_FIFO_EMPTY_SHFT                             0x0

//// Register CMDBUF_STATUS0 ////

#define HWIO_ISU_CMDBUF_STATUS0_ADDR(x)                              (x+0x00000420)
#define HWIO_ISU_CMDBUF_STATUS0_PHYS(x)                              (x+0x00000420)
#define HWIO_ISU_CMDBUF_STATUS0_RMSK                                 0x3f3f3f3f
#define HWIO_ISU_CMDBUF_STATUS0_SHFT                                          0
#define HWIO_ISU_CMDBUF_STATUS0_IN(x)                                \
	in_dword_masked ( HWIO_ISU_CMDBUF_STATUS0_ADDR(x), HWIO_ISU_CMDBUF_STATUS0_RMSK)
#define HWIO_ISU_CMDBUF_STATUS0_INM(x, mask)                         \
	in_dword_masked ( HWIO_ISU_CMDBUF_STATUS0_ADDR(x), mask) 
#define HWIO_ISU_CMDBUF_STATUS0_OUT(x, val)                          \
	out_dword( HWIO_ISU_CMDBUF_STATUS0_ADDR(x), val)
#define HWIO_ISU_CMDBUF_STATUS0_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_CMDBUF_STATUS0_ADDR(x), mask, val, HWIO_ISU_CMDBUF_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_CMDBUF_STATUS0_WR_HP_CMDS_IN_USE_BMSK               0x3f000000
#define HWIO_ISU_CMDBUF_STATUS0_WR_HP_CMDS_IN_USE_SHFT                     0x18

#define HWIO_ISU_CMDBUF_STATUS0_WR_LP_CMDS_IN_USE_BMSK               0x003f0000
#define HWIO_ISU_CMDBUF_STATUS0_WR_LP_CMDS_IN_USE_SHFT                     0x10

#define HWIO_ISU_CMDBUF_STATUS0_RD_HP_CMDS_IN_USE_BMSK               0x00003f00
#define HWIO_ISU_CMDBUF_STATUS0_RD_HP_CMDS_IN_USE_SHFT                      0x8

#define HWIO_ISU_CMDBUF_STATUS0_RD_LP_CMDS_IN_USE_BMSK               0x0000003f
#define HWIO_ISU_CMDBUF_STATUS0_RD_LP_CMDS_IN_USE_SHFT                      0x0

//// Register CMDBUF_STATUS1 ////

#define HWIO_ISU_CMDBUF_STATUS1_ADDR(x)                              (x+0x00000424)
#define HWIO_ISU_CMDBUF_STATUS1_PHYS(x)                              (x+0x00000424)
#define HWIO_ISU_CMDBUF_STATUS1_RMSK                                 0x00003f00
#define HWIO_ISU_CMDBUF_STATUS1_SHFT                                          8
#define HWIO_ISU_CMDBUF_STATUS1_IN(x)                                \
	in_dword_masked ( HWIO_ISU_CMDBUF_STATUS1_ADDR(x), HWIO_ISU_CMDBUF_STATUS1_RMSK)
#define HWIO_ISU_CMDBUF_STATUS1_INM(x, mask)                         \
	in_dword_masked ( HWIO_ISU_CMDBUF_STATUS1_ADDR(x), mask) 
#define HWIO_ISU_CMDBUF_STATUS1_OUT(x, val)                          \
	out_dword( HWIO_ISU_CMDBUF_STATUS1_ADDR(x), val)
#define HWIO_ISU_CMDBUF_STATUS1_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_CMDBUF_STATUS1_ADDR(x), mask, val, HWIO_ISU_CMDBUF_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_CMDBUF_STATUS1_WR_CMDS_WAITON_DATA_BMSK             0x00003f00
#define HWIO_ISU_CMDBUF_STATUS1_WR_CMDS_WAITON_DATA_SHFT                    0x8

//// Register WRBUF_STATUS ////

#define HWIO_ISU_WRBUF_STATUS_ADDR(x)                                (x+0x00000430)
#define HWIO_ISU_WRBUF_STATUS_PHYS(x)                                (x+0x00000430)
#define HWIO_ISU_WRBUF_STATUS_RMSK                                   0x00000011
#define HWIO_ISU_WRBUF_STATUS_SHFT                                            0
#define HWIO_ISU_WRBUF_STATUS_IN(x)                                  \
	in_dword_masked ( HWIO_ISU_WRBUF_STATUS_ADDR(x), HWIO_ISU_WRBUF_STATUS_RMSK)
#define HWIO_ISU_WRBUF_STATUS_INM(x, mask)                           \
	in_dword_masked ( HWIO_ISU_WRBUF_STATUS_ADDR(x), mask) 
#define HWIO_ISU_WRBUF_STATUS_OUT(x, val)                            \
	out_dword( HWIO_ISU_WRBUF_STATUS_ADDR(x), val)
#define HWIO_ISU_WRBUF_STATUS_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_WRBUF_STATUS_ADDR(x), mask, val, HWIO_ISU_WRBUF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_WRBUF_STATUS_WBUF_FULL_BMSK                         0x00000010
#define HWIO_ISU_WRBUF_STATUS_WBUF_FULL_SHFT                                0x4

#define HWIO_ISU_WRBUF_STATUS_WBUF_EMPTY_BMSK                        0x00000001
#define HWIO_ISU_WRBUF_STATUS_WBUF_EMPTY_SHFT                               0x0

//// Register CBU0_CMDQ_STATUS ////

#define HWIO_ISU_CBU0_CMDQ_STATUS_ADDR(x)                            (x+0x00000440)
#define HWIO_ISU_CBU0_CMDQ_STATUS_PHYS(x)                            (x+0x00000440)
#define HWIO_ISU_CBU0_CMDQ_STATUS_RMSK                               0x00000011
#define HWIO_ISU_CBU0_CMDQ_STATUS_SHFT                                        0
#define HWIO_ISU_CBU0_CMDQ_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_ISU_CBU0_CMDQ_STATUS_ADDR(x), HWIO_ISU_CBU0_CMDQ_STATUS_RMSK)
#define HWIO_ISU_CBU0_CMDQ_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_ISU_CBU0_CMDQ_STATUS_ADDR(x), mask) 
#define HWIO_ISU_CBU0_CMDQ_STATUS_OUT(x, val)                        \
	out_dword( HWIO_ISU_CBU0_CMDQ_STATUS_ADDR(x), val)
#define HWIO_ISU_CBU0_CMDQ_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ISU_CBU0_CMDQ_STATUS_ADDR(x), mask, val, HWIO_ISU_CBU0_CMDQ_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ISU_CBU0_CMDQ_STATUS_WRCQ_FULL_BMSK                     0x00000010
#define HWIO_ISU_CBU0_CMDQ_STATUS_WRCQ_FULL_SHFT                            0x4

#define HWIO_ISU_CBU0_CMDQ_STATUS_RDCQ_FULL_BMSK                     0x00000001
#define HWIO_ISU_CBU0_CMDQ_STATUS_RDCQ_FULL_SHFT                            0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MPE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LOAD_CONFIG ////

#define HWIO_MPE_LOAD_CONFIG_ADDR(x)                                 (x+0x00000020)
#define HWIO_MPE_LOAD_CONFIG_PHYS(x)                                 (x+0x00000020)
#define HWIO_MPE_LOAD_CONFIG_RMSK                                    0x00000001
#define HWIO_MPE_LOAD_CONFIG_SHFT                                             0
#define HWIO_MPE_LOAD_CONFIG_IN(x)                                   \
	in_dword_masked ( HWIO_MPE_LOAD_CONFIG_ADDR(x), HWIO_MPE_LOAD_CONFIG_RMSK)
#define HWIO_MPE_LOAD_CONFIG_INM(x, mask)                            \
	in_dword_masked ( HWIO_MPE_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_MPE_LOAD_CONFIG_OUT(x, val)                             \
	out_dword( HWIO_MPE_LOAD_CONFIG_ADDR(x), val)
#define HWIO_MPE_LOAD_CONFIG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_LOAD_CONFIG_ADDR(x), mask, val, HWIO_MPE_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_LOAD_CONFIG_LOAD_CONFIG_BMSK                        0x00000001
#define HWIO_MPE_LOAD_CONFIG_LOAD_CONFIG_SHFT                               0x0

//// Register CLK_CTRL ////

#define HWIO_MPE_CLK_CTRL_ADDR(x)                                    (x+0x00000030)
#define HWIO_MPE_CLK_CTRL_PHYS(x)                                    (x+0x00000030)
#define HWIO_MPE_CLK_CTRL_RMSK                                       0x00003fff
#define HWIO_MPE_CLK_CTRL_SHFT                                                0
#define HWIO_MPE_CLK_CTRL_IN(x)                                      \
	in_dword_masked ( HWIO_MPE_CLK_CTRL_ADDR(x), HWIO_MPE_CLK_CTRL_RMSK)
#define HWIO_MPE_CLK_CTRL_INM(x, mask)                               \
	in_dword_masked ( HWIO_MPE_CLK_CTRL_ADDR(x), mask) 
#define HWIO_MPE_CLK_CTRL_OUT(x, val)                                \
	out_dword( HWIO_MPE_CLK_CTRL_ADDR(x), val)
#define HWIO_MPE_CLK_CTRL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_CLK_CTRL_ADDR(x), mask, val, HWIO_MPE_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_CLK_CTRL_PEG_CG_EN_BMSK                             0x00002000
#define HWIO_MPE_CLK_CTRL_PEG_CG_EN_SHFT                                    0xd

#define HWIO_MPE_CLK_CTRL_DCE_CG_EN_BMSK                             0x00001000
#define HWIO_MPE_CLK_CTRL_DCE_CG_EN_SHFT                                    0xc

#define HWIO_MPE_CLK_CTRL_RWG_CG_EN_BMSK                             0x00000800
#define HWIO_MPE_CLK_CTRL_RWG_CG_EN_SHFT                                    0xb

#define HWIO_MPE_CLK_CTRL_CSPD_TIMERS_CG_EN_BMSK                     0x00000400
#define HWIO_MPE_CLK_CTRL_CSPD_TIMERS_CG_EN_SHFT                            0xa

#define HWIO_MPE_CLK_CTRL_RANK_TIMERS_CG_EN_BMSK                     0x00000200
#define HWIO_MPE_CLK_CTRL_RANK_TIMERS_CG_EN_SHFT                            0x9

#define HWIO_MPE_CLK_CTRL_COL_TIMERS_CG_EN_BMSK                      0x00000100
#define HWIO_MPE_CLK_CTRL_COL_TIMERS_CG_EN_SHFT                             0x8

#define HWIO_MPE_CLK_CTRL_RD_CG_EN_BMSK                              0x00000080
#define HWIO_MPE_CLK_CTRL_RD_CG_EN_SHFT                                     0x7

#define HWIO_MPE_CLK_CTRL_WR_CG_EN_BMSK                              0x00000040
#define HWIO_MPE_CLK_CTRL_WR_CG_EN_SHFT                                     0x6

#define HWIO_MPE_CLK_CTRL_APM_CG_EN_BMSK                             0x00000020
#define HWIO_MPE_CLK_CTRL_APM_CG_EN_SHFT                                    0x5

#define HWIO_MPE_CLK_CTRL_HKS_CG_EN_BMSK                             0x00000010
#define HWIO_MPE_CLK_CTRL_HKS_CG_EN_SHFT                                    0x4

#define HWIO_MPE_CLK_CTRL_FCS_CG_EN_BMSK                             0x00000008
#define HWIO_MPE_CLK_CTRL_FCS_CG_EN_SHFT                                    0x3

#define HWIO_MPE_CLK_CTRL_ICS_CG_EN_BMSK                             0x00000004
#define HWIO_MPE_CLK_CTRL_ICS_CG_EN_SHFT                                    0x2

#define HWIO_MPE_CLK_CTRL_IPS_CG_EN_BMSK                             0x00000002
#define HWIO_MPE_CLK_CTRL_IPS_CG_EN_SHFT                                    0x1

#define HWIO_MPE_CLK_CTRL_IAS_CG_EN_BMSK                             0x00000001
#define HWIO_MPE_CLK_CTRL_IAS_CG_EN_SHFT                                    0x0

//// Register IBU_OPT_CFG_m ////

#define HWIO_MPE_IBU_OPT_CFG_m_ADDR(base, m)                         (base+0x40+0x8*m)
#define HWIO_MPE_IBU_OPT_CFG_m_PHYS(base, m)                         (base+0x40+0x8*m)
#define HWIO_MPE_IBU_OPT_CFG_m_RMSK                                  0x00000333
#define HWIO_MPE_IBU_OPT_CFG_m_SHFT                                           0
#define HWIO_MPE_IBU_OPT_CFG_m_MAXm                                           3
#define HWIO_MPE_IBU_OPT_CFG_m_INI(base, m)                          \
	in_dword_masked ( HWIO_MPE_IBU_OPT_CFG_m_ADDR(base, m), HWIO_MPE_IBU_OPT_CFG_m_RMSK)
#define HWIO_MPE_IBU_OPT_CFG_m_INMI(base, m, mask)                   \
	in_dword_masked ( HWIO_MPE_IBU_OPT_CFG_m_ADDR(base, m), mask) 
#define HWIO_MPE_IBU_OPT_CFG_m_OUTI(base, m, val)                    \
	out_dword( HWIO_MPE_IBU_OPT_CFG_m_ADDR(base, m), val)
#define HWIO_MPE_IBU_OPT_CFG_m_OUTMI(base, m, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_IBU_OPT_CFG_m_ADDR(base, m), mask, val, HWIO_MPE_IBU_OPT_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_IBU_OPT_CFG_m_PG_MAGN_ALGO_SEL_BMSK                 0x00000300
#define HWIO_MPE_IBU_OPT_CFG_m_PG_MAGN_ALGO_SEL_SHFT                        0x8

#define HWIO_MPE_IBU_OPT_CFG_m_RW_PREF_OVERRIDE_BMSK                 0x00000030
#define HWIO_MPE_IBU_OPT_CFG_m_RW_PREF_OVERRIDE_SHFT                        0x4

#define HWIO_MPE_IBU_OPT_CFG_m_BLOCK_LOW_PRIORITY_BMSK               0x00000003
#define HWIO_MPE_IBU_OPT_CFG_m_BLOCK_LOW_PRIORITY_SHFT                      0x0

//// Register FCS_OPT_CFG_m ////

#define HWIO_MPE_FCS_OPT_CFG_m_ADDR(base, m)                         (base+0x80+0x4*m)
#define HWIO_MPE_FCS_OPT_CFG_m_PHYS(base, m)                         (base+0x80+0x4*m)
#define HWIO_MPE_FCS_OPT_CFG_m_RMSK                                  0x00ff0373
#define HWIO_MPE_FCS_OPT_CFG_m_SHFT                                           0
#define HWIO_MPE_FCS_OPT_CFG_m_MAXm                                           3
#define HWIO_MPE_FCS_OPT_CFG_m_INI(base, m)                          \
	in_dword_masked ( HWIO_MPE_FCS_OPT_CFG_m_ADDR(base, m), HWIO_MPE_FCS_OPT_CFG_m_RMSK)
#define HWIO_MPE_FCS_OPT_CFG_m_INMI(base, m, mask)                   \
	in_dword_masked ( HWIO_MPE_FCS_OPT_CFG_m_ADDR(base, m), mask) 
#define HWIO_MPE_FCS_OPT_CFG_m_OUTI(base, m, val)                    \
	out_dword( HWIO_MPE_FCS_OPT_CFG_m_ADDR(base, m), val)
#define HWIO_MPE_FCS_OPT_CFG_m_OUTMI(base, m, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_FCS_OPT_CFG_m_ADDR(base, m), mask, val, HWIO_MPE_FCS_OPT_CFG_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_FCS_OPT_CFG_m_CMD_LEN_BMSK                          0x00ff0000
#define HWIO_MPE_FCS_OPT_CFG_m_CMD_LEN_SHFT                                0x10

#define HWIO_MPE_FCS_OPT_CFG_m_CMD_LEN_CTRL_BMSK                     0x00000300
#define HWIO_MPE_FCS_OPT_CFG_m_CMD_LEN_CTRL_SHFT                            0x8

#define HWIO_MPE_FCS_OPT_CFG_m_MULTI_COL_CMD_CTRL_BMSK               0x00000070
#define HWIO_MPE_FCS_OPT_CFG_m_MULTI_COL_CMD_CTRL_SHFT                      0x4

#define HWIO_MPE_FCS_OPT_CFG_m_PRI_POLICY_SEL_BMSK                   0x00000003
#define HWIO_MPE_FCS_OPT_CFG_m_PRI_POLICY_SEL_SHFT                          0x0

//// Register CCP_OPT_CFG ////

#define HWIO_MPE_CCP_OPT_CFG_ADDR(x)                                 (x+0x000000b0)
#define HWIO_MPE_CCP_OPT_CFG_PHYS(x)                                 (x+0x000000b0)
#define HWIO_MPE_CCP_OPT_CFG_RMSK                                    0x00000033
#define HWIO_MPE_CCP_OPT_CFG_SHFT                                             0
#define HWIO_MPE_CCP_OPT_CFG_IN(x)                                   \
	in_dword_masked ( HWIO_MPE_CCP_OPT_CFG_ADDR(x), HWIO_MPE_CCP_OPT_CFG_RMSK)
#define HWIO_MPE_CCP_OPT_CFG_INM(x, mask)                            \
	in_dword_masked ( HWIO_MPE_CCP_OPT_CFG_ADDR(x), mask) 
#define HWIO_MPE_CCP_OPT_CFG_OUT(x, val)                             \
	out_dword( HWIO_MPE_CCP_OPT_CFG_ADDR(x), val)
#define HWIO_MPE_CCP_OPT_CFG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_CCP_OPT_CFG_ADDR(x), mask, val, HWIO_MPE_CCP_OPT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_CCP_OPT_CFG_RD_BEAT_REORDER_CTRL_BMSK               0x00000030
#define HWIO_MPE_CCP_OPT_CFG_RD_BEAT_REORDER_CTRL_SHFT                      0x4

#define HWIO_MPE_CCP_OPT_CFG_MEM_BURST_LEN_BMSK                      0x00000003
#define HWIO_MPE_CCP_OPT_CFG_MEM_BURST_LEN_SHFT                             0x0

//// Register HKS_OPT_CFG ////

#define HWIO_MPE_HKS_OPT_CFG_ADDR(x)                                 (x+0x000000c0)
#define HWIO_MPE_HKS_OPT_CFG_PHYS(x)                                 (x+0x000000c0)
#define HWIO_MPE_HKS_OPT_CFG_RMSK                                    0x00001f01
#define HWIO_MPE_HKS_OPT_CFG_SHFT                                             0
#define HWIO_MPE_HKS_OPT_CFG_IN(x)                                   \
	in_dword_masked ( HWIO_MPE_HKS_OPT_CFG_ADDR(x), HWIO_MPE_HKS_OPT_CFG_RMSK)
#define HWIO_MPE_HKS_OPT_CFG_INM(x, mask)                            \
	in_dword_masked ( HWIO_MPE_HKS_OPT_CFG_ADDR(x), mask) 
#define HWIO_MPE_HKS_OPT_CFG_OUT(x, val)                             \
	out_dword( HWIO_MPE_HKS_OPT_CFG_ADDR(x), val)
#define HWIO_MPE_HKS_OPT_CFG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_HKS_OPT_CFG_ADDR(x), mask, val, HWIO_MPE_HKS_OPT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_HKS_OPT_CFG_NCOL_BEFORE_REF_BMSK                    0x00001f00
#define HWIO_MPE_HKS_OPT_CFG_NCOL_BEFORE_REF_SHFT                           0x8

#define HWIO_MPE_HKS_OPT_CFG_AUTO_PRE_AB_EN_BMSK                     0x00000001
#define HWIO_MPE_HKS_OPT_CFG_AUTO_PRE_AB_EN_SHFT                            0x0

//// Register APM_OPT_CFG_m_CS_n ////

#define HWIO_MPE_APM_OPT_CFG_m_CS_n_ADDR(base, m, n)                 (base+0xD0+0x8*m+0x4*n)
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_PHYS(base, m, n)                 (base+0xD0+0x8*m+0x4*n)
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_RMSK                             0x0000ff11
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_SHFT                                      0
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_MAXm                                      3
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_MAXn                                      1
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_INI2(base, m, n)                 \
	in_dword_masked ( HWIO_MPE_APM_OPT_CFG_m_CS_n_ADDR(base, m, n), HWIO_MPE_APM_OPT_CFG_m_CS_n_RMSK)
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_INMI2(base, m, n, mask)          \
	in_dword_masked ( HWIO_MPE_APM_OPT_CFG_m_CS_n_ADDR(base, m, n), mask) 
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_OUTI2(base, m, n, val)           \
	out_dword( HWIO_MPE_APM_OPT_CFG_m_CS_n_ADDR(base, m, n), val)
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_OUTMI2(base, m, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_APM_OPT_CFG_m_CS_n_ADDR(base, m, n), mask, val, HWIO_MPE_APM_OPT_CFG_m_CS_n_INI2(base, m, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_APM_OPT_CFG_m_CS_n_PD_RANK_IDLE_TIMER_BMSK          0x0000ff00
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_PD_RANK_IDLE_TIMER_SHFT                 0x8

#define HWIO_MPE_APM_OPT_CFG_m_CS_n_ACTIVE_POWER_DOWN_EN_BMSK        0x00000010
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_ACTIVE_POWER_DOWN_EN_SHFT               0x4

#define HWIO_MPE_APM_OPT_CFG_m_CS_n_IDLE_POWER_DOWN_EN_BMSK          0x00000001
#define HWIO_MPE_APM_OPT_CFG_m_CS_n_IDLE_POWER_DOWN_EN_SHFT                 0x0

//// Register APM_OPT_CTRL_m ////

#define HWIO_MPE_APM_OPT_CTRL_m_ADDR(base, m)                        (base+0x120+0x4*m)
#define HWIO_MPE_APM_OPT_CTRL_m_PHYS(base, m)                        (base+0x120+0x4*m)
#define HWIO_MPE_APM_OPT_CTRL_m_RMSK                                 0x00001111
#define HWIO_MPE_APM_OPT_CTRL_m_SHFT                                          0
#define HWIO_MPE_APM_OPT_CTRL_m_MAXm                                          3
#define HWIO_MPE_APM_OPT_CTRL_m_INI(base, m)                         \
	in_dword_masked ( HWIO_MPE_APM_OPT_CTRL_m_ADDR(base, m), HWIO_MPE_APM_OPT_CTRL_m_RMSK)
#define HWIO_MPE_APM_OPT_CTRL_m_INMI(base, m, mask)                  \
	in_dword_masked ( HWIO_MPE_APM_OPT_CTRL_m_ADDR(base, m), mask) 
#define HWIO_MPE_APM_OPT_CTRL_m_OUTI(base, m, val)                   \
	out_dword( HWIO_MPE_APM_OPT_CTRL_m_ADDR(base, m), val)
#define HWIO_MPE_APM_OPT_CTRL_m_OUTMI(base, m, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_APM_OPT_CTRL_m_ADDR(base, m), mask, val, HWIO_MPE_APM_OPT_CTRL_m_INI(base, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_APM_OPT_CTRL_m_SR_POWER_DOWN_EN_BMSK                0x00001000
#define HWIO_MPE_APM_OPT_CTRL_m_SR_POWER_DOWN_EN_SHFT                       0xc

#define HWIO_MPE_APM_OPT_CTRL_m_PD_CTRL_BMSK                         0x00000100
#define HWIO_MPE_APM_OPT_CTRL_m_PD_CTRL_SHFT                                0x8

#define HWIO_MPE_APM_OPT_CTRL_m_HK_PD_IDLE_TMR_EN_BMSK               0x00000010
#define HWIO_MPE_APM_OPT_CTRL_m_HK_PD_IDLE_TMR_EN_SHFT                      0x4

#define HWIO_MPE_APM_OPT_CTRL_m_CLOCK_STOP_EN_BMSK                   0x00000001
#define HWIO_MPE_APM_OPT_CTRL_m_CLOCK_STOP_EN_SHFT                          0x0

//// Register RD_BEAT_CFG ////

#define HWIO_MPE_RD_BEAT_CFG_ADDR(x)                                 (x+0x00000140)
#define HWIO_MPE_RD_BEAT_CFG_PHYS(x)                                 (x+0x00000140)
#define HWIO_MPE_RD_BEAT_CFG_RMSK                                    0x11000ff0
#define HWIO_MPE_RD_BEAT_CFG_SHFT                                             4
#define HWIO_MPE_RD_BEAT_CFG_IN(x)                                   \
	in_dword_masked ( HWIO_MPE_RD_BEAT_CFG_ADDR(x), HWIO_MPE_RD_BEAT_CFG_RMSK)
#define HWIO_MPE_RD_BEAT_CFG_INM(x, mask)                            \
	in_dword_masked ( HWIO_MPE_RD_BEAT_CFG_ADDR(x), mask) 
#define HWIO_MPE_RD_BEAT_CFG_OUT(x, val)                             \
	out_dword( HWIO_MPE_RD_BEAT_CFG_ADDR(x), val)
#define HWIO_MPE_RD_BEAT_CFG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_RD_BEAT_CFG_ADDR(x), mask, val, HWIO_MPE_RD_BEAT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_RD_BEAT_CFG_PRQ_SW_ARES_BMSK                        0x10000000
#define HWIO_MPE_RD_BEAT_CFG_PRQ_SW_ARES_SHFT                              0x1c

#define HWIO_MPE_RD_BEAT_CFG_PRQ_SW_FLUSH_BMSK                       0x01000000
#define HWIO_MPE_RD_BEAT_CFG_PRQ_SW_FLUSH_SHFT                             0x18

#define HWIO_MPE_RD_BEAT_CFG_RD_BURST_LENGTH_MPC_BMSK                0x00000f00
#define HWIO_MPE_RD_BEAT_CFG_RD_BURST_LENGTH_MPC_SHFT                       0x8

#define HWIO_MPE_RD_BEAT_CFG_RD_BURST_LENGTH_MRR_BMSK                0x000000f0
#define HWIO_MPE_RD_BEAT_CFG_RD_BURST_LENGTH_MRR_SHFT                       0x4

//// Register RD_BKPR_CFG ////

#define HWIO_MPE_RD_BKPR_CFG_ADDR(x)                                 (x+0x00000144)
#define HWIO_MPE_RD_BKPR_CFG_PHYS(x)                                 (x+0x00000144)
#define HWIO_MPE_RD_BKPR_CFG_RMSK                                    0x1110ffff
#define HWIO_MPE_RD_BKPR_CFG_SHFT                                             0
#define HWIO_MPE_RD_BKPR_CFG_IN(x)                                   \
	in_dword_masked ( HWIO_MPE_RD_BKPR_CFG_ADDR(x), HWIO_MPE_RD_BKPR_CFG_RMSK)
#define HWIO_MPE_RD_BKPR_CFG_INM(x, mask)                            \
	in_dword_masked ( HWIO_MPE_RD_BKPR_CFG_ADDR(x), mask) 
#define HWIO_MPE_RD_BKPR_CFG_OUT(x, val)                             \
	out_dword( HWIO_MPE_RD_BKPR_CFG_ADDR(x), val)
#define HWIO_MPE_RD_BKPR_CFG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_RD_BKPR_CFG_ADDR(x), mask, val, HWIO_MPE_RD_BKPR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_RD_BKPR_CFG_PRQ_BKPR_EN_BMSK                        0x10000000
#define HWIO_MPE_RD_BKPR_CFG_PRQ_BKPR_EN_SHFT                              0x1c

#define HWIO_MPE_RD_BKPR_CFG_RCH_DATA_BKPR_EN_BMSK                   0x01000000
#define HWIO_MPE_RD_BKPR_CFG_RCH_DATA_BKPR_EN_SHFT                         0x18

#define HWIO_MPE_RD_BKPR_CFG_RCH_CTRL_BKPR_EN_BMSK                   0x00100000
#define HWIO_MPE_RD_BKPR_CFG_RCH_CTRL_BKPR_EN_SHFT                         0x14

#define HWIO_MPE_RD_BKPR_CFG_PRQ_FIFO_HI_TH_BMSK                     0x0000ff00
#define HWIO_MPE_RD_BKPR_CFG_PRQ_FIFO_HI_TH_SHFT                            0x8

#define HWIO_MPE_RD_BKPR_CFG_PRQ_FIFO_LO_TH_BMSK                     0x000000ff
#define HWIO_MPE_RD_BKPR_CFG_PRQ_FIFO_LO_TH_SHFT                            0x0

//// Register RD_BKPR_TH_CFG ////

#define HWIO_MPE_RD_BKPR_TH_CFG_ADDR(x)                              (x+0x00000148)
#define HWIO_MPE_RD_BKPR_TH_CFG_PHYS(x)                              (x+0x00000148)
#define HWIO_MPE_RD_BKPR_TH_CFG_RMSK                                 0xffffffff
#define HWIO_MPE_RD_BKPR_TH_CFG_SHFT                                          0
#define HWIO_MPE_RD_BKPR_TH_CFG_IN(x)                                \
	in_dword_masked ( HWIO_MPE_RD_BKPR_TH_CFG_ADDR(x), HWIO_MPE_RD_BKPR_TH_CFG_RMSK)
#define HWIO_MPE_RD_BKPR_TH_CFG_INM(x, mask)                         \
	in_dword_masked ( HWIO_MPE_RD_BKPR_TH_CFG_ADDR(x), mask) 
#define HWIO_MPE_RD_BKPR_TH_CFG_OUT(x, val)                          \
	out_dword( HWIO_MPE_RD_BKPR_TH_CFG_ADDR(x), val)
#define HWIO_MPE_RD_BKPR_TH_CFG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_RD_BKPR_TH_CFG_ADDR(x), mask, val, HWIO_MPE_RD_BKPR_TH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_DATA_HI_TH_BMSK                  0xff000000
#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_DATA_HI_TH_SHFT                        0x18

#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_DATA_LO_TH_BMSK                  0x00ff0000
#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_DATA_LO_TH_SHFT                        0x10

#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_CTRL_HI_TH_BMSK                  0x0000ff00
#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_CTRL_HI_TH_SHFT                         0x8

#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_CTRL_LO_TH_BMSK                  0x000000ff
#define HWIO_MPE_RD_BKPR_TH_CFG_RCH_CTRL_LO_TH_SHFT                         0x0

//// Register RANK_STATE_CFG ////

#define HWIO_MPE_RANK_STATE_CFG_ADDR(x)                              (x+0x0000014c)
#define HWIO_MPE_RANK_STATE_CFG_PHYS(x)                              (x+0x0000014c)
#define HWIO_MPE_RANK_STATE_CFG_RMSK                                 0xffffffff
#define HWIO_MPE_RANK_STATE_CFG_SHFT                                          0
#define HWIO_MPE_RANK_STATE_CFG_IN(x)                                \
	in_dword_masked ( HWIO_MPE_RANK_STATE_CFG_ADDR(x), HWIO_MPE_RANK_STATE_CFG_RMSK)
#define HWIO_MPE_RANK_STATE_CFG_INM(x, mask)                         \
	in_dword_masked ( HWIO_MPE_RANK_STATE_CFG_ADDR(x), mask) 
#define HWIO_MPE_RANK_STATE_CFG_OUT(x, val)                          \
	out_dword( HWIO_MPE_RANK_STATE_CFG_ADDR(x), val)
#define HWIO_MPE_RANK_STATE_CFG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_RANK_STATE_CFG_ADDR(x), mask, val, HWIO_MPE_RANK_STATE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_RANK_STATE_CFG_RFU_BMSK                             0xfffffffc
#define HWIO_MPE_RANK_STATE_CFG_RFU_SHFT                                    0x2

#define HWIO_MPE_RANK_STATE_CFG_DEVICE_INIT_COMPLETE_BMSK            0x00000003
#define HWIO_MPE_RANK_STATE_CFG_DEVICE_INIT_COMPLETE_SHFT                   0x0

//// Register SPARE_CFG ////

#define HWIO_MPE_SPARE_CFG_ADDR(x)                                   (x+0x000003b0)
#define HWIO_MPE_SPARE_CFG_PHYS(x)                                   (x+0x000003b0)
#define HWIO_MPE_SPARE_CFG_RMSK                                      0xffffffff
#define HWIO_MPE_SPARE_CFG_SHFT                                               0
#define HWIO_MPE_SPARE_CFG_IN(x)                                     \
	in_dword_masked ( HWIO_MPE_SPARE_CFG_ADDR(x), HWIO_MPE_SPARE_CFG_RMSK)
#define HWIO_MPE_SPARE_CFG_INM(x, mask)                              \
	in_dword_masked ( HWIO_MPE_SPARE_CFG_ADDR(x), mask) 
#define HWIO_MPE_SPARE_CFG_OUT(x, val)                               \
	out_dword( HWIO_MPE_SPARE_CFG_ADDR(x), val)
#define HWIO_MPE_SPARE_CFG_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_SPARE_CFG_ADDR(x), mask, val, HWIO_MPE_SPARE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_SPARE_CFG_RFU_31_0_BMSK                             0xffffffff
#define HWIO_MPE_SPARE_CFG_RFU_31_0_SHFT                                    0x0

//// Register IDLE_STATUS ////

#define HWIO_MPE_IDLE_STATUS_ADDR(x)                                 (x+0x00000400)
#define HWIO_MPE_IDLE_STATUS_PHYS(x)                                 (x+0x00000400)
#define HWIO_MPE_IDLE_STATUS_RMSK                                    0x8003ffff
#define HWIO_MPE_IDLE_STATUS_SHFT                                             0
#define HWIO_MPE_IDLE_STATUS_IN(x)                                   \
	in_dword_masked ( HWIO_MPE_IDLE_STATUS_ADDR(x), HWIO_MPE_IDLE_STATUS_RMSK)
#define HWIO_MPE_IDLE_STATUS_INM(x, mask)                            \
	in_dword_masked ( HWIO_MPE_IDLE_STATUS_ADDR(x), mask) 
#define HWIO_MPE_IDLE_STATUS_OUT(x, val)                             \
	out_dword( HWIO_MPE_IDLE_STATUS_ADDR(x), val)
#define HWIO_MPE_IDLE_STATUS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_IDLE_STATUS_ADDR(x), mask, val, HWIO_MPE_IDLE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_IDLE_STATUS_CLKON_BMSK                              0x80000000
#define HWIO_MPE_IDLE_STATUS_CLKON_SHFT                                    0x1f

#define HWIO_MPE_IDLE_STATUS_RANK_IDLE_BMSK                          0x00030000
#define HWIO_MPE_IDLE_STATUS_RANK_IDLE_SHFT                                0x10

#define HWIO_MPE_IDLE_STATUS_BANK_IDLE_BMSK                          0x0000ffff
#define HWIO_MPE_IDLE_STATUS_BANK_IDLE_SHFT                                 0x0

//// Register CMD_STATUS ////

#define HWIO_MPE_CMD_STATUS_ADDR(x)                                  (x+0x00000404)
#define HWIO_MPE_CMD_STATUS_PHYS(x)                                  (x+0x00000404)
#define HWIO_MPE_CMD_STATUS_RMSK                                     0x0003ffff
#define HWIO_MPE_CMD_STATUS_SHFT                                              0
#define HWIO_MPE_CMD_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_MPE_CMD_STATUS_ADDR(x), HWIO_MPE_CMD_STATUS_RMSK)
#define HWIO_MPE_CMD_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_MPE_CMD_STATUS_ADDR(x), mask) 
#define HWIO_MPE_CMD_STATUS_OUT(x, val)                              \
	out_dword( HWIO_MPE_CMD_STATUS_ADDR(x), val)
#define HWIO_MPE_CMD_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_CMD_STATUS_ADDR(x), mask, val, HWIO_MPE_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_CMD_STATUS_RANK_PEND_BMSK                           0x00030000
#define HWIO_MPE_CMD_STATUS_RANK_PEND_SHFT                                 0x10

#define HWIO_MPE_CMD_STATUS_BANK_PEND_BMSK                           0x0000ffff
#define HWIO_MPE_CMD_STATUS_BANK_PEND_SHFT                                  0x0

//// Register HKS_STATUS ////

#define HWIO_MPE_HKS_STATUS_ADDR(x)                                  (x+0x00000408)
#define HWIO_MPE_HKS_STATUS_PHYS(x)                                  (x+0x00000408)
#define HWIO_MPE_HKS_STATUS_RMSK                                     0x3f03ffff
#define HWIO_MPE_HKS_STATUS_SHFT                                              0
#define HWIO_MPE_HKS_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_MPE_HKS_STATUS_ADDR(x), HWIO_MPE_HKS_STATUS_RMSK)
#define HWIO_MPE_HKS_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_MPE_HKS_STATUS_ADDR(x), mask) 
#define HWIO_MPE_HKS_STATUS_OUT(x, val)                              \
	out_dword( HWIO_MPE_HKS_STATUS_ADDR(x), val)
#define HWIO_MPE_HKS_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_HKS_STATUS_ADDR(x), mask, val, HWIO_MPE_HKS_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_HKS_STATUS_HKS_CMD_PEND_BMSK                        0x3f000000
#define HWIO_MPE_HKS_STATUS_HKS_CMD_PEND_SHFT                              0x18

#define HWIO_MPE_HKS_STATUS_HKS_RANK_PEND_BMSK                       0x00030000
#define HWIO_MPE_HKS_STATUS_HKS_RANK_PEND_SHFT                             0x10

#define HWIO_MPE_HKS_STATUS_HKS_BANK_PEND_BMSK                       0x0000ffff
#define HWIO_MPE_HKS_STATUS_HKS_BANK_PEND_SHFT                              0x0

//// Register APM_STATUS ////

#define HWIO_MPE_APM_STATUS_ADDR(x)                                  (x+0x0000040c)
#define HWIO_MPE_APM_STATUS_PHYS(x)                                  (x+0x0000040c)
#define HWIO_MPE_APM_STATUS_RMSK                                     0xffffff33
#define HWIO_MPE_APM_STATUS_SHFT                                              0
#define HWIO_MPE_APM_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_MPE_APM_STATUS_ADDR(x), HWIO_MPE_APM_STATUS_RMSK)
#define HWIO_MPE_APM_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_MPE_APM_STATUS_ADDR(x), mask) 
#define HWIO_MPE_APM_STATUS_OUT(x, val)                              \
	out_dword( HWIO_MPE_APM_STATUS_ADDR(x), val)
#define HWIO_MPE_APM_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_APM_STATUS_ADDR(x), mask, val, HWIO_MPE_APM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_APM_STATUS_CKC_CURR_STATE_BMSK                      0xff000000
#define HWIO_MPE_APM_STATUS_CKC_CURR_STATE_SHFT                            0x18

#define HWIO_MPE_APM_STATUS_PMC1_CURR_STATE_BMSK                     0x00ff0000
#define HWIO_MPE_APM_STATUS_PMC1_CURR_STATE_SHFT                           0x10

#define HWIO_MPE_APM_STATUS_PMC0_CURR_STATE_BMSK                     0x0000ff00
#define HWIO_MPE_APM_STATUS_PMC0_CURR_STATE_SHFT                            0x8

#define HWIO_MPE_APM_STATUS_RANKS_IN_CSPD_BMSK                       0x00000030
#define HWIO_MPE_APM_STATUS_RANKS_IN_CSPD_SHFT                              0x4

#define HWIO_MPE_APM_STATUS_RANKS_IN_PD_BMSK                         0x00000003
#define HWIO_MPE_APM_STATUS_RANKS_IN_PD_SHFT                                0x0

//// Register DPC_STATUS ////

#define HWIO_MPE_DPC_STATUS_ADDR(x)                                  (x+0x00000410)
#define HWIO_MPE_DPC_STATUS_PHYS(x)                                  (x+0x00000410)
#define HWIO_MPE_DPC_STATUS_RMSK                                     0xff111f11
#define HWIO_MPE_DPC_STATUS_SHFT                                              0
#define HWIO_MPE_DPC_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_MPE_DPC_STATUS_ADDR(x), HWIO_MPE_DPC_STATUS_RMSK)
#define HWIO_MPE_DPC_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_MPE_DPC_STATUS_ADDR(x), mask) 
#define HWIO_MPE_DPC_STATUS_OUT(x, val)                              \
	out_dword( HWIO_MPE_DPC_STATUS_ADDR(x), val)
#define HWIO_MPE_DPC_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MPE_DPC_STATUS_ADDR(x), mask, val, HWIO_MPE_DPC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MPE_DPC_STATUS_PRQ_OCCUPANCY_BMSK                       0xff000000
#define HWIO_MPE_DPC_STATUS_PRQ_OCCUPANCY_SHFT                             0x18

#define HWIO_MPE_DPC_STATUS_PRQ_FULL_BMSK                            0x00100000
#define HWIO_MPE_DPC_STATUS_PRQ_FULL_SHFT                                  0x14

#define HWIO_MPE_DPC_STATUS_PRQ_EMPTY_BMSK                           0x00010000
#define HWIO_MPE_DPC_STATUS_PRQ_EMPTY_SHFT                                 0x10

#define HWIO_MPE_DPC_STATUS_RD_BKPR_STATUS_BMSK                      0x00001000
#define HWIO_MPE_DPC_STATUS_RD_BKPR_STATUS_SHFT                             0xc

#define HWIO_MPE_DPC_STATUS_PWQ_OCCUPANCY_BMSK                       0x00000f00
#define HWIO_MPE_DPC_STATUS_PWQ_OCCUPANCY_SHFT                              0x8

#define HWIO_MPE_DPC_STATUS_PWQ_FULL_BMSK                            0x00000010
#define HWIO_MPE_DPC_STATUS_PWQ_FULL_SHFT                                   0x4

#define HWIO_MPE_DPC_STATUS_PWQ_EMPTY_BMSK                           0x00000001
#define HWIO_MPE_DPC_STATUS_PWQ_EMPTY_SHFT                                  0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block OSU
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LOAD_CONFIG ////

#define HWIO_OSU_LOAD_CONFIG_ADDR(x)                                 (x+0x00000020)
#define HWIO_OSU_LOAD_CONFIG_PHYS(x)                                 (x+0x00000020)
#define HWIO_OSU_LOAD_CONFIG_RMSK                                    0x00000001
#define HWIO_OSU_LOAD_CONFIG_SHFT                                             0
#define HWIO_OSU_LOAD_CONFIG_IN(x)                                   \
	in_dword_masked ( HWIO_OSU_LOAD_CONFIG_ADDR(x), HWIO_OSU_LOAD_CONFIG_RMSK)
#define HWIO_OSU_LOAD_CONFIG_INM(x, mask)                            \
	in_dword_masked ( HWIO_OSU_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_OSU_LOAD_CONFIG_OUT(x, val)                             \
	out_dword( HWIO_OSU_LOAD_CONFIG_ADDR(x), val)
#define HWIO_OSU_LOAD_CONFIG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_LOAD_CONFIG_ADDR(x), mask, val, HWIO_OSU_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_LOAD_CONFIG_LOAD_CONFIG_BMSK                        0x00000001
#define HWIO_OSU_LOAD_CONFIG_LOAD_CONFIG_SHFT                               0x0

//// Register CLK_CTRL ////

#define HWIO_OSU_CLK_CTRL_ADDR(x)                                    (x+0x00000030)
#define HWIO_OSU_CLK_CTRL_PHYS(x)                                    (x+0x00000030)
#define HWIO_OSU_CLK_CTRL_RMSK                                       0x001113ff
#define HWIO_OSU_CLK_CTRL_SHFT                                                0
#define HWIO_OSU_CLK_CTRL_IN(x)                                      \
	in_dword_masked ( HWIO_OSU_CLK_CTRL_ADDR(x), HWIO_OSU_CLK_CTRL_RMSK)
#define HWIO_OSU_CLK_CTRL_INM(x, mask)                               \
	in_dword_masked ( HWIO_OSU_CLK_CTRL_ADDR(x), mask) 
#define HWIO_OSU_CLK_CTRL_OUT(x, val)                                \
	out_dword( HWIO_OSU_CLK_CTRL_ADDR(x), val)
#define HWIO_OSU_CLK_CTRL_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_CLK_CTRL_ADDR(x), mask, val, HWIO_OSU_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_CLK_CTRL_TS_CNTR_CLK_FORCE_OFF_BMSK                 0x00100000
#define HWIO_OSU_CLK_CTRL_TS_CNTR_CLK_FORCE_OFF_SHFT                       0x14

#define HWIO_OSU_CLK_CTRL_RDATA_CLK_CG_EN_BMSK                       0x00010000
#define HWIO_OSU_CLK_CTRL_RDATA_CLK_CG_EN_SHFT                             0x10

#define HWIO_OSU_CLK_CTRL_TS_CNTR_CLK_CG_EN_BMSK                     0x00001000
#define HWIO_OSU_CLK_CTRL_TS_CNTR_CLK_CG_EN_SHFT                            0xc

#define HWIO_OSU_CLK_CTRL_RFU_8_BMSK                                 0x00000200
#define HWIO_OSU_CLK_CTRL_RFU_8_SHFT                                        0x9

#define HWIO_OSU_CLK_CTRL_PWRS_CTRL_CLK_CG_EN_BMSK                   0x00000100
#define HWIO_OSU_CLK_CTRL_PWRS_CTRL_CLK_CG_EN_SHFT                          0x8

#define HWIO_OSU_CLK_CTRL_RFU_7_6_BMSK                               0x000000c0
#define HWIO_OSU_CLK_CTRL_RFU_7_6_SHFT                                      0x6

#define HWIO_OSU_CLK_CTRL_DQ_DATA_CG_EN_BMSK                         0x00000020
#define HWIO_OSU_CLK_CTRL_DQ_DATA_CG_EN_SHFT                                0x5

#define HWIO_OSU_CLK_CTRL_DQ_CTRL_CG_EN_BMSK                         0x00000010
#define HWIO_OSU_CLK_CTRL_DQ_CTRL_CG_EN_SHFT                                0x4

#define HWIO_OSU_CLK_CTRL_RFU_3_2_BMSK                               0x0000000c
#define HWIO_OSU_CLK_CTRL_RFU_3_2_SHFT                                      0x2

#define HWIO_OSU_CLK_CTRL_CA_DATA_CG_EN_BMSK                         0x00000002
#define HWIO_OSU_CLK_CTRL_CA_DATA_CG_EN_SHFT                                0x1

#define HWIO_OSU_CLK_CTRL_CA_CTRL_CG_EN_BMSK                         0x00000001
#define HWIO_OSU_CLK_CTRL_CA_CTRL_CG_EN_SHFT                                0x0

//// Register SSP_CLK_CTRL ////

#define HWIO_OSU_SSP_CLK_CTRL_ADDR(x)                                (x+0x00000034)
#define HWIO_OSU_SSP_CLK_CTRL_PHYS(x)                                (x+0x00000034)
#define HWIO_OSU_SSP_CLK_CTRL_RMSK                                   0x0000003f
#define HWIO_OSU_SSP_CLK_CTRL_SHFT                                            0
#define HWIO_OSU_SSP_CLK_CTRL_IN(x)                                  \
	in_dword_masked ( HWIO_OSU_SSP_CLK_CTRL_ADDR(x), HWIO_OSU_SSP_CLK_CTRL_RMSK)
#define HWIO_OSU_SSP_CLK_CTRL_INM(x, mask)                           \
	in_dword_masked ( HWIO_OSU_SSP_CLK_CTRL_ADDR(x), mask) 
#define HWIO_OSU_SSP_CLK_CTRL_OUT(x, val)                            \
	out_dword( HWIO_OSU_SSP_CLK_CTRL_ADDR(x), val)
#define HWIO_OSU_SSP_CLK_CTRL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_SSP_CLK_CTRL_ADDR(x), mask, val, HWIO_OSU_SSP_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_SSP_CLK_CTRL_SSP_DQ_DATA_CG_EN_BMSK                 0x00000020
#define HWIO_OSU_SSP_CLK_CTRL_SSP_DQ_DATA_CG_EN_SHFT                        0x5

#define HWIO_OSU_SSP_CLK_CTRL_SSP_DQ_CTRL_CG_EN_BMSK                 0x00000010
#define HWIO_OSU_SSP_CLK_CTRL_SSP_DQ_CTRL_CG_EN_SHFT                        0x4

#define HWIO_OSU_SSP_CLK_CTRL_RFU_3_2_BMSK                           0x0000000c
#define HWIO_OSU_SSP_CLK_CTRL_RFU_3_2_SHFT                                  0x2

#define HWIO_OSU_SSP_CLK_CTRL_SSP_CA_DATA_CG_EN_BMSK                 0x00000002
#define HWIO_OSU_SSP_CLK_CTRL_SSP_CA_DATA_CG_EN_SHFT                        0x1

#define HWIO_OSU_SSP_CLK_CTRL_SSP_CA_CTRL_CG_EN_BMSK                 0x00000001
#define HWIO_OSU_SSP_CLK_CTRL_SSP_CA_CTRL_CG_EN_SHFT                        0x0

//// Register QFI_CLK_CTRL ////

#define HWIO_OSU_QFI_CLK_CTRL_ADDR(x)                                (x+0x00000038)
#define HWIO_OSU_QFI_CLK_CTRL_PHYS(x)                                (x+0x00000038)
#define HWIO_OSU_QFI_CLK_CTRL_RMSK                                   0xffffffff
#define HWIO_OSU_QFI_CLK_CTRL_SHFT                                            0
#define HWIO_OSU_QFI_CLK_CTRL_IN(x)                                  \
	in_dword_masked ( HWIO_OSU_QFI_CLK_CTRL_ADDR(x), HWIO_OSU_QFI_CLK_CTRL_RMSK)
#define HWIO_OSU_QFI_CLK_CTRL_INM(x, mask)                           \
	in_dword_masked ( HWIO_OSU_QFI_CLK_CTRL_ADDR(x), mask) 
#define HWIO_OSU_QFI_CLK_CTRL_OUT(x, val)                            \
	out_dword( HWIO_OSU_QFI_CLK_CTRL_ADDR(x), val)
#define HWIO_OSU_QFI_CLK_CTRL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_QFI_CLK_CTRL_ADDR(x), mask, val, HWIO_OSU_QFI_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_QFI_CLK_CTRL_QFI_CLK_SET_BMSK                       0x80000000
#define HWIO_OSU_QFI_CLK_CTRL_QFI_CLK_SET_SHFT                             0x1f

#define HWIO_OSU_QFI_CLK_CTRL_QFI_CLK_OVERRIDE_EN_BMSK               0x40000000
#define HWIO_OSU_QFI_CLK_CTRL_QFI_CLK_OVERRIDE_EN_SHFT                     0x1e

#define HWIO_OSU_QFI_CLK_CTRL_RFU_29_25_BMSK                         0x3e000000
#define HWIO_OSU_QFI_CLK_CTRL_RFU_29_25_SHFT                               0x19

#define HWIO_OSU_QFI_CLK_CTRL_FSW_CLK_CG_EN_BMSK                     0x01000000
#define HWIO_OSU_QFI_CLK_CTRL_FSW_CLK_CG_EN_SHFT                           0x18

#define HWIO_OSU_QFI_CLK_CTRL_PWRS_EXTEND_CYCLES_BMSK                0x00ff0000
#define HWIO_OSU_QFI_CLK_CTRL_PWRS_EXTEND_CYCLES_SHFT                      0x10

#define HWIO_OSU_QFI_CLK_CTRL_RFU_15_8_BMSK                          0x0000ff00
#define HWIO_OSU_QFI_CLK_CTRL_RFU_15_8_SHFT                                 0x8

#define HWIO_OSU_QFI_CLK_CTRL_OPCODE_EXTEND_CYCLES_BMSK              0x000000ff
#define HWIO_OSU_QFI_CLK_CTRL_OPCODE_EXTEND_CYCLES_SHFT                     0x0

//// Register TIMESTAMP_CFG ////

#define HWIO_OSU_TIMESTAMP_CFG_ADDR(x)                               (x+0x00000050)
#define HWIO_OSU_TIMESTAMP_CFG_PHYS(x)                               (x+0x00000050)
#define HWIO_OSU_TIMESTAMP_CFG_RMSK                                  0xffffffff
#define HWIO_OSU_TIMESTAMP_CFG_SHFT                                           0
#define HWIO_OSU_TIMESTAMP_CFG_IN(x)                                 \
	in_dword_masked ( HWIO_OSU_TIMESTAMP_CFG_ADDR(x), HWIO_OSU_TIMESTAMP_CFG_RMSK)
#define HWIO_OSU_TIMESTAMP_CFG_INM(x, mask)                          \
	in_dword_masked ( HWIO_OSU_TIMESTAMP_CFG_ADDR(x), mask) 
#define HWIO_OSU_TIMESTAMP_CFG_OUT(x, val)                           \
	out_dword( HWIO_OSU_TIMESTAMP_CFG_ADDR(x), val)
#define HWIO_OSU_TIMESTAMP_CFG_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TIMESTAMP_CFG_ADDR(x), mask, val, HWIO_OSU_TIMESTAMP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TIMESTAMP_CFG_RFU_31_22_BMSK                        0xffc00000
#define HWIO_OSU_TIMESTAMP_CFG_RFU_31_22_SHFT                              0x16

#define HWIO_OSU_TIMESTAMP_CFG_DQPHY_OFFSET_BMSK                     0x003f0000
#define HWIO_OSU_TIMESTAMP_CFG_DQPHY_OFFSET_SHFT                           0x10

#define HWIO_OSU_TIMESTAMP_CFG_RFU_15_6_BMSK                         0x0000ffc0
#define HWIO_OSU_TIMESTAMP_CFG_RFU_15_6_SHFT                                0x6

#define HWIO_OSU_TIMESTAMP_CFG_CAPHY_OFFSET_BMSK                     0x0000003f
#define HWIO_OSU_TIMESTAMP_CFG_CAPHY_OFFSET_SHFT                            0x0

//// Register DQS_FIFO_CFG ////

#define HWIO_OSU_DQS_FIFO_CFG_ADDR(x)                                (x+0x00000080)
#define HWIO_OSU_DQS_FIFO_CFG_PHYS(x)                                (x+0x00000080)
#define HWIO_OSU_DQS_FIFO_CFG_RMSK                                   0x00000001
#define HWIO_OSU_DQS_FIFO_CFG_SHFT                                            0
#define HWIO_OSU_DQS_FIFO_CFG_IN(x)                                  \
	in_dword_masked ( HWIO_OSU_DQS_FIFO_CFG_ADDR(x), HWIO_OSU_DQS_FIFO_CFG_RMSK)
#define HWIO_OSU_DQS_FIFO_CFG_INM(x, mask)                           \
	in_dword_masked ( HWIO_OSU_DQS_FIFO_CFG_ADDR(x), mask) 
#define HWIO_OSU_DQS_FIFO_CFG_OUT(x, val)                            \
	out_dword( HWIO_OSU_DQS_FIFO_CFG_ADDR(x), val)
#define HWIO_OSU_DQS_FIFO_CFG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_DQS_FIFO_CFG_ADDR(x), mask, val, HWIO_OSU_DQS_FIFO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_DQS_FIFO_CFG_RESET_BMSK                             0x00000001
#define HWIO_OSU_DQS_FIFO_CFG_RESET_SHFT                                    0x0

//// Register PWRS_CTRL ////

#define HWIO_OSU_PWRS_CTRL_ADDR(x)                                   (x+0x00000100)
#define HWIO_OSU_PWRS_CTRL_PHYS(x)                                   (x+0x00000100)
#define HWIO_OSU_PWRS_CTRL_RMSK                                      0x0000ff0f
#define HWIO_OSU_PWRS_CTRL_SHFT                                               0
#define HWIO_OSU_PWRS_CTRL_IN(x)                                     \
	in_dword_masked ( HWIO_OSU_PWRS_CTRL_ADDR(x), HWIO_OSU_PWRS_CTRL_RMSK)
#define HWIO_OSU_PWRS_CTRL_INM(x, mask)                              \
	in_dword_masked ( HWIO_OSU_PWRS_CTRL_ADDR(x), mask) 
#define HWIO_OSU_PWRS_CTRL_OUT(x, val)                               \
	out_dword( HWIO_OSU_PWRS_CTRL_ADDR(x), val)
#define HWIO_OSU_PWRS_CTRL_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_PWRS_CTRL_ADDR(x), mask, val, HWIO_OSU_PWRS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_PWRS_CTRL_RFU_15_11_BMSK                            0x0000f800
#define HWIO_OSU_PWRS_CTRL_RFU_15_11_SHFT                                   0xb

#define HWIO_OSU_PWRS_CTRL_PWRS3_EXIT_STATE_BMSK                     0x00000700
#define HWIO_OSU_PWRS_CTRL_PWRS3_EXIT_STATE_SHFT                            0x8

#define HWIO_OSU_PWRS_CTRL_PWRS_READY_EARLY_OFFSET_BMSK              0x0000000f
#define HWIO_OSU_PWRS_CTRL_PWRS_READY_EARLY_OFFSET_SHFT                     0x0

//// Register PWRS_TIMERS_CTRL ////

#define HWIO_OSU_PWRS_TIMERS_CTRL_ADDR(x)                            (x+0x00000104)
#define HWIO_OSU_PWRS_TIMERS_CTRL_PHYS(x)                            (x+0x00000104)
#define HWIO_OSU_PWRS_TIMERS_CTRL_RMSK                               0xffffffff
#define HWIO_OSU_PWRS_TIMERS_CTRL_SHFT                                        0
#define HWIO_OSU_PWRS_TIMERS_CTRL_IN(x)                              \
	in_dword_masked ( HWIO_OSU_PWRS_TIMERS_CTRL_ADDR(x), HWIO_OSU_PWRS_TIMERS_CTRL_RMSK)
#define HWIO_OSU_PWRS_TIMERS_CTRL_INM(x, mask)                       \
	in_dword_masked ( HWIO_OSU_PWRS_TIMERS_CTRL_ADDR(x), mask) 
#define HWIO_OSU_PWRS_TIMERS_CTRL_OUT(x, val)                        \
	out_dword( HWIO_OSU_PWRS_TIMERS_CTRL_ADDR(x), val)
#define HWIO_OSU_PWRS_TIMERS_CTRL_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_PWRS_TIMERS_CTRL_ADDR(x), mask, val, HWIO_OSU_PWRS_TIMERS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_PWRS_TIMERS_CTRL_RFU_31_24_BMSK                     0xff000000
#define HWIO_OSU_PWRS_TIMERS_CTRL_RFU_31_24_SHFT                           0x18

#define HWIO_OSU_PWRS_TIMERS_CTRL_CA_ACT_PWRS_EXTEND_CYCLES_BMSK     0x00ff0000
#define HWIO_OSU_PWRS_TIMERS_CTRL_CA_ACT_PWRS_EXTEND_CYCLES_SHFT           0x10

#define HWIO_OSU_PWRS_TIMERS_CTRL_RFU_15_8_BMSK                      0x0000ff00
#define HWIO_OSU_PWRS_TIMERS_CTRL_RFU_15_8_SHFT                             0x8

#define HWIO_OSU_PWRS_TIMERS_CTRL_DQ_ACT_PWRS_EXTEND_CYCLES_BMSK     0x000000ff
#define HWIO_OSU_PWRS_TIMERS_CTRL_DQ_ACT_PWRS_EXTEND_CYCLES_SHFT            0x0

//// Register PWRS_m_n_CFG ////

#define HWIO_OSU_PWRS_m_n_CFG_ADDR(base, m, n)                       (base+0x110+0x20*m+0x4*n)
#define HWIO_OSU_PWRS_m_n_CFG_PHYS(base, m, n)                       (base+0x110+0x20*m+0x4*n)
#define HWIO_OSU_PWRS_m_n_CFG_RMSK                                   0x00000001
#define HWIO_OSU_PWRS_m_n_CFG_SHFT                                            0
#define HWIO_OSU_PWRS_m_n_CFG_MAXm                                            3
#define HWIO_OSU_PWRS_m_n_CFG_MAXn                                            3
#define HWIO_OSU_PWRS_m_n_CFG_INI2(base, m, n)                       \
	in_dword_masked ( HWIO_OSU_PWRS_m_n_CFG_ADDR(base, m, n), HWIO_OSU_PWRS_m_n_CFG_RMSK)
#define HWIO_OSU_PWRS_m_n_CFG_INMI2(base, m, n, mask)                \
	in_dword_masked ( HWIO_OSU_PWRS_m_n_CFG_ADDR(base, m, n), mask) 
#define HWIO_OSU_PWRS_m_n_CFG_OUTI2(base, m, n, val)                 \
	out_dword( HWIO_OSU_PWRS_m_n_CFG_ADDR(base, m, n), val)
#define HWIO_OSU_PWRS_m_n_CFG_OUTMI2(base, m, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_PWRS_m_n_CFG_ADDR(base, m, n), mask, val, HWIO_OSU_PWRS_m_n_CFG_INI2(base, m, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_PWRS_m_n_CFG_PWRS_ENABLE_BMSK                       0x00000001
#define HWIO_OSU_PWRS_m_n_CFG_PWRS_ENABLE_SHFT                              0x0

//// Register PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n ////

#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_ADDR(base, m, n) (base+0x210+0x10*m+0x4*n)
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_PHYS(base, m, n) (base+0x210+0x10*m+0x4*n)
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_RMSK             0x000000ff
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_SHFT                      0
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_MAXm                      3
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_MAXn                      3
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_INI2(base, m, n) \
	in_dword_masked ( HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_ADDR(base, m, n), HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_RMSK)
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_INMI2(base, m, n, mask) \
	in_dword_masked ( HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_ADDR(base, m, n), mask) 
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_OUTI2(base, m, n, val) \
	out_dword( HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_ADDR(base, m, n), val)
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_OUTMI2(base, m, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_ADDR(base, m, n), mask, val, HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_INI2(base, m, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_LATENCY_BMSK     0x000000ff
#define HWIO_OSU_PWRS_TRANS_LAT_CFG_CPWRS_m_NPWRS_n_LATENCY_SHFT            0x0

//// Register PWRS_n_ENCODING ////

#define HWIO_OSU_PWRS_n_ENCODING_ADDR(base, n)                       (base+0x300+0x4*n)
#define HWIO_OSU_PWRS_n_ENCODING_PHYS(base, n)                       (base+0x300+0x4*n)
#define HWIO_OSU_PWRS_n_ENCODING_RMSK                                0x000000ff
#define HWIO_OSU_PWRS_n_ENCODING_SHFT                                         0
#define HWIO_OSU_PWRS_n_ENCODING_MAXn                                         3
#define HWIO_OSU_PWRS_n_ENCODING_INI(base, n)                        \
	in_dword_masked ( HWIO_OSU_PWRS_n_ENCODING_ADDR(base, n), HWIO_OSU_PWRS_n_ENCODING_RMSK)
#define HWIO_OSU_PWRS_n_ENCODING_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_OSU_PWRS_n_ENCODING_ADDR(base, n), mask) 
#define HWIO_OSU_PWRS_n_ENCODING_OUTI(base, n, val)                  \
	out_dword( HWIO_OSU_PWRS_n_ENCODING_ADDR(base, n), val)
#define HWIO_OSU_PWRS_n_ENCODING_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_PWRS_n_ENCODING_ADDR(base, n), mask, val, HWIO_OSU_PWRS_n_ENCODING_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_PWRS_n_ENCODING_PWRS_ENCODING_BMSK                  0x000000ff
#define HWIO_OSU_PWRS_n_ENCODING_PWRS_ENCODING_SHFT                         0x0

//// Register TGU_CFG ////

#define HWIO_OSU_TGU_CFG_ADDR(x)                                     (x+0x00000310)
#define HWIO_OSU_TGU_CFG_PHYS(x)                                     (x+0x00000310)
#define HWIO_OSU_TGU_CFG_RMSK                                        0x00000103
#define HWIO_OSU_TGU_CFG_SHFT                                                 0
#define HWIO_OSU_TGU_CFG_IN(x)                                       \
	in_dword_masked ( HWIO_OSU_TGU_CFG_ADDR(x), HWIO_OSU_TGU_CFG_RMSK)
#define HWIO_OSU_TGU_CFG_INM(x, mask)                                \
	in_dword_masked ( HWIO_OSU_TGU_CFG_ADDR(x), mask) 
#define HWIO_OSU_TGU_CFG_OUT(x, val)                                 \
	out_dword( HWIO_OSU_TGU_CFG_ADDR(x), val)
#define HWIO_OSU_TGU_CFG_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TGU_CFG_ADDR(x), mask, val, HWIO_OSU_TGU_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TGU_CFG_ADDR_FLTR_EN_BMSK                           0x00000100
#define HWIO_OSU_TGU_CFG_ADDR_FLTR_EN_SHFT                                  0x8

#define HWIO_OSU_TGU_CFG_SEL_BMSK                                    0x00000003
#define HWIO_OSU_TGU_CFG_SEL_SHFT                                           0x0

//// Register TGU_START_ADDR_CFG0 ////

#define HWIO_OSU_TGU_START_ADDR_CFG0_ADDR(x)                         (x+0x00000314)
#define HWIO_OSU_TGU_START_ADDR_CFG0_PHYS(x)                         (x+0x00000314)
#define HWIO_OSU_TGU_START_ADDR_CFG0_RMSK                            0xffffffff
#define HWIO_OSU_TGU_START_ADDR_CFG0_SHFT                                     0
#define HWIO_OSU_TGU_START_ADDR_CFG0_IN(x)                           \
	in_dword_masked ( HWIO_OSU_TGU_START_ADDR_CFG0_ADDR(x), HWIO_OSU_TGU_START_ADDR_CFG0_RMSK)
#define HWIO_OSU_TGU_START_ADDR_CFG0_INM(x, mask)                    \
	in_dword_masked ( HWIO_OSU_TGU_START_ADDR_CFG0_ADDR(x), mask) 
#define HWIO_OSU_TGU_START_ADDR_CFG0_OUT(x, val)                     \
	out_dword( HWIO_OSU_TGU_START_ADDR_CFG0_ADDR(x), val)
#define HWIO_OSU_TGU_START_ADDR_CFG0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TGU_START_ADDR_CFG0_ADDR(x), mask, val, HWIO_OSU_TGU_START_ADDR_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TGU_START_ADDR_CFG0_MASK_BMSK                       0xffffffff
#define HWIO_OSU_TGU_START_ADDR_CFG0_MASK_SHFT                              0x0

//// Register TGU_START_ADDR_CFG1 ////

#define HWIO_OSU_TGU_START_ADDR_CFG1_ADDR(x)                         (x+0x00000318)
#define HWIO_OSU_TGU_START_ADDR_CFG1_PHYS(x)                         (x+0x00000318)
#define HWIO_OSU_TGU_START_ADDR_CFG1_RMSK                            0xffffffff
#define HWIO_OSU_TGU_START_ADDR_CFG1_SHFT                                     0
#define HWIO_OSU_TGU_START_ADDR_CFG1_IN(x)                           \
	in_dword_masked ( HWIO_OSU_TGU_START_ADDR_CFG1_ADDR(x), HWIO_OSU_TGU_START_ADDR_CFG1_RMSK)
#define HWIO_OSU_TGU_START_ADDR_CFG1_INM(x, mask)                    \
	in_dword_masked ( HWIO_OSU_TGU_START_ADDR_CFG1_ADDR(x), mask) 
#define HWIO_OSU_TGU_START_ADDR_CFG1_OUT(x, val)                     \
	out_dword( HWIO_OSU_TGU_START_ADDR_CFG1_ADDR(x), val)
#define HWIO_OSU_TGU_START_ADDR_CFG1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TGU_START_ADDR_CFG1_ADDR(x), mask, val, HWIO_OSU_TGU_START_ADDR_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TGU_START_ADDR_CFG1_VAL_BMSK                        0xffffffff
#define HWIO_OSU_TGU_START_ADDR_CFG1_VAL_SHFT                               0x0

//// Register TGU_END_ADDR_CFG0 ////

#define HWIO_OSU_TGU_END_ADDR_CFG0_ADDR(x)                           (x+0x0000031c)
#define HWIO_OSU_TGU_END_ADDR_CFG0_PHYS(x)                           (x+0x0000031c)
#define HWIO_OSU_TGU_END_ADDR_CFG0_RMSK                              0xffffffff
#define HWIO_OSU_TGU_END_ADDR_CFG0_SHFT                                       0
#define HWIO_OSU_TGU_END_ADDR_CFG0_IN(x)                             \
	in_dword_masked ( HWIO_OSU_TGU_END_ADDR_CFG0_ADDR(x), HWIO_OSU_TGU_END_ADDR_CFG0_RMSK)
#define HWIO_OSU_TGU_END_ADDR_CFG0_INM(x, mask)                      \
	in_dword_masked ( HWIO_OSU_TGU_END_ADDR_CFG0_ADDR(x), mask) 
#define HWIO_OSU_TGU_END_ADDR_CFG0_OUT(x, val)                       \
	out_dword( HWIO_OSU_TGU_END_ADDR_CFG0_ADDR(x), val)
#define HWIO_OSU_TGU_END_ADDR_CFG0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TGU_END_ADDR_CFG0_ADDR(x), mask, val, HWIO_OSU_TGU_END_ADDR_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TGU_END_ADDR_CFG0_MASK_BMSK                         0xffffffff
#define HWIO_OSU_TGU_END_ADDR_CFG0_MASK_SHFT                                0x0

//// Register TGU_END_ADDR_CFG1 ////

#define HWIO_OSU_TGU_END_ADDR_CFG1_ADDR(x)                           (x+0x00000320)
#define HWIO_OSU_TGU_END_ADDR_CFG1_PHYS(x)                           (x+0x00000320)
#define HWIO_OSU_TGU_END_ADDR_CFG1_RMSK                              0xffffffff
#define HWIO_OSU_TGU_END_ADDR_CFG1_SHFT                                       0
#define HWIO_OSU_TGU_END_ADDR_CFG1_IN(x)                             \
	in_dword_masked ( HWIO_OSU_TGU_END_ADDR_CFG1_ADDR(x), HWIO_OSU_TGU_END_ADDR_CFG1_RMSK)
#define HWIO_OSU_TGU_END_ADDR_CFG1_INM(x, mask)                      \
	in_dword_masked ( HWIO_OSU_TGU_END_ADDR_CFG1_ADDR(x), mask) 
#define HWIO_OSU_TGU_END_ADDR_CFG1_OUT(x, val)                       \
	out_dword( HWIO_OSU_TGU_END_ADDR_CFG1_ADDR(x), val)
#define HWIO_OSU_TGU_END_ADDR_CFG1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TGU_END_ADDR_CFG1_ADDR(x), mask, val, HWIO_OSU_TGU_END_ADDR_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TGU_END_ADDR_CFG1_VAL_BMSK                          0xffffffff
#define HWIO_OSU_TGU_END_ADDR_CFG1_VAL_SHFT                                 0x0

//// Register SPARE_CFG ////

#define HWIO_OSU_SPARE_CFG_ADDR(x)                                   (x+0x000003b0)
#define HWIO_OSU_SPARE_CFG_PHYS(x)                                   (x+0x000003b0)
#define HWIO_OSU_SPARE_CFG_RMSK                                      0xffffffff
#define HWIO_OSU_SPARE_CFG_SHFT                                               0
#define HWIO_OSU_SPARE_CFG_IN(x)                                     \
	in_dword_masked ( HWIO_OSU_SPARE_CFG_ADDR(x), HWIO_OSU_SPARE_CFG_RMSK)
#define HWIO_OSU_SPARE_CFG_INM(x, mask)                              \
	in_dword_masked ( HWIO_OSU_SPARE_CFG_ADDR(x), mask) 
#define HWIO_OSU_SPARE_CFG_OUT(x, val)                               \
	out_dword( HWIO_OSU_SPARE_CFG_ADDR(x), val)
#define HWIO_OSU_SPARE_CFG_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_SPARE_CFG_ADDR(x), mask, val, HWIO_OSU_SPARE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_SPARE_CFG_RFU_31_0_BMSK                             0xffffffff
#define HWIO_OSU_SPARE_CFG_RFU_31_0_SHFT                                    0x0

//// Register SPARE_CFG_1 ////

#define HWIO_OSU_SPARE_CFG_1_ADDR(x)                                 (x+0x000003b4)
#define HWIO_OSU_SPARE_CFG_1_PHYS(x)                                 (x+0x000003b4)
#define HWIO_OSU_SPARE_CFG_1_RMSK                                    0xffffffff
#define HWIO_OSU_SPARE_CFG_1_SHFT                                             0
#define HWIO_OSU_SPARE_CFG_1_IN(x)                                   \
	in_dword_masked ( HWIO_OSU_SPARE_CFG_1_ADDR(x), HWIO_OSU_SPARE_CFG_1_RMSK)
#define HWIO_OSU_SPARE_CFG_1_INM(x, mask)                            \
	in_dword_masked ( HWIO_OSU_SPARE_CFG_1_ADDR(x), mask) 
#define HWIO_OSU_SPARE_CFG_1_OUT(x, val)                             \
	out_dword( HWIO_OSU_SPARE_CFG_1_ADDR(x), val)
#define HWIO_OSU_SPARE_CFG_1_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_SPARE_CFG_1_ADDR(x), mask, val, HWIO_OSU_SPARE_CFG_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_SPARE_CFG_1_RFU_31_0_BMSK                           0xffffffff
#define HWIO_OSU_SPARE_CFG_1_RFU_31_0_SHFT                                  0x0

//// Register IDLE_STATUS ////

#define HWIO_OSU_IDLE_STATUS_ADDR(x)                                 (x+0x00000400)
#define HWIO_OSU_IDLE_STATUS_PHYS(x)                                 (x+0x00000400)
#define HWIO_OSU_IDLE_STATUS_RMSK                                    0x00000003
#define HWIO_OSU_IDLE_STATUS_SHFT                                             0
#define HWIO_OSU_IDLE_STATUS_IN(x)                                   \
	in_dword_masked ( HWIO_OSU_IDLE_STATUS_ADDR(x), HWIO_OSU_IDLE_STATUS_RMSK)
#define HWIO_OSU_IDLE_STATUS_INM(x, mask)                            \
	in_dword_masked ( HWIO_OSU_IDLE_STATUS_ADDR(x), mask) 
#define HWIO_OSU_IDLE_STATUS_OUT(x, val)                             \
	out_dword( HWIO_OSU_IDLE_STATUS_ADDR(x), val)
#define HWIO_OSU_IDLE_STATUS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_IDLE_STATUS_ADDR(x), mask, val, HWIO_OSU_IDLE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_IDLE_STATUS_PWRS_CTRL_IDLE_BMSK                     0x00000002
#define HWIO_OSU_IDLE_STATUS_PWRS_CTRL_IDLE_SHFT                            0x1

#define HWIO_OSU_IDLE_STATUS_CLKON_BMSK                              0x00000001
#define HWIO_OSU_IDLE_STATUS_CLKON_SHFT                                     0x0

//// Register TIMESTAMP_STATUS ////

#define HWIO_OSU_TIMESTAMP_STATUS_ADDR(x)                            (x+0x00000410)
#define HWIO_OSU_TIMESTAMP_STATUS_PHYS(x)                            (x+0x00000410)
#define HWIO_OSU_TIMESTAMP_STATUS_RMSK                               0x0000003f
#define HWIO_OSU_TIMESTAMP_STATUS_SHFT                                        0
#define HWIO_OSU_TIMESTAMP_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_OSU_TIMESTAMP_STATUS_ADDR(x), HWIO_OSU_TIMESTAMP_STATUS_RMSK)
#define HWIO_OSU_TIMESTAMP_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_OSU_TIMESTAMP_STATUS_ADDR(x), mask) 
#define HWIO_OSU_TIMESTAMP_STATUS_OUT(x, val)                        \
	out_dword( HWIO_OSU_TIMESTAMP_STATUS_ADDR(x), val)
#define HWIO_OSU_TIMESTAMP_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_TIMESTAMP_STATUS_ADDR(x), mask, val, HWIO_OSU_TIMESTAMP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_TIMESTAMP_STATUS_TIMESTAMP_VAL_BMSK                 0x0000003f
#define HWIO_OSU_TIMESTAMP_STATUS_TIMESTAMP_VAL_SHFT                        0x0

//// Register DQS_FIFO_STATUS ////

#define HWIO_OSU_DQS_FIFO_STATUS_ADDR(x)                             (x+0x00000418)
#define HWIO_OSU_DQS_FIFO_STATUS_PHYS(x)                             (x+0x00000418)
#define HWIO_OSU_DQS_FIFO_STATUS_RMSK                                0xffffffff
#define HWIO_OSU_DQS_FIFO_STATUS_SHFT                                         0
#define HWIO_OSU_DQS_FIFO_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_OSU_DQS_FIFO_STATUS_ADDR(x), HWIO_OSU_DQS_FIFO_STATUS_RMSK)
#define HWIO_OSU_DQS_FIFO_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_OSU_DQS_FIFO_STATUS_ADDR(x), mask) 
#define HWIO_OSU_DQS_FIFO_STATUS_OUT(x, val)                         \
	out_dword( HWIO_OSU_DQS_FIFO_STATUS_ADDR(x), val)
#define HWIO_OSU_DQS_FIFO_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_DQS_FIFO_STATUS_ADDR(x), mask, val, HWIO_OSU_DQS_FIFO_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_WFULL_BMSK                 0xff000000
#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_WFULL_SHFT                       0x18

#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_RFULL_BMSK                 0x00ff0000
#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_RFULL_SHFT                       0x10

#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_WEMPTY_BMSK                0x0000ff00
#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_WEMPTY_SHFT                       0x8

#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_REMPTY_BMSK                0x000000ff
#define HWIO_OSU_DQS_FIFO_STATUS_DQS_FIFO_REMPTY_SHFT                       0x0

//// Register PWRS_STATUS ////

#define HWIO_OSU_PWRS_STATUS_ADDR(x)                                 (x+0x00000420)
#define HWIO_OSU_PWRS_STATUS_PHYS(x)                                 (x+0x00000420)
#define HWIO_OSU_PWRS_STATUS_RMSK                                    0x000000ff
#define HWIO_OSU_PWRS_STATUS_SHFT                                             0
#define HWIO_OSU_PWRS_STATUS_IN(x)                                   \
	in_dword_masked ( HWIO_OSU_PWRS_STATUS_ADDR(x), HWIO_OSU_PWRS_STATUS_RMSK)
#define HWIO_OSU_PWRS_STATUS_INM(x, mask)                            \
	in_dword_masked ( HWIO_OSU_PWRS_STATUS_ADDR(x), mask) 
#define HWIO_OSU_PWRS_STATUS_OUT(x, val)                             \
	out_dword( HWIO_OSU_PWRS_STATUS_ADDR(x), val)
#define HWIO_OSU_PWRS_STATUS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_OSU_PWRS_STATUS_ADDR(x), mask, val, HWIO_OSU_PWRS_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_OSU_PWRS_STATUS_PWRS_STATUS_BMSK                        0x000000ff
#define HWIO_OSU_PWRS_STATUS_PWRS_STATUS_SHFT                               0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block PERFMON
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register CONFIGURATION_INFO ////

#define HWIO_PERFMON_CONFIGURATION_INFO_ADDR(x)                      (x+0x00000034)
#define HWIO_PERFMON_CONFIGURATION_INFO_PHYS(x)                      (x+0x00000034)
#define HWIO_PERFMON_CONFIGURATION_INFO_RMSK                         0x00ff00ff
#define HWIO_PERFMON_CONFIGURATION_INFO_SHFT                                  0
#define HWIO_PERFMON_CONFIGURATION_INFO_IN(x)                        \
	in_dword_masked ( HWIO_PERFMON_CONFIGURATION_INFO_ADDR(x), HWIO_PERFMON_CONFIGURATION_INFO_RMSK)
#define HWIO_PERFMON_CONFIGURATION_INFO_INM(x, mask)                 \
	in_dword_masked ( HWIO_PERFMON_CONFIGURATION_INFO_ADDR(x), mask) 
#define HWIO_PERFMON_CONFIGURATION_INFO_OUT(x, val)                  \
	out_dword( HWIO_PERFMON_CONFIGURATION_INFO_ADDR(x), val)
#define HWIO_PERFMON_CONFIGURATION_INFO_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_CONFIGURATION_INFO_ADDR(x), mask, val, HWIO_PERFMON_CONFIGURATION_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_CONFIGURATION_INFO_NUM_EVENT_PORTS_BMSK         0x00ff0000
#define HWIO_PERFMON_CONFIGURATION_INFO_NUM_EVENT_PORTS_SHFT               0x10

#define HWIO_PERFMON_CONFIGURATION_INFO_NUM_COUNTERS_BMSK            0x000000ff
#define HWIO_PERFMON_CONFIGURATION_INFO_NUM_COUNTERS_SHFT                   0x0

//// Register ATB_CLOCK_CTRL ////

#define HWIO_PERFMON_ATB_CLOCK_CTRL_ADDR(x)                          (x+0x00000038)
#define HWIO_PERFMON_ATB_CLOCK_CTRL_PHYS(x)                          (x+0x00000038)
#define HWIO_PERFMON_ATB_CLOCK_CTRL_RMSK                             0x00000001
#define HWIO_PERFMON_ATB_CLOCK_CTRL_SHFT                                      0
#define HWIO_PERFMON_ATB_CLOCK_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_PERFMON_ATB_CLOCK_CTRL_ADDR(x), HWIO_PERFMON_ATB_CLOCK_CTRL_RMSK)
#define HWIO_PERFMON_ATB_CLOCK_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_PERFMON_ATB_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_PERFMON_ATB_CLOCK_CTRL_OUT(x, val)                      \
	out_dword( HWIO_PERFMON_ATB_CLOCK_CTRL_ADDR(x), val)
#define HWIO_PERFMON_ATB_CLOCK_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_ATB_CLOCK_CTRL_ADDR(x), mask, val, HWIO_PERFMON_ATB_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_ATB_CLOCK_CTRL_ATB_CLOCK_GATING_EN_BMSK         0x00000001
#define HWIO_PERFMON_ATB_CLOCK_CTRL_ATB_CLOCK_GATING_EN_SHFT                0x0

//// Register CORE_CLOCK_CTRL ////

#define HWIO_PERFMON_CORE_CLOCK_CTRL_ADDR(x)                         (x+0x0000003c)
#define HWIO_PERFMON_CORE_CLOCK_CTRL_PHYS(x)                         (x+0x0000003c)
#define HWIO_PERFMON_CORE_CLOCK_CTRL_RMSK                            0x00000001
#define HWIO_PERFMON_CORE_CLOCK_CTRL_SHFT                                     0
#define HWIO_PERFMON_CORE_CLOCK_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_PERFMON_CORE_CLOCK_CTRL_ADDR(x), HWIO_PERFMON_CORE_CLOCK_CTRL_RMSK)
#define HWIO_PERFMON_CORE_CLOCK_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_PERFMON_CORE_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_PERFMON_CORE_CLOCK_CTRL_OUT(x, val)                     \
	out_dword( HWIO_PERFMON_CORE_CLOCK_CTRL_ADDR(x), val)
#define HWIO_PERFMON_CORE_CLOCK_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_CORE_CLOCK_CTRL_ADDR(x), mask, val, HWIO_PERFMON_CORE_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_CORE_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK       0x00000001
#define HWIO_PERFMON_CORE_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT              0x0

//// Register ATB_MODE ////

#define HWIO_PERFMON_ATB_MODE_ADDR(x)                                (x+0x00000040)
#define HWIO_PERFMON_ATB_MODE_PHYS(x)                                (x+0x00000040)
#define HWIO_PERFMON_ATB_MODE_RMSK                                   0x807f8003
#define HWIO_PERFMON_ATB_MODE_SHFT                                            0
#define HWIO_PERFMON_ATB_MODE_IN(x)                                  \
	in_dword_masked ( HWIO_PERFMON_ATB_MODE_ADDR(x), HWIO_PERFMON_ATB_MODE_RMSK)
#define HWIO_PERFMON_ATB_MODE_INM(x, mask)                           \
	in_dword_masked ( HWIO_PERFMON_ATB_MODE_ADDR(x), mask) 
#define HWIO_PERFMON_ATB_MODE_OUT(x, val)                            \
	out_dword( HWIO_PERFMON_ATB_MODE_ADDR(x), val)
#define HWIO_PERFMON_ATB_MODE_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_ATB_MODE_ADDR(x), mask, val, HWIO_PERFMON_ATB_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_ATB_MODE_ATB_EN_BMSK                            0x80000000
#define HWIO_PERFMON_ATB_MODE_ATB_EN_SHFT                                  0x1f

#define HWIO_PERFMON_ATB_MODE_ATB_ATID_BMSK                          0x007f0000
#define HWIO_PERFMON_ATB_MODE_ATB_ATID_SHFT                                0x10

#define HWIO_PERFMON_ATB_MODE_MONITOR_EN_BMSK                        0x00008000
#define HWIO_PERFMON_ATB_MODE_MONITOR_EN_SHFT                               0xf

#define HWIO_PERFMON_ATB_MODE_MONITOR_MODE_BMSK                      0x00000003
#define HWIO_PERFMON_ATB_MODE_MONITOR_MODE_SHFT                             0x0
#define HWIO_PERFMON_ATB_MODE_MONITOR_MODE_MANUAL_MODE_FVAL                0x0u
#define HWIO_PERFMON_ATB_MODE_MONITOR_MODE_TIMED_MODE_FVAL                 0x1u
#define HWIO_PERFMON_ATB_MODE_MONITOR_MODE_EXTERNAL_TRIGGER_MODE_FVAL       0x2u

//// Register DUMP ////

#define HWIO_PERFMON_DUMP_ADDR(x)                                    (x+0x00000048)
#define HWIO_PERFMON_DUMP_PHYS(x)                                    (x+0x00000048)
#define HWIO_PERFMON_DUMP_RMSK                                       0x00000001
#define HWIO_PERFMON_DUMP_SHFT                                                0
#define HWIO_PERFMON_DUMP_IN(x)                                      \
	in_dword_masked ( HWIO_PERFMON_DUMP_ADDR(x), HWIO_PERFMON_DUMP_RMSK)
#define HWIO_PERFMON_DUMP_INM(x, mask)                               \
	in_dword_masked ( HWIO_PERFMON_DUMP_ADDR(x), mask) 
#define HWIO_PERFMON_DUMP_OUT(x, val)                                \
	out_dword( HWIO_PERFMON_DUMP_ADDR(x), val)
#define HWIO_PERFMON_DUMP_OUTM(x, mask, val)                         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_DUMP_ADDR(x), mask, val, HWIO_PERFMON_DUMP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_DUMP_MONITOR_DUMP_BMSK                          0x00000001
#define HWIO_PERFMON_DUMP_MONITOR_DUMP_SHFT                                 0x0

//// Register TIMED_MODE_INTERVAL_REG ////

#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x)                 (x+0x0000004c)
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_PHYS(x)                 (x+0x0000004c)
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_RMSK                    0xffffffff
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_SHFT                             0
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_IN(x)                   \
	in_dword_masked ( HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_RMSK)
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_INM(x, mask)            \
	in_dword_masked ( HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), mask) 
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_OUT(x, val)             \
	out_dword( HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), val)
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_ADDR(x), mask, val, HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_INTERVAL_BMSK           0xffffffff
#define HWIO_PERFMON_TIMED_MODE_INTERVAL_REG_INTERVAL_SHFT                  0x0

//// Register TIMED_MODE_ITERATIONS_REG ////

#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x)               (x+0x00000050)
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_PHYS(x)               (x+0x00000050)
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_RMSK                  0x0000ffff
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_SHFT                           0
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_IN(x)                 \
	in_dword_masked ( HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_RMSK)
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_INM(x, mask)          \
	in_dword_masked ( HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), mask) 
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_OUT(x, val)           \
	out_dword( HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), val)
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ADDR(x), mask, val, HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ITERATIONS_BMSK       0x0000ffff
#define HWIO_PERFMON_TIMED_MODE_ITERATIONS_REG_ITERATIONS_SHFT              0x0

//// Register STATUS ////

#define HWIO_PERFMON_STATUS_ADDR(x)                                  (x+0x00000054)
#define HWIO_PERFMON_STATUS_PHYS(x)                                  (x+0x00000054)
#define HWIO_PERFMON_STATUS_RMSK                                     0x33330003
#define HWIO_PERFMON_STATUS_SHFT                                              0
#define HWIO_PERFMON_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_PERFMON_STATUS_ADDR(x), HWIO_PERFMON_STATUS_RMSK)
#define HWIO_PERFMON_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_PERFMON_STATUS_ADDR(x), mask) 
#define HWIO_PERFMON_STATUS_OUT(x, val)                              \
	out_dword( HWIO_PERFMON_STATUS_ADDR(x), val)
#define HWIO_PERFMON_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_STATUS_ADDR(x), mask, val, HWIO_PERFMON_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_STATUS_TRIGGER_OUT_ACK_BMSK                     0x30000000
#define HWIO_PERFMON_STATUS_TRIGGER_OUT_ACK_SHFT                           0x1c

#define HWIO_PERFMON_STATUS_TRIGGER_OUT_BMSK                         0x03000000
#define HWIO_PERFMON_STATUS_TRIGGER_OUT_SHFT                               0x18

#define HWIO_PERFMON_STATUS_TRIGGER_IN_ACK_BMSK                      0x00300000
#define HWIO_PERFMON_STATUS_TRIGGER_IN_ACK_SHFT                            0x14

#define HWIO_PERFMON_STATUS_TRIGGER_IN_BMSK                          0x00030000
#define HWIO_PERFMON_STATUS_TRIGGER_IN_SHFT                                0x10

#define HWIO_PERFMON_STATUS_ATB_ACTIVE_BMSK                          0x00000002
#define HWIO_PERFMON_STATUS_ATB_ACTIVE_SHFT                                 0x1

#define HWIO_PERFMON_STATUS_MONITORING_ACTIVE_BMSK                   0x00000001
#define HWIO_PERFMON_STATUS_MONITORING_ACTIVE_SHFT                          0x0

//// Register COUNTER_n_CONFIG ////

#define HWIO_PERFMON_COUNTER_n_CONFIG_ADDR(base, n)                  (base+0x60+0x4*n)
#define HWIO_PERFMON_COUNTER_n_CONFIG_PHYS(base, n)                  (base+0x60+0x4*n)
#define HWIO_PERFMON_COUNTER_n_CONFIG_RMSK                           0xf11f000f
#define HWIO_PERFMON_COUNTER_n_CONFIG_SHFT                                    0
#define HWIO_PERFMON_COUNTER_n_CONFIG_MAXn                                   15
#define HWIO_PERFMON_COUNTER_n_CONFIG_INI(base, n)                   \
	in_dword_masked ( HWIO_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), HWIO_PERFMON_COUNTER_n_CONFIG_RMSK)
#define HWIO_PERFMON_COUNTER_n_CONFIG_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), mask) 
#define HWIO_PERFMON_COUNTER_n_CONFIG_OUTI(base, n, val)             \
	out_dword( HWIO_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), val)
#define HWIO_PERFMON_COUNTER_n_CONFIG_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_COUNTER_n_CONFIG_ADDR(base, n), mask, val, HWIO_PERFMON_COUNTER_n_CONFIG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_ENABLE_BMSK           0x80000000
#define HWIO_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_ENABLE_SHFT                 0x1f

#define HWIO_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_DUMP_BMSK             0x40000000
#define HWIO_PERFMON_COUNTER_n_CONFIG_CLEAR_ON_DUMP_SHFT                   0x1e

#define HWIO_PERFMON_COUNTER_n_CONFIG_FREEZE_ON_SATURATE_BMSK        0x20000000
#define HWIO_PERFMON_COUNTER_n_CONFIG_FREEZE_ON_SATURATE_SHFT              0x1d

#define HWIO_PERFMON_COUNTER_n_CONFIG_CHAINING_EN_BMSK               0x10000000
#define HWIO_PERFMON_COUNTER_n_CONFIG_CHAINING_EN_SHFT                     0x1c

#define HWIO_PERFMON_COUNTER_n_CONFIG_COUNT_CLOCK_EVENT_BMSK         0x01000000
#define HWIO_PERFMON_COUNTER_n_CONFIG_COUNT_CLOCK_EVENT_SHFT               0x18

#define HWIO_PERFMON_COUNTER_n_CONFIG_EVENT_SELECT_BMSK              0x001f0000
#define HWIO_PERFMON_COUNTER_n_CONFIG_EVENT_SELECT_SHFT                    0x10

#define HWIO_PERFMON_COUNTER_n_CONFIG_EVENT_PORT_SELECT_BMSK         0x0000000f
#define HWIO_PERFMON_COUNTER_n_CONFIG_EVENT_PORT_SELECT_SHFT                0x0

//// Register COUNTER_n_VALUE ////

#define HWIO_PERFMON_COUNTER_n_VALUE_ADDR(base, n)                   (base+0xA0+0x4*n)
#define HWIO_PERFMON_COUNTER_n_VALUE_PHYS(base, n)                   (base+0xA0+0x4*n)
#define HWIO_PERFMON_COUNTER_n_VALUE_RMSK                            0xffffffff
#define HWIO_PERFMON_COUNTER_n_VALUE_SHFT                                     0
#define HWIO_PERFMON_COUNTER_n_VALUE_MAXn                                    15
#define HWIO_PERFMON_COUNTER_n_VALUE_INI(base, n)                    \
	in_dword_masked ( HWIO_PERFMON_COUNTER_n_VALUE_ADDR(base, n), HWIO_PERFMON_COUNTER_n_VALUE_RMSK)
#define HWIO_PERFMON_COUNTER_n_VALUE_INMI(base, n, mask)             \
	in_dword_masked ( HWIO_PERFMON_COUNTER_n_VALUE_ADDR(base, n), mask) 
#define HWIO_PERFMON_COUNTER_n_VALUE_OUTI(base, n, val)              \
	out_dword( HWIO_PERFMON_COUNTER_n_VALUE_ADDR(base, n), val)
#define HWIO_PERFMON_COUNTER_n_VALUE_OUTMI(base, n, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_COUNTER_n_VALUE_ADDR(base, n), mask, val, HWIO_PERFMON_COUNTER_n_VALUE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_COUNTER_n_VALUE_COUNTER_BMSK                    0xffffffff
#define HWIO_PERFMON_COUNTER_n_VALUE_COUNTER_SHFT                           0x0

//// Register COUNTER_n_OVERFLOW ////

#define HWIO_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n)                (base+0xE0+0x4*n)
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_PHYS(base, n)                (base+0xE0+0x4*n)
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_RMSK                         0x80000000
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_SHFT                                 31
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_MAXn                                 15
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_INI(base, n)                 \
	in_dword_masked ( HWIO_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), HWIO_PERFMON_COUNTER_n_OVERFLOW_RMSK)
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), mask) 
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_OUTI(base, n, val)           \
	out_dword( HWIO_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), val)
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_COUNTER_n_OVERFLOW_ADDR(base, n), mask, val, HWIO_PERFMON_COUNTER_n_OVERFLOW_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_COUNTER_n_OVERFLOW_OVERFLOW_BMSK                0x80000000
#define HWIO_PERFMON_COUNTER_n_OVERFLOW_OVERFLOW_SHFT                      0x1f

//// Register PG_STATS_FILTER_CFG ////

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_ADDR(x)                     (x+0x00000200)
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_PHYS(x)                     (x+0x00000200)
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_RMSK                        0xffffffff
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_SHFT                                 0
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_IN(x)                       \
	in_dword_masked ( HWIO_PERFMON_PG_STATS_FILTER_CFG_ADDR(x), HWIO_PERFMON_PG_STATS_FILTER_CFG_RMSK)
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_PERFMON_PG_STATS_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_OUT(x, val)                 \
	out_dword( HWIO_PERFMON_PG_STATS_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_PG_STATS_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_PG_STATS_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_RANK_BANK_MATCH_BMSK        0xffff0000
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_RANK_BANK_MATCH_SHFT              0x10

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_AREQP_MATCH_BMSK            0x0000ff00
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_AREQP_MATCH_SHFT                   0x8

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_RFU_7_4_BMSK                0x000000f0
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_RFU_7_4_SHFT                       0x4

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_AWRITE_MASK_BMSK            0x00000008
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_AWRITE_MASK_SHFT                   0x3

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_AWRITE_MATCH_BMSK           0x00000004
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_AWRITE_MATCH_SHFT                  0x2

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_APROFILINGTAG_MASK_BMSK     0x00000002
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_APROFILINGTAG_MASK_SHFT            0x1

#define HWIO_PERFMON_PG_STATS_FILTER_CFG_APROFILINGTAG_MATCH_BMSK    0x00000001
#define HWIO_PERFMON_PG_STATS_FILTER_CFG_APROFILINGTAG_MATCH_SHFT           0x0

//// Register CQ_OCC_FILTER_CFG ////

#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_ADDR(x)                       (x+0x00000204)
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_PHYS(x)                       (x+0x00000204)
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_RMSK                          0x00003fff
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_SHFT                                   0
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_IN(x)                         \
	in_dword_masked ( HWIO_PERFMON_CQ_OCC_FILTER_CFG_ADDR(x), HWIO_PERFMON_CQ_OCC_FILTER_CFG_RMSK)
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_PERFMON_CQ_OCC_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_OUT(x, val)                   \
	out_dword( HWIO_PERFMON_CQ_OCC_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_CQ_OCC_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_CQ_OCC_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_WRCQ_THRESHOLD_BMSK           0x00003f00
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_WRCQ_THRESHOLD_SHFT                  0x8

#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_RFU_7_6_BMSK                  0x000000c0
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_RFU_7_6_SHFT                         0x6

#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_RDCQ_THRESHOLD_BMSK           0x0000003f
#define HWIO_PERFMON_CQ_OCC_FILTER_CFG_RDCQ_THRESHOLD_SHFT                  0x0

//// Register LAT_FILTER_CFG ////

#define HWIO_PERFMON_LAT_FILTER_CFG_ADDR(x)                          (x+0x00000208)
#define HWIO_PERFMON_LAT_FILTER_CFG_PHYS(x)                          (x+0x00000208)
#define HWIO_PERFMON_LAT_FILTER_CFG_RMSK                             0xffffffff
#define HWIO_PERFMON_LAT_FILTER_CFG_SHFT                                      0
#define HWIO_PERFMON_LAT_FILTER_CFG_IN(x)                            \
	in_dword_masked ( HWIO_PERFMON_LAT_FILTER_CFG_ADDR(x), HWIO_PERFMON_LAT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_LAT_FILTER_CFG_INM(x, mask)                     \
	in_dword_masked ( HWIO_PERFMON_LAT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_LAT_FILTER_CFG_OUT(x, val)                      \
	out_dword( HWIO_PERFMON_LAT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_LAT_FILTER_CFG_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_LAT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_LAT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_LAT_FILTER_CFG_RANK_BANK_MATCH_BMSK             0xffff0000
#define HWIO_PERFMON_LAT_FILTER_CFG_RANK_BANK_MATCH_SHFT                   0x10

#define HWIO_PERFMON_LAT_FILTER_CFG_AREQP_MATCH_BMSK                 0x0000ff00
#define HWIO_PERFMON_LAT_FILTER_CFG_AREQP_MATCH_SHFT                        0x8

#define HWIO_PERFMON_LAT_FILTER_CFG_RFU_7_2_BMSK                     0x000000fc
#define HWIO_PERFMON_LAT_FILTER_CFG_RFU_7_2_SHFT                            0x2

#define HWIO_PERFMON_LAT_FILTER_CFG_APROFILINGTAG_MASK_BMSK          0x00000002
#define HWIO_PERFMON_LAT_FILTER_CFG_APROFILINGTAG_MASK_SHFT                 0x1

#define HWIO_PERFMON_LAT_FILTER_CFG_APROFILINGTAG_MATCH_BMSK         0x00000001
#define HWIO_PERFMON_LAT_FILTER_CFG_APROFILINGTAG_MATCH_SHFT                0x0

//// Register CBU_RDCMD_EVENT_FILTER_CFG ////

#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_ADDR(x)              (x+0x0000020c)
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_PHYS(x)              (x+0x0000020c)
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_RMSK                 0xffffffff
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_SHFT                          0
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_IN(x)                \
	in_dword_masked ( HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_ADDR(x), HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_OUT(x, val)          \
	out_dword( HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_BMSK 0xffff0000
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_SHFT       0x10

#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_AREQP_MATCH_BMSK     0x0000ff00
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_AREQP_MATCH_SHFT            0x8

#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_RFU_7_2_BMSK         0x000000fc
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_RFU_7_2_SHFT                0x2

#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_APROFILINGTAG_MASK_BMSK 0x00000002
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_APROFILINGTAG_MASK_SHFT        0x1

#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_BMSK 0x00000001
#define HWIO_PERFMON_CBU_RDCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_SHFT        0x0

//// Register CBU_WRCMD_EVENT_FILTER_CFG ////

#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_ADDR(x)              (x+0x00000210)
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_PHYS(x)              (x+0x00000210)
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_RMSK                 0xffffffff
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_SHFT                          0
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_IN(x)                \
	in_dword_masked ( HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_ADDR(x), HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_OUT(x, val)          \
	out_dword( HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_BMSK 0xffff0000
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_SHFT       0x10

#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_AREQP_MATCH_BMSK     0x0000ff00
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_AREQP_MATCH_SHFT            0x8

#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_RFU_7_2_BMSK         0x000000fc
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_RFU_7_2_SHFT                0x2

#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_APROFILINGTAG_MASK_BMSK 0x00000002
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_APROFILINGTAG_MASK_SHFT        0x1

#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_BMSK 0x00000001
#define HWIO_PERFMON_CBU_WRCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_SHFT        0x0

//// Register EFF_FILTER_CFG ////

#define HWIO_PERFMON_EFF_FILTER_CFG_ADDR(x)                          (x+0x00000300)
#define HWIO_PERFMON_EFF_FILTER_CFG_PHYS(x)                          (x+0x00000300)
#define HWIO_PERFMON_EFF_FILTER_CFG_RMSK                             0x00000001
#define HWIO_PERFMON_EFF_FILTER_CFG_SHFT                                      0
#define HWIO_PERFMON_EFF_FILTER_CFG_IN(x)                            \
	in_dword_masked ( HWIO_PERFMON_EFF_FILTER_CFG_ADDR(x), HWIO_PERFMON_EFF_FILTER_CFG_RMSK)
#define HWIO_PERFMON_EFF_FILTER_CFG_INM(x, mask)                     \
	in_dword_masked ( HWIO_PERFMON_EFF_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_EFF_FILTER_CFG_OUT(x, val)                      \
	out_dword( HWIO_PERFMON_EFF_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_EFF_FILTER_CFG_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_EFF_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_EFF_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_EFF_FILTER_CFG_ACH_MATCH_BMSK                   0x00000001
#define HWIO_PERFMON_EFF_FILTER_CFG_ACH_MATCH_SHFT                          0x0

//// Register RD_BW_FILTER_CFG ////

#define HWIO_PERFMON_RD_BW_FILTER_CFG_ADDR(x)                        (x+0x00000304)
#define HWIO_PERFMON_RD_BW_FILTER_CFG_PHYS(x)                        (x+0x00000304)
#define HWIO_PERFMON_RD_BW_FILTER_CFG_RMSK                           0x0000fff1
#define HWIO_PERFMON_RD_BW_FILTER_CFG_SHFT                                    0
#define HWIO_PERFMON_RD_BW_FILTER_CFG_IN(x)                          \
	in_dword_masked ( HWIO_PERFMON_RD_BW_FILTER_CFG_ADDR(x), HWIO_PERFMON_RD_BW_FILTER_CFG_RMSK)
#define HWIO_PERFMON_RD_BW_FILTER_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_PERFMON_RD_BW_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_RD_BW_FILTER_CFG_OUT(x, val)                    \
	out_dword( HWIO_PERFMON_RD_BW_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_RD_BW_FILTER_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_RD_BW_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_RD_BW_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_RD_BW_FILTER_CFG_AREQP_MATCH_BMSK               0x0000ff00
#define HWIO_PERFMON_RD_BW_FILTER_CFG_AREQP_MATCH_SHFT                      0x8

#define HWIO_PERFMON_RD_BW_FILTER_CFG_RFU_7_6_BMSK                   0x000000c0
#define HWIO_PERFMON_RD_BW_FILTER_CFG_RFU_7_6_SHFT                          0x6

#define HWIO_PERFMON_RD_BW_FILTER_CFG_RANK_MATCH_BMSK                0x00000030
#define HWIO_PERFMON_RD_BW_FILTER_CFG_RANK_MATCH_SHFT                       0x4

#define HWIO_PERFMON_RD_BW_FILTER_CFG_APROFILINGTAG_MATCH_BMSK       0x00000001
#define HWIO_PERFMON_RD_BW_FILTER_CFG_APROFILINGTAG_MATCH_SHFT              0x0

//// Register WR_BW_FILTER_CFG ////

#define HWIO_PERFMON_WR_BW_FILTER_CFG_ADDR(x)                        (x+0x00000308)
#define HWIO_PERFMON_WR_BW_FILTER_CFG_PHYS(x)                        (x+0x00000308)
#define HWIO_PERFMON_WR_BW_FILTER_CFG_RMSK                           0x0000fff1
#define HWIO_PERFMON_WR_BW_FILTER_CFG_SHFT                                    0
#define HWIO_PERFMON_WR_BW_FILTER_CFG_IN(x)                          \
	in_dword_masked ( HWIO_PERFMON_WR_BW_FILTER_CFG_ADDR(x), HWIO_PERFMON_WR_BW_FILTER_CFG_RMSK)
#define HWIO_PERFMON_WR_BW_FILTER_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_PERFMON_WR_BW_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_WR_BW_FILTER_CFG_OUT(x, val)                    \
	out_dword( HWIO_PERFMON_WR_BW_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_WR_BW_FILTER_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_WR_BW_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_WR_BW_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_WR_BW_FILTER_CFG_AREQP_MATCH_BMSK               0x0000ff00
#define HWIO_PERFMON_WR_BW_FILTER_CFG_AREQP_MATCH_SHFT                      0x8

#define HWIO_PERFMON_WR_BW_FILTER_CFG_RFU_7_6_BMSK                   0x000000c0
#define HWIO_PERFMON_WR_BW_FILTER_CFG_RFU_7_6_SHFT                          0x6

#define HWIO_PERFMON_WR_BW_FILTER_CFG_RANK_MATCH_BMSK                0x00000030
#define HWIO_PERFMON_WR_BW_FILTER_CFG_RANK_MATCH_SHFT                       0x4

#define HWIO_PERFMON_WR_BW_FILTER_CFG_APROFILINGTAG_MATCH_BMSK       0x00000001
#define HWIO_PERFMON_WR_BW_FILTER_CFG_APROFILINGTAG_MATCH_SHFT              0x0

//// Register MEM_SPM_FILTER_CFG ////

#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_ADDR(x)                      (x+0x0000030c)
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_PHYS(x)                      (x+0x0000030c)
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_RMSK                         0x00000003
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_SHFT                                  0
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_IN(x)                        \
	in_dword_masked ( HWIO_PERFMON_MEM_SPM_FILTER_CFG_ADDR(x), HWIO_PERFMON_MEM_SPM_FILTER_CFG_RMSK)
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_PERFMON_MEM_SPM_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_OUT(x, val)                  \
	out_dword( HWIO_PERFMON_MEM_SPM_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_MEM_SPM_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_MEM_SPM_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_RANK_MATCH_BMSK              0x00000003
#define HWIO_PERFMON_MEM_SPM_FILTER_CFG_RANK_MATCH_SHFT                     0x0

//// Register MEM_WRCMD_EVENT_FILTER_CFG ////

#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_ADDR(x)              (x+0x00000310)
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_PHYS(x)              (x+0x00000310)
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_RMSK                 0xffffff09
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_SHFT                          0
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_IN(x)                \
	in_dword_masked ( HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_ADDR(x), HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_OUT(x, val)          \
	out_dword( HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_BMSK 0xffff0000
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_SHFT       0x10

#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_AREQP_MATCH_BMSK     0x0000ff00
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_AREQP_MATCH_SHFT            0x8

#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_AUTOPRE_MATCH_BMSK   0x00000008
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_AUTOPRE_MATCH_SHFT          0x3

#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_BMSK 0x00000001
#define HWIO_PERFMON_MEM_WRCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_SHFT        0x0

//// Register MEM_RDCMD_EVENT_FILTER_CFG ////

#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_ADDR(x)              (x+0x00000314)
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_PHYS(x)              (x+0x00000314)
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_RMSK                 0xffffff09
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_SHFT                          0
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_IN(x)                \
	in_dword_masked ( HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_ADDR(x), HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_OUT(x, val)          \
	out_dword( HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_BMSK 0xffff0000
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_SHFT       0x10

#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_AREQP_MATCH_BMSK     0x0000ff00
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_AREQP_MATCH_SHFT            0x8

#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_AUTOPRE_MATCH_BMSK   0x00000008
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_AUTOPRE_MATCH_SHFT          0x3

#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_BMSK 0x00000001
#define HWIO_PERFMON_MEM_RDCMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_SHFT        0x0

//// Register MEM_CMD_EVENT_FILTER_CFG ////

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_ADDR(x)                (x+0x00000318)
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_PHYS(x)                (x+0x00000318)
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RMSK                   0xffffffff
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_SHFT                            0
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_IN(x)                  \
	in_dword_masked ( HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_ADDR(x), HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_OUT(x, val)            \
	out_dword( HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_BMSK   0xffff0000
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_SHFT         0x10

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_AREQP_MATCH_BMSK       0x0000ff00
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_AREQP_MATCH_SHFT              0x8

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RANK_MASK_BMSK         0x000000c0
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RANK_MASK_SHFT                0x6

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RANK_MATCH_BMSK        0x00000030
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_RANK_MATCH_SHFT               0x4

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_PL_MATCH_BMSK          0x00000008
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_PL_MATCH_SHFT                 0x3

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_AWRITE_MASK_BMSK       0x00000004
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_AWRITE_MASK_SHFT              0x2

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_AWRITE_MATCH_BMSK      0x00000002
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_AWRITE_MATCH_SHFT             0x1

#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_BMSK 0x00000001
#define HWIO_PERFMON_MEM_CMD_EVENT_FILTER_CFG_APROFILINGTAG_MATCH_SHFT        0x0

//// Register RCH_OCC_FILTER_CFG ////

#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_ADDR(x)                      (x+0x0000031c)
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_PHYS(x)                      (x+0x0000031c)
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RMSK                         0x07ffffff
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_SHFT                                  0
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_IN(x)                        \
	in_dword_masked ( HWIO_PERFMON_RCH_OCC_FILTER_CFG_ADDR(x), HWIO_PERFMON_RCH_OCC_FILTER_CFG_RMSK)
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_PERFMON_RCH_OCC_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_OUT(x, val)                  \
	out_dword( HWIO_PERFMON_RCH_OCC_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_RCH_OCC_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_RCH_OCC_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_QUEUE_MATCH_BMSK             0x07000000
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_QUEUE_MATCH_SHFT                   0x18

#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RCH_CTRL_THRESHOLD_BMSK      0x00ff0000
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RCH_CTRL_THRESHOLD_SHFT            0x10

#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RCH_DATA_THRESHOLD_BMSK      0x0000ff00
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RCH_DATA_THRESHOLD_SHFT             0x8

#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RD_OUTSTAND_THRESHOLD_BMSK   0x000000ff
#define HWIO_PERFMON_RCH_OCC_FILTER_CFG_RD_OUTSTAND_THRESHOLD_SHFT          0x0

//// Register RW_SWITCH_FILTER_CFG ////

#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_ADDR(x)                    (x+0x00000320)
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_PHYS(x)                    (x+0x00000320)
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_RMSK                       0x00000003
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_SHFT                                0
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_IN(x)                      \
	in_dword_masked ( HWIO_PERFMON_RW_SWITCH_FILTER_CFG_ADDR(x), HWIO_PERFMON_RW_SWITCH_FILTER_CFG_RMSK)
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_PERFMON_RW_SWITCH_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_OUT(x, val)                \
	out_dword( HWIO_PERFMON_RW_SWITCH_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_RW_SWITCH_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_RW_SWITCH_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_RANK_MATCH_BMSK            0x00000003
#define HWIO_PERFMON_RW_SWITCH_FILTER_CFG_RANK_MATCH_SHFT                   0x0

//// Register ARB_FILTER_CFG ////

#define HWIO_PERFMON_ARB_FILTER_CFG_ADDR(x)                          (x+0x00000324)
#define HWIO_PERFMON_ARB_FILTER_CFG_PHYS(x)                          (x+0x00000324)
#define HWIO_PERFMON_ARB_FILTER_CFG_RMSK                             0xffffffff
#define HWIO_PERFMON_ARB_FILTER_CFG_SHFT                                      0
#define HWIO_PERFMON_ARB_FILTER_CFG_IN(x)                            \
	in_dword_masked ( HWIO_PERFMON_ARB_FILTER_CFG_ADDR(x), HWIO_PERFMON_ARB_FILTER_CFG_RMSK)
#define HWIO_PERFMON_ARB_FILTER_CFG_INM(x, mask)                     \
	in_dword_masked ( HWIO_PERFMON_ARB_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_ARB_FILTER_CFG_OUT(x, val)                      \
	out_dword( HWIO_PERFMON_ARB_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_ARB_FILTER_CFG_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_ARB_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_ARB_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_ARB_FILTER_CFG_RANK_BANK_MATCH_BMSK             0xffff0000
#define HWIO_PERFMON_ARB_FILTER_CFG_RANK_BANK_MATCH_SHFT                   0x10

#define HWIO_PERFMON_ARB_FILTER_CFG_AREQP_MATCH_BMSK                 0x0000ff00
#define HWIO_PERFMON_ARB_FILTER_CFG_AREQP_MATCH_SHFT                        0x8

#define HWIO_PERFMON_ARB_FILTER_CFG_ARBITER_MATCH_BMSK               0x000000e0
#define HWIO_PERFMON_ARB_FILTER_CFG_ARBITER_MATCH_SHFT                      0x5

#define HWIO_PERFMON_ARB_FILTER_CFG_RANK_MATCH_BMSK                  0x00000018
#define HWIO_PERFMON_ARB_FILTER_CFG_RANK_MATCH_SHFT                         0x3

#define HWIO_PERFMON_ARB_FILTER_CFG_AWRITE_MASK_BMSK                 0x00000004
#define HWIO_PERFMON_ARB_FILTER_CFG_AWRITE_MASK_SHFT                        0x2

#define HWIO_PERFMON_ARB_FILTER_CFG_AWRITE_MATCH_BMSK                0x00000002
#define HWIO_PERFMON_ARB_FILTER_CFG_AWRITE_MATCH_SHFT                       0x1

#define HWIO_PERFMON_ARB_FILTER_CFG_APROFILINGTAG_MATCH_BMSK         0x00000001
#define HWIO_PERFMON_ARB_FILTER_CFG_APROFILINGTAG_MATCH_SHFT                0x0

//// Register QFI_SPM_FILTER_CFG ////

#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_ADDR(x)                      (x+0x00000400)
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_PHYS(x)                      (x+0x00000400)
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_RMSK                         0x0000331f
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_SHFT                                  0
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_IN(x)                        \
	in_dword_masked ( HWIO_PERFMON_QFI_SPM_FILTER_CFG_ADDR(x), HWIO_PERFMON_QFI_SPM_FILTER_CFG_RMSK)
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_PERFMON_QFI_SPM_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_OUT(x, val)                  \
	out_dword( HWIO_PERFMON_QFI_SPM_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_QFI_SPM_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_QFI_SPM_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_RANK_MATCH_BMSK              0x00003000
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_RANK_MATCH_SHFT                     0xc

#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_RANK_MASK_BMSK               0x00000300
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_RANK_MASK_SHFT                      0x8

#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_PWRS_MATCH_BMSK              0x0000001f
#define HWIO_PERFMON_QFI_SPM_FILTER_CFG_PWRS_MATCH_SHFT                     0x0

//// Register MC_SPM_FILTER_CFG ////

#define HWIO_PERFMON_MC_SPM_FILTER_CFG_ADDR(x)                       (x+0x00000404)
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_PHYS(x)                       (x+0x00000404)
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RMSK                          0x00000777
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_SHFT                                   0
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_IN(x)                         \
	in_dword_masked ( HWIO_PERFMON_MC_SPM_FILTER_CFG_ADDR(x), HWIO_PERFMON_MC_SPM_FILTER_CFG_RMSK)
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_PERFMON_MC_SPM_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_OUT(x, val)                   \
	out_dword( HWIO_PERFMON_MC_SPM_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_MC_SPM_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_MC_SPM_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RTCG_ST_2_FILTER_BMSK         0x00000700
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RTCG_ST_2_FILTER_SHFT                0x8

#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RTCG_ST_1_FILTER_BMSK         0x00000070
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RTCG_ST_1_FILTER_SHFT                0x4

#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RTCG_ST_0_FILTER_BMSK         0x00000007
#define HWIO_PERFMON_MC_SPM_FILTER_CFG_RTCG_ST_0_FILTER_SHFT                0x0

//// Register QFI_PWRS_FILTER_CFG ////

#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_ADDR(x)                     (x+0x00000408)
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_PHYS(x)                     (x+0x00000408)
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_RMSK                        0x0000001f
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_SHFT                                 0
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_IN(x)                       \
	in_dword_masked ( HWIO_PERFMON_QFI_PWRS_FILTER_CFG_ADDR(x), HWIO_PERFMON_QFI_PWRS_FILTER_CFG_RMSK)
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_PERFMON_QFI_PWRS_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_OUT(x, val)                 \
	out_dword( HWIO_PERFMON_QFI_PWRS_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_QFI_PWRS_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_QFI_PWRS_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_PWRS_MATCH_BMSK             0x0000001f
#define HWIO_PERFMON_QFI_PWRS_FILTER_CFG_PWRS_MATCH_SHFT                    0x0

//// Register SHKE_CMD_EVENT_FILTER_CFG ////

#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_ADDR(x)               (x+0x00000500)
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_PHYS(x)               (x+0x00000500)
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RMSK                  0xffff1133
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_SHFT                           0
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_IN(x)                 \
	in_dword_masked ( HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_ADDR(x), HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RMSK)
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_OUT(x, val)           \
	out_dword( HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_BMSK  0xffff0000
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RANK_BANK_MATCH_SHFT        0x10

#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_PL_MATCH_BMSK         0x00001000
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_PL_MATCH_SHFT                0xc

#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_PL_MASK_BMSK          0x00000100
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_PL_MASK_SHFT                 0x8

#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RANK_MATCH_BMSK       0x00000030
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RANK_MATCH_SHFT              0x4

#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RANK_MASK_BMSK        0x00000003
#define HWIO_PERFMON_SHKE_CMD_EVENT_FILTER_CFG_RANK_MASK_SHFT               0x0

//// Register FSW_START_END_FILTER_CFG ////

#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_ADDR(x)                (x+0x00000504)
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_PHYS(x)                (x+0x00000504)
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_RMSK                   0x00001f1f
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_SHFT                            0
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_IN(x)                  \
	in_dword_masked ( HWIO_PERFMON_FSW_START_END_FILTER_CFG_ADDR(x), HWIO_PERFMON_FSW_START_END_FILTER_CFG_RMSK)
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_PERFMON_FSW_START_END_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_OUT(x, val)            \
	out_dword( HWIO_PERFMON_FSW_START_END_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_FSW_START_END_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_FSW_START_END_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_END_STATE_BMSK         0x00001f00
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_END_STATE_SHFT                0x8

#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_START_STATE_BMSK       0x0000001f
#define HWIO_PERFMON_FSW_START_END_FILTER_CFG_START_STATE_SHFT              0x0

//// Register FSW_STATE_FILTER_n_CFG ////

#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_ADDR(base, n)            (base+0x510+0x4*n)
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_PHYS(base, n)            (base+0x510+0x4*n)
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_RMSK                     0x00001f1f
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_SHFT                              0
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_MAXn                              5
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_INI(base, n)             \
	in_dword_masked ( HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_ADDR(base, n), HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_RMSK)
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_ADDR(base, n), mask) 
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_OUTI(base, n, val)       \
	out_dword( HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_ADDR(base, n), val)
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_ADDR(base, n), mask, val, HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_END_STATE_BMSK           0x00001f00
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_END_STATE_SHFT                  0x8

#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_START_STATE_BMSK         0x0000001f
#define HWIO_PERFMON_FSW_STATE_FILTER_n_CFG_START_STATE_SHFT                0x0

//// Register FSW_TASK_FILTER_n_CFG ////

#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_ADDR(base, n)             (base+0x530+0x4*n)
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_PHYS(base, n)             (base+0x530+0x4*n)
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_RMSK                      0x0000ffff
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_SHFT                               0
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_MAXn                               3
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_INI(base, n)              \
	in_dword_masked ( HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_ADDR(base, n), HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_RMSK)
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_ADDR(base, n), mask) 
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_OUTI(base, n, val)        \
	out_dword( HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_ADDR(base, n), val)
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_ADDR(base, n), mask, val, HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_TASK_SEL_BMSK             0x0000ffff
#define HWIO_PERFMON_FSW_TASK_FILTER_n_CFG_TASK_SEL_SHFT                    0x0

//// Register STALL_FILTER_CFG ////

#define HWIO_PERFMON_STALL_FILTER_CFG_ADDR(x)                        (x+0x00000550)
#define HWIO_PERFMON_STALL_FILTER_CFG_PHYS(x)                        (x+0x00000550)
#define HWIO_PERFMON_STALL_FILTER_CFG_RMSK                           0x0fff1133
#define HWIO_PERFMON_STALL_FILTER_CFG_SHFT                                    0
#define HWIO_PERFMON_STALL_FILTER_CFG_IN(x)                          \
	in_dword_masked ( HWIO_PERFMON_STALL_FILTER_CFG_ADDR(x), HWIO_PERFMON_STALL_FILTER_CFG_RMSK)
#define HWIO_PERFMON_STALL_FILTER_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_PERFMON_STALL_FILTER_CFG_ADDR(x), mask) 
#define HWIO_PERFMON_STALL_FILTER_CFG_OUT(x, val)                    \
	out_dword( HWIO_PERFMON_STALL_FILTER_CFG_ADDR(x), val)
#define HWIO_PERFMON_STALL_FILTER_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_PERFMON_STALL_FILTER_CFG_ADDR(x), mask, val, HWIO_PERFMON_STALL_FILTER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_MATCH_2_BMSK           0x0c000000
#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_MATCH_2_SHFT                 0x1a

#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_SEL_2_BMSK             0x03000000
#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_SEL_2_SHFT                   0x18

#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_MATCH_1_BMSK           0x00c00000
#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_MATCH_1_SHFT                 0x16

#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_SEL_1_BMSK             0x00300000
#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_SEL_1_SHFT                   0x14

#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_MATCH_0_BMSK           0x000c0000
#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_MATCH_0_SHFT                 0x12

#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_SEL_0_BMSK             0x00030000
#define HWIO_PERFMON_STALL_FILTER_CFG_REQ_ACK_SEL_0_SHFT                   0x10

#define HWIO_PERFMON_STALL_FILTER_CFG_PL_MATCH_BMSK                  0x00001000
#define HWIO_PERFMON_STALL_FILTER_CFG_PL_MATCH_SHFT                         0xc

#define HWIO_PERFMON_STALL_FILTER_CFG_PL_MASK_BMSK                   0x00000100
#define HWIO_PERFMON_STALL_FILTER_CFG_PL_MASK_SHFT                          0x8

#define HWIO_PERFMON_STALL_FILTER_CFG_RANK_MATCH_BMSK                0x00000030
#define HWIO_PERFMON_STALL_FILTER_CFG_RANK_MATCH_SHFT                       0x4

#define HWIO_PERFMON_STALL_FILTER_CFG_RANK_MASK_BMSK                 0x00000003
#define HWIO_PERFMON_STALL_FILTER_CFG_RANK_MASK_SHFT                        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block SHKE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register LOAD_CONFIG ////

#define HWIO_SHKE_LOAD_CONFIG_ADDR(x)                                (x+0x00000020)
#define HWIO_SHKE_LOAD_CONFIG_PHYS(x)                                (x+0x00000020)
#define HWIO_SHKE_LOAD_CONFIG_RMSK                                   0x00000001
#define HWIO_SHKE_LOAD_CONFIG_SHFT                                            0
#define HWIO_SHKE_LOAD_CONFIG_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_LOAD_CONFIG_ADDR(x), HWIO_SHKE_LOAD_CONFIG_RMSK)
#define HWIO_SHKE_LOAD_CONFIG_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_LOAD_CONFIG_ADDR(x), mask) 
#define HWIO_SHKE_LOAD_CONFIG_OUT(x, val)                            \
	out_dword( HWIO_SHKE_LOAD_CONFIG_ADDR(x), val)
#define HWIO_SHKE_LOAD_CONFIG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_LOAD_CONFIG_ADDR(x), mask, val, HWIO_SHKE_LOAD_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_LOAD_CONFIG_LOAD_CONFIG_BMSK                       0x00000001
#define HWIO_SHKE_LOAD_CONFIG_LOAD_CONFIG_SHFT                              0x0

//// Register CLK_CTRL ////

#define HWIO_SHKE_CLK_CTRL_ADDR(x)                                   (x+0x00000030)
#define HWIO_SHKE_CLK_CTRL_PHYS(x)                                   (x+0x00000030)
#define HWIO_SHKE_CLK_CTRL_RMSK                                      0x000037ff
#define HWIO_SHKE_CLK_CTRL_SHFT                                               0
#define HWIO_SHKE_CLK_CTRL_IN(x)                                     \
	in_dword_masked ( HWIO_SHKE_CLK_CTRL_ADDR(x), HWIO_SHKE_CLK_CTRL_RMSK)
#define HWIO_SHKE_CLK_CTRL_INM(x, mask)                              \
	in_dword_masked ( HWIO_SHKE_CLK_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_CLK_CTRL_OUT(x, val)                               \
	out_dword( HWIO_SHKE_CLK_CTRL_ADDR(x), val)
#define HWIO_SHKE_CLK_CTRL_OUTM(x, mask, val)                        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CLK_CTRL_ADDR(x), mask, val, HWIO_SHKE_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CLK_CTRL_RFU_13_12_BMSK                            0x00003000
#define HWIO_SHKE_CLK_CTRL_RFU_13_12_SHFT                                   0xc

#define HWIO_SHKE_CLK_CTRL_SW_LOAD_ASYNC_CG_EN_BMSK                  0x00000400
#define HWIO_SHKE_CLK_CTRL_SW_LOAD_ASYNC_CG_EN_SHFT                         0xa

#define HWIO_SHKE_CLK_CTRL_EVENT_ASYNC_CG_EN_BMSK                    0x00000200
#define HWIO_SHKE_CLK_CTRL_EVENT_ASYNC_CG_EN_SHFT                           0x9

#define HWIO_SHKE_CLK_CTRL_ARB_CG_EN_BMSK                            0x00000100
#define HWIO_SHKE_CLK_CTRL_ARB_CG_EN_SHFT                                   0x8

#define HWIO_SHKE_CLK_CTRL_SW_CMD_CG_EN_BMSK                         0x00000080
#define HWIO_SHKE_CLK_CTRL_SW_CMD_CG_EN_SHFT                                0x7

#define HWIO_SHKE_CLK_CTRL_FSW_CG_EN_BMSK                            0x00000040
#define HWIO_SHKE_CLK_CTRL_FSW_CG_EN_SHFT                                   0x6

#define HWIO_SHKE_CLK_CTRL_DIT_CG_EN_BMSK                            0x00000020
#define HWIO_SHKE_CLK_CTRL_DIT_CG_EN_SHFT                                   0x5

#define HWIO_SHKE_CLK_CTRL_SELF_REFRESH_CG_EN_BMSK                   0x00000010
#define HWIO_SHKE_CLK_CTRL_SELF_REFRESH_CG_EN_SHFT                          0x4

#define HWIO_SHKE_CLK_CTRL_REFRESH_CG_EN_BMSK                        0x00000008
#define HWIO_SHKE_CLK_CTRL_REFRESH_CG_EN_SHFT                               0x3

#define HWIO_SHKE_CLK_CTRL_ZQ_CG_EN_BMSK                             0x00000004
#define HWIO_SHKE_CLK_CTRL_ZQ_CG_EN_SHFT                                    0x2

#define HWIO_SHKE_CLK_CTRL_INTERVAL_TIMER_CG_EN_BMSK                 0x00000002
#define HWIO_SHKE_CLK_CTRL_INTERVAL_TIMER_CG_EN_SHFT                        0x1

#define HWIO_SHKE_CLK_CTRL_STALL_CG_EN_BMSK                          0x00000001
#define HWIO_SHKE_CLK_CTRL_STALL_CG_EN_SHFT                                 0x0

//// Register CONFIG ////

#define HWIO_SHKE_CONFIG_ADDR(x)                                     (x+0x00000040)
#define HWIO_SHKE_CONFIG_PHYS(x)                                     (x+0x00000040)
#define HWIO_SHKE_CONFIG_RMSK                                        0x00000737
#define HWIO_SHKE_CONFIG_SHFT                                                 0
#define HWIO_SHKE_CONFIG_IN(x)                                       \
	in_dword_masked ( HWIO_SHKE_CONFIG_ADDR(x), HWIO_SHKE_CONFIG_RMSK)
#define HWIO_SHKE_CONFIG_INM(x, mask)                                \
	in_dword_masked ( HWIO_SHKE_CONFIG_ADDR(x), mask) 
#define HWIO_SHKE_CONFIG_OUT(x, val)                                 \
	out_dword( HWIO_SHKE_CONFIG_ADDR(x), val)
#define HWIO_SHKE_CONFIG_OUTM(x, mask, val)                          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CONFIG_ADDR(x), mask, val, HWIO_SHKE_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_BMSK                       0x00000700
#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_SHFT                              0x8
#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_X8_X8_FVAL                       0x0u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_X16_FVAL                         0x1u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_X8_X8_X8_X8_FVAL                 0x2u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_X16_X16_FVAL                     0x3u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_RANK1_X32_FVAL                         0x4u

#define HWIO_SHKE_CONFIG_RANK_EN_BMSK                                0x00000030
#define HWIO_SHKE_CONFIG_RANK_EN_SHFT                                       0x4

#define HWIO_SHKE_CONFIG_DEVICE_CFG_BMSK                             0x00000007
#define HWIO_SHKE_CONFIG_DEVICE_CFG_SHFT                                    0x0
#define HWIO_SHKE_CONFIG_DEVICE_CFG_X8_X8_FVAL                             0x0u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_X16_FVAL                               0x1u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_X8_X8_X8_X8_FVAL                       0x2u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_X16_X16_FVAL                           0x3u
#define HWIO_SHKE_CONFIG_DEVICE_CFG_X32_FVAL                               0x4u

//// Register INIT_CONFIG ////

#define HWIO_SHKE_INIT_CONFIG_ADDR(x)                                (x+0x00000050)
#define HWIO_SHKE_INIT_CONFIG_PHYS(x)                                (x+0x00000050)
#define HWIO_SHKE_INIT_CONFIG_RMSK                                   0x0000000f
#define HWIO_SHKE_INIT_CONFIG_SHFT                                            0
#define HWIO_SHKE_INIT_CONFIG_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_INIT_CONFIG_ADDR(x), HWIO_SHKE_INIT_CONFIG_RMSK)
#define HWIO_SHKE_INIT_CONFIG_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_INIT_CONFIG_ADDR(x), mask) 
#define HWIO_SHKE_INIT_CONFIG_OUT(x, val)                            \
	out_dword( HWIO_SHKE_INIT_CONFIG_ADDR(x), val)
#define HWIO_SHKE_INIT_CONFIG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INIT_CONFIG_ADDR(x), mask, val, HWIO_SHKE_INIT_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INIT_CONFIG_RFU_3_2_BMSK                           0x0000000c
#define HWIO_SHKE_INIT_CONFIG_RFU_3_2_SHFT                                  0x2

#define HWIO_SHKE_INIT_CONFIG_RANK_READY_BMSK                        0x00000003
#define HWIO_SHKE_INIT_CONFIG_RANK_READY_SHFT                               0x0

//// Register DQ_BYTE_MAP ////

#define HWIO_SHKE_DQ_BYTE_MAP_ADDR(x)                                (x+0x00000060)
#define HWIO_SHKE_DQ_BYTE_MAP_PHYS(x)                                (x+0x00000060)
#define HWIO_SHKE_DQ_BYTE_MAP_RMSK                                   0x00003333
#define HWIO_SHKE_DQ_BYTE_MAP_SHFT                                            0
#define HWIO_SHKE_DQ_BYTE_MAP_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_DQ_BYTE_MAP_ADDR(x), HWIO_SHKE_DQ_BYTE_MAP_RMSK)
#define HWIO_SHKE_DQ_BYTE_MAP_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_DQ_BYTE_MAP_ADDR(x), mask) 
#define HWIO_SHKE_DQ_BYTE_MAP_OUT(x, val)                            \
	out_dword( HWIO_SHKE_DQ_BYTE_MAP_ADDR(x), val)
#define HWIO_SHKE_DQ_BYTE_MAP_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DQ_BYTE_MAP_ADDR(x), mask, val, HWIO_SHKE_DQ_BYTE_MAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DQ_BYTE_MAP_DQ3_BMSK                               0x00003000
#define HWIO_SHKE_DQ_BYTE_MAP_DQ3_SHFT                                      0xc

#define HWIO_SHKE_DQ_BYTE_MAP_DQ2_BMSK                               0x00000300
#define HWIO_SHKE_DQ_BYTE_MAP_DQ2_SHFT                                      0x8

#define HWIO_SHKE_DQ_BYTE_MAP_DQ1_BMSK                               0x00000030
#define HWIO_SHKE_DQ_BYTE_MAP_DQ1_SHFT                                      0x4

#define HWIO_SHKE_DQ_BYTE_MAP_DQ0_BMSK                               0x00000003
#define HWIO_SHKE_DQ_BYTE_MAP_DQ0_SHFT                                      0x0

//// Register MRR_SAMPLE_INDEX ////

#define HWIO_SHKE_MRR_SAMPLE_INDEX_ADDR(x)                           (x+0x00000064)
#define HWIO_SHKE_MRR_SAMPLE_INDEX_PHYS(x)                           (x+0x00000064)
#define HWIO_SHKE_MRR_SAMPLE_INDEX_RMSK                              0x00000003
#define HWIO_SHKE_MRR_SAMPLE_INDEX_SHFT                                       0
#define HWIO_SHKE_MRR_SAMPLE_INDEX_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_MRR_SAMPLE_INDEX_ADDR(x), HWIO_SHKE_MRR_SAMPLE_INDEX_RMSK)
#define HWIO_SHKE_MRR_SAMPLE_INDEX_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_MRR_SAMPLE_INDEX_ADDR(x), mask) 
#define HWIO_SHKE_MRR_SAMPLE_INDEX_OUT(x, val)                       \
	out_dword( HWIO_SHKE_MRR_SAMPLE_INDEX_ADDR(x), val)
#define HWIO_SHKE_MRR_SAMPLE_INDEX_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MRR_SAMPLE_INDEX_ADDR(x), mask, val, HWIO_SHKE_MRR_SAMPLE_INDEX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MRR_SAMPLE_INDEX_SAMPLE_INDEX_BMSK                 0x00000003
#define HWIO_SHKE_MRR_SAMPLE_INDEX_SAMPLE_INDEX_SHFT                        0x0

//// Register FINITE_STALL_CFG ////

#define HWIO_SHKE_FINITE_STALL_CFG_ADDR(x)                           (x+0x00000080)
#define HWIO_SHKE_FINITE_STALL_CFG_PHYS(x)                           (x+0x00000080)
#define HWIO_SHKE_FINITE_STALL_CFG_RMSK                              0xffffffff
#define HWIO_SHKE_FINITE_STALL_CFG_SHFT                                       0
#define HWIO_SHKE_FINITE_STALL_CFG_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_FINITE_STALL_CFG_ADDR(x), HWIO_SHKE_FINITE_STALL_CFG_RMSK)
#define HWIO_SHKE_FINITE_STALL_CFG_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_FINITE_STALL_CFG_ADDR(x), mask) 
#define HWIO_SHKE_FINITE_STALL_CFG_OUT(x, val)                       \
	out_dword( HWIO_SHKE_FINITE_STALL_CFG_ADDR(x), val)
#define HWIO_SHKE_FINITE_STALL_CFG_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FINITE_STALL_CFG_ADDR(x), mask, val, HWIO_SHKE_FINITE_STALL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FINITE_STALL_CFG_TYPE3_STALL_CYCLES_BMSK           0xff000000
#define HWIO_SHKE_FINITE_STALL_CFG_TYPE3_STALL_CYCLES_SHFT                 0x18

#define HWIO_SHKE_FINITE_STALL_CFG_TYPE2_STALL_CYCLES_BMSK           0x00ff0000
#define HWIO_SHKE_FINITE_STALL_CFG_TYPE2_STALL_CYCLES_SHFT                 0x10

#define HWIO_SHKE_FINITE_STALL_CFG_TYPE1_STALL_CYCLES_BMSK           0x0000ff00
#define HWIO_SHKE_FINITE_STALL_CFG_TYPE1_STALL_CYCLES_SHFT                  0x8

#define HWIO_SHKE_FINITE_STALL_CFG_TYPE0_STALL_CYCLES_BMSK           0x000000ff
#define HWIO_SHKE_FINITE_STALL_CFG_TYPE0_STALL_CYCLES_SHFT                  0x0

//// Register FINITE_STALL_CTRL ////

#define HWIO_SHKE_FINITE_STALL_CTRL_ADDR(x)                          (x+0x00000084)
#define HWIO_SHKE_FINITE_STALL_CTRL_PHYS(x)                          (x+0x00000084)
#define HWIO_SHKE_FINITE_STALL_CTRL_RMSK                             0x0000000f
#define HWIO_SHKE_FINITE_STALL_CTRL_SHFT                                      0
#define HWIO_SHKE_FINITE_STALL_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_FINITE_STALL_CTRL_ADDR(x), HWIO_SHKE_FINITE_STALL_CTRL_RMSK)
#define HWIO_SHKE_FINITE_STALL_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_FINITE_STALL_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_FINITE_STALL_CTRL_OUT(x, val)                      \
	out_dword( HWIO_SHKE_FINITE_STALL_CTRL_ADDR(x), val)
#define HWIO_SHKE_FINITE_STALL_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FINITE_STALL_CTRL_ADDR(x), mask, val, HWIO_SHKE_FINITE_STALL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FINITE_STALL_CTRL_RFU_3_2_BMSK                     0x0000000c
#define HWIO_SHKE_FINITE_STALL_CTRL_RFU_3_2_SHFT                            0x2

#define HWIO_SHKE_FINITE_STALL_CTRL_PRIORITY_BMSK                    0x00000003
#define HWIO_SHKE_FINITE_STALL_CTRL_PRIORITY_SHFT                           0x0

//// Register TEMP_DERATE_CTRL ////

#define HWIO_SHKE_TEMP_DERATE_CTRL_ADDR(x)                           (x+0x00000090)
#define HWIO_SHKE_TEMP_DERATE_CTRL_PHYS(x)                           (x+0x00000090)
#define HWIO_SHKE_TEMP_DERATE_CTRL_RMSK                              0x00000311
#define HWIO_SHKE_TEMP_DERATE_CTRL_SHFT                                       0
#define HWIO_SHKE_TEMP_DERATE_CTRL_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_TEMP_DERATE_CTRL_ADDR(x), HWIO_SHKE_TEMP_DERATE_CTRL_RMSK)
#define HWIO_SHKE_TEMP_DERATE_CTRL_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_TEMP_DERATE_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_TEMP_DERATE_CTRL_OUT(x, val)                       \
	out_dword( HWIO_SHKE_TEMP_DERATE_CTRL_ADDR(x), val)
#define HWIO_SHKE_TEMP_DERATE_CTRL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_TEMP_DERATE_CTRL_ADDR(x), mask, val, HWIO_SHKE_TEMP_DERATE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_TEMP_DERATE_CTRL_DERATE_STALL_TYPE_BMSK            0x00000300
#define HWIO_SHKE_TEMP_DERATE_CTRL_DERATE_STALL_TYPE_SHFT                   0x8

#define HWIO_SHKE_TEMP_DERATE_CTRL_DERATE_STALL_EN_BMSK              0x00000010
#define HWIO_SHKE_TEMP_DERATE_CTRL_DERATE_STALL_EN_SHFT                     0x4

#define HWIO_SHKE_TEMP_DERATE_CTRL_DERATE_REQ_EN_BMSK                0x00000001
#define HWIO_SHKE_TEMP_DERATE_CTRL_DERATE_REQ_EN_SHFT                       0x0

//// Register DT_REQ_CTRL ////

#define HWIO_SHKE_DT_REQ_CTRL_ADDR(x)                                (x+0x000000a0)
#define HWIO_SHKE_DT_REQ_CTRL_PHYS(x)                                (x+0x000000a0)
#define HWIO_SHKE_DT_REQ_CTRL_RMSK                                   0x00ff0731
#define HWIO_SHKE_DT_REQ_CTRL_SHFT                                            0
#define HWIO_SHKE_DT_REQ_CTRL_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_DT_REQ_CTRL_ADDR(x), HWIO_SHKE_DT_REQ_CTRL_RMSK)
#define HWIO_SHKE_DT_REQ_CTRL_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_DT_REQ_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_DT_REQ_CTRL_OUT(x, val)                            \
	out_dword( HWIO_SHKE_DT_REQ_CTRL_ADDR(x), val)
#define HWIO_SHKE_DT_REQ_CTRL_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DT_REQ_CTRL_ADDR(x), mask, val, HWIO_SHKE_DT_REQ_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DT_REQ_CTRL_DT_STALL_CYCLES_THRESHOLD_BMSK         0x00ff0000
#define HWIO_SHKE_DT_REQ_CTRL_DT_STALL_CYCLES_THRESHOLD_SHFT               0x10

#define HWIO_SHKE_DT_REQ_CTRL_RFU_10_9_BMSK                          0x00000600
#define HWIO_SHKE_DT_REQ_CTRL_RFU_10_9_SHFT                                 0x9

#define HWIO_SHKE_DT_REQ_CTRL_DT_PRIORITY_BMSK                       0x00000100
#define HWIO_SHKE_DT_REQ_CTRL_DT_PRIORITY_SHFT                              0x8

#define HWIO_SHKE_DT_REQ_CTRL_DT_TYPE_BMSK                           0x00000030
#define HWIO_SHKE_DT_REQ_CTRL_DT_TYPE_SHFT                                  0x4

#define HWIO_SHKE_DT_REQ_CTRL_DT_REQ_EN_BMSK                         0x00000001
#define HWIO_SHKE_DT_REQ_CTRL_DT_REQ_EN_SHFT                                0x0

//// Register INTERVAL_TIMER_CTRL_n ////

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_ADDR(base, n)                (base+0x100+0x20*n)
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_PHYS(base, n)                (base+0x100+0x20*n)
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_RMSK                         0xd113ffff
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_SHFT                                  0
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_MAXn                                  4
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_INI(base, n)                 \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CTRL_n_ADDR(base, n), HWIO_SHKE_INTERVAL_TIMER_CTRL_n_RMSK)
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_SHKE_INTERVAL_TIMER_CTRL_n_ADDR(base, n), mask) 
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_OUTI(base, n, val)           \
	out_dword( HWIO_SHKE_INTERVAL_TIMER_CTRL_n_ADDR(base, n), val)
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_TIMER_CTRL_n_ADDR(base, n), mask, val, HWIO_SHKE_INTERVAL_TIMER_CTRL_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_RFU_31_30_BMSK               0xc0000000
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_RFU_31_30_SHFT                     0x1e

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_SW_LOAD_BMSK                 0x10000000
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_SW_LOAD_SHFT                       0x1c

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_PREDECESSOR_TRIGGER_EN_BMSK  0x01000000
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_PREDECESSOR_TRIGGER_EN_SHFT        0x18

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_AUTO_LOAD_EN_BMSK            0x00100000
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_AUTO_LOAD_EN_SHFT                  0x14

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_CLK_SELECT_BMSK              0x00030000
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_CLK_SELECT_SHFT                    0x10

#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_INTERVAL_BMSK                0x0000ffff
#define HWIO_SHKE_INTERVAL_TIMER_CTRL_n_INTERVAL_SHFT                       0x0

//// Register INTERVAL_EVENT_CTRL_n ////

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ADDR(base, n)                (base+0x108+0x20*n)
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_PHYS(base, n)                (base+0x108+0x20*n)
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_RMSK                         0x0333fff3
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_SHFT                                  0
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_MAXn                                  4
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_INI(base, n)                 \
	in_dword_masked ( HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ADDR(base, n), HWIO_SHKE_INTERVAL_EVENT_CTRL_n_RMSK)
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ADDR(base, n), mask) 
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_OUTI(base, n, val)           \
	out_dword( HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ADDR(base, n), val)
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ADDR(base, n), mask, val, HWIO_SHKE_INTERVAL_EVENT_CTRL_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ESCALATED_PRIORITY_BMSK      0x03000000
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_ESCALATED_PRIORITY_SHFT            0x18

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_PRIORITY_BMSK                0x00300000
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_PRIORITY_SHFT                      0x14

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_EVENT_SELECT_BMSK            0x0003ff00
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_EVENT_SELECT_SHFT                   0x8

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_RFU_7_5_BMSK                 0x000000e0
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_RFU_7_5_SHFT                        0x5

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_EVENT_EN_BMSK                0x00000010
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_EVENT_EN_SHFT                       0x4

#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_RANK_EN_BMSK                 0x00000003
#define HWIO_SHKE_INTERVAL_EVENT_CTRL_n_RANK_EN_SHFT                        0x0

//// Register INTERVAL_EVENT_STAGGER_CTRL_n ////

#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_ADDR(base, n)        (base+0x10C+0x20*n)
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_PHYS(base, n)        (base+0x10C+0x20*n)
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_RMSK                 0xffff0311
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_SHFT                          0
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_MAXn                          4
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_INI(base, n)         \
	in_dword_masked ( HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_ADDR(base, n), HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_RMSK)
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_ADDR(base, n), mask) 
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_OUTI(base, n, val)   \
	out_dword( HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_ADDR(base, n), val)
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_ADDR(base, n), mask, val, HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_STAGGER_RANKS_OFFSET_BMSK 0xffff0000
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_STAGGER_RANKS_OFFSET_SHFT       0x10

#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_RFU_9_8_BMSK         0x00000300
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_RFU_9_8_SHFT                0x8

#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_GLOBAL_TIMER_WINDOW_EN_BMSK 0x00000010
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_GLOBAL_TIMER_WINDOW_EN_SHFT        0x4

#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_STAGGER_RANKS_EN_BMSK 0x00000001
#define HWIO_SHKE_INTERVAL_EVENT_STAGGER_CTRL_n_STAGGER_RANKS_EN_SHFT        0x0

//// Register INTERVAL_EVENT_STATUS_n ////

#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_ADDR(base, n)              (base+0x110+0x20*n)
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_PHYS(base, n)              (base+0x110+0x20*n)
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_RMSK                       0x00000033
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_SHFT                                0
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_MAXn                                4
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_INTERVAL_EVENT_STATUS_n_ADDR(base, n), HWIO_SHKE_INTERVAL_EVENT_STATUS_n_RMSK)
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_INTERVAL_EVENT_STATUS_n_ADDR(base, n), mask) 
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_INTERVAL_EVENT_STATUS_n_ADDR(base, n), val)
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_INTERVAL_EVENT_STATUS_n_ADDR(base, n), mask, val, HWIO_SHKE_INTERVAL_EVENT_STATUS_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_EVENT_OVERFLOW_BMSK        0x00000030
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_EVENT_OVERFLOW_SHFT               0x4

#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_EVENT_PENDING_BMSK         0x00000003
#define HWIO_SHKE_INTERVAL_EVENT_STATUS_n_EVENT_PENDING_SHFT                0x0

//// Register ZQSTART_TIMER_CTRL ////

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_ADDR(x)                         (x+0x00000200)
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_PHYS(x)                         (x+0x00000200)
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_RMSK                            0xd113ffff
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_SHFT                                     0
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_ZQSTART_TIMER_CTRL_ADDR(x), HWIO_SHKE_ZQSTART_TIMER_CTRL_RMSK)
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_ZQSTART_TIMER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_ZQSTART_TIMER_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQSTART_TIMER_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQSTART_TIMER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_RFU_31_30_BMSK                  0xc0000000
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_RFU_31_30_SHFT                        0x1e

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_SW_LOAD_BMSK                    0x10000000
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_SW_LOAD_SHFT                          0x1c

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_RFU_24_BMSK                     0x01000000
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_RFU_24_SHFT                           0x18

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_AUTO_LOAD_EN_BMSK               0x00100000
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_AUTO_LOAD_EN_SHFT                     0x14

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_CLK_SELECT_BMSK                 0x00030000
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_CLK_SELECT_SHFT                       0x10

#define HWIO_SHKE_ZQSTART_TIMER_CTRL_INTERVAL_BMSK                   0x0000ffff
#define HWIO_SHKE_ZQSTART_TIMER_CTRL_INTERVAL_SHFT                          0x0

//// Register ZQSTART_EVENT_CTRL ////

#define HWIO_SHKE_ZQSTART_EVENT_CTRL_ADDR(x)                         (x+0x00000208)
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_PHYS(x)                         (x+0x00000208)
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_RMSK                            0x03300313
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_SHFT                                     0
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_ZQSTART_EVENT_CTRL_ADDR(x), HWIO_SHKE_ZQSTART_EVENT_CTRL_RMSK)
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_ZQSTART_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_ZQSTART_EVENT_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQSTART_EVENT_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQSTART_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQSTART_EVENT_CTRL_ESCALATED_PRIORITY_BMSK         0x03000000
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_ESCALATED_PRIORITY_SHFT               0x18

#define HWIO_SHKE_ZQSTART_EVENT_CTRL_PRIORITY_BMSK                   0x00300000
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_PRIORITY_SHFT                         0x14

#define HWIO_SHKE_ZQSTART_EVENT_CTRL_RFU_9_8_BMSK                    0x00000300
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_RFU_9_8_SHFT                           0x8

#define HWIO_SHKE_ZQSTART_EVENT_CTRL_EVENT_EN_BMSK                   0x00000010
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_EVENT_EN_SHFT                          0x4

#define HWIO_SHKE_ZQSTART_EVENT_CTRL_RANK_EN_BMSK                    0x00000003
#define HWIO_SHKE_ZQSTART_EVENT_CTRL_RANK_EN_SHFT                           0x0

//// Register ZQSTART_STAGGER_CTRL ////

#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_ADDR(x)                       (x+0x0000020c)
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_PHYS(x)                       (x+0x0000020c)
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_RMSK                          0xffff0311
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_SHFT                                   0
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_ZQSTART_STAGGER_CTRL_ADDR(x), HWIO_SHKE_ZQSTART_STAGGER_CTRL_RMSK)
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_ZQSTART_STAGGER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_OUT(x, val)                   \
	out_dword( HWIO_SHKE_ZQSTART_STAGGER_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQSTART_STAGGER_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQSTART_STAGGER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_STAGGER_RANKS_OFFSET_BMSK     0xffff0000
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_STAGGER_RANKS_OFFSET_SHFT           0x10

#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_RFU_9_8_BMSK                  0x00000300
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_RFU_9_8_SHFT                         0x8

#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_GLOBAL_TIMER_WINDOW_EN_BMSK   0x00000010
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_GLOBAL_TIMER_WINDOW_EN_SHFT          0x4

#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_STAGGER_RANKS_EN_BMSK         0x00000001
#define HWIO_SHKE_ZQSTART_STAGGER_CTRL_STAGGER_RANKS_EN_SHFT                0x0

//// Register ZQSTART_STATUS ////

#define HWIO_SHKE_ZQSTART_STATUS_ADDR(x)                             (x+0x00000210)
#define HWIO_SHKE_ZQSTART_STATUS_PHYS(x)                             (x+0x00000210)
#define HWIO_SHKE_ZQSTART_STATUS_RMSK                                0x00000033
#define HWIO_SHKE_ZQSTART_STATUS_SHFT                                         0
#define HWIO_SHKE_ZQSTART_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_ZQSTART_STATUS_ADDR(x), HWIO_SHKE_ZQSTART_STATUS_RMSK)
#define HWIO_SHKE_ZQSTART_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_ZQSTART_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_ZQSTART_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SHKE_ZQSTART_STATUS_ADDR(x), val)
#define HWIO_SHKE_ZQSTART_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQSTART_STATUS_ADDR(x), mask, val, HWIO_SHKE_ZQSTART_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQSTART_STATUS_EVENT_OVERFLOW_BMSK                 0x00000030
#define HWIO_SHKE_ZQSTART_STATUS_EVENT_OVERFLOW_SHFT                        0x4

#define HWIO_SHKE_ZQSTART_STATUS_EVENT_PENDING_BMSK                  0x00000003
#define HWIO_SHKE_ZQSTART_STATUS_EVENT_PENDING_SHFT                         0x0

//// Register ZQLATCH_TIMER_CTRL ////

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_ADDR(x)                         (x+0x00000220)
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_PHYS(x)                         (x+0x00000220)
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_RMSK                            0xd113ffff
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_SHFT                                     0
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_TIMER_CTRL_ADDR(x), HWIO_SHKE_ZQLATCH_TIMER_CTRL_RMSK)
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_TIMER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_ZQLATCH_TIMER_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQLATCH_TIMER_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQLATCH_TIMER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_RFU_31_30_BMSK                  0xc0000000
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_RFU_31_30_SHFT                        0x1e

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_SW_LOAD_BMSK                    0x10000000
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_SW_LOAD_SHFT                          0x1c

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_ZQSTART_TRIGGER_EN_BMSK         0x01000000
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_ZQSTART_TRIGGER_EN_SHFT               0x18

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_AUTO_LOAD_EN_BMSK               0x00100000
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_AUTO_LOAD_EN_SHFT                     0x14

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_CLK_SELECT_BMSK                 0x00030000
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_CLK_SELECT_SHFT                       0x10

#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_INTERVAL_BMSK                   0x0000ffff
#define HWIO_SHKE_ZQLATCH_TIMER_CTRL_INTERVAL_SHFT                          0x0

//// Register ZQLATCH_EVENT_CTRL ////

#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_ADDR(x)                         (x+0x00000228)
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_PHYS(x)                         (x+0x00000228)
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_RMSK                            0x03300313
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_SHFT                                     0
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_EVENT_CTRL_ADDR(x), HWIO_SHKE_ZQLATCH_EVENT_CTRL_RMSK)
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_ZQLATCH_EVENT_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQLATCH_EVENT_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQLATCH_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_ESCALATED_PRIORITY_BMSK         0x03000000
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_ESCALATED_PRIORITY_SHFT               0x18

#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_PRIORITY_BMSK                   0x00300000
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_PRIORITY_SHFT                         0x14

#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_RFU_9_8_BMSK                    0x00000300
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_RFU_9_8_SHFT                           0x8

#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_EVENT_EN_BMSK                   0x00000010
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_EVENT_EN_SHFT                          0x4

#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_RANK_EN_BMSK                    0x00000003
#define HWIO_SHKE_ZQLATCH_EVENT_CTRL_RANK_EN_SHFT                           0x0

//// Register ZQLATCH_STAGGER_CTRL ////

#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_ADDR(x)                       (x+0x0000022c)
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_PHYS(x)                       (x+0x0000022c)
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_RMSK                          0xffff0311
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_SHFT                                   0
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_STAGGER_CTRL_ADDR(x), HWIO_SHKE_ZQLATCH_STAGGER_CTRL_RMSK)
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_STAGGER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_OUT(x, val)                   \
	out_dword( HWIO_SHKE_ZQLATCH_STAGGER_CTRL_ADDR(x), val)
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQLATCH_STAGGER_CTRL_ADDR(x), mask, val, HWIO_SHKE_ZQLATCH_STAGGER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_STAGGER_RANKS_OFFSET_BMSK     0xffff0000
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_STAGGER_RANKS_OFFSET_SHFT           0x10

#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_RFU_9_8_BMSK                  0x00000300
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_RFU_9_8_SHFT                         0x8

#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_GLOBAL_TIMER_WINDOW_EN_BMSK   0x00000010
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_GLOBAL_TIMER_WINDOW_EN_SHFT          0x4

#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_STAGGER_RANKS_EN_BMSK         0x00000001
#define HWIO_SHKE_ZQLATCH_STAGGER_CTRL_STAGGER_RANKS_EN_SHFT                0x0

//// Register ZQLATCH_STATUS ////

#define HWIO_SHKE_ZQLATCH_STATUS_ADDR(x)                             (x+0x00000230)
#define HWIO_SHKE_ZQLATCH_STATUS_PHYS(x)                             (x+0x00000230)
#define HWIO_SHKE_ZQLATCH_STATUS_RMSK                                0x00000033
#define HWIO_SHKE_ZQLATCH_STATUS_SHFT                                         0
#define HWIO_SHKE_ZQLATCH_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_STATUS_ADDR(x), HWIO_SHKE_ZQLATCH_STATUS_RMSK)
#define HWIO_SHKE_ZQLATCH_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_ZQLATCH_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_ZQLATCH_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SHKE_ZQLATCH_STATUS_ADDR(x), val)
#define HWIO_SHKE_ZQLATCH_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQLATCH_STATUS_ADDR(x), mask, val, HWIO_SHKE_ZQLATCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQLATCH_STATUS_EVENT_OVERFLOW_BMSK                 0x00000030
#define HWIO_SHKE_ZQLATCH_STATUS_EVENT_OVERFLOW_SHFT                        0x4

#define HWIO_SHKE_ZQLATCH_STATUS_EVENT_PENDING_BMSK                  0x00000003
#define HWIO_SHKE_ZQLATCH_STATUS_EVENT_PENDING_SHFT                         0x0

//// Register REFRESH_TIMER_CTRL_RANK_n ////

#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_ADDR(base, n)            (base+0x240+0x4*n)
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_PHYS(base, n)            (base+0x240+0x4*n)
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_RMSK                     0xd001ffff
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_SHFT                              0
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_MAXn                              1
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_INI(base, n)             \
	in_dword_masked ( HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_ADDR(base, n), HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_RMSK)
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_INMI(base, n, mask)      \
	in_dword_masked ( HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_ADDR(base, n), mask) 
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_OUTI(base, n, val)       \
	out_dword( HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_ADDR(base, n), val)
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_ADDR(base, n), mask, val, HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_RFU_31_30_BMSK           0xc0000000
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_RFU_31_30_SHFT                 0x1e

#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_SW_LOAD_BMSK             0x10000000
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_SW_LOAD_SHFT                   0x1c

#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_AUTO_LOAD_EN_BMSK        0x00010000
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_AUTO_LOAD_EN_SHFT              0x10

#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_TREFI_BMSK               0x0000ffff
#define HWIO_SHKE_REFRESH_TIMER_CTRL_RANK_n_TREFI_SHFT                      0x0

//// Register REFRESH_EVENT_CTRL ////

#define HWIO_SHKE_REFRESH_EVENT_CTRL_ADDR(x)                         (x+0x00000248)
#define HWIO_SHKE_REFRESH_EVENT_CTRL_PHYS(x)                         (x+0x00000248)
#define HWIO_SHKE_REFRESH_EVENT_CTRL_RMSK                            0x03300333
#define HWIO_SHKE_REFRESH_EVENT_CTRL_SHFT                                     0
#define HWIO_SHKE_REFRESH_EVENT_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_REFRESH_EVENT_CTRL_ADDR(x), HWIO_SHKE_REFRESH_EVENT_CTRL_RMSK)
#define HWIO_SHKE_REFRESH_EVENT_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_REFRESH_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_EVENT_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_REFRESH_EVENT_CTRL_ADDR(x), val)
#define HWIO_SHKE_REFRESH_EVENT_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_EVENT_CTRL_ADDR(x), mask, val, HWIO_SHKE_REFRESH_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_EVENT_CTRL_ESCALATED_PRIORITY_BMSK         0x03000000
#define HWIO_SHKE_REFRESH_EVENT_CTRL_ESCALATED_PRIORITY_SHFT               0x18

#define HWIO_SHKE_REFRESH_EVENT_CTRL_PRIORITY_BMSK                   0x00300000
#define HWIO_SHKE_REFRESH_EVENT_CTRL_PRIORITY_SHFT                         0x14

#define HWIO_SHKE_REFRESH_EVENT_CTRL_RFU_9_8_BMSK                    0x00000300
#define HWIO_SHKE_REFRESH_EVENT_CTRL_RFU_9_8_SHFT                           0x8

#define HWIO_SHKE_REFRESH_EVENT_CTRL_REFRESH_PB_RANK_EN_BMSK         0x00000030
#define HWIO_SHKE_REFRESH_EVENT_CTRL_REFRESH_PB_RANK_EN_SHFT                0x4

#define HWIO_SHKE_REFRESH_EVENT_CTRL_RANK_EN_BMSK                    0x00000003
#define HWIO_SHKE_REFRESH_EVENT_CTRL_RANK_EN_SHFT                           0x0

//// Register REFRESH_STAGGER_CTRL ////

#define HWIO_SHKE_REFRESH_STAGGER_CTRL_ADDR(x)                       (x+0x0000024c)
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_PHYS(x)                       (x+0x0000024c)
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_RMSK                          0x00000371
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_SHFT                                   0
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_REFRESH_STAGGER_CTRL_ADDR(x), HWIO_SHKE_REFRESH_STAGGER_CTRL_RMSK)
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_REFRESH_STAGGER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_OUT(x, val)                   \
	out_dword( HWIO_SHKE_REFRESH_STAGGER_CTRL_ADDR(x), val)
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_STAGGER_CTRL_ADDR(x), mask, val, HWIO_SHKE_REFRESH_STAGGER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_STAGGER_CTRL_RFU_9_8_BMSK                  0x00000300
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_RFU_9_8_SHFT                         0x8

#define HWIO_SHKE_REFRESH_STAGGER_CTRL_STAGGER_DIS_DEBIT_THRESHOLD_BMSK 0x00000070
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_STAGGER_DIS_DEBIT_THRESHOLD_SHFT        0x4

#define HWIO_SHKE_REFRESH_STAGGER_CTRL_STAGGER_RANKS_EN_BMSK         0x00000001
#define HWIO_SHKE_REFRESH_STAGGER_CTRL_STAGGER_RANKS_EN_SHFT                0x0

//// Register REFRESH_DEBIT_CTRL_n ////

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_ADDR(base, n)                 (base+0x250+0x4*n)
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_PHYS(base, n)                 (base+0x250+0x4*n)
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_RMSK                          0xffff7337
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_SHFT                                   0
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_MAXn                                   3
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_INI(base, n)                  \
	in_dword_masked ( HWIO_SHKE_REFRESH_DEBIT_CTRL_n_ADDR(base, n), HWIO_SHKE_REFRESH_DEBIT_CTRL_n_RMSK)
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_SHKE_REFRESH_DEBIT_CTRL_n_ADDR(base, n), mask) 
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_OUTI(base, n, val)            \
	out_dword( HWIO_SHKE_REFRESH_DEBIT_CTRL_n_ADDR(base, n), val)
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_DEBIT_CTRL_n_ADDR(base, n), mask, val, HWIO_SHKE_REFRESH_DEBIT_CTRL_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_RFU_31_24_BMSK                0xff000000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_RFU_31_24_SHFT                      0x18

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_TIMING_MODE_BMSK      0x00800000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_TIMING_MODE_SHFT            0x17

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_PULL_IN_LIMIT_EN_BMSK 0x00400000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_PULL_IN_LIMIT_EN_SHFT       0x16

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_PULL_IN_THRESHOLD_BMSK 0x00300000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_PULL_IN_THRESHOLD_SHFT       0x14

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_AB_BANK_THRESHOLD_BMSK 0x000e0000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_AB_BANK_THRESHOLD_SHFT       0x11

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_RDYLVL_IGNORE_BMSK    0x00010000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_RDYLVL_IGNORE_SHFT          0x10

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_BUSY_BANKS_THRESHOLD_BMSK 0x00007000
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_BUSY_BANKS_THRESHOLD_SHFT        0xc

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_RDYLVL_BUSY_THRESHOLD_BMSK 0x00000300
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_RDYLVL_BUSY_THRESHOLD_SHFT        0x8

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_RDYLVL_THRESHOLD_BMSK 0x00000030
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_RDYLVL_THRESHOLD_SHFT        0x4

#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_AB_DEBIT_THRESHOLD_BMSK 0x00000007
#define HWIO_SHKE_REFRESH_DEBIT_CTRL_n_REFRESH_AB_DEBIT_THRESHOLD_SHFT        0x0

//// Register REFRESH_AB_SWITCH_CTRL ////

#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_ADDR(x)                     (x+0x00000270)
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_PHYS(x)                     (x+0x00000270)
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_RMSK                        0xf11ffff1
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_SHFT                                 0
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_ADDR(x), HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_RMSK)
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_OUT(x, val)                 \
	out_dword( HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_ADDR(x), val)
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_ADDR(x), mask, val, HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_RFU_31_BMSK                 0x80000000
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_RFU_31_SHFT                       0x1f

#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_RATE_THRESHOLD_BMSK 0x70000000
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_RATE_THRESHOLD_SHFT       0x1c

#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_RATE_THRESHOLD_EN_BMSK 0x01000000
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_RATE_THRESHOLD_EN_SHFT       0x18

#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_PB_FREQ_THRESHOLD_BMSK 0x001ffff0
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_PB_FREQ_THRESHOLD_SHFT        0x4

#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_PB_FREQ_THRESHOLD_EN_BMSK 0x00000001
#define HWIO_SHKE_REFRESH_AB_SWITCH_CTRL_REFRESH_PB_FREQ_THRESHOLD_EN_SHFT        0x0

//// Register REFRESH_BURST_CTRL ////

#define HWIO_SHKE_REFRESH_BURST_CTRL_ADDR(x)                         (x+0x00000274)
#define HWIO_SHKE_REFRESH_BURST_CTRL_PHYS(x)                         (x+0x00000274)
#define HWIO_SHKE_REFRESH_BURST_CTRL_RMSK                            0xf1ffff11
#define HWIO_SHKE_REFRESH_BURST_CTRL_SHFT                                     0
#define HWIO_SHKE_REFRESH_BURST_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_REFRESH_BURST_CTRL_ADDR(x), HWIO_SHKE_REFRESH_BURST_CTRL_RMSK)
#define HWIO_SHKE_REFRESH_BURST_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_REFRESH_BURST_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_BURST_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_REFRESH_BURST_CTRL_ADDR(x), val)
#define HWIO_SHKE_REFRESH_BURST_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_BURST_CTRL_ADDR(x), mask, val, HWIO_SHKE_REFRESH_BURST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_BURST_CTRL_RFU_31_BMSK                     0x80000000
#define HWIO_SHKE_REFRESH_BURST_CTRL_RFU_31_SHFT                           0x1f

#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_CREDIT_BURST_LEN_BMSK   0x70000000
#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_CREDIT_BURST_LEN_SHFT         0x1c

#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_BURST_FREQ_THRESHOLD_BMSK 0x01ffff00
#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_BURST_FREQ_THRESHOLD_SHFT        0x8

#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_BURST_FREQ_THRESHOLD_EN_BMSK 0x00000010
#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_BURST_FREQ_THRESHOLD_EN_SHFT        0x4

#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_BURST_EN_BMSK           0x00000001
#define HWIO_SHKE_REFRESH_BURST_CTRL_REFRESH_BURST_EN_SHFT                  0x0

//// Register REFRESH_TEMP_UPDATE_TIMER_CFG ////

#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_ADDR(x)              (x+0x00000280)
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_PHYS(x)              (x+0x00000280)
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_RMSK                 0x00000311
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_SHFT                          0
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_IN(x)                \
	in_dword_masked ( HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_ADDR(x), HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_RMSK)
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_OUT(x, val)          \
	out_dword( HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_ADDR(x), val)
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_ADDR(x), mask, val, HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_RFU_9_8_BMSK         0x00000300
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_RFU_9_8_SHFT                0x8

#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_TEMP_UPDATE_FLAG_OVERRIDE_BMSK 0x00000010
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_TEMP_UPDATE_FLAG_OVERRIDE_SHFT        0x4

#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_TEMP_UPDATE_TIMER_EN_BMSK 0x00000001
#define HWIO_SHKE_REFRESH_TEMP_UPDATE_TIMER_CFG_TEMP_UPDATE_TIMER_EN_SHFT        0x0

//// Register REFRESH_TEMP_ERR_CFG ////

#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_ADDR(x)                       (x+0x00000284)
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_PHYS(x)                       (x+0x00000284)
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_RMSK                          0x00000077
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_SHFT                                   0
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_REFRESH_TEMP_ERR_CFG_ADDR(x), HWIO_SHKE_REFRESH_TEMP_ERR_CFG_RMSK)
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_REFRESH_TEMP_ERR_CFG_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_OUT(x, val)                   \
	out_dword( HWIO_SHKE_REFRESH_TEMP_ERR_CFG_ADDR(x), val)
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_TEMP_ERR_CFG_ADDR(x), mask, val, HWIO_SHKE_REFRESH_TEMP_ERR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_LOW_TEMP_THRESHOLD_BMSK       0x00000070
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_LOW_TEMP_THRESHOLD_SHFT              0x4

#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_HIGH_TEMP_THRESHOLD_BMSK      0x00000007
#define HWIO_SHKE_REFRESH_TEMP_ERR_CFG_HIGH_TEMP_THRESHOLD_SHFT             0x0

//// Register HW_SELF_REFRESH_TIMER_CTRL_n ////

#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_ADDR(base, n)         (base+0x300+0x4*n)
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_PHYS(base, n)         (base+0x300+0x4*n)
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_RMSK                  0x0003ffff
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_SHFT                           0
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_MAXn                           3
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_INI(base, n)          \
	in_dword_masked ( HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_ADDR(base, n), HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_RMSK)
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_ADDR(base, n), mask) 
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_OUTI(base, n, val)    \
	out_dword( HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_ADDR(base, n), val)
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_ADDR(base, n), mask, val, HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_RFU_17_16_BMSK        0x00030000
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_RFU_17_16_SHFT              0x10

#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_IDLE_TIMER_BMSK       0x0000ffff
#define HWIO_SHKE_HW_SELF_REFRESH_TIMER_CTRL_n_IDLE_TIMER_SHFT              0x0

//// Register HW_SELF_REFRESH_CTRL ////

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_ADDR(x)                       (x+0x00000328)
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_PHYS(x)                       (x+0x00000328)
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_RMSK                          0x73307133
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SHFT                                   0
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_HW_SELF_REFRESH_CTRL_ADDR(x), HWIO_SHKE_HW_SELF_REFRESH_CTRL_RMSK)
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_HW_SELF_REFRESH_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_OUT(x, val)                   \
	out_dword( HWIO_SHKE_HW_SELF_REFRESH_CTRL_ADDR(x), val)
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_HW_SELF_REFRESH_CTRL_ADDR(x), mask, val, HWIO_SHKE_HW_SELF_REFRESH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_REFRESH_FLUSH_B4_SRE_BMSK     0x40000000
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_REFRESH_FLUSH_B4_SRE_SHFT           0x1e

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_REFRESH_AFTER_SRX_EN_BMSK     0x20000000
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_REFRESH_AFTER_SRX_EN_SHFT           0x1d

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_REFRESH_BEFORE_SRE_EN_BMSK    0x10000000
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_REFRESH_BEFORE_SRE_EN_SHFT          0x1c

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SRX_PRIORITY_BMSK             0x03000000
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SRX_PRIORITY_SHFT                   0x18

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SRE_PRIORITY_BMSK             0x00300000
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SRE_PRIORITY_SHFT                   0x14

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_RFU_14_12_BMSK                0x00007000
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_RFU_14_12_SHFT                       0xc

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_CONCURRENT_SR_EN_BMSK         0x00000100
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_CONCURRENT_SR_EN_SHFT                0x8

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SR_ABORT_EN_BMSK              0x00000030
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_SR_ABORT_EN_SHFT                     0x4

#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_RANK_EN_BMSK                  0x00000003
#define HWIO_SHKE_HW_SELF_REFRESH_CTRL_RANK_EN_SHFT                         0x0

//// Register PDT_ACQ_TIMER_CTRL ////

#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ADDR(x)                         (x+0x00000340)
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_PHYS(x)                         (x+0x00000340)
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_RMSK                            0xd003ffff
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_SHFT                                     0
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ADDR(x), HWIO_SHKE_PDT_ACQ_TIMER_CTRL_RMSK)
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_ACQ_TIMER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_RFU_31_30_BMSK                  0xc0000000
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_RFU_31_30_SHFT                        0x1e

#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_SW_LOAD_BMSK                    0x10000000
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_SW_LOAD_SHFT                          0x1c

#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_CLK_SELECT_BMSK                 0x00030000
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_CLK_SELECT_SHFT                       0x10

#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ACQ_INTERVAL_BMSK               0x0000ffff
#define HWIO_SHKE_PDT_ACQ_TIMER_CTRL_ACQ_INTERVAL_SHFT                      0x0

//// Register PDT_ACQ_EVENT_CTRL ////

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ADDR(x)                         (x+0x00000348)
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_PHYS(x)                         (x+0x00000348)
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_RMSK                            0x033ff313
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_SHFT                                     0
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ADDR(x), HWIO_SHKE_PDT_ACQ_EVENT_CTRL_RMSK)
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_ACQ_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ESCALATED_PRIORITY_BMSK         0x03000000
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_ESCALATED_PRIORITY_SHFT               0x18

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_PRIORITY_BMSK                   0x00300000
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_PRIORITY_SHFT                         0x14

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_NUM_SAMPLES_BMSK                0x000ff000
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_NUM_SAMPLES_SHFT                       0xc

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_RFU_9_8_BMSK                    0x00000300
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_RFU_9_8_SHFT                           0x8

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_MPC_STOP_EN_BMSK                0x00000010
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_MPC_STOP_EN_SHFT                       0x4

#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_RANK_EN_BMSK                    0x00000003
#define HWIO_SHKE_PDT_ACQ_EVENT_CTRL_RANK_EN_SHFT                           0x0

//// Register PDT_ACQ_STAGGER_CTRL ////

#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_ADDR(x)                       (x+0x0000034c)
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_PHYS(x)                       (x+0x0000034c)
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_RMSK                          0xffff0301
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_SHFT                                   0
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_ADDR(x), HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_RMSK)
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_OUT(x, val)                   \
	out_dword( HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_STAGGER_RANKS_OFFSET_BMSK     0xffff0000
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_STAGGER_RANKS_OFFSET_SHFT           0x10

#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_RFU_9_8_BMSK                  0x00000300
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_RFU_9_8_SHFT                         0x8

#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_STAGGER_RANKS_EN_BMSK         0x00000001
#define HWIO_SHKE_PDT_ACQ_STAGGER_CTRL_STAGGER_RANKS_EN_SHFT                0x0

//// Register PDT_TRAC_TIMER_CTRL ////

#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_ADDR(x)                        (x+0x00000360)
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_PHYS(x)                        (x+0x00000360)
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_RMSK                           0xd003ffff
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_SHFT                                    0
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_TIMER_CTRL_ADDR(x), HWIO_SHKE_PDT_TRAC_TIMER_CTRL_RMSK)
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_TIMER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_OUT(x, val)                    \
	out_dword( HWIO_SHKE_PDT_TRAC_TIMER_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_TRAC_TIMER_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_TRAC_TIMER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_RFU_31_30_BMSK                 0xc0000000
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_RFU_31_30_SHFT                       0x1e

#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_SW_LOAD_BMSK                   0x10000000
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_SW_LOAD_SHFT                         0x1c

#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_CLK_SELECT_BMSK                0x00030000
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_CLK_SELECT_SHFT                      0x10

#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_TRAC_INTERVAL_BMSK             0x0000ffff
#define HWIO_SHKE_PDT_TRAC_TIMER_CTRL_TRAC_INTERVAL_SHFT                    0x0

//// Register PDT_TRAC_EVENT_CTRL ////

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ADDR(x)                        (x+0x00000368)
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_PHYS(x)                        (x+0x00000368)
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_RMSK                           0x033ff313
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_SHFT                                    0
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ADDR(x), HWIO_SHKE_PDT_TRAC_EVENT_CTRL_RMSK)
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_OUT(x, val)                    \
	out_dword( HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_TRAC_EVENT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ESCALATED_PRIORITY_BMSK        0x03000000
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_ESCALATED_PRIORITY_SHFT              0x18

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_PRIORITY_BMSK                  0x00300000
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_PRIORITY_SHFT                        0x14

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_NUM_SAMPLES_BMSK               0x000ff000
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_NUM_SAMPLES_SHFT                      0xc

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_RFU_9_8_BMSK                   0x00000300
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_RFU_9_8_SHFT                          0x8

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_MPC_STOP_EN_BMSK               0x00000010
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_MPC_STOP_EN_SHFT                      0x4

#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_RANK_EN_BMSK                   0x00000003
#define HWIO_SHKE_PDT_TRAC_EVENT_CTRL_RANK_EN_SHFT                          0x0

//// Register PDT_TRAC_STAGGER_CTRL ////

#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_ADDR(x)                      (x+0x0000036c)
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_PHYS(x)                      (x+0x0000036c)
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_RMSK                         0xffff0301
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_SHFT                                  0
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_ADDR(x), HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_RMSK)
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_STAGGER_RANKS_OFFSET_BMSK    0xffff0000
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_STAGGER_RANKS_OFFSET_SHFT          0x10

#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_RFU_9_8_BMSK                 0x00000300
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_RFU_9_8_SHFT                        0x8

#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_STAGGER_RANKS_EN_BMSK        0x00000001
#define HWIO_SHKE_PDT_TRAC_STAGGER_CTRL_STAGGER_RANKS_EN_SHFT               0x0

//// Register PDT_TRAC_THRESHOLD_CFG ////

#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_ADDR(x)                     (x+0x00000370)
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_PHYS(x)                     (x+0x00000370)
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_RMSK                        0x301ffff1
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_SHFT                                 0
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_IN(x)                       \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_ADDR(x), HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_RMSK)
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_ADDR(x), mask) 
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_OUT(x, val)                 \
	out_dword( HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_ADDR(x), val)
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_ADDR(x), mask, val, HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_RFU_29_28_BMSK              0x30000000
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_RFU_29_28_SHFT                    0x1c

#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_TRAC_FREQ_THRESHOLD_BMSK    0x001ffff0
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_TRAC_FREQ_THRESHOLD_SHFT           0x4

#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_TRAC_FREQ_THRESHOLD_EN_BMSK 0x00000001
#define HWIO_SHKE_PDT_TRAC_THRESHOLD_CFG_TRAC_FREQ_THRESHOLD_EN_SHFT        0x0

//// Register PDT_MRR_TIMER_CTRL ////

#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_ADDR(x)                         (x+0x00000380)
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_PHYS(x)                         (x+0x00000380)
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_RMSK                            0xc3ffffff
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_SHFT                                     0
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_PDT_MRR_TIMER_CTRL_ADDR(x), HWIO_SHKE_PDT_MRR_TIMER_CTRL_RMSK)
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_PDT_MRR_TIMER_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_PDT_MRR_TIMER_CTRL_ADDR(x), val)
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_MRR_TIMER_CTRL_ADDR(x), mask, val, HWIO_SHKE_PDT_MRR_TIMER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_RFU_31_30_BMSK                  0xc0000000
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_RFU_31_30_SHFT                        0x1e

#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_CLK_SELECT_BMSK                 0x03000000
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_CLK_SELECT_SHFT                       0x18

#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_MPC_STOP_TO_MRR_BMSK            0x00ff0000
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_MPC_STOP_TO_MRR_SHFT                  0x10

#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_MPC_START_TO_MRR_BMSK           0x0000ffff
#define HWIO_SHKE_PDT_MRR_TIMER_CTRL_MPC_START_TO_MRR_SHFT                  0x0

//// Register PDT_DIT_EVENT_CFG ////

#define HWIO_SHKE_PDT_DIT_EVENT_CFG_ADDR(x)                          (x+0x000003a0)
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_PHYS(x)                          (x+0x000003a0)
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_RMSK                             0x00000311
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_SHFT                                      0
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_EVENT_CFG_ADDR(x), HWIO_SHKE_PDT_DIT_EVENT_CFG_RMSK)
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_EVENT_CFG_ADDR(x), mask) 
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_OUT(x, val)                      \
	out_dword( HWIO_SHKE_PDT_DIT_EVENT_CFG_ADDR(x), val)
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_EVENT_CFG_ADDR(x), mask, val, HWIO_SHKE_PDT_DIT_EVENT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_EVENT_CFG_RFU_9_8_BMSK                     0x00000300
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_RFU_9_8_SHFT                            0x8

#define HWIO_SHKE_PDT_DIT_EVENT_CFG_TRAC_PERIODIC_EVENT_EN_BMSK      0x00000010
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_TRAC_PERIODIC_EVENT_EN_SHFT             0x4

#define HWIO_SHKE_PDT_DIT_EVENT_CFG_TRAC_EVENT_EN_BMSK               0x00000001
#define HWIO_SHKE_PDT_DIT_EVENT_CFG_TRAC_EVENT_EN_SHFT                      0x0

//// Register PDT_DIT_FILTER_THRESHOLD_CFG ////

#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_ADDR(x)               (x+0x000003a4)
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_PHYS(x)               (x+0x000003a4)
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_RMSK                  0xffffffff
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_SHFT                           0
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_IN(x)                 \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_ADDR(x), HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_RMSK)
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_ADDR(x), mask) 
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_OUT(x, val)           \
	out_dword( HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_ADDR(x), val)
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_ADDR(x), mask, val, HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_DIT_HIGH_THRESHOLD_BMSK 0xffff0000
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_DIT_HIGH_THRESHOLD_SHFT       0x10

#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_DIT_LOW_THRESHOLD_BMSK 0x0000ffff
#define HWIO_SHKE_PDT_DIT_FILTER_THRESHOLD_CFG_DIT_LOW_THRESHOLD_SHFT        0x0

//// Register PDT_DIT_STATUS ////

#define HWIO_SHKE_PDT_DIT_STATUS_ADDR(x)                             (x+0x000003b0)
#define HWIO_SHKE_PDT_DIT_STATUS_PHYS(x)                             (x+0x000003b0)
#define HWIO_SHKE_PDT_DIT_STATUS_RMSK                                0x0000000f
#define HWIO_SHKE_PDT_DIT_STATUS_SHFT                                         0
#define HWIO_SHKE_PDT_DIT_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_STATUS_ADDR(x), HWIO_SHKE_PDT_DIT_STATUS_RMSK)
#define HWIO_SHKE_PDT_DIT_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_PDT_DIT_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SHKE_PDT_DIT_STATUS_ADDR(x), val)
#define HWIO_SHKE_PDT_DIT_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_STATUS_ADDR(x), mask, val, HWIO_SHKE_PDT_DIT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_STATUS_FSM_STATE_BMSK                      0x0000000f
#define HWIO_SHKE_PDT_DIT_STATUS_FSM_STATE_SHFT                             0x0

//// Register PDT_DIT_EVENT_STATUS ////

#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_ADDR(x)                       (x+0x000003b4)
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_PHYS(x)                       (x+0x000003b4)
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_RMSK                          0x00030011
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_SHFT                                   0
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_EVENT_STATUS_ADDR(x), HWIO_SHKE_PDT_DIT_EVENT_STATUS_RMSK)
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_EVENT_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_OUT(x, val)                   \
	out_dword( HWIO_SHKE_PDT_DIT_EVENT_STATUS_ADDR(x), val)
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_EVENT_STATUS_ADDR(x), mask, val, HWIO_SHKE_PDT_DIT_EVENT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_LAST_DIT_RANK_BMSK            0x00030000
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_LAST_DIT_RANK_SHFT                  0x10

#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_TRAC_PERIODIC_EVENT_STATUS_BMSK 0x00000010
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_TRAC_PERIODIC_EVENT_STATUS_SHFT        0x4

#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_TRAC_EVENT_STATUS_BMSK        0x00000001
#define HWIO_SHKE_PDT_DIT_EVENT_STATUS_TRAC_EVENT_STATUS_SHFT               0x0

//// Register PDT_DIT_CNT_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_ADDR(base, n)              (base+0x3C0+0x4*n)
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_PHYS(base, n)              (base+0x3C0+0x4*n)
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_RMSK                       0x0000ffff
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_SHFT                                0
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_MAXn                                1
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_MR19_BMSK                  0x0000ff00
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_MR19_SHFT                         0x8

#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_MR18_BMSK                  0x000000ff
#define HWIO_SHKE_PDT_DIT_CNT_RNK0_BYTE_n_MR18_SHFT                         0x0

//// Register PDT_DIT_CNT_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_ADDR(base, n)              (base+0x3E0+0x4*n)
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_PHYS(base, n)              (base+0x3E0+0x4*n)
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_RMSK                       0x0000ffff
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_SHFT                                0
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_MAXn                                1
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_MR19_BMSK                  0x0000ff00
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_MR19_SHFT                         0x8

#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_MR18_BMSK                  0x000000ff
#define HWIO_SHKE_PDT_DIT_CNT_RNK1_BYTE_n_MR18_SHFT                         0x0

//// Register PDT_DIT_SAMPLES_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_ADDR(base, n)          (base+0x400+0x10*n)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_PHYS(base, n)          (base+0x400+0x10*n)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_RMSK                   0x000000ff
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_SHFT                            0
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_MAXn                            1
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_INI(base, n)           \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_INMI(base, n, mask)    \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_OUTI(base, n, val)     \
	out_dword( HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_NUM_SAMPLES_BMSK       0x000000ff
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK0_BYTE_n_NUM_SAMPLES_SHFT              0x0

//// Register PDT_DIT_ACCU_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ADDR(base, n)             (base+0x404+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_PHYS(base, n)             (base+0x404+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_RMSK                      0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_SHFT                               0
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_MAXn                               1
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_INI(base, n)              \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_OUTI(base, n, val)        \
	out_dword( HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ACCU_VALUE_BMSK           0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_RNK0_BYTE_n_ACCU_VALUE_SHFT                  0x0

//// Register PDT_DIT_MAX_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_ADDR(base, n)              (base+0x408+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_PHYS(base, n)              (base+0x408+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_RMSK                       0x0000ffff
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_SHFT                                0
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_MAXn                                1
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_MR19_BMSK                  0x0000ff00
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_MR19_SHFT                         0x8

#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_MR18_BMSK                  0x000000ff
#define HWIO_SHKE_PDT_DIT_MAX_RNK0_BYTE_n_MR18_SHFT                         0x0

//// Register PDT_DIT_MIN_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_ADDR(base, n)              (base+0x40C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_PHYS(base, n)              (base+0x40C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_RMSK                       0x0000ffff
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_SHFT                                0
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_MAXn                                1
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_MR19_BMSK                  0x0000ff00
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_MR19_SHFT                         0x8

#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_MR18_BMSK                  0x000000ff
#define HWIO_SHKE_PDT_DIT_MIN_RNK0_BYTE_n_MR18_SHFT                         0x0

//// Register PDT_DIT_SAMPLES_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_ADDR(base, n)          (base+0x480+0x10*n)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_PHYS(base, n)          (base+0x480+0x10*n)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_RMSK                   0x000000ff
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_SHFT                            0
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_MAXn                            1
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_INI(base, n)           \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_INMI(base, n, mask)    \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_OUTI(base, n, val)     \
	out_dword( HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_NUM_SAMPLES_BMSK       0x000000ff
#define HWIO_SHKE_PDT_DIT_SAMPLES_RNK1_BYTE_n_NUM_SAMPLES_SHFT              0x0

//// Register PDT_DIT_ACCU_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ADDR(base, n)             (base+0x484+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_PHYS(base, n)             (base+0x484+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_RMSK                      0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_SHFT                               0
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_MAXn                               1
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_INI(base, n)              \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_INMI(base, n, mask)       \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_OUTI(base, n, val)        \
	out_dword( HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ACCU_VALUE_BMSK           0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_RNK1_BYTE_n_ACCU_VALUE_SHFT                  0x0

//// Register PDT_DIT_MAX_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_ADDR(base, n)              (base+0x488+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_PHYS(base, n)              (base+0x488+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_RMSK                       0x0000ffff
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_SHFT                                0
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_MAXn                                1
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_MR19_BMSK                  0x0000ff00
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_MR19_SHFT                         0x8

#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_MR18_BMSK                  0x000000ff
#define HWIO_SHKE_PDT_DIT_MAX_RNK1_BYTE_n_MR18_SHFT                         0x0

//// Register PDT_DIT_MIN_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_ADDR(base, n)              (base+0x48C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_PHYS(base, n)              (base+0x48C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_RMSK                       0x0000ffff
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_SHFT                                0
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_MAXn                                1
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_INI(base, n)               \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_OUTI(base, n, val)         \
	out_dword( HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_MR19_BMSK                  0x0000ff00
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_MR19_SHFT                         0x8

#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_MR18_BMSK                  0x000000ff
#define HWIO_SHKE_PDT_DIT_MIN_RNK1_BYTE_n_MR18_SHFT                         0x0

//// Register PDT_DIT_ACCU_SCALED_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ADDR(base, n)      (base+0x504+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_PHYS(base, n)      (base+0x504+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_RMSK               0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_SHFT                        0
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_MAXn                        1
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_INI(base, n)       \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_OUTI(base, n, val) \
	out_dword( HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ACCU_VALUE_BMSK    0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK0_BYTE_n_ACCU_VALUE_SHFT           0x0

//// Register PDT_DIT_MAX_SCALED_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_ADDR(base, n)       (base+0x508+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_PHYS(base, n)       (base+0x508+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_RMSK                0x0000ffff
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_SHFT                         0
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_MAXn                         1
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_INI(base, n)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_OUTI(base, n, val)  \
	out_dword( HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_MR19_BMSK           0x0000ff00
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_MR19_SHFT                  0x8

#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_MR18_BMSK           0x000000ff
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK0_BYTE_n_MR18_SHFT                  0x0

//// Register PDT_DIT_MIN_SCALED_RNK0_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_ADDR(base, n)       (base+0x50C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_PHYS(base, n)       (base+0x50C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_RMSK                0x0000ffff
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_SHFT                         0
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_MAXn                         1
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_INI(base, n)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_OUTI(base, n, val)  \
	out_dword( HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_MR19_BMSK           0x0000ff00
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_MR19_SHFT                  0x8

#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_MR18_BMSK           0x000000ff
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK0_BYTE_n_MR18_SHFT                  0x0

//// Register PDT_DIT_ACCU_SCALED_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ADDR(base, n)      (base+0x584+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_PHYS(base, n)      (base+0x584+0x10*n)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_RMSK               0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_SHFT                        0
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_MAXn                        1
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_INI(base, n)       \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_OUTI(base, n, val) \
	out_dword( HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ACCU_VALUE_BMSK    0xffffffff
#define HWIO_SHKE_PDT_DIT_ACCU_SCALED_RNK1_BYTE_n_ACCU_VALUE_SHFT           0x0

//// Register PDT_DIT_MAX_SCALED_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_ADDR(base, n)       (base+0x588+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_PHYS(base, n)       (base+0x588+0x10*n)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_RMSK                0x0000ffff
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_SHFT                         0
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_MAXn                         1
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_INI(base, n)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_OUTI(base, n, val)  \
	out_dword( HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_MR19_BMSK           0x0000ff00
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_MR19_SHFT                  0x8

#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_MR18_BMSK           0x000000ff
#define HWIO_SHKE_PDT_DIT_MAX_SCALED_RNK1_BYTE_n_MR18_SHFT                  0x0

//// Register PDT_DIT_MIN_SCALED_RNK1_BYTE_n ////

#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_ADDR(base, n)       (base+0x58C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_PHYS(base, n)       (base+0x58C+0x10*n)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_RMSK                0x0000ffff
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_SHFT                         0
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_MAXn                         1
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_INI(base, n)        \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_ADDR(base, n), HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_RMSK)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_ADDR(base, n), mask) 
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_OUTI(base, n, val)  \
	out_dword( HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_ADDR(base, n), val)
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_ADDR(base, n), mask, val, HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_MR19_BMSK           0x0000ff00
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_MR19_SHFT                  0x8

#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_MR18_BMSK           0x000000ff
#define HWIO_SHKE_PDT_DIT_MIN_SCALED_RNK1_BYTE_n_MR18_SHFT                  0x0

//// Register FSW_TASK_CFG_n ////

#define HWIO_SHKE_FSW_TASK_CFG_n_ADDR(base, n)                       (base+0x600+0x8*n)
#define HWIO_SHKE_FSW_TASK_CFG_n_PHYS(base, n)                       (base+0x600+0x8*n)
#define HWIO_SHKE_FSW_TASK_CFG_n_RMSK                                0x301f1f01
#define HWIO_SHKE_FSW_TASK_CFG_n_SHFT                                         0
#define HWIO_SHKE_FSW_TASK_CFG_n_MAXn                                        15
#define HWIO_SHKE_FSW_TASK_CFG_n_INI(base, n)                        \
	in_dword_masked ( HWIO_SHKE_FSW_TASK_CFG_n_ADDR(base, n), HWIO_SHKE_FSW_TASK_CFG_n_RMSK)
#define HWIO_SHKE_FSW_TASK_CFG_n_INMI(base, n, mask)                 \
	in_dword_masked ( HWIO_SHKE_FSW_TASK_CFG_n_ADDR(base, n), mask) 
#define HWIO_SHKE_FSW_TASK_CFG_n_OUTI(base, n, val)                  \
	out_dword( HWIO_SHKE_FSW_TASK_CFG_n_ADDR(base, n), val)
#define HWIO_SHKE_FSW_TASK_CFG_n_OUTMI(base, n, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_TASK_CFG_n_ADDR(base, n), mask, val, HWIO_SHKE_FSW_TASK_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_TASK_CFG_n_RFU_29_28_BMSK                      0x30000000
#define HWIO_SHKE_FSW_TASK_CFG_n_RFU_29_28_SHFT                            0x1c

#define HWIO_SHKE_FSW_TASK_CFG_n_END_STATE_BMSK                      0x001f0000
#define HWIO_SHKE_FSW_TASK_CFG_n_END_STATE_SHFT                            0x10

#define HWIO_SHKE_FSW_TASK_CFG_n_START_STATE_BMSK                    0x00001f00
#define HWIO_SHKE_FSW_TASK_CFG_n_START_STATE_SHFT                           0x8

#define HWIO_SHKE_FSW_TASK_CFG_n_TASK_EN_BMSK                        0x00000001
#define HWIO_SHKE_FSW_TASK_CFG_n_TASK_EN_SHFT                               0x0

//// Register FSW_TASK_DEPENDENCY_n ////

#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_ADDR(base, n)                (base+0x604+0x8*n)
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_PHYS(base, n)                (base+0x604+0x8*n)
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_RMSK                         0x0003ffff
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_SHFT                                  0
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_MAXn                                 15
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_INI(base, n)                 \
	in_dword_masked ( HWIO_SHKE_FSW_TASK_DEPENDENCY_n_ADDR(base, n), HWIO_SHKE_FSW_TASK_DEPENDENCY_n_RMSK)
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_SHKE_FSW_TASK_DEPENDENCY_n_ADDR(base, n), mask) 
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_OUTI(base, n, val)           \
	out_dword( HWIO_SHKE_FSW_TASK_DEPENDENCY_n_ADDR(base, n), val)
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_TASK_DEPENDENCY_n_ADDR(base, n), mask, val, HWIO_SHKE_FSW_TASK_DEPENDENCY_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_RFU_17_16_BMSK               0x00030000
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_RFU_17_16_SHFT                     0x10

#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_TASK_DEPENDENCY_BMSK         0x0000ffff
#define HWIO_SHKE_FSW_TASK_DEPENDENCY_n_TASK_DEPENDENCY_SHFT                0x0

//// Register FSW_END_STATE_CFG ////

#define HWIO_SHKE_FSW_END_STATE_CFG_ADDR(x)                          (x+0x000006c0)
#define HWIO_SHKE_FSW_END_STATE_CFG_PHYS(x)                          (x+0x000006c0)
#define HWIO_SHKE_FSW_END_STATE_CFG_RMSK                             0x0000031f
#define HWIO_SHKE_FSW_END_STATE_CFG_SHFT                                      0
#define HWIO_SHKE_FSW_END_STATE_CFG_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_FSW_END_STATE_CFG_ADDR(x), HWIO_SHKE_FSW_END_STATE_CFG_RMSK)
#define HWIO_SHKE_FSW_END_STATE_CFG_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_FSW_END_STATE_CFG_ADDR(x), mask) 
#define HWIO_SHKE_FSW_END_STATE_CFG_OUT(x, val)                      \
	out_dword( HWIO_SHKE_FSW_END_STATE_CFG_ADDR(x), val)
#define HWIO_SHKE_FSW_END_STATE_CFG_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_END_STATE_CFG_ADDR(x), mask, val, HWIO_SHKE_FSW_END_STATE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_END_STATE_CFG_RFU_9_8_BMSK                     0x00000300
#define HWIO_SHKE_FSW_END_STATE_CFG_RFU_9_8_SHFT                            0x8

#define HWIO_SHKE_FSW_END_STATE_CFG_FSW_END_STATE_BMSK               0x0000001f
#define HWIO_SHKE_FSW_END_STATE_CFG_FSW_END_STATE_SHFT                      0x0

//// Register FSW_DT_CFG ////

#define HWIO_SHKE_FSW_DT_CFG_ADDR(x)                                 (x+0x000006c4)
#define HWIO_SHKE_FSW_DT_CFG_PHYS(x)                                 (x+0x000006c4)
#define HWIO_SHKE_FSW_DT_CFG_RMSK                                    0x000000f3
#define HWIO_SHKE_FSW_DT_CFG_SHFT                                             0
#define HWIO_SHKE_FSW_DT_CFG_IN(x)                                   \
	in_dword_masked ( HWIO_SHKE_FSW_DT_CFG_ADDR(x), HWIO_SHKE_FSW_DT_CFG_RMSK)
#define HWIO_SHKE_FSW_DT_CFG_INM(x, mask)                            \
	in_dword_masked ( HWIO_SHKE_FSW_DT_CFG_ADDR(x), mask) 
#define HWIO_SHKE_FSW_DT_CFG_OUT(x, val)                             \
	out_dword( HWIO_SHKE_FSW_DT_CFG_ADDR(x), val)
#define HWIO_SHKE_FSW_DT_CFG_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_DT_CFG_ADDR(x), mask, val, HWIO_SHKE_FSW_DT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_DT_CFG_RFU_7_5_BMSK                            0x000000e0
#define HWIO_SHKE_FSW_DT_CFG_RFU_7_5_SHFT                                   0x5

#define HWIO_SHKE_FSW_DT_CFG_DT_PRIORITY_BMSK                        0x00000010
#define HWIO_SHKE_FSW_DT_CFG_DT_PRIORITY_SHFT                               0x4

#define HWIO_SHKE_FSW_DT_CFG_DT_TYPE_BMSK                            0x00000003
#define HWIO_SHKE_FSW_DT_CFG_DT_TYPE_SHFT                                   0x0

//// Register FSW_ZQCAL_CFG ////

#define HWIO_SHKE_FSW_ZQCAL_CFG_ADDR(x)                              (x+0x000006c8)
#define HWIO_SHKE_FSW_ZQCAL_CFG_PHYS(x)                              (x+0x000006c8)
#define HWIO_SHKE_FSW_ZQCAL_CFG_RMSK                                 0x31133113
#define HWIO_SHKE_FSW_ZQCAL_CFG_SHFT                                          0
#define HWIO_SHKE_FSW_ZQCAL_CFG_IN(x)                                \
	in_dword_masked ( HWIO_SHKE_FSW_ZQCAL_CFG_ADDR(x), HWIO_SHKE_FSW_ZQCAL_CFG_RMSK)
#define HWIO_SHKE_FSW_ZQCAL_CFG_INM(x, mask)                         \
	in_dword_masked ( HWIO_SHKE_FSW_ZQCAL_CFG_ADDR(x), mask) 
#define HWIO_SHKE_FSW_ZQCAL_CFG_OUT(x, val)                          \
	out_dword( HWIO_SHKE_FSW_ZQCAL_CFG_ADDR(x), val)
#define HWIO_SHKE_FSW_ZQCAL_CFG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_ZQCAL_CFG_ADDR(x), mask, val, HWIO_SHKE_FSW_ZQCAL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_ZQCAL_CFG_RFU_29_28_BMSK                       0x30000000
#define HWIO_SHKE_FSW_ZQCAL_CFG_RFU_29_28_SHFT                             0x1c

#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQLATCH_GTW_EN_BMSK                  0x01000000
#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQLATCH_GTW_EN_SHFT                        0x18

#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQLATCH_STAGGER_RANKS_EN_BMSK        0x00100000
#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQLATCH_STAGGER_RANKS_EN_SHFT              0x14

#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQLATCH_RANK_EN_BMSK                 0x00030000
#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQLATCH_RANK_EN_SHFT                       0x10

#define HWIO_SHKE_FSW_ZQCAL_CFG_RFU_13_12_BMSK                       0x00003000
#define HWIO_SHKE_FSW_ZQCAL_CFG_RFU_13_12_SHFT                              0xc

#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQSTART_GTW_EN_BMSK                  0x00000100
#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQSTART_GTW_EN_SHFT                         0x8

#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQSTART_STAGGER_RANKS_EN_BMSK        0x00000010
#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQSTART_STAGGER_RANKS_EN_SHFT               0x4

#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQSTART_RANK_EN_BMSK                 0x00000003
#define HWIO_SHKE_FSW_ZQCAL_CFG_ZQSTART_RANK_EN_SHFT                        0x0

//// Register FSW_MRW_BF_ZQCAL ////

#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_ADDR(x)                           (x+0x000006e0)
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_PHYS(x)                           (x+0x000006e0)
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_RMSK                              0x03ffffff
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_SHFT                                       0
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_BF_ZQCAL_ADDR(x), HWIO_SHKE_FSW_MRW_BF_ZQCAL_RMSK)
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_BF_ZQCAL_ADDR(x), mask) 
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_OUT(x, val)                       \
	out_dword( HWIO_SHKE_FSW_MRW_BF_ZQCAL_ADDR(x), val)
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_MRW_BF_ZQCAL_ADDR(x), mask, val, HWIO_SHKE_FSW_MRW_BF_ZQCAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_RFU_25_24_BMSK                    0x03000000
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_RFU_25_24_SHFT                          0x18

#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_CMD_SELECT_BMSK                   0x00ffffff
#define HWIO_SHKE_FSW_MRW_BF_ZQCAL_CMD_SELECT_SHFT                          0x0

//// Register FSW_MRW_BF_STALL ////

#define HWIO_SHKE_FSW_MRW_BF_STALL_ADDR(x)                           (x+0x000006e4)
#define HWIO_SHKE_FSW_MRW_BF_STALL_PHYS(x)                           (x+0x000006e4)
#define HWIO_SHKE_FSW_MRW_BF_STALL_RMSK                              0x03ffffff
#define HWIO_SHKE_FSW_MRW_BF_STALL_SHFT                                       0
#define HWIO_SHKE_FSW_MRW_BF_STALL_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_BF_STALL_ADDR(x), HWIO_SHKE_FSW_MRW_BF_STALL_RMSK)
#define HWIO_SHKE_FSW_MRW_BF_STALL_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_BF_STALL_ADDR(x), mask) 
#define HWIO_SHKE_FSW_MRW_BF_STALL_OUT(x, val)                       \
	out_dword( HWIO_SHKE_FSW_MRW_BF_STALL_ADDR(x), val)
#define HWIO_SHKE_FSW_MRW_BF_STALL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_MRW_BF_STALL_ADDR(x), mask, val, HWIO_SHKE_FSW_MRW_BF_STALL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_MRW_BF_STALL_RFU_25_24_BMSK                    0x03000000
#define HWIO_SHKE_FSW_MRW_BF_STALL_RFU_25_24_SHFT                          0x18

#define HWIO_SHKE_FSW_MRW_BF_STALL_CMD_SELECT_BMSK                   0x00ffffff
#define HWIO_SHKE_FSW_MRW_BF_STALL_CMD_SELECT_SHFT                          0x0

//// Register FSW_MRW_DUR_STALL ////

#define HWIO_SHKE_FSW_MRW_DUR_STALL_ADDR(x)                          (x+0x000006e8)
#define HWIO_SHKE_FSW_MRW_DUR_STALL_PHYS(x)                          (x+0x000006e8)
#define HWIO_SHKE_FSW_MRW_DUR_STALL_RMSK                             0x03ffffff
#define HWIO_SHKE_FSW_MRW_DUR_STALL_SHFT                                      0
#define HWIO_SHKE_FSW_MRW_DUR_STALL_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_DUR_STALL_ADDR(x), HWIO_SHKE_FSW_MRW_DUR_STALL_RMSK)
#define HWIO_SHKE_FSW_MRW_DUR_STALL_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_DUR_STALL_ADDR(x), mask) 
#define HWIO_SHKE_FSW_MRW_DUR_STALL_OUT(x, val)                      \
	out_dword( HWIO_SHKE_FSW_MRW_DUR_STALL_ADDR(x), val)
#define HWIO_SHKE_FSW_MRW_DUR_STALL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_MRW_DUR_STALL_ADDR(x), mask, val, HWIO_SHKE_FSW_MRW_DUR_STALL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_MRW_DUR_STALL_RFU_25_24_BMSK                   0x03000000
#define HWIO_SHKE_FSW_MRW_DUR_STALL_RFU_25_24_SHFT                         0x18

#define HWIO_SHKE_FSW_MRW_DUR_STALL_CMD_SELECT_BMSK                  0x00ffffff
#define HWIO_SHKE_FSW_MRW_DUR_STALL_CMD_SELECT_SHFT                         0x0

//// Register FSW_MRW_BF_UNSTALL ////

#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_ADDR(x)                         (x+0x000006ec)
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_PHYS(x)                         (x+0x000006ec)
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_RMSK                            0x03ffffff
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_SHFT                                     0
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_BF_UNSTALL_ADDR(x), HWIO_SHKE_FSW_MRW_BF_UNSTALL_RMSK)
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_FSW_MRW_BF_UNSTALL_ADDR(x), mask) 
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_FSW_MRW_BF_UNSTALL_ADDR(x), val)
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_MRW_BF_UNSTALL_ADDR(x), mask, val, HWIO_SHKE_FSW_MRW_BF_UNSTALL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_RFU_25_24_BMSK                  0x03000000
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_RFU_25_24_SHFT                        0x18

#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_CMD_SELECT_BMSK                 0x00ffffff
#define HWIO_SHKE_FSW_MRW_BF_UNSTALL_CMD_SELECT_SHFT                        0x0

//// Register CMD_SET_CFG_n ////

#define HWIO_SHKE_CMD_SET_CFG_n_ADDR(base, n)                        (base+0x700+0x8*n)
#define HWIO_SHKE_CMD_SET_CFG_n_PHYS(base, n)                        (base+0x700+0x8*n)
#define HWIO_SHKE_CMD_SET_CFG_n_RMSK                                 0xffff33ff
#define HWIO_SHKE_CMD_SET_CFG_n_SHFT                                          0
#define HWIO_SHKE_CMD_SET_CFG_n_MAXn                                         23
#define HWIO_SHKE_CMD_SET_CFG_n_INI(base, n)                         \
	in_dword_masked ( HWIO_SHKE_CMD_SET_CFG_n_ADDR(base, n), HWIO_SHKE_CMD_SET_CFG_n_RMSK)
#define HWIO_SHKE_CMD_SET_CFG_n_INMI(base, n, mask)                  \
	in_dword_masked ( HWIO_SHKE_CMD_SET_CFG_n_ADDR(base, n), mask) 
#define HWIO_SHKE_CMD_SET_CFG_n_OUTI(base, n, val)                   \
	out_dword( HWIO_SHKE_CMD_SET_CFG_n_ADDR(base, n), val)
#define HWIO_SHKE_CMD_SET_CFG_n_OUTMI(base, n, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CMD_SET_CFG_n_ADDR(base, n), mask, val, HWIO_SHKE_CMD_SET_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CMD_SET_CFG_n_MR_DATA_BMSK                         0xff000000
#define HWIO_SHKE_CMD_SET_CFG_n_MR_DATA_SHFT                               0x18

#define HWIO_SHKE_CMD_SET_CFG_n_MR_ADDR_BMSK                         0x00ff0000
#define HWIO_SHKE_CMD_SET_CFG_n_MR_ADDR_SHFT                               0x10

#define HWIO_SHKE_CMD_SET_CFG_n_RANK_SEL_BMSK                        0x00003000
#define HWIO_SHKE_CMD_SET_CFG_n_RANK_SEL_SHFT                               0xc

#define HWIO_SHKE_CMD_SET_CFG_n_EVENT_SEL_BMSK                       0x000003ff
#define HWIO_SHKE_CMD_SET_CFG_n_EVENT_SEL_SHFT                              0x0

//// Register CMD_SET_STAGGER_CFG_n ////

#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_ADDR(base, n)                (base+0x704+0x8*n)
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_PHYS(base, n)                (base+0x704+0x8*n)
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_RMSK                         0x0313ffff
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_SHFT                                  0
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_MAXn                                 23
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_INI(base, n)                 \
	in_dword_masked ( HWIO_SHKE_CMD_SET_STAGGER_CFG_n_ADDR(base, n), HWIO_SHKE_CMD_SET_STAGGER_CFG_n_RMSK)
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_SHKE_CMD_SET_STAGGER_CFG_n_ADDR(base, n), mask) 
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_OUTI(base, n, val)           \
	out_dword( HWIO_SHKE_CMD_SET_STAGGER_CFG_n_ADDR(base, n), val)
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CMD_SET_STAGGER_CFG_n_ADDR(base, n), mask, val, HWIO_SHKE_CMD_SET_STAGGER_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_RFU_25_24_BMSK               0x03000000
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_RFU_25_24_SHFT                     0x18

#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_STAGGER_RANKS_EN_BMSK        0x00100000
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_STAGGER_RANKS_EN_SHFT              0x14

#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_CLK_SELECT_BMSK              0x00030000
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_CLK_SELECT_SHFT                    0x10

#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_INTERVAL_BMSK                0x0000ffff
#define HWIO_SHKE_CMD_SET_STAGGER_CFG_n_INTERVAL_SHFT                       0x0

//// Register SW_CMD_SEQ ////

#define HWIO_SHKE_SW_CMD_SEQ_ADDR(x)                                 (x+0x00000800)
#define HWIO_SHKE_SW_CMD_SEQ_PHYS(x)                                 (x+0x00000800)
#define HWIO_SHKE_SW_CMD_SEQ_RMSK                                    0xf0ffffff
#define HWIO_SHKE_SW_CMD_SEQ_SHFT                                             0
#define HWIO_SHKE_SW_CMD_SEQ_IN(x)                                   \
	in_dword_masked ( HWIO_SHKE_SW_CMD_SEQ_ADDR(x), HWIO_SHKE_SW_CMD_SEQ_RMSK)
#define HWIO_SHKE_SW_CMD_SEQ_INM(x, mask)                            \
	in_dword_masked ( HWIO_SHKE_SW_CMD_SEQ_ADDR(x), mask) 
#define HWIO_SHKE_SW_CMD_SEQ_OUT(x, val)                             \
	out_dword( HWIO_SHKE_SW_CMD_SEQ_ADDR(x), val)
#define HWIO_SHKE_SW_CMD_SEQ_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SW_CMD_SEQ_ADDR(x), mask, val, HWIO_SHKE_SW_CMD_SEQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SW_CMD_SEQ_RFU_31_30_BMSK                          0xc0000000
#define HWIO_SHKE_SW_CMD_SEQ_RFU_31_30_SHFT                                0x1e

#define HWIO_SHKE_SW_CMD_SEQ_PRIORITY_BMSK                           0x30000000
#define HWIO_SHKE_SW_CMD_SEQ_PRIORITY_SHFT                                 0x1c

#define HWIO_SHKE_SW_CMD_SEQ_CMD_SELECT_BMSK                         0x00ffffff
#define HWIO_SHKE_SW_CMD_SEQ_CMD_SELECT_SHFT                                0x0

//// Register SW_CMD_TRIGGER ////

#define HWIO_SHKE_SW_CMD_TRIGGER_ADDR(x)                             (x+0x00000804)
#define HWIO_SHKE_SW_CMD_TRIGGER_PHYS(x)                             (x+0x00000804)
#define HWIO_SHKE_SW_CMD_TRIGGER_RMSK                                0x00000001
#define HWIO_SHKE_SW_CMD_TRIGGER_SHFT                                         0
#define HWIO_SHKE_SW_CMD_TRIGGER_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_SW_CMD_TRIGGER_ADDR(x), HWIO_SHKE_SW_CMD_TRIGGER_RMSK)
#define HWIO_SHKE_SW_CMD_TRIGGER_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_SW_CMD_TRIGGER_ADDR(x), mask) 
#define HWIO_SHKE_SW_CMD_TRIGGER_OUT(x, val)                         \
	out_dword( HWIO_SHKE_SW_CMD_TRIGGER_ADDR(x), val)
#define HWIO_SHKE_SW_CMD_TRIGGER_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SW_CMD_TRIGGER_ADDR(x), mask, val, HWIO_SHKE_SW_CMD_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SW_CMD_TRIGGER_SEQ_TRIGGER_BMSK                    0x00000001
#define HWIO_SHKE_SW_CMD_TRIGGER_SEQ_TRIGGER_SHFT                           0x0

//// Register SW_STALL_CTRL ////

#define HWIO_SHKE_SW_STALL_CTRL_ADDR(x)                              (x+0x00000808)
#define HWIO_SHKE_SW_STALL_CTRL_PHYS(x)                              (x+0x00000808)
#define HWIO_SHKE_SW_STALL_CTRL_RMSK                                 0x00000111
#define HWIO_SHKE_SW_STALL_CTRL_SHFT                                          0
#define HWIO_SHKE_SW_STALL_CTRL_IN(x)                                \
	in_dword_masked ( HWIO_SHKE_SW_STALL_CTRL_ADDR(x), HWIO_SHKE_SW_STALL_CTRL_RMSK)
#define HWIO_SHKE_SW_STALL_CTRL_INM(x, mask)                         \
	in_dword_masked ( HWIO_SHKE_SW_STALL_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_SW_STALL_CTRL_OUT(x, val)                          \
	out_dword( HWIO_SHKE_SW_STALL_CTRL_ADDR(x), val)
#define HWIO_SHKE_SW_STALL_CTRL_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SW_STALL_CTRL_ADDR(x), mask, val, HWIO_SHKE_SW_STALL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SW_STALL_CTRL_RFSH_HALT_BMSK                       0x00000100
#define HWIO_SHKE_SW_STALL_CTRL_RFSH_HALT_SHFT                              0x8

#define HWIO_SHKE_SW_STALL_CTRL_PERIOD_ARB_LOCK_BMSK                 0x00000010
#define HWIO_SHKE_SW_STALL_CTRL_PERIOD_ARB_LOCK_SHFT                        0x4

#define HWIO_SHKE_SW_STALL_CTRL_RFSH_ARB_LOCK_BMSK                   0x00000001
#define HWIO_SHKE_SW_STALL_CTRL_RFSH_ARB_LOCK_SHFT                          0x0

//// Register SW_SELF_REFRESH_VOTE ////

#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_ADDR(x)                       (x+0x00000810)
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_PHYS(x)                       (x+0x00000810)
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_RMSK                          0x00000033
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_SHFT                                   0
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_IN(x)                         \
	in_dword_masked ( HWIO_SHKE_SW_SELF_REFRESH_VOTE_ADDR(x), HWIO_SHKE_SW_SELF_REFRESH_VOTE_RMSK)
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_INM(x, mask)                  \
	in_dword_masked ( HWIO_SHKE_SW_SELF_REFRESH_VOTE_ADDR(x), mask) 
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_OUT(x, val)                   \
	out_dword( HWIO_SHKE_SW_SELF_REFRESH_VOTE_ADDR(x), val)
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SW_SELF_REFRESH_VOTE_ADDR(x), mask, val, HWIO_SHKE_SW_SELF_REFRESH_VOTE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_RFU_5_4_BMSK                  0x00000030
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_RFU_5_4_SHFT                         0x4

#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_RANK_VOTE_EN_BMSK             0x00000003
#define HWIO_SHKE_SW_SELF_REFRESH_VOTE_RANK_VOTE_EN_SHFT                    0x0

//// Register WDOG_CMD_SEQ ////

#define HWIO_SHKE_WDOG_CMD_SEQ_ADDR(x)                               (x+0x00000820)
#define HWIO_SHKE_WDOG_CMD_SEQ_PHYS(x)                               (x+0x00000820)
#define HWIO_SHKE_WDOG_CMD_SEQ_RMSK                                  0x03ffffff
#define HWIO_SHKE_WDOG_CMD_SEQ_SHFT                                           0
#define HWIO_SHKE_WDOG_CMD_SEQ_IN(x)                                 \
	in_dword_masked ( HWIO_SHKE_WDOG_CMD_SEQ_ADDR(x), HWIO_SHKE_WDOG_CMD_SEQ_RMSK)
#define HWIO_SHKE_WDOG_CMD_SEQ_INM(x, mask)                          \
	in_dword_masked ( HWIO_SHKE_WDOG_CMD_SEQ_ADDR(x), mask) 
#define HWIO_SHKE_WDOG_CMD_SEQ_OUT(x, val)                           \
	out_dword( HWIO_SHKE_WDOG_CMD_SEQ_ADDR(x), val)
#define HWIO_SHKE_WDOG_CMD_SEQ_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_WDOG_CMD_SEQ_ADDR(x), mask, val, HWIO_SHKE_WDOG_CMD_SEQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_WDOG_CMD_SEQ_RFU_25_24_BMSK                        0x03000000
#define HWIO_SHKE_WDOG_CMD_SEQ_RFU_25_24_SHFT                              0x18

#define HWIO_SHKE_WDOG_CMD_SEQ_CMD_SELECT_BMSK                       0x00ffffff
#define HWIO_SHKE_WDOG_CMD_SEQ_CMD_SELECT_SHFT                              0x0

//// Register WDOG_DIT_CTRL ////

#define HWIO_SHKE_WDOG_DIT_CTRL_ADDR(x)                              (x+0x00000824)
#define HWIO_SHKE_WDOG_DIT_CTRL_PHYS(x)                              (x+0x00000824)
#define HWIO_SHKE_WDOG_DIT_CTRL_RMSK                                 0x00000001
#define HWIO_SHKE_WDOG_DIT_CTRL_SHFT                                          0
#define HWIO_SHKE_WDOG_DIT_CTRL_IN(x)                                \
	in_dword_masked ( HWIO_SHKE_WDOG_DIT_CTRL_ADDR(x), HWIO_SHKE_WDOG_DIT_CTRL_RMSK)
#define HWIO_SHKE_WDOG_DIT_CTRL_INM(x, mask)                         \
	in_dword_masked ( HWIO_SHKE_WDOG_DIT_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_WDOG_DIT_CTRL_OUT(x, val)                          \
	out_dword( HWIO_SHKE_WDOG_DIT_CTRL_ADDR(x), val)
#define HWIO_SHKE_WDOG_DIT_CTRL_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_WDOG_DIT_CTRL_ADDR(x), mask, val, HWIO_SHKE_WDOG_DIT_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_WDOG_DIT_CTRL_ADIT_HALT_EN_BMSK                    0x00000001
#define HWIO_SHKE_WDOG_DIT_CTRL_ADIT_HALT_EN_SHFT                           0x0

//// Register FSP_OP_OVERRIDE ////

#define HWIO_SHKE_FSP_OP_OVERRIDE_ADDR(x)                            (x+0x00000830)
#define HWIO_SHKE_FSP_OP_OVERRIDE_PHYS(x)                            (x+0x00000830)
#define HWIO_SHKE_FSP_OP_OVERRIDE_RMSK                               0x00000011
#define HWIO_SHKE_FSP_OP_OVERRIDE_SHFT                                        0
#define HWIO_SHKE_FSP_OP_OVERRIDE_IN(x)                              \
	in_dword_masked ( HWIO_SHKE_FSP_OP_OVERRIDE_ADDR(x), HWIO_SHKE_FSP_OP_OVERRIDE_RMSK)
#define HWIO_SHKE_FSP_OP_OVERRIDE_INM(x, mask)                       \
	in_dword_masked ( HWIO_SHKE_FSP_OP_OVERRIDE_ADDR(x), mask) 
#define HWIO_SHKE_FSP_OP_OVERRIDE_OUT(x, val)                        \
	out_dword( HWIO_SHKE_FSP_OP_OVERRIDE_ADDR(x), val)
#define HWIO_SHKE_FSP_OP_OVERRIDE_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSP_OP_OVERRIDE_ADDR(x), mask, val, HWIO_SHKE_FSP_OP_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSP_OP_OVERRIDE_FSP_OP_BMSK                        0x00000010
#define HWIO_SHKE_FSP_OP_OVERRIDE_FSP_OP_SHFT                               0x4

#define HWIO_SHKE_FSP_OP_OVERRIDE_FSP_OP_OVERRIDE_EN_BMSK            0x00000001
#define HWIO_SHKE_FSP_OP_OVERRIDE_FSP_OP_OVERRIDE_EN_SHFT                   0x0

//// Register MR_RDATA_TIMEOUT_STATUS ////

#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_ADDR(x)                    (x+0x00000840)
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_PHYS(x)                    (x+0x00000840)
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_RMSK                       0x00000011
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_SHFT                                0
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_ADDR(x), HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_RMSK)
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_OUT(x, val)                \
	out_dword( HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_ADDR(x), val)
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_ADDR(x), mask, val, HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_RANK1_BMSK                 0x00000010
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_RANK1_SHFT                        0x4

#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_RANK0_BMSK                 0x00000001
#define HWIO_SHKE_MR_RDATA_TIMEOUT_STATUS_RANK0_SHFT                        0x0

//// Register MR_RDATA_RANK0 ////

#define HWIO_SHKE_MR_RDATA_RANK0_ADDR(x)                             (x+0x00000844)
#define HWIO_SHKE_MR_RDATA_RANK0_PHYS(x)                             (x+0x00000844)
#define HWIO_SHKE_MR_RDATA_RANK0_RMSK                                0xffffffff
#define HWIO_SHKE_MR_RDATA_RANK0_SHFT                                         0
#define HWIO_SHKE_MR_RDATA_RANK0_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_MR_RDATA_RANK0_ADDR(x), HWIO_SHKE_MR_RDATA_RANK0_RMSK)
#define HWIO_SHKE_MR_RDATA_RANK0_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_MR_RDATA_RANK0_ADDR(x), mask) 
#define HWIO_SHKE_MR_RDATA_RANK0_OUT(x, val)                         \
	out_dword( HWIO_SHKE_MR_RDATA_RANK0_ADDR(x), val)
#define HWIO_SHKE_MR_RDATA_RANK0_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MR_RDATA_RANK0_ADDR(x), mask, val, HWIO_SHKE_MR_RDATA_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MR_RDATA_RANK0_MR_RDATA_BMSK                       0xffffffff
#define HWIO_SHKE_MR_RDATA_RANK0_MR_RDATA_SHFT                              0x0

//// Register MR_RDATA_RANK1 ////

#define HWIO_SHKE_MR_RDATA_RANK1_ADDR(x)                             (x+0x00000848)
#define HWIO_SHKE_MR_RDATA_RANK1_PHYS(x)                             (x+0x00000848)
#define HWIO_SHKE_MR_RDATA_RANK1_RMSK                                0xffffffff
#define HWIO_SHKE_MR_RDATA_RANK1_SHFT                                         0
#define HWIO_SHKE_MR_RDATA_RANK1_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_MR_RDATA_RANK1_ADDR(x), HWIO_SHKE_MR_RDATA_RANK1_RMSK)
#define HWIO_SHKE_MR_RDATA_RANK1_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_MR_RDATA_RANK1_ADDR(x), mask) 
#define HWIO_SHKE_MR_RDATA_RANK1_OUT(x, val)                         \
	out_dword( HWIO_SHKE_MR_RDATA_RANK1_ADDR(x), val)
#define HWIO_SHKE_MR_RDATA_RANK1_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MR_RDATA_RANK1_ADDR(x), mask, val, HWIO_SHKE_MR_RDATA_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MR_RDATA_RANK1_MR_RDATA_BMSK                       0xffffffff
#define HWIO_SHKE_MR_RDATA_RANK1_MR_RDATA_SHFT                              0x0

//// Register CUSTOM_CA_CTRL ////

#define HWIO_SHKE_CUSTOM_CA_CTRL_ADDR(x)                             (x+0x00000900)
#define HWIO_SHKE_CUSTOM_CA_CTRL_PHYS(x)                             (x+0x00000900)
#define HWIO_SHKE_CUSTOM_CA_CTRL_RMSK                                0x3f3f3f3f
#define HWIO_SHKE_CUSTOM_CA_CTRL_SHFT                                         0
#define HWIO_SHKE_CUSTOM_CA_CTRL_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_CUSTOM_CA_CTRL_ADDR(x), HWIO_SHKE_CUSTOM_CA_CTRL_RMSK)
#define HWIO_SHKE_CUSTOM_CA_CTRL_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_CUSTOM_CA_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_CUSTOM_CA_CTRL_OUT(x, val)                         \
	out_dword( HWIO_SHKE_CUSTOM_CA_CTRL_ADDR(x), val)
#define HWIO_SHKE_CUSTOM_CA_CTRL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CUSTOM_CA_CTRL_ADDR(x), mask, val, HWIO_SHKE_CUSTOM_CA_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE3_BMSK                      0x3f000000
#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE3_SHFT                            0x18

#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE2_BMSK                      0x003f0000
#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE2_SHFT                            0x10

#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE1_BMSK                      0x00003f00
#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE1_SHFT                             0x8

#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE0_BMSK                      0x0000003f
#define HWIO_SHKE_CUSTOM_CA_CTRL_CA_CYCLE0_SHFT                             0x0

//// Register CUSTOM_CS_CKE_CTRL ////

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_ADDR(x)                         (x+0x00000904)
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_PHYS(x)                         (x+0x00000904)
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_RMSK                            0x33333333
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_SHFT                                     0
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_SHKE_CUSTOM_CS_CKE_CTRL_ADDR(x), HWIO_SHKE_CUSTOM_CS_CKE_CTRL_RMSK)
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_SHKE_CUSTOM_CS_CKE_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_OUT(x, val)                     \
	out_dword( HWIO_SHKE_CUSTOM_CS_CKE_CTRL_ADDR(x), val)
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CUSTOM_CS_CKE_CTRL_ADDR(x), mask, val, HWIO_SHKE_CUSTOM_CS_CKE_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE3_BMSK                 0x30000000
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE3_SHFT                       0x1c

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE2_BMSK                 0x03000000
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE2_SHFT                       0x18

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE1_BMSK                 0x00300000
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE1_SHFT                       0x14

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE0_BMSK                 0x00030000
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CKE_CYCLE0_SHFT                       0x10

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE3_BMSK                  0x00003000
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE3_SHFT                         0xc

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE2_BMSK                  0x00000300
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE2_SHFT                         0x8

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE1_BMSK                  0x00000030
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE1_SHFT                         0x4

#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE0_BMSK                  0x00000003
#define HWIO_SHKE_CUSTOM_CS_CKE_CTRL_CS_CYCLE0_SHFT                         0x0

//// Register CUSTOM_DQ_CTRL ////

#define HWIO_SHKE_CUSTOM_DQ_CTRL_ADDR(x)                             (x+0x00000908)
#define HWIO_SHKE_CUSTOM_DQ_CTRL_PHYS(x)                             (x+0x00000908)
#define HWIO_SHKE_CUSTOM_DQ_CTRL_RMSK                                0x000000ff
#define HWIO_SHKE_CUSTOM_DQ_CTRL_SHFT                                         0
#define HWIO_SHKE_CUSTOM_DQ_CTRL_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_CUSTOM_DQ_CTRL_ADDR(x), HWIO_SHKE_CUSTOM_DQ_CTRL_RMSK)
#define HWIO_SHKE_CUSTOM_DQ_CTRL_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_CUSTOM_DQ_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_CUSTOM_DQ_CTRL_OUT(x, val)                         \
	out_dword( HWIO_SHKE_CUSTOM_DQ_CTRL_ADDR(x), val)
#define HWIO_SHKE_CUSTOM_DQ_CTRL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_CUSTOM_DQ_CTRL_ADDR(x), mask, val, HWIO_SHKE_CUSTOM_DQ_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_CUSTOM_DQ_CTRL_DQS_CYCLES_BMSK                     0x000000ff
#define HWIO_SHKE_CUSTOM_DQ_CTRL_DQS_CYCLES_SHFT                            0x0

//// Register DQ_PATTERN0 ////

#define HWIO_SHKE_DQ_PATTERN0_ADDR(x)                                (x+0x00000910)
#define HWIO_SHKE_DQ_PATTERN0_PHYS(x)                                (x+0x00000910)
#define HWIO_SHKE_DQ_PATTERN0_RMSK                                   0xffffffff
#define HWIO_SHKE_DQ_PATTERN0_SHFT                                            0
#define HWIO_SHKE_DQ_PATTERN0_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN0_ADDR(x), HWIO_SHKE_DQ_PATTERN0_RMSK)
#define HWIO_SHKE_DQ_PATTERN0_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN0_ADDR(x), mask) 
#define HWIO_SHKE_DQ_PATTERN0_OUT(x, val)                            \
	out_dword( HWIO_SHKE_DQ_PATTERN0_ADDR(x), val)
#define HWIO_SHKE_DQ_PATTERN0_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DQ_PATTERN0_ADDR(x), mask, val, HWIO_SHKE_DQ_PATTERN0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DQ_PATTERN0_DQ_DATA_BMSK                           0xffffffff
#define HWIO_SHKE_DQ_PATTERN0_DQ_DATA_SHFT                                  0x0

//// Register DQ_PATTERN1 ////

#define HWIO_SHKE_DQ_PATTERN1_ADDR(x)                                (x+0x00000914)
#define HWIO_SHKE_DQ_PATTERN1_PHYS(x)                                (x+0x00000914)
#define HWIO_SHKE_DQ_PATTERN1_RMSK                                   0xffffffff
#define HWIO_SHKE_DQ_PATTERN1_SHFT                                            0
#define HWIO_SHKE_DQ_PATTERN1_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN1_ADDR(x), HWIO_SHKE_DQ_PATTERN1_RMSK)
#define HWIO_SHKE_DQ_PATTERN1_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN1_ADDR(x), mask) 
#define HWIO_SHKE_DQ_PATTERN1_OUT(x, val)                            \
	out_dword( HWIO_SHKE_DQ_PATTERN1_ADDR(x), val)
#define HWIO_SHKE_DQ_PATTERN1_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DQ_PATTERN1_ADDR(x), mask, val, HWIO_SHKE_DQ_PATTERN1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DQ_PATTERN1_DQ_DATA_BMSK                           0xffffffff
#define HWIO_SHKE_DQ_PATTERN1_DQ_DATA_SHFT                                  0x0

//// Register DQ_PATTERN_CTRL ////

#define HWIO_SHKE_DQ_PATTERN_CTRL_ADDR(x)                            (x+0x00000918)
#define HWIO_SHKE_DQ_PATTERN_CTRL_PHYS(x)                            (x+0x00000918)
#define HWIO_SHKE_DQ_PATTERN_CTRL_RMSK                               0x0000ffff
#define HWIO_SHKE_DQ_PATTERN_CTRL_SHFT                                        0
#define HWIO_SHKE_DQ_PATTERN_CTRL_IN(x)                              \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN_CTRL_ADDR(x), HWIO_SHKE_DQ_PATTERN_CTRL_RMSK)
#define HWIO_SHKE_DQ_PATTERN_CTRL_INM(x, mask)                       \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_DQ_PATTERN_CTRL_OUT(x, val)                        \
	out_dword( HWIO_SHKE_DQ_PATTERN_CTRL_ADDR(x), val)
#define HWIO_SHKE_DQ_PATTERN_CTRL_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DQ_PATTERN_CTRL_ADDR(x), mask, val, HWIO_SHKE_DQ_PATTERN_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DQ_PATTERN_CTRL_PATTERN_SEL_BMSK                   0x0000ffff
#define HWIO_SHKE_DQ_PATTERN_CTRL_PATTERN_SEL_SHFT                          0x0

//// Register DQ_PATTERN_INV_CTRL ////

#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_ADDR(x)                        (x+0x0000091c)
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_PHYS(x)                        (x+0x0000091c)
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_RMSK                           0x0000ffff
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_SHFT                                    0
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN_INV_CTRL_ADDR(x), HWIO_SHKE_DQ_PATTERN_INV_CTRL_RMSK)
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_DQ_PATTERN_INV_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_OUT(x, val)                    \
	out_dword( HWIO_SHKE_DQ_PATTERN_INV_CTRL_ADDR(x), val)
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DQ_PATTERN_INV_CTRL_ADDR(x), mask, val, HWIO_SHKE_DQ_PATTERN_INV_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_PATTERN_INVERT_SEL_BMSK        0x0000ffff
#define HWIO_SHKE_DQ_PATTERN_INV_CTRL_PATTERN_INVERT_SEL_SHFT               0x0

//// Register RD_BEAT_STATUS ////

#define HWIO_SHKE_RD_BEAT_STATUS_ADDR(x)                             (x+0x00000920)
#define HWIO_SHKE_RD_BEAT_STATUS_PHYS(x)                             (x+0x00000920)
#define HWIO_SHKE_RD_BEAT_STATUS_RMSK                                0x00000007
#define HWIO_SHKE_RD_BEAT_STATUS_SHFT                                         0
#define HWIO_SHKE_RD_BEAT_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_RD_BEAT_STATUS_ADDR(x), HWIO_SHKE_RD_BEAT_STATUS_RMSK)
#define HWIO_SHKE_RD_BEAT_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_RD_BEAT_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_RD_BEAT_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SHKE_RD_BEAT_STATUS_ADDR(x), val)
#define HWIO_SHKE_RD_BEAT_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_RD_BEAT_STATUS_ADDR(x), mask, val, HWIO_SHKE_RD_BEAT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_RD_BEAT_STATUS_NUM_RCH_BEATS_BMSK                  0x00000007
#define HWIO_SHKE_RD_BEAT_STATUS_NUM_RCH_BEATS_SHFT                         0x0

//// Register RD_COMPARE_STATUS ////

#define HWIO_SHKE_RD_COMPARE_STATUS_ADDR(x)                          (x+0x00000924)
#define HWIO_SHKE_RD_COMPARE_STATUS_PHYS(x)                          (x+0x00000924)
#define HWIO_SHKE_RD_COMPARE_STATUS_RMSK                             0xffffffff
#define HWIO_SHKE_RD_COMPARE_STATUS_SHFT                                      0
#define HWIO_SHKE_RD_COMPARE_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_RD_COMPARE_STATUS_ADDR(x), HWIO_SHKE_RD_COMPARE_STATUS_RMSK)
#define HWIO_SHKE_RD_COMPARE_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_RD_COMPARE_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_RD_COMPARE_STATUS_OUT(x, val)                      \
	out_dword( HWIO_SHKE_RD_COMPARE_STATUS_ADDR(x), val)
#define HWIO_SHKE_RD_COMPARE_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_RD_COMPARE_STATUS_ADDR(x), mask, val, HWIO_SHKE_RD_COMPARE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_RD_COMPARE_STATUS_BYTE1_PASS_BMSK                  0xffff0000
#define HWIO_SHKE_RD_COMPARE_STATUS_BYTE1_PASS_SHFT                        0x10

#define HWIO_SHKE_RD_COMPARE_STATUS_BYTE0_PASS_BMSK                  0x0000ffff
#define HWIO_SHKE_RD_COMPARE_STATUS_BYTE0_PASS_SHFT                         0x0

//// Register RD_BEAT_STATUS_1 ////

#define HWIO_SHKE_RD_BEAT_STATUS_1_ADDR(x)                           (x+0x00000928)
#define HWIO_SHKE_RD_BEAT_STATUS_1_PHYS(x)                           (x+0x00000928)
#define HWIO_SHKE_RD_BEAT_STATUS_1_RMSK                              0x00000007
#define HWIO_SHKE_RD_BEAT_STATUS_1_SHFT                                       0
#define HWIO_SHKE_RD_BEAT_STATUS_1_IN(x)                             \
	in_dword_masked ( HWIO_SHKE_RD_BEAT_STATUS_1_ADDR(x), HWIO_SHKE_RD_BEAT_STATUS_1_RMSK)
#define HWIO_SHKE_RD_BEAT_STATUS_1_INM(x, mask)                      \
	in_dword_masked ( HWIO_SHKE_RD_BEAT_STATUS_1_ADDR(x), mask) 
#define HWIO_SHKE_RD_BEAT_STATUS_1_OUT(x, val)                       \
	out_dword( HWIO_SHKE_RD_BEAT_STATUS_1_ADDR(x), val)
#define HWIO_SHKE_RD_BEAT_STATUS_1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_RD_BEAT_STATUS_1_ADDR(x), mask, val, HWIO_SHKE_RD_BEAT_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_RD_BEAT_STATUS_1_NUM_RCH_BEATS_BMSK                0x00000007
#define HWIO_SHKE_RD_BEAT_STATUS_1_NUM_RCH_BEATS_SHFT                       0x0

//// Register RD_COMPARE_STATUS_1 ////

#define HWIO_SHKE_RD_COMPARE_STATUS_1_ADDR(x)                        (x+0x0000092c)
#define HWIO_SHKE_RD_COMPARE_STATUS_1_PHYS(x)                        (x+0x0000092c)
#define HWIO_SHKE_RD_COMPARE_STATUS_1_RMSK                           0xffffffff
#define HWIO_SHKE_RD_COMPARE_STATUS_1_SHFT                                    0
#define HWIO_SHKE_RD_COMPARE_STATUS_1_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_RD_COMPARE_STATUS_1_ADDR(x), HWIO_SHKE_RD_COMPARE_STATUS_1_RMSK)
#define HWIO_SHKE_RD_COMPARE_STATUS_1_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_RD_COMPARE_STATUS_1_ADDR(x), mask) 
#define HWIO_SHKE_RD_COMPARE_STATUS_1_OUT(x, val)                    \
	out_dword( HWIO_SHKE_RD_COMPARE_STATUS_1_ADDR(x), val)
#define HWIO_SHKE_RD_COMPARE_STATUS_1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_RD_COMPARE_STATUS_1_ADDR(x), mask, val, HWIO_SHKE_RD_COMPARE_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_RD_COMPARE_STATUS_1_BYTE1_PASS_BMSK                0xffff0000
#define HWIO_SHKE_RD_COMPARE_STATUS_1_BYTE1_PASS_SHFT                      0x10

#define HWIO_SHKE_RD_COMPARE_STATUS_1_BYTE0_PASS_BMSK                0x0000ffff
#define HWIO_SHKE_RD_COMPARE_STATUS_1_BYTE0_PASS_SHFT                       0x0

//// Register MPC_RWFIFO_CTRL ////

#define HWIO_SHKE_MPC_RWFIFO_CTRL_ADDR(x)                            (x+0x00000940)
#define HWIO_SHKE_MPC_RWFIFO_CTRL_PHYS(x)                            (x+0x00000940)
#define HWIO_SHKE_MPC_RWFIFO_CTRL_RMSK                               0x00000001
#define HWIO_SHKE_MPC_RWFIFO_CTRL_SHFT                                        0
#define HWIO_SHKE_MPC_RWFIFO_CTRL_IN(x)                              \
	in_dword_masked ( HWIO_SHKE_MPC_RWFIFO_CTRL_ADDR(x), HWIO_SHKE_MPC_RWFIFO_CTRL_RMSK)
#define HWIO_SHKE_MPC_RWFIFO_CTRL_INM(x, mask)                       \
	in_dword_masked ( HWIO_SHKE_MPC_RWFIFO_CTRL_ADDR(x), mask) 
#define HWIO_SHKE_MPC_RWFIFO_CTRL_OUT(x, val)                        \
	out_dword( HWIO_SHKE_MPC_RWFIFO_CTRL_ADDR(x), val)
#define HWIO_SHKE_MPC_RWFIFO_CTRL_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MPC_RWFIFO_CTRL_ADDR(x), mask, val, HWIO_SHKE_MPC_RWFIFO_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MPC_RWFIFO_CTRL_RANK_PEND_EN_BMSK                  0x00000001
#define HWIO_SHKE_MPC_RWFIFO_CTRL_RANK_PEND_EN_SHFT                         0x0

//// Register ARB_GLOBAL_TIMER_MASK ////

#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_ADDR(x)                      (x+0x00000980)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_PHYS(x)                      (x+0x00000980)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_RMSK                         0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_SHFT                                  0
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_IN(x)                        \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_ADDR(x), HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_RMSK)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_INM(x, mask)                 \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_ADDR(x), mask) 
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_OUT(x, val)                  \
	out_dword( HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_ADDR(x), val)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_ADDR(x), mask, val, HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_MASK_VALUE_BMSK              0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MASK_MASK_VALUE_SHFT                     0x0

//// Register ARB_GLOBAL_TIMER_MATCH ////

#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_ADDR(x)                     (x+0x00000984)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_PHYS(x)                     (x+0x00000984)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_RMSK                        0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_SHFT                                 0
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_IN(x)                       \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_ADDR(x), HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_RMSK)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_INM(x, mask)                \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_ADDR(x), mask) 
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_OUT(x, val)                 \
	out_dword( HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_ADDR(x), val)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_ADDR(x), mask, val, HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_MATCH_VALUE_BMSK            0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_MATCH_MATCH_VALUE_SHFT                   0x0

//// Register ARB_GLOBAL_TIMER_HP_MASK ////

#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_ADDR(x)                   (x+0x00000988)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_PHYS(x)                   (x+0x00000988)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_RMSK                      0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_SHFT                               0
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_IN(x)                     \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_ADDR(x), HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_RMSK)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_INM(x, mask)              \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_ADDR(x), mask) 
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_OUT(x, val)               \
	out_dword( HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_ADDR(x), val)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_ADDR(x), mask, val, HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_HP_MASK_VALUE_BMSK        0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MASK_HP_MASK_VALUE_SHFT               0x0

//// Register ARB_GLOBAL_TIMER_HP_MATCH ////

#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_ADDR(x)                  (x+0x0000098c)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_PHYS(x)                  (x+0x0000098c)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_RMSK                     0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_SHFT                              0
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_IN(x)                    \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_ADDR(x), HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_RMSK)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_INM(x, mask)             \
	in_dword_masked ( HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_ADDR(x), mask) 
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_OUT(x, val)              \
	out_dword( HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_ADDR(x), val)
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_ADDR(x), mask, val, HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_HP_MATCH_VALUE_BMSK      0xffffffff
#define HWIO_SHKE_ARB_GLOBAL_TIMER_HP_MATCH_HP_MATCH_VALUE_SHFT             0x0

//// Register SPARE_REG ////

#define HWIO_SHKE_SPARE_REG_ADDR(x)                                  (x+0x00000a00)
#define HWIO_SHKE_SPARE_REG_PHYS(x)                                  (x+0x00000a00)
#define HWIO_SHKE_SPARE_REG_RMSK                                     0xffffffff
#define HWIO_SHKE_SPARE_REG_SHFT                                              0
#define HWIO_SHKE_SPARE_REG_IN(x)                                    \
	in_dword_masked ( HWIO_SHKE_SPARE_REG_ADDR(x), HWIO_SHKE_SPARE_REG_RMSK)
#define HWIO_SHKE_SPARE_REG_INM(x, mask)                             \
	in_dword_masked ( HWIO_SHKE_SPARE_REG_ADDR(x), mask) 
#define HWIO_SHKE_SPARE_REG_OUT(x, val)                              \
	out_dword( HWIO_SHKE_SPARE_REG_ADDR(x), val)
#define HWIO_SHKE_SPARE_REG_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SPARE_REG_ADDR(x), mask, val, HWIO_SHKE_SPARE_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SPARE_REG_SPARE_FIELD_BMSK                         0xffffffff
#define HWIO_SHKE_SPARE_REG_SPARE_FIELD_SHFT                                0x0

//// Register IDLE_STATUS ////

#define HWIO_SHKE_IDLE_STATUS_ADDR(x)                                (x+0x00000b00)
#define HWIO_SHKE_IDLE_STATUS_PHYS(x)                                (x+0x00000b00)
#define HWIO_SHKE_IDLE_STATUS_RMSK                                   0x80030000
#define HWIO_SHKE_IDLE_STATUS_SHFT                                           16
#define HWIO_SHKE_IDLE_STATUS_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_IDLE_STATUS_ADDR(x), HWIO_SHKE_IDLE_STATUS_RMSK)
#define HWIO_SHKE_IDLE_STATUS_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_IDLE_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_IDLE_STATUS_OUT(x, val)                            \
	out_dword( HWIO_SHKE_IDLE_STATUS_ADDR(x), val)
#define HWIO_SHKE_IDLE_STATUS_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_IDLE_STATUS_ADDR(x), mask, val, HWIO_SHKE_IDLE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_IDLE_STATUS_CLKON_BMSK                             0x80000000
#define HWIO_SHKE_IDLE_STATUS_CLKON_SHFT                                   0x1f

#define HWIO_SHKE_IDLE_STATUS_RANK_IDLE_BMSK                         0x00030000
#define HWIO_SHKE_IDLE_STATUS_RANK_IDLE_SHFT                               0x10

//// Register BANK_UNAVAIL_STATUS ////

#define HWIO_SHKE_BANK_UNAVAIL_STATUS_ADDR(x)                        (x+0x00000b04)
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_PHYS(x)                        (x+0x00000b04)
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_RMSK                           0x0000ffff
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_SHFT                                    0
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), HWIO_SHKE_BANK_UNAVAIL_STATUS_RMSK)
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_OUT(x, val)                    \
	out_dword( HWIO_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), val)
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_BANK_UNAVAIL_STATUS_ADDR(x), mask, val, HWIO_SHKE_BANK_UNAVAIL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_BANK_UNAVAIL_STATUS_UNAVAIL_STATUS_BMSK            0x0000ffff
#define HWIO_SHKE_BANK_UNAVAIL_STATUS_UNAVAIL_STATUS_SHFT                   0x0

//// Register SELF_REFRESH_STATUS ////

#define HWIO_SHKE_SELF_REFRESH_STATUS_ADDR(x)                        (x+0x00000b08)
#define HWIO_SHKE_SELF_REFRESH_STATUS_PHYS(x)                        (x+0x00000b08)
#define HWIO_SHKE_SELF_REFRESH_STATUS_RMSK                           0x00033333
#define HWIO_SHKE_SELF_REFRESH_STATUS_SHFT                                    0
#define HWIO_SHKE_SELF_REFRESH_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_SHKE_SELF_REFRESH_STATUS_ADDR(x), HWIO_SHKE_SELF_REFRESH_STATUS_RMSK)
#define HWIO_SHKE_SELF_REFRESH_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_SHKE_SELF_REFRESH_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_SELF_REFRESH_STATUS_OUT(x, val)                    \
	out_dword( HWIO_SHKE_SELF_REFRESH_STATUS_ADDR(x), val)
#define HWIO_SHKE_SELF_REFRESH_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SELF_REFRESH_STATUS_ADDR(x), mask, val, HWIO_SHKE_SELF_REFRESH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SELF_REFRESH_STATUS_SELF_REFRESH_BUSY_BMSK         0x00030000
#define HWIO_SHKE_SELF_REFRESH_STATUS_SELF_REFRESH_BUSY_SHFT               0x10

#define HWIO_SHKE_SELF_REFRESH_STATUS_FSW_SELF_REFRESH_BMSK          0x00003000
#define HWIO_SHKE_SELF_REFRESH_STATUS_FSW_SELF_REFRESH_SHFT                 0xc

#define HWIO_SHKE_SELF_REFRESH_STATUS_WDOG_SELF_REFRESH_BMSK         0x00000300
#define HWIO_SHKE_SELF_REFRESH_STATUS_WDOG_SELF_REFRESH_SHFT                0x8

#define HWIO_SHKE_SELF_REFRESH_STATUS_SW_SELF_REFRESH_BMSK           0x00000030
#define HWIO_SHKE_SELF_REFRESH_STATUS_SW_SELF_REFRESH_SHFT                  0x4

#define HWIO_SHKE_SELF_REFRESH_STATUS_SELF_REFRESH_BMSK              0x00000003
#define HWIO_SHKE_SELF_REFRESH_STATUS_SELF_REFRESH_SHFT                     0x0

//// Register FSW_STATUS ////

#define HWIO_SHKE_FSW_STATUS_ADDR(x)                                 (x+0x00000b0c)
#define HWIO_SHKE_FSW_STATUS_PHYS(x)                                 (x+0x00000b0c)
#define HWIO_SHKE_FSW_STATUS_RMSK                                    0xdf1fffff
#define HWIO_SHKE_FSW_STATUS_SHFT                                             0
#define HWIO_SHKE_FSW_STATUS_IN(x)                                   \
	in_dword_masked ( HWIO_SHKE_FSW_STATUS_ADDR(x), HWIO_SHKE_FSW_STATUS_RMSK)
#define HWIO_SHKE_FSW_STATUS_INM(x, mask)                            \
	in_dword_masked ( HWIO_SHKE_FSW_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_FSW_STATUS_OUT(x, val)                             \
	out_dword( HWIO_SHKE_FSW_STATUS_ADDR(x), val)
#define HWIO_SHKE_FSW_STATUS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSW_STATUS_ADDR(x), mask, val, HWIO_SHKE_FSW_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSW_STATUS_FSM_STATE_BMSK                          0xc0000000
#define HWIO_SHKE_FSW_STATUS_FSM_STATE_SHFT                                0x1e

#define HWIO_SHKE_FSW_STATUS_CURR_FSW_ACK_STATE_BMSK                 0x1f000000
#define HWIO_SHKE_FSW_STATUS_CURR_FSW_ACK_STATE_SHFT                       0x18

#define HWIO_SHKE_FSW_STATUS_CURR_FSW_REQ_STATE_BMSK                 0x001f0000
#define HWIO_SHKE_FSW_STATUS_CURR_FSW_REQ_STATE_SHFT                       0x10

#define HWIO_SHKE_FSW_STATUS_TASK_COMPLETE_BMSK                      0x0000ffff
#define HWIO_SHKE_FSW_STATUS_TASK_COMPLETE_SHFT                             0x0

//// Register FSP_STATUS ////

#define HWIO_SHKE_FSP_STATUS_ADDR(x)                                 (x+0x00000b10)
#define HWIO_SHKE_FSP_STATUS_PHYS(x)                                 (x+0x00000b10)
#define HWIO_SHKE_FSP_STATUS_RMSK                                    0x00000001
#define HWIO_SHKE_FSP_STATUS_SHFT                                             0
#define HWIO_SHKE_FSP_STATUS_IN(x)                                   \
	in_dword_masked ( HWIO_SHKE_FSP_STATUS_ADDR(x), HWIO_SHKE_FSP_STATUS_RMSK)
#define HWIO_SHKE_FSP_STATUS_INM(x, mask)                            \
	in_dword_masked ( HWIO_SHKE_FSP_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_FSP_STATUS_OUT(x, val)                             \
	out_dword( HWIO_SHKE_FSP_STATUS_ADDR(x), val)
#define HWIO_SHKE_FSP_STATUS_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_FSP_STATUS_ADDR(x), mask, val, HWIO_SHKE_FSP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_FSP_STATUS_CURR_FSP_BMSK                           0x00000001
#define HWIO_SHKE_FSP_STATUS_CURR_FSP_SHFT                                  0x0

//// Register DT_REQ_ACK_STATUS ////

#define HWIO_SHKE_DT_REQ_ACK_STATUS_ADDR(x)                          (x+0x00000b14)
#define HWIO_SHKE_DT_REQ_ACK_STATUS_PHYS(x)                          (x+0x00000b14)
#define HWIO_SHKE_DT_REQ_ACK_STATUS_RMSK                             0x00000011
#define HWIO_SHKE_DT_REQ_ACK_STATUS_SHFT                                      0
#define HWIO_SHKE_DT_REQ_ACK_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_SHKE_DT_REQ_ACK_STATUS_ADDR(x), HWIO_SHKE_DT_REQ_ACK_STATUS_RMSK)
#define HWIO_SHKE_DT_REQ_ACK_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_SHKE_DT_REQ_ACK_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_DT_REQ_ACK_STATUS_OUT(x, val)                      \
	out_dword( HWIO_SHKE_DT_REQ_ACK_STATUS_ADDR(x), val)
#define HWIO_SHKE_DT_REQ_ACK_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DT_REQ_ACK_STATUS_ADDR(x), mask, val, HWIO_SHKE_DT_REQ_ACK_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DT_REQ_ACK_STATUS_DT_ACK_BMSK                      0x00000010
#define HWIO_SHKE_DT_REQ_ACK_STATUS_DT_ACK_SHFT                             0x4

#define HWIO_SHKE_DT_REQ_ACK_STATUS_DT_REQ_BMSK                      0x00000001
#define HWIO_SHKE_DT_REQ_ACK_STATUS_DT_REQ_SHFT                             0x0

//// Register ZQCAL_STATUS ////

#define HWIO_SHKE_ZQCAL_STATUS_ADDR(x)                               (x+0x00000b18)
#define HWIO_SHKE_ZQCAL_STATUS_PHYS(x)                               (x+0x00000b18)
#define HWIO_SHKE_ZQCAL_STATUS_RMSK                                  0x00000007
#define HWIO_SHKE_ZQCAL_STATUS_SHFT                                           0
#define HWIO_SHKE_ZQCAL_STATUS_IN(x)                                 \
	in_dword_masked ( HWIO_SHKE_ZQCAL_STATUS_ADDR(x), HWIO_SHKE_ZQCAL_STATUS_RMSK)
#define HWIO_SHKE_ZQCAL_STATUS_INM(x, mask)                          \
	in_dword_masked ( HWIO_SHKE_ZQCAL_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_ZQCAL_STATUS_OUT(x, val)                           \
	out_dword( HWIO_SHKE_ZQCAL_STATUS_ADDR(x), val)
#define HWIO_SHKE_ZQCAL_STATUS_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_ZQCAL_STATUS_ADDR(x), mask, val, HWIO_SHKE_ZQCAL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_ZQCAL_STATUS_ZQCAL_FSM_STATE_BMSK                  0x00000007
#define HWIO_SHKE_ZQCAL_STATUS_ZQCAL_FSM_STATE_SHFT                         0x0

//// Register REFRESH_STATUS ////

#define HWIO_SHKE_REFRESH_STATUS_ADDR(x)                             (x+0x00000b1c)
#define HWIO_SHKE_REFRESH_STATUS_PHYS(x)                             (x+0x00000b1c)
#define HWIO_SHKE_REFRESH_STATUS_RMSK                                0x777f7f33
#define HWIO_SHKE_REFRESH_STATUS_SHFT                                         0
#define HWIO_SHKE_REFRESH_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SHKE_REFRESH_STATUS_ADDR(x), HWIO_SHKE_REFRESH_STATUS_RMSK)
#define HWIO_SHKE_REFRESH_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SHKE_REFRESH_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_REFRESH_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SHKE_REFRESH_STATUS_ADDR(x), val)
#define HWIO_SHKE_REFRESH_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_REFRESH_STATUS_ADDR(x), mask, val, HWIO_SHKE_REFRESH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_REFRESH_STATUS_RANK1_REFRESH_RATE_BMSK             0x70000000
#define HWIO_SHKE_REFRESH_STATUS_RANK1_REFRESH_RATE_SHFT                   0x1c

#define HWIO_SHKE_REFRESH_STATUS_RANK0_REFRESH_RATE_BMSK             0x07000000
#define HWIO_SHKE_REFRESH_STATUS_RANK0_REFRESH_RATE_SHFT                   0x18

#define HWIO_SHKE_REFRESH_STATUS_RANK1_CREDIT_COUNT_BMSK             0x00700000
#define HWIO_SHKE_REFRESH_STATUS_RANK1_CREDIT_COUNT_SHFT                   0x14

#define HWIO_SHKE_REFRESH_STATUS_RANK1_PEND_COUNT_BMSK               0x000f0000
#define HWIO_SHKE_REFRESH_STATUS_RANK1_PEND_COUNT_SHFT                     0x10

#define HWIO_SHKE_REFRESH_STATUS_RANK0_CREDIT_COUNT_BMSK             0x00007000
#define HWIO_SHKE_REFRESH_STATUS_RANK0_CREDIT_COUNT_SHFT                    0xc

#define HWIO_SHKE_REFRESH_STATUS_RANK0_PEND_COUNT_BMSK               0x00000f00
#define HWIO_SHKE_REFRESH_STATUS_RANK0_PEND_COUNT_SHFT                      0x8

#define HWIO_SHKE_REFRESH_STATUS_REFRESH_OVERFLOW_BMSK               0x00000030
#define HWIO_SHKE_REFRESH_STATUS_REFRESH_OVERFLOW_SHFT                      0x4

#define HWIO_SHKE_REFRESH_STATUS_REFRESH_PENDING_BMSK                0x00000003
#define HWIO_SHKE_REFRESH_STATUS_REFRESH_PENDING_SHFT                       0x0

//// Register MR4_RDATA_RANK1 ////

#define HWIO_SHKE_MR4_RDATA_RANK1_ADDR(x)                            (x+0x00000b20)
#define HWIO_SHKE_MR4_RDATA_RANK1_PHYS(x)                            (x+0x00000b20)
#define HWIO_SHKE_MR4_RDATA_RANK1_RMSK                               0xffffffff
#define HWIO_SHKE_MR4_RDATA_RANK1_SHFT                                        0
#define HWIO_SHKE_MR4_RDATA_RANK1_IN(x)                              \
	in_dword_masked ( HWIO_SHKE_MR4_RDATA_RANK1_ADDR(x), HWIO_SHKE_MR4_RDATA_RANK1_RMSK)
#define HWIO_SHKE_MR4_RDATA_RANK1_INM(x, mask)                       \
	in_dword_masked ( HWIO_SHKE_MR4_RDATA_RANK1_ADDR(x), mask) 
#define HWIO_SHKE_MR4_RDATA_RANK1_OUT(x, val)                        \
	out_dword( HWIO_SHKE_MR4_RDATA_RANK1_ADDR(x), val)
#define HWIO_SHKE_MR4_RDATA_RANK1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MR4_RDATA_RANK1_ADDR(x), mask, val, HWIO_SHKE_MR4_RDATA_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MR4_RDATA_RANK1_MR4_RDATA_BMSK                     0xffffffff
#define HWIO_SHKE_MR4_RDATA_RANK1_MR4_RDATA_SHFT                            0x0

//// Register MR4_RDATA_RANK0 ////

#define HWIO_SHKE_MR4_RDATA_RANK0_ADDR(x)                            (x+0x00000b24)
#define HWIO_SHKE_MR4_RDATA_RANK0_PHYS(x)                            (x+0x00000b24)
#define HWIO_SHKE_MR4_RDATA_RANK0_RMSK                               0xffffffff
#define HWIO_SHKE_MR4_RDATA_RANK0_SHFT                                        0
#define HWIO_SHKE_MR4_RDATA_RANK0_IN(x)                              \
	in_dword_masked ( HWIO_SHKE_MR4_RDATA_RANK0_ADDR(x), HWIO_SHKE_MR4_RDATA_RANK0_RMSK)
#define HWIO_SHKE_MR4_RDATA_RANK0_INM(x, mask)                       \
	in_dword_masked ( HWIO_SHKE_MR4_RDATA_RANK0_ADDR(x), mask) 
#define HWIO_SHKE_MR4_RDATA_RANK0_OUT(x, val)                        \
	out_dword( HWIO_SHKE_MR4_RDATA_RANK0_ADDR(x), val)
#define HWIO_SHKE_MR4_RDATA_RANK0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_MR4_RDATA_RANK0_ADDR(x), mask, val, HWIO_SHKE_MR4_RDATA_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_MR4_RDATA_RANK0_MR4_RDATA_BMSK                     0xffffffff
#define HWIO_SHKE_MR4_RDATA_RANK0_MR4_RDATA_SHFT                            0x0

//// Register WDOG_STATUS ////

#define HWIO_SHKE_WDOG_STATUS_ADDR(x)                                (x+0x00000b28)
#define HWIO_SHKE_WDOG_STATUS_PHYS(x)                                (x+0x00000b28)
#define HWIO_SHKE_WDOG_STATUS_RMSK                                   0x000001f1
#define HWIO_SHKE_WDOG_STATUS_SHFT                                            0
#define HWIO_SHKE_WDOG_STATUS_IN(x)                                  \
	in_dword_masked ( HWIO_SHKE_WDOG_STATUS_ADDR(x), HWIO_SHKE_WDOG_STATUS_RMSK)
#define HWIO_SHKE_WDOG_STATUS_INM(x, mask)                           \
	in_dword_masked ( HWIO_SHKE_WDOG_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_WDOG_STATUS_OUT(x, val)                            \
	out_dword( HWIO_SHKE_WDOG_STATUS_ADDR(x), val)
#define HWIO_SHKE_WDOG_STATUS_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_WDOG_STATUS_ADDR(x), mask, val, HWIO_SHKE_WDOG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_WDOG_STATUS_FSM_STATE_BMSK                         0x000001f0
#define HWIO_SHKE_WDOG_STATUS_FSM_STATE_SHFT                                0x4

#define HWIO_SHKE_WDOG_STATUS_PRE_ARES_DONE_BMSK                     0x00000001
#define HWIO_SHKE_WDOG_STATUS_PRE_ARES_DONE_SHFT                            0x0

//// Register SW_CMD_STATUS ////

#define HWIO_SHKE_SW_CMD_STATUS_ADDR(x)                              (x+0x00000b2c)
#define HWIO_SHKE_SW_CMD_STATUS_PHYS(x)                              (x+0x00000b2c)
#define HWIO_SHKE_SW_CMD_STATUS_RMSK                                 0x0000000f
#define HWIO_SHKE_SW_CMD_STATUS_SHFT                                          0
#define HWIO_SHKE_SW_CMD_STATUS_IN(x)                                \
	in_dword_masked ( HWIO_SHKE_SW_CMD_STATUS_ADDR(x), HWIO_SHKE_SW_CMD_STATUS_RMSK)
#define HWIO_SHKE_SW_CMD_STATUS_INM(x, mask)                         \
	in_dword_masked ( HWIO_SHKE_SW_CMD_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_SW_CMD_STATUS_OUT(x, val)                          \
	out_dword( HWIO_SHKE_SW_CMD_STATUS_ADDR(x), val)
#define HWIO_SHKE_SW_CMD_STATUS_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SW_CMD_STATUS_ADDR(x), mask, val, HWIO_SHKE_SW_CMD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SW_CMD_STATUS_FSM_STATE_BMSK                       0x0000000f
#define HWIO_SHKE_SW_CMD_STATUS_FSM_STATE_SHFT                              0x0

//// Register STALL_STATUS ////

#define HWIO_SHKE_STALL_STATUS_ADDR(x)                               (x+0x00000b30)
#define HWIO_SHKE_STALL_STATUS_PHYS(x)                               (x+0x00000b30)
#define HWIO_SHKE_STALL_STATUS_RMSK                                  0x00000007
#define HWIO_SHKE_STALL_STATUS_SHFT                                           0
#define HWIO_SHKE_STALL_STATUS_IN(x)                                 \
	in_dword_masked ( HWIO_SHKE_STALL_STATUS_ADDR(x), HWIO_SHKE_STALL_STATUS_RMSK)
#define HWIO_SHKE_STALL_STATUS_INM(x, mask)                          \
	in_dword_masked ( HWIO_SHKE_STALL_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_STALL_STATUS_OUT(x, val)                           \
	out_dword( HWIO_SHKE_STALL_STATUS_ADDR(x), val)
#define HWIO_SHKE_STALL_STATUS_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_STALL_STATUS_ADDR(x), mask, val, HWIO_SHKE_STALL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_STALL_STATUS_FSM_STATE_BMSK                        0x00000007
#define HWIO_SHKE_STALL_STATUS_FSM_STATE_SHFT                               0x0

//// Register DTC_CTRL_STATUS ////

#define HWIO_SHKE_DTC_CTRL_STATUS_ADDR(x)                            (x+0x00000b34)
#define HWIO_SHKE_DTC_CTRL_STATUS_PHYS(x)                            (x+0x00000b34)
#define HWIO_SHKE_DTC_CTRL_STATUS_RMSK                               0x0000001f
#define HWIO_SHKE_DTC_CTRL_STATUS_SHFT                                        0
#define HWIO_SHKE_DTC_CTRL_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_SHKE_DTC_CTRL_STATUS_ADDR(x), HWIO_SHKE_DTC_CTRL_STATUS_RMSK)
#define HWIO_SHKE_DTC_CTRL_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_SHKE_DTC_CTRL_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_DTC_CTRL_STATUS_OUT(x, val)                        \
	out_dword( HWIO_SHKE_DTC_CTRL_STATUS_ADDR(x), val)
#define HWIO_SHKE_DTC_CTRL_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_DTC_CTRL_STATUS_ADDR(x), mask, val, HWIO_SHKE_DTC_CTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_DTC_CTRL_STATUS_FSM_STATE_BMSK                     0x0000001f
#define HWIO_SHKE_DTC_CTRL_STATUS_FSM_STATE_SHFT                            0x0

//// Register SR_STATUS ////

#define HWIO_SHKE_SR_STATUS_ADDR(x)                                  (x+0x00000b38)
#define HWIO_SHKE_SR_STATUS_PHYS(x)                                  (x+0x00000b38)
#define HWIO_SHKE_SR_STATUS_RMSK                                     0x000003ff
#define HWIO_SHKE_SR_STATUS_SHFT                                              0
#define HWIO_SHKE_SR_STATUS_IN(x)                                    \
	in_dword_masked ( HWIO_SHKE_SR_STATUS_ADDR(x), HWIO_SHKE_SR_STATUS_RMSK)
#define HWIO_SHKE_SR_STATUS_INM(x, mask)                             \
	in_dword_masked ( HWIO_SHKE_SR_STATUS_ADDR(x), mask) 
#define HWIO_SHKE_SR_STATUS_OUT(x, val)                              \
	out_dword( HWIO_SHKE_SR_STATUS_ADDR(x), val)
#define HWIO_SHKE_SR_STATUS_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SHKE_SR_STATUS_ADDR(x), mask, val, HWIO_SHKE_SR_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SHKE_SR_STATUS_FSM_STATE_1_BMSK                         0x000003e0
#define HWIO_SHKE_SR_STATUS_FSM_STATE_1_SHFT                                0x5

#define HWIO_SHKE_SR_STATUS_FSM_STATE_0_BMSK                         0x0000001f
#define HWIO_SHKE_SR_STATUS_FSM_STATE_0_SHFT                                0x0


#endif

