Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:48:14 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id C74D0580522
	for <like.xu@linux.intel.com>; Fri, 21 Dec 2018 01:13:54 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by orsmga003-1.jf.intel.com with ESMTP; 21 Dec 2018 01:13:54 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AzF9Z3xWG9wDXlk7pdzyz4rZBTkPV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYbRGDt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KptVRTmij?=
 =?us-ascii?q?oINyQh/W/XlMJ+gqFVrxCvpxNw34Hab5ybNOJ8c63fct4WWGRMUtpPWCxaGY68?=
 =?us-ascii?q?c5IPAvAdMepEs4XwpV0Dpga+Cwm2A+PvzydFiHjs0q0gz+stCB3L3Ao9ENIUqn?=
 =?us-ascii?q?PfsdP7NLoIUe+r1qbI0CjIYvRT2Tjn8ojHbgouofeRUrJqb8Xd000vFx7fjlqO?=
 =?us-ascii?q?s4PlIiiY1v4TvGeG7+pvT/6vh3Q7pAF2pzii38EhgZTKiIIN0l3I6zl1zYUvKd?=
 =?us-ascii?q?GlVUJ2YsSoHIVeuiyaLYd6X8EvT3l2tComzrAKo4O3cSYUxJg92hLSaPKKf5KW?=
 =?us-ascii?q?7h/gUuuaPC12i2h/eL2lgha/6UigxfP4VsmzyFtKqitFksLQtnAWzRDT5c6HSu?=
 =?us-ascii?q?Zn8kemwzaP2Bjf6uBCIU8qiarWM4AtzqIzm5YJrEjPAyz7lF/ogKKYdkgo4PWk?=
 =?us-ascii?q?5ub/brXjvJCcNot0ig/kMqQpn8yyGf04PRYLX2iG4OizyaPs/VPnT7VOl/E5ia?=
 =?us-ascii?q?7ZsI3cJcsHuKG5GAhZ0oIi6xa8ETiqytsZnWQfIVJBeRKHiZXpOl7ULPD5C/e/?=
 =?us-ascii?q?n0qjkDNxy//aOb3hB47ALn7EkLfncrZ97VNcxBA0zdBF6JJYEqsBL+7rWk/tqN?=
 =?us-ascii?q?zYCQc0Mwi1w+bkFtpxzIwfWX+UD6+dMaPSt0KI5+01L+mNYo8VpCjyK/w/6/Hy?=
 =?us-ascii?q?in85nAxVQK+ywJFCaGykBu80ZAKdYGHwmZEHFmEFuBd4S/blz1iLUDpWbnD1WL?=
 =?us-ascii?q?og5zY9E8W/AILeA4ygnrGFjxq9BYBcM2VPC1SQFiXxeoCZHvsBdi+WZ9VsiyEJ?=
 =?us-ascii?q?TqSJTYgn2hez8gjgxO18M+DW9yYE4I/lz8V//ObJlBs/pgBzWt2Q1nzIQ2xqk2?=
 =?us-ascii?q?cgQTgw06Zi50tnxQSty6991tlRD9cWzvVFSIZyEYPGwuVnQ4T3UxjKd9GFUlvg?=
 =?us-ascii?q?Rsi8DDgsZsg8z98HfwB2HND03UOL5DajH7JAz+/DP5cz6K+Jh3U=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0D5AQCTrRxchxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBZYExgTmBKYN9iHiLHZRuhnEVGAMRhy4iOBIBAwEBAQEBAQIBEwEBAQoLCQg?=
 =?us-ascii?q?bDi+COgUCAxgOgmEDAwECIAQfCikDAwECBgEBJAIiBAICAwFTGQWDHQGCAQEEp?=
 =?us-ascii?q?jd8M4VAg2mBDYELizSCFoNuiD6CVwKJJ4Y1fZBlBwKHEYpJDBiJeodlLJlngV2?=
 =?us-ascii?q?BdzMaI4M8CYIeF44iPDGBBxyMBYF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0D5AQCTrRxchxHrdtBkHAEBAQQBAQcEAQGBZYExgTmBKYN?=
 =?us-ascii?q?9iHiLHZRuhnEVGAMRhy4iOBIBAwEBAQEBAQIBEwEBAQoLCQgbDi+COgUCAxgOg?=
 =?us-ascii?q?mEDAwECIAQfCikDAwECBgEBJAIiBAICAwFTGQWDHQGCAQEEpjd8M4VAg2mBDYE?=
 =?us-ascii?q?LizSCFoNuiD6CVwKJJ4Y1fZBlBwKHEYpJDBiJeodlLJlngV2BdzMaI4M8CYIeF?=
 =?us-ascii?q?44iPDGBBxyMBYF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,380,1539673200"; 
   d="scan'208";a="58428681"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 21 Dec 2018 01:13:54 -0800
Received: from localhost ([::1]:44386 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gaGsT-0002Cq-7R
	for like.xu@linux.intel.com; Fri, 21 Dec 2018 04:13:53 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:38771)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <marcandre.lureau@redhat.com>) id 1gaGlm-0004vC-3p
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 04:06:59 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <marcandre.lureau@redhat.com>) id 1gaGll-0002dW-4W
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 04:06:58 -0500
Received: from mx1.redhat.com ([209.132.183.28]:60866)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <marcandre.lureau@redhat.com>)
	id 1gaGlk-0002XA-QP
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 04:06:57 -0500
Received: from smtp.corp.redhat.com (int-mx06.intmail.prod.int.phx2.redhat.com
	[10.5.11.16])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 6CE7B2F39
	for <qemu-devel@nongnu.org>; Fri, 21 Dec 2018 09:06:44 +0000 (UTC)
Received: from localhost (ovpn-112-51.ams2.redhat.com [10.36.112.51])
	by smtp.corp.redhat.com (Postfix) with ESMTP id 114E417130;
	Fri, 21 Dec 2018 09:06:42 +0000 (UTC)
From: =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= <marcandre.lureau@redhat.com>
To: qemu-devel@nongnu.org
Date: Fri, 21 Dec 2018 13:04:09 +0400
Message-Id: <20181221090410.27250-28-marcandre.lureau@redhat.com>
In-Reply-To: <20181221090410.27250-1-marcandre.lureau@redhat.com>
References: <20181221090410.27250-1-marcandre.lureau@redhat.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.16
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.28]);
	Fri, 21 Dec 2018 09:06:44 +0000 (UTC)
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.132.183.28
Subject: [Qemu-devel] [PATCH v7 27/28] arm: replace instance_post_init()
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: imammedo@redhat.com, ehabkost@redhat.com
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Replace arm_cpu_post_init() instance callback by calling it from leaf
classes, to avoid potential ordering issue with other post_init callbacks=
.

Signed-off-by: Marc-Andr=C3=A9 Lureau <marcandre.lureau@redhat.com>
Suggested-by: Igor Mammedov <imammedo@redhat.com>
Reviewed-by: Igor Mammedov <imammedo@redhat.com>
---
 target/arm/cpu-qom.h |  3 +++
 target/arm/cpu.h     |  2 ++
 target/arm/cpu.c     | 30 ++++++++++++++++++++++++------
 target/arm/cpu64.c   | 24 ++++++++++++++++++++----
 4 files changed, 49 insertions(+), 10 deletions(-)

diff --git a/target/arm/cpu-qom.h b/target/arm/cpu-qom.h
index d135ff8e06..2049fa9612 100644
--- a/target/arm/cpu-qom.h
+++ b/target/arm/cpu-qom.h
@@ -35,6 +35,8 @@ struct arm_boot_info;
=20
 #define TYPE_ARM_MAX_CPU "max-" TYPE_ARM_CPU
=20
+typedef struct ARMCPUInfo ARMCPUInfo;
+
 /**
  * ARMCPUClass:
  * @parent_realize: The parent class' realize handler.
@@ -47,6 +49,7 @@ typedef struct ARMCPUClass {
     CPUClass parent_class;
     /*< public >*/
=20
+    const ARMCPUInfo *info;
     DeviceRealize parent_realize;
     void (*parent_reset)(CPUState *cpu);
 } ARMCPUClass;
diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index c943f35dd9..3aedfeeaf1 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -884,6 +884,8 @@ static inline ARMCPU *arm_env_get_cpu(CPUARMState *en=
v)
     return container_of(env, ARMCPU, env);
 }
=20
+void arm_cpu_post_init(Object *obj);
+
 uint64_t arm_cpu_mp_affinity(int idx, uint8_t clustersz);
=20
 #define ENV_GET_CPU(e) CPU(arm_env_get_cpu(e))
diff --git a/target/arm/cpu.c b/target/arm/cpu.c
index c8505eaaee..baf430c092 100644
--- a/target/arm/cpu.c
+++ b/target/arm/cpu.c
@@ -740,7 +740,7 @@ static Property arm_cpu_pmsav7_dregion_property =3D
 static Property arm_cpu_initsvtor_property =3D
             DEFINE_PROP_UINT32("init-svtor", ARMCPU, init_svtor, 0);
=20
-static void arm_cpu_post_init(Object *obj)
+void arm_cpu_post_init(Object *obj)
 {
     ARMCPU *cpu =3D ARM_CPU(obj);
=20
@@ -1457,8 +1457,10 @@ static void cortex_m33_initfn(Object *obj)
=20
 static void arm_v7m_class_init(ObjectClass *oc, void *data)
 {
+    ARMCPUClass *acc =3D ARM_CPU_CLASS(oc);
     CPUClass *cc =3D CPU_CLASS(oc);
=20
+    acc->info =3D data;
 #ifndef CONFIG_USER_ONLY
     cc->do_interrupt =3D arm_v7m_cpu_do_interrupt;
 #endif
@@ -1959,11 +1961,11 @@ static void arm_max_initfn(Object *obj)
=20
 #endif /* !defined(CONFIG_USER_ONLY) || !defined(TARGET_AARCH64) */
=20
-typedef struct ARMCPUInfo {
+struct ARMCPUInfo {
     const char *name;
     void (*initfn)(Object *obj);
     void (*class_init)(ObjectClass *oc, void *data);
-} ARMCPUInfo;
+};
=20
 static const ARMCPUInfo arm_cpus[] =3D {
 #if !defined(CONFIG_USER_ONLY) || !defined(TARGET_AARCH64)
@@ -2113,6 +2115,7 @@ static void arm_host_initfn(Object *obj)
     ARMCPU *cpu =3D ARM_CPU(obj);
=20
     kvm_arm_set_cpu_features_from_host(cpu);
+    arm_cpu_post_init(ARM_CPU(obj));
 }
=20
 static const TypeInfo host_arm_cpu_type_info =3D {
@@ -2127,14 +2130,30 @@ static const TypeInfo host_arm_cpu_type_info =3D =
{
=20
 #endif
=20
+static void arm_cpu_instance_init(Object *obj)
+{
+    ARMCPUClass *acc =3D ARM_CPU_GET_CLASS(obj);
+
+    acc->info->initfn(obj);
+    arm_cpu_post_init(obj);
+}
+
+static void cpu_register_class_init(ObjectClass *oc, void *data)
+{
+    ARMCPUClass *acc =3D ARM_CPU_CLASS(oc);
+
+    acc->info =3D data;
+}
+
 static void cpu_register(const ARMCPUInfo *info)
 {
     TypeInfo type_info =3D {
         .parent =3D TYPE_ARM_CPU,
         .instance_size =3D sizeof(ARMCPU),
-        .instance_init =3D info->initfn,
+        .instance_init =3D arm_cpu_instance_init,
         .class_size =3D sizeof(ARMCPUClass),
-        .class_init =3D info->class_init,
+        .class_init =3D info->class_init ?: cpu_register_class_init,
+        .class_data =3D (void *)info,
     };
=20
     type_info.name =3D g_strdup_printf("%s-" TYPE_ARM_CPU, info->name);
@@ -2147,7 +2166,6 @@ static const TypeInfo arm_cpu_type_info =3D {
     .parent =3D TYPE_CPU,
     .instance_size =3D sizeof(ARMCPU),
     .instance_init =3D arm_cpu_initfn,
-    .instance_post_init =3D arm_cpu_post_init,
     .instance_finalize =3D arm_cpu_finalizefn,
     .abstract =3D true,
     .class_size =3D sizeof(ARMCPUClass),
diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
index 1d57be0c91..4b544a1c58 100644
--- a/target/arm/cpu64.c
+++ b/target/arm/cpu64.c
@@ -364,11 +364,11 @@ static void aarch64_max_initfn(Object *obj)
     }
 }
=20
-typedef struct ARMCPUInfo {
+struct ARMCPUInfo {
     const char *name;
     void (*initfn)(Object *obj);
     void (*class_init)(ObjectClass *oc, void *data);
-} ARMCPUInfo;
+};
=20
 static const ARMCPUInfo aarch64_cpus[] =3D {
     { .name =3D "cortex-a57",         .initfn =3D aarch64_a57_initfn },
@@ -452,14 +452,30 @@ static void aarch64_cpu_class_init(ObjectClass *oc,=
 void *data)
     cc->gdb_arch_name =3D aarch64_gdb_arch_name;
 }
=20
+static void aarch64_cpu_instance_init(Object *obj)
+{
+    ARMCPUClass *acc =3D ARM_CPU_GET_CLASS(obj);
+
+    acc->info->initfn(obj);
+    arm_cpu_post_init(obj);
+}
+
+static void cpu_register_class_init(ObjectClass *oc, void *data)
+{
+    ARMCPUClass *acc =3D ARM_CPU_CLASS(oc);
+
+    acc->info =3D data;
+}
+
 static void aarch64_cpu_register(const ARMCPUInfo *info)
 {
     TypeInfo type_info =3D {
         .parent =3D TYPE_AARCH64_CPU,
         .instance_size =3D sizeof(ARMCPU),
-        .instance_init =3D info->initfn,
+        .instance_init =3D aarch64_cpu_instance_init,
         .class_size =3D sizeof(ARMCPUClass),
-        .class_init =3D info->class_init,
+        .class_init =3D info->class_init ?: cpu_register_class_init,
+        .class_data =3D (void *)info,
     };
=20
     type_info.name =3D g_strdup_printf("%s-" TYPE_ARM_CPU, info->name);
--=20
2.20.1.2.gb21ebb671b


