
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.287096                       # Number of seconds simulated
sim_ticks                                287095735000                       # Number of ticks simulated
final_tick                               287095735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 403018                       # Simulator instruction rate (inst/s)
host_op_rate                                   749054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            16889552271                       # Simulator tick rate (ticks/s)
host_mem_usage                                 640436                       # Number of bytes of host memory used
host_seconds                                    17.00                       # Real time elapsed on the host
sim_insts                                     6850660                       # Number of instructions simulated
sim_ops                                      12732727                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            276656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          40246544                       # Number of bytes read from this memory
system.physmem.bytes_read::total             40523200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       276656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          276656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     15991728                       # Number of bytes written to this memory
system.physmem.bytes_written::total          15991728                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              17291                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2515409                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2532700                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          999483                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               999483                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               963637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            140185099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141148736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          963637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             963637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55701726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55701726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55701726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              963637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           140185099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196850462                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    196850462                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             1533279                       # Transaction distribution
system.membus.trans_dist::ReadResp            1533279                       # Transaction distribution
system.membus.trans_dist::Writeback            999483                       # Transaction distribution
system.membus.trans_dist::ReadExReq            999421                       # Transaction distribution
system.membus.trans_dist::ReadExResp           999421                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port        34582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        34582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      6030301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6030301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::system.physmem.port      6064883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6064883                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.physmem.port       276656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::total       276656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.physmem.port     56238272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::total     56238272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::system.physmem.port     56514928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            56514928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               56514928                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          5531152000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           51873000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7546227000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.cpu.workload.num_syscalls                 4170                       # Number of system calls
system.cpu.numCycles                        287095735                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     6850660                       # Number of instructions committed
system.cpu.committedOps                      12732727                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              12372053                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 426189                       # Number of float alu accesses
system.cpu.num_func_calls                      197702                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1030109                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     12372053                       # number of integer instructions
system.cpu.num_fp_insts                        426189                       # number of float instructions
system.cpu.num_int_register_reads            31991807                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14638339                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               721233                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              344225                       # number of times the floating registers were written
system.cpu.num_mem_refs                       2557791                       # number of memory refs
system.cpu.num_load_insts                     1537167                       # Number of load instructions
system.cpu.num_store_insts                    1020624                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  287095735                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.replacements             16420                       # number of replacements
system.cpu.icache.tags.tagsinuse           769.436951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9272538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17291                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            536.263837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   769.436951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.375702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.375702                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9272538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9272538                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9272538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9272538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9272538                       # number of overall hits
system.cpu.icache.overall_hits::total         9272538                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        17291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17291                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        17291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        17291                       # number of overall misses
system.cpu.icache.overall_misses::total         17291                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1832846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1832846000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1832846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1832846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1832846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1832846000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9289829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9289829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9289829                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9289829                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9289829                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9289829                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001861                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001861                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001861                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001861                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001861                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001861                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       106000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       106000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       106000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       106000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       106000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       106000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        17291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17291                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        17291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        17291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17291                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1763682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1763682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1763682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1763682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1763682000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1763682000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001861                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001861                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001861                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001861                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       102000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       102000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       102000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       102000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       102000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       102000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              1020                       # number of replacements
system.cpu.dcache.tags.tagsinuse             3.999992                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               42389                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.395508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            984000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     3.999992                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data        21186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21186                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        21203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21203                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         42389                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            42389                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        42389                       # number of overall hits
system.cpu.dcache.overall_hits::total           42389                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1515988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1515988                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       999421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       999421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2515409                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2515409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2515409                       # number of overall misses
system.cpu.dcache.overall_misses::total       2515409                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 160694737000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 160694737000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 105938626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 105938626000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 266633363000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 266633363000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 266633363000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 266633363000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1537174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1537174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1020624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1020624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2557798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2557798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2557798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2557798                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.986218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.986218                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.979225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.979225                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.983428                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.983428                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.983428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.983428                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 106000.005937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106000.005937                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data       106000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       106000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106000.003578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106000.003578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106000.003578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106000.003578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       999483                       # number of writebacks
system.cpu.dcache.writebacks::total            999483                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1515988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1515988                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       999421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       999421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2515409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2515409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2515409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2515409                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 154630785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154630785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 101940942000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 101940942000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 256571727000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 256571727000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 256571727000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 256571727000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.986218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.986218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.979225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.979225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.983428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.983428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.983428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.983428                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102000.005937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102000.005937                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data       102000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       102000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 102000.003578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102000.003578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 102000.003578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102000.003578                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
