<stg><name>start_backoff_vi</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %invoke_reason_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %invoke_reason) nounwind

]]></Node>
<StgValue><ssdm name="invoke_reason_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10">
<![CDATA[
:1  %CW_vi_load = load i10* @CW_vi, align 2

]]></Node>
<StgValue><ssdm name="CW_vi_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %invoke_reason_read, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  store i10 15, i10* @CW_vi, align 2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %icmp_ln335 = icmp eq i10 %CW_vi_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln335, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %shl_ln336 = shl i10 %CW_vi_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln336"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %or_ln336 = or i10 %shl_ln336, 1

]]></Node>
<StgValue><ssdm name="or_ln336"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2  store i10 %or_ln336, i10* @CW_vi, align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invoke_reason_read" val="1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
._crit_edge:0  %CW_vi_loc_2 = phi i10 [ 15, %1 ], [ %CW_vi_load, %2 ], [ %or_ln336, %3 ]

]]></Node>
<StgValue><ssdm name="CW_vi_loc_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="32">
<![CDATA[
._crit_edge:1  %tmp = call fastcc zeroext i10 @random_int_gen(i10 zeroext %CW_vi_loc_2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="32">
<![CDATA[
._crit_edge:1  %tmp = call fastcc zeroext i10 @random_int_gen(i10 zeroext %CW_vi_loc_2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:2  store i10 %tmp, i10* @vi_backoff_counter, align 2

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
._crit_edge:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln340"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
