
---------- Begin Simulation Statistics ----------
final_tick                                83198594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725200                       # Number of bytes of host memory used
host_op_rate                                   128303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   780.97                       # Real time elapsed on the host
host_tick_rate                              106532831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100200384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083199                       # Number of seconds simulated
sim_ticks                                 83198594500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100200384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.663972                       # CPI: cycles per instruction
system.cpu.discardedOps                        213149                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34028552                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600972                       # IPC: instructions per cycle
system.cpu.numCycles                        166397189                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47349883     47.26%     47.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     47.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               41786327     41.70%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11043491     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100200384                       # Class of committed instruction
system.cpu.tickCycles                       132368637                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       169057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        371420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       687252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1376166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            561                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              65813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111607                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57445                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136555                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       573788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 573788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20094400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20094400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202368                       # Request fanout histogram
system.membus.reqLayer0.occupancy           859248500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1089940750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            400481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          134901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       399828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1321                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2063759                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2065080                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        42752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83110592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83153344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169613                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7142848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           858527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000690                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 857935     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    592      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             858527                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1298440000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1032394494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            979500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               486537                       # number of demand (read+write) hits
system.l2.demand_hits::total                   486540                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data              486537                       # number of overall hits
system.l2.overall_hits::total                  486540                       # number of overall hits
system.l2.demand_misses::.cpu.inst                650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201724                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202374                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               650                       # number of overall misses
system.l2.overall_misses::.cpu.data            201724                       # number of overall misses
system.l2.overall_misses::total                202374                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51284500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17078942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17130226500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51284500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17078942000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17130226500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           688261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               688914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          688261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              688914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.293092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293758                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.293092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293758                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78899.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84664.898574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84646.379970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78899.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84664.898574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84646.379970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111607                       # number of writebacks
system.l2.writebacks::total                    111607                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15061354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15106139000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15061354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15106139000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.293084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.293084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293749                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68899.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74665.396742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74646.875988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68899.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74665.396742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74646.875988                       # average overall mshr miss latency
system.l2.replacements                         169613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       610342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           610342                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       610342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       610342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           15                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               15                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           15                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           15                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            151878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151878                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136555                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11866407500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11866407500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.473438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86898.374281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86898.374281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10500857500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10500857500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.473438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76898.374281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76898.374281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51284500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51284500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78899.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78899.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68899.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68899.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        334659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            334659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5212534500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5212534500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       399828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        399828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79984.877779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79984.877779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4560497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4560497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69985.988981                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69985.988981                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31898.256272                       # Cycle average of tags in use
system.l2.tags.total_refs                     1376129                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202381                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.799695                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.525666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.661129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31813.069477                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973458                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15888                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11211461                       # Number of tag accesses
system.l2.tags.data_accesses                 11211461                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    111607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003582374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             105096                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111607                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202368                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111607                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.290419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.778691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.009944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6517     97.56%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.48%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.93%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6680                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.675898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4410     66.02%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.55%     66.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2043     30.58%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.63%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6680                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12951552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7142848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83198027000                       # Total gap between requests
system.mem_ctrls.avgGap                     264982.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12908288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7141760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 500008.446657112683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155150313.266409814358                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85839911.634564936161                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          650                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201718                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111607                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18161000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6741998750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1940944904000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27940.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33422.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17390888.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12909952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12951552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7142848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7142848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          650                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202368                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111607                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111607                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       500008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155170314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155670322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       500008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       500008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85852989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85852989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85852989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       500008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155170314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       241523311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               202342                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111590                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6937                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2966247250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1011710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6760159750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14659.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33409.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139053                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70124                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       104754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.797163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.939042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.350982                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68898     65.77%     65.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14569     13.91%     79.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2552      2.44%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1477      1.41%     83.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9581      9.15%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1100      1.05%     93.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          467      0.45%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          406      0.39%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5704      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       104754                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12949888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7141760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.650322                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.839912                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       371829780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       197632215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      714207060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     287914320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6567428400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21314781780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13998970560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43452764115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.277622                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36174985250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2778100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44245509250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       376120920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       199909215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      730514820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     294585480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6567428400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22291847280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13176178560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43636584675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.487041                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34025612500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2778100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46394882000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10457729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10457729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10457729                       # number of overall hits
system.cpu.icache.overall_hits::total        10457729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          653                       # number of overall misses
system.cpu.icache.overall_misses::total           653                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52952000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52952000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52952000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52952000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10458382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10458382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10458382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10458382                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81090.352221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81090.352221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81090.352221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81090.352221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.icache.writebacks::total                15                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52299000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52299000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52299000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52299000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80090.352221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80090.352221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80090.352221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80090.352221                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10457729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10457729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           653                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52952000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52952000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10458382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10458382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81090.352221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81090.352221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52299000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52299000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80090.352221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80090.352221                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.125997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10458382                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16015.898928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.125997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.249573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.249573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          638                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          532                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.311523                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20917417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20917417                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100200384                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50489159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50489159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50489665                       # number of overall hits
system.cpu.dcache.overall_hits::total        50489665                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       742724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         742724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       750631                       # number of overall misses
system.cpu.dcache.overall_misses::total        750631                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24819956498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24819956498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24819956498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24819956498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51231883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51231883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51240296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51240296                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014649                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014649                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33417.469340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33417.469340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33065.456260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33065.456260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216415                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3794                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.041381                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       610342                       # number of writebacks
system.cpu.dcache.writebacks::total            610342                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       680356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       680356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       688260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688260                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22525783000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22525783000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23224309499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23224309499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33108.818031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33108.818031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33743.511898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33743.511898                       # average overall mshr miss latency
system.cpu.dcache.replacements                 687237                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39797167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39797167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       392489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        392489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9047555500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9047555500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40189656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40189656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23051.742851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23051.742851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       391923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       391923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8630254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8630254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22020.280769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22020.280769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691992                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       350235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       350235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15772400998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15772400998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45033.765894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45033.765894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13895528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13895528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48175.931672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48175.931672                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    698526499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    698526499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88376.328315                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88376.328315                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.444013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51178051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.358493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.444013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103169105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103169105                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4449742                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3674323                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2136321                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2133866                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.885083                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   76334                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            43656538                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           42519576                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11121792                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83198594500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
