INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Test_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Wrapper'
WARNING: [VRFC 10-3093] actual for formal port 's_axis_tdata_adc_stream_in' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Test_Wrapper.vhd:79]
