{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613937935615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613937935615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 21:05:35 2021 " "Processing started: Sun Feb 21 21:05:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613937935615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937935615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LTC5548_TEST -c LTC5548_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off LTC5548_TEST -c LTC5548_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937935615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613937936959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613937936959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/ltc5548_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/ltc5548_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys " "Found entity 1: ltc5548_sys" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ltc5548_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_irq_mapper " "Found entity 1: ltc5548_sys_irq_mapper" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_irq_mapper.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0 " "Found entity 1: ltc5548_sys_mm_interconnect_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ltc5548_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ltc5548_sys_mm_interconnect_0_rsp_mux_001" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948100 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_rsp_mux " "Found entity 1: ltc5548_sys_mm_interconnect_0_rsp_mux" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_rsp_demux_007 " "Found entity 1: ltc5548_sys_mm_interconnect_0_rsp_demux_007" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_rsp_demux " "Found entity 1: ltc5548_sys_mm_interconnect_0_rsp_demux" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_cmd_mux_007 " "Found entity 1: ltc5548_sys_mm_interconnect_0_cmd_mux_007" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_cmd_mux " "Found entity 1: ltc5548_sys_mm_interconnect_0_cmd_mux" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ltc5548_sys_mm_interconnect_0_cmd_demux_001" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_cmd_demux " "Found entity 1: ltc5548_sys_mm_interconnect_0_cmd_demux" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ltc5548_sys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ltc5548_sys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_router_009_default_decode " "Found entity 1: ltc5548_sys_mm_interconnect_0_router_009_default_decode" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc5548_sys_mm_interconnect_0_router_009 " "Found entity 2: ltc5548_sys_mm_interconnect_0_router_009" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ltc5548_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ltc5548_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: ltc5548_sys_mm_interconnect_0_router_002_default_decode" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc5548_sys_mm_interconnect_0_router_002 " "Found entity 2: ltc5548_sys_mm_interconnect_0_router_002" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ltc5548_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ltc5548_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: ltc5548_sys_mm_interconnect_0_router_001_default_decode" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc5548_sys_mm_interconnect_0_router_001 " "Found entity 2: ltc5548_sys_mm_interconnect_0_router_001" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ltc5548_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ltc5548_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ltc5548_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_mm_interconnect_0_router_default_decode " "Found entity 1: ltc5548_sys_mm_interconnect_0_router_default_decode" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc5548_sys_mm_interconnect_0_router " "Found entity 2: ltc5548_sys_mm_interconnect_0_router" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ltc5548_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_timer_0 " "Found entity 1: ltc5548_sys_timer_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_spi_0 " "Found entity 1: ltc5548_sys_spi_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_pio_3 " "Found entity 1: ltc5548_sys_pio_3" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_3.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_pio_2 " "Found entity 1: ltc5548_sys_pio_2" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_2.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_pio_1 " "Found entity 1: ltc5548_sys_pio_1" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_1.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_pio_0 " "Found entity 1: ltc5548_sys_pio_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_onchip_memory2_0 " "Found entity 1: ltc5548_sys_onchip_memory2_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_nios2_gen2_0 " "Found entity 1: ltc5548_sys_nios2_gen2_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc5548_sys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: ltc5548_sys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "3 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "4 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "5 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "6 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "7 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "8 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "9 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "10 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "11 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "12 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "13 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "14 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "15 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "16 ltc5548_sys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: ltc5548_sys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "17 ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "18 ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "19 ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "20 ltc5548_sys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: ltc5548_sys_nios2_gen2_0_cpu_nios2_oci" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""} { "Info" "ISGN_ENTITY_NAME" "21 ltc5548_sys_nios2_gen2_0_cpu " "Found entity 21: ltc5548_sys_nios2_gen2_0_cpu" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_nios2_gen2_0_cpu_test_bench " "Found entity 1: ltc5548_sys_nios2_gen2_0_cpu_test_bench" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltc5548_sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: ltc5548_sys_jtag_uart_0_sim_scfifo_w" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc5548_sys_jtag_uart_0_scfifo_w " "Found entity 2: ltc5548_sys_jtag_uart_0_scfifo_w" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""} { "Info" "ISGN_ENTITY_NAME" "3 ltc5548_sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: ltc5548_sys_jtag_uart_0_sim_scfifo_r" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""} { "Info" "ISGN_ENTITY_NAME" "4 ltc5548_sys_jtag_uart_0_scfifo_r " "Found entity 4: ltc5548_sys_jtag_uart_0_scfifo_r" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""} { "Info" "ISGN_ENTITY_NAME" "5 ltc5548_sys_jtag_uart_0 " "Found entity 5: ltc5548_sys_jtag_uart_0" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/index_fft_qip.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/index_fft_qip.v" { { "Info" "ISGN_ENTITY_NAME" "1 index_fft_qip " "Found entity 1: index_fft_qip" {  } { { "ltc5548_sys/synthesis/submodules/index_fft_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_fft_qip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply-rtl " "Found design unit 1: Complex4Multiply-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply " "Found entity 1: Complex4Multiply" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block-rtl " "Found design unit 1: Complex4Multiply_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block " "Found entity 1: Complex4Multiply_block" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block1-rtl " "Found design unit 1: Complex4Multiply_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block1 " "Found entity 1: Complex4Multiply_block1" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block10-rtl " "Found design unit 1: Complex4Multiply_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block10.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block10 " "Found entity 1: Complex4Multiply_block10" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block11-rtl " "Found design unit 1: Complex4Multiply_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block11.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block11 " "Found entity 1: Complex4Multiply_block11" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block12-rtl " "Found design unit 1: Complex4Multiply_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block12.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block12 " "Found entity 1: Complex4Multiply_block12" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block13-rtl " "Found design unit 1: Complex4Multiply_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block13.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block13 " "Found entity 1: Complex4Multiply_block13" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block14-rtl " "Found design unit 1: Complex4Multiply_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block14.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block14 " "Found entity 1: Complex4Multiply_block14" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block15-rtl " "Found design unit 1: Complex4Multiply_block15-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block15.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block15.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block15 " "Found entity 1: Complex4Multiply_block15" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block15.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block16-rtl " "Found design unit 1: Complex4Multiply_block16-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block16.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block16 " "Found entity 1: Complex4Multiply_block16" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block16.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block17-rtl " "Found design unit 1: Complex4Multiply_block17-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block17.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block17.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block17 " "Found entity 1: Complex4Multiply_block17" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block17.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block18-rtl " "Found design unit 1: Complex4Multiply_block18-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block18.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block18.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block18 " "Found entity 1: Complex4Multiply_block18" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block18.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block19-rtl " "Found design unit 1: Complex4Multiply_block19-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block19.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block19.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block19 " "Found entity 1: Complex4Multiply_block19" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block19.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block2-rtl " "Found design unit 1: Complex4Multiply_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block2 " "Found entity 1: Complex4Multiply_block2" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block20-rtl " "Found design unit 1: Complex4Multiply_block20-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block20.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block20.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block20 " "Found entity 1: Complex4Multiply_block20" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block20.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block21-rtl " "Found design unit 1: Complex4Multiply_block21-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block21.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block21.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block21 " "Found entity 1: Complex4Multiply_block21" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block21.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block21.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block22-rtl " "Found design unit 1: Complex4Multiply_block22-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block22.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block22.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block22 " "Found entity 1: Complex4Multiply_block22" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block22.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block22.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block23-rtl " "Found design unit 1: Complex4Multiply_block23-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block23.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block23.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block23 " "Found entity 1: Complex4Multiply_block23" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block23.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block23.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block24-rtl " "Found design unit 1: Complex4Multiply_block24-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block24.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block24.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block24 " "Found entity 1: Complex4Multiply_block24" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block24.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block24.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block25-rtl " "Found design unit 1: Complex4Multiply_block25-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block25.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block25.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block25 " "Found entity 1: Complex4Multiply_block25" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block25.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block25.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block26-rtl " "Found design unit 1: Complex4Multiply_block26-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block26.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block26.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block26 " "Found entity 1: Complex4Multiply_block26" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block26.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block26.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block27-rtl " "Found design unit 1: Complex4Multiply_block27-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block27.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block27.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block27 " "Found entity 1: Complex4Multiply_block27" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block27.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block27.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block28-rtl " "Found design unit 1: Complex4Multiply_block28-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block28.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block28.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block28 " "Found entity 1: Complex4Multiply_block28" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block28.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block28.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block29-rtl " "Found design unit 1: Complex4Multiply_block29-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block29.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block29.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block29 " "Found entity 1: Complex4Multiply_block29" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block29.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block29.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block3-rtl " "Found design unit 1: Complex4Multiply_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block3.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block3 " "Found entity 1: Complex4Multiply_block3" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block30-rtl " "Found design unit 1: Complex4Multiply_block30-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block30.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block30.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block30 " "Found entity 1: Complex4Multiply_block30" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block30.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block30.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block31-rtl " "Found design unit 1: Complex4Multiply_block31-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block31.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block31.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block31 " "Found entity 1: Complex4Multiply_block31" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block31.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block31.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block32-rtl " "Found design unit 1: Complex4Multiply_block32-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block32.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block32.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block32 " "Found entity 1: Complex4Multiply_block32" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block32.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block33-rtl " "Found design unit 1: Complex4Multiply_block33-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block33.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block33.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block33 " "Found entity 1: Complex4Multiply_block33" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block33.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block33.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block34-rtl " "Found design unit 1: Complex4Multiply_block34-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block34.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block34.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block34 " "Found entity 1: Complex4Multiply_block34" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block34.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block34.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block35-rtl " "Found design unit 1: Complex4Multiply_block35-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block35.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block35.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block35 " "Found entity 1: Complex4Multiply_block35" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block35.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block35.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block36-rtl " "Found design unit 1: Complex4Multiply_block36-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block36.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block36.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block36 " "Found entity 1: Complex4Multiply_block36" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block36.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block36.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block37-rtl " "Found design unit 1: Complex4Multiply_block37-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block37.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block37.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block37 " "Found entity 1: Complex4Multiply_block37" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block37.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block37.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block38-rtl " "Found design unit 1: Complex4Multiply_block38-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block38.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block38.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block38 " "Found entity 1: Complex4Multiply_block38" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block38.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block38.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block39.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block39.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block39-rtl " "Found design unit 1: Complex4Multiply_block39-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block39.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block39.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block39 " "Found entity 1: Complex4Multiply_block39" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block39.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block39.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block4-rtl " "Found design unit 1: Complex4Multiply_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block4.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block4 " "Found entity 1: Complex4Multiply_block4" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block40-rtl " "Found design unit 1: Complex4Multiply_block40-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block40.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block40.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block40 " "Found entity 1: Complex4Multiply_block40" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block40.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block40.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block41-rtl " "Found design unit 1: Complex4Multiply_block41-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block41.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block41.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block41 " "Found entity 1: Complex4Multiply_block41" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block41.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block41.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block42-rtl " "Found design unit 1: Complex4Multiply_block42-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block42.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block42.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block42 " "Found entity 1: Complex4Multiply_block42" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block42.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block42.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block5-rtl " "Found design unit 1: Complex4Multiply_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block5.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block5 " "Found entity 1: Complex4Multiply_block5" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block6-rtl " "Found design unit 1: Complex4Multiply_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block6.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block6 " "Found entity 1: Complex4Multiply_block6" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block7-rtl " "Found design unit 1: Complex4Multiply_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block7.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block7 " "Found entity 1: Complex4Multiply_block7" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block8-rtl " "Found design unit 1: Complex4Multiply_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block8 " "Found entity 1: Complex4Multiply_block8" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/complex4multiply_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/complex4multiply_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex4Multiply_block9-rtl " "Found design unit 1: Complex4Multiply_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block9.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex4Multiply_block9 " "Found entity 1: Complex4Multiply_block9" {  } { { "ltc5548_sys/synthesis/submodules/Complex4Multiply_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Complex4Multiply_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag-rtl " "Found design unit 1: CordicKernelMag-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag " "Found entity 1: CordicKernelMag" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block-rtl " "Found design unit 1: CordicKernelMag_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block " "Found entity 1: CordicKernelMag_block" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block1-rtl " "Found design unit 1: CordicKernelMag_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block1 " "Found entity 1: CordicKernelMag_block1" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block2-rtl " "Found design unit 1: CordicKernelMag_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block2 " "Found entity 1: CordicKernelMag_block2" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block3-rtl " "Found design unit 1: CordicKernelMag_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block3 " "Found entity 1: CordicKernelMag_block3" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block4-rtl " "Found design unit 1: CordicKernelMag_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block4 " "Found entity 1: CordicKernelMag_block4" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block5-rtl " "Found design unit 1: CordicKernelMag_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block5 " "Found entity 1: CordicKernelMag_block5" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block6-rtl " "Found design unit 1: CordicKernelMag_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block6 " "Found entity 1: CordicKernelMag_block6" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block7-rtl " "Found design unit 1: CordicKernelMag_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block7 " "Found entity 1: CordicKernelMag_block7" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block8-rtl " "Found design unit 1: CordicKernelMag_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block8 " "Found entity 1: CordicKernelMag_block8" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/cordickernelmag_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/cordickernelmag_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block9-rtl " "Found design unit 1: CordicKernelMag_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block9 " "Found entity 1: CordicKernelMag_block9" {  } { { "ltc5548_sys/synthesis/submodules/CordicKernelMag_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/CordicKernelMag_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/dc_blocker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/dc_blocker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC_Blocker-rtl " "Found design unit 1: DC_Blocker-rtl" {  } { { "ltc5548_sys/synthesis/submodules/DC_Blocker.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/DC_Blocker.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""} { "Info" "ISGN_ENTITY_NAME" "1 DC_Blocker " "Found entity 1: DC_Blocker" {  } { { "ltc5548_sys/synthesis/submodules/DC_Blocker.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/DC_Blocker.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/dc_blocker_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/dc_blocker_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC_Blocker_block-rtl " "Found design unit 1: DC_Blocker_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/DC_Blocker_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/DC_Blocker_block.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948896 ""} { "Info" "ISGN_ENTITY_NAME" "1 DC_Blocker_block " "Found entity 1: DC_Blocker_block" {  } { { "ltc5548_sys/synthesis/submodules/DC_Blocker_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/DC_Blocker_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/fft_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/fft_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_HDL_Optimized-rtl " "Found design unit 1: FFT_HDL_Optimized-rtl" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948896 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_HDL_Optimized " "Found entity 1: FFT_HDL_Optimized" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/fft_streamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/fft_streamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_streamer-rtl " "Found design unit 1: FFT_streamer-rtl" {  } { { "ltc5548_sys/synthesis/submodules/FFT_streamer.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_streamer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_streamer " "Found entity 1: FFT_streamer" {  } { { "ltc5548_sys/synthesis/submodules/FFT_streamer.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_streamer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/maximum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-rtl " "Found design unit 1: Maximum-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Maximum.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Maximum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Found entity 1: Maximum" {  } { { "ltc5548_sys/synthesis/submodules/Maximum.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Maximum.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/quadrant_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/quadrant_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quadrant_Mapper-rtl " "Found design unit 1: Quadrant_Mapper-rtl" {  } { { "ltc5548_sys/synthesis/submodules/Quadrant_Mapper.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Quadrant_Mapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quadrant_Mapper " "Found entity 1: Quadrant_Mapper" {  } { { "ltc5548_sys/synthesis/submodules/Quadrant_Mapper.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/Quadrant_Mapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1 " "Found entity 1: RADIX22FFT_SDNF1_1" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block " "Found entity 1: RADIX22FFT_SDNF1_1_block" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block1 " "Found entity 1: RADIX22FFT_SDNF1_1_block1" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block10 " "Found entity 1: RADIX22FFT_SDNF1_1_block10" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block11 " "Found entity 1: RADIX22FFT_SDNF1_1_block11" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block12 " "Found entity 1: RADIX22FFT_SDNF1_1_block12" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block13 " "Found entity 1: RADIX22FFT_SDNF1_1_block13" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block14 " "Found entity 1: RADIX22FFT_SDNF1_1_block14" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block2 " "Found entity 1: RADIX22FFT_SDNF1_1_block2" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block3 " "Found entity 1: RADIX22FFT_SDNF1_1_block3" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block4 " "Found entity 1: RADIX22FFT_SDNF1_1_block4" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block5 " "Found entity 1: RADIX22FFT_SDNF1_1_block5" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block6 " "Found entity 1: RADIX22FFT_SDNF1_1_block6" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block7 " "Found entity 1: RADIX22FFT_SDNF1_1_block7" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block8 " "Found entity 1: RADIX22FFT_SDNF1_1_block8" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_1_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block9 " "Found entity 1: RADIX22FFT_SDNF1_1_block9" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3 " "Found entity 1: RADIX22FFT_SDNF1_3" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block " "Found entity 1: RADIX22FFT_SDNF1_3_block" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block1 " "Found entity 1: RADIX22FFT_SDNF1_3_block1" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block10 " "Found entity 1: RADIX22FFT_SDNF1_3_block10" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block11 " "Found entity 1: RADIX22FFT_SDNF1_3_block11" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block12 " "Found entity 1: RADIX22FFT_SDNF1_3_block12" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block13 " "Found entity 1: RADIX22FFT_SDNF1_3_block13" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block14 " "Found entity 1: RADIX22FFT_SDNF1_3_block14" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block2 " "Found entity 1: RADIX22FFT_SDNF1_3_block2" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block3 " "Found entity 1: RADIX22FFT_SDNF1_3_block3" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937948990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937948990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block4 " "Found entity 1: RADIX22FFT_SDNF1_3_block4" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block5 " "Found entity 1: RADIX22FFT_SDNF1_3_block5" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block6 " "Found entity 1: RADIX22FFT_SDNF1_3_block6" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block7 " "Found entity 1: RADIX22FFT_SDNF1_3_block7" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block8 " "Found entity 1: RADIX22FFT_SDNF1_3_block8" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block9 " "Found entity 1: RADIX22FFT_SDNF1_3_block9" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5 " "Found entity 1: RADIX22FFT_SDNF1_5" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block " "Found entity 1: RADIX22FFT_SDNF1_5_block" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block1 " "Found entity 1: RADIX22FFT_SDNF1_5_block1" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block10 " "Found entity 1: RADIX22FFT_SDNF1_5_block10" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block11 " "Found entity 1: RADIX22FFT_SDNF1_5_block11" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block12 " "Found entity 1: RADIX22FFT_SDNF1_5_block12" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block13 " "Found entity 1: RADIX22FFT_SDNF1_5_block13" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block14 " "Found entity 1: RADIX22FFT_SDNF1_5_block14" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block2 " "Found entity 1: RADIX22FFT_SDNF1_5_block2" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block3 " "Found entity 1: RADIX22FFT_SDNF1_5_block3" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block4 " "Found entity 1: RADIX22FFT_SDNF1_5_block4" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block5 " "Found entity 1: RADIX22FFT_SDNF1_5_block5" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block6 " "Found entity 1: RADIX22FFT_SDNF1_5_block6" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block7 " "Found entity 1: RADIX22FFT_SDNF1_5_block7" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block8 " "Found entity 1: RADIX22FFT_SDNF1_5_block8" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf1_5_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block9 " "Found entity 1: RADIX22FFT_SDNF1_5_block9" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2 " "Found entity 1: RADIX22FFT_SDNF2_2" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block " "Found entity 1: RADIX22FFT_SDNF2_2_block" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block1 " "Found entity 1: RADIX22FFT_SDNF2_2_block1" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block10 " "Found entity 1: RADIX22FFT_SDNF2_2_block10" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block11 " "Found entity 1: RADIX22FFT_SDNF2_2_block11" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block12 " "Found entity 1: RADIX22FFT_SDNF2_2_block12" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block13 " "Found entity 1: RADIX22FFT_SDNF2_2_block13" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block14 " "Found entity 1: RADIX22FFT_SDNF2_2_block14" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block2 " "Found entity 1: RADIX22FFT_SDNF2_2_block2" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block3 " "Found entity 1: RADIX22FFT_SDNF2_2_block3" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block4 " "Found entity 1: RADIX22FFT_SDNF2_2_block4" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block5 " "Found entity 1: RADIX22FFT_SDNF2_2_block5" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block6 " "Found entity 1: RADIX22FFT_SDNF2_2_block6" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block7 " "Found entity 1: RADIX22FFT_SDNF2_2_block7" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block8 " "Found entity 1: RADIX22FFT_SDNF2_2_block8" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_2_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block9 " "Found entity 1: RADIX22FFT_SDNF2_2_block9" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4 " "Found entity 1: RADIX22FFT_SDNF2_4" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block " "Found entity 1: RADIX22FFT_SDNF2_4_block" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block1 " "Found entity 1: RADIX22FFT_SDNF2_4_block1" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block10 " "Found entity 1: RADIX22FFT_SDNF2_4_block10" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block11 " "Found entity 1: RADIX22FFT_SDNF2_4_block11" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block12 " "Found entity 1: RADIX22FFT_SDNF2_4_block12" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block13 " "Found entity 1: RADIX22FFT_SDNF2_4_block13" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block14 " "Found entity 1: RADIX22FFT_SDNF2_4_block14" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block2 " "Found entity 1: RADIX22FFT_SDNF2_4_block2" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block3 " "Found entity 1: RADIX22FFT_SDNF2_4_block3" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block4 " "Found entity 1: RADIX22FFT_SDNF2_4_block4" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block5 " "Found entity 1: RADIX22FFT_SDNF2_4_block5" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block6 " "Found entity 1: RADIX22FFT_SDNF2_4_block6" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block7 " "Found entity 1: RADIX22FFT_SDNF2_4_block7" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block8 " "Found entity 1: RADIX22FFT_SDNF2_4_block8" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/radix22fft_sdnf2_4_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block9 " "Found entity 1: RADIX22FFT_SDNF2_4_block9" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3 " "Found entity 1: TWDLMULT_SDNF1_3" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block " "Found entity 1: TWDLMULT_SDNF1_3_block" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block1-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block1 " "Found entity 1: TWDLMULT_SDNF1_3_block1" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block10-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block10 " "Found entity 1: TWDLMULT_SDNF1_3_block10" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block11-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block11 " "Found entity 1: TWDLMULT_SDNF1_3_block11" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block12-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block12 " "Found entity 1: TWDLMULT_SDNF1_3_block12" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block13-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block13 " "Found entity 1: TWDLMULT_SDNF1_3_block13" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block14-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block14 " "Found entity 1: TWDLMULT_SDNF1_3_block14" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block2-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block2 " "Found entity 1: TWDLMULT_SDNF1_3_block2" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block3 " "Found entity 1: TWDLMULT_SDNF1_3_block3" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block4-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block4 " "Found entity 1: TWDLMULT_SDNF1_3_block4" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block5-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block5 " "Found entity 1: TWDLMULT_SDNF1_3_block5" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block6-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block6 " "Found entity 1: TWDLMULT_SDNF1_3_block6" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block7-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block7 " "Found entity 1: TWDLMULT_SDNF1_3_block7" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block8-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block8 " "Found entity 1: TWDLMULT_SDNF1_3_block8" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlmult_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block9-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block9-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block9 " "Found entity 1: TWDLMULT_SDNF1_3_block9" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_10-rtl " "Found design unit 1: TWDLROM_3_10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_10 " "Found entity 1: TWDLROM_3_10" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_11-rtl " "Found design unit 1: TWDLROM_3_11-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_11.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_11 " "Found entity 1: TWDLROM_3_11" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_11.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_12-rtl " "Found design unit 1: TWDLROM_3_12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_12.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_12 " "Found entity 1: TWDLROM_3_12" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_13-rtl " "Found design unit 1: TWDLROM_3_13-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_13.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_13 " "Found entity 1: TWDLROM_3_13" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_13.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_14-rtl " "Found design unit 1: TWDLROM_3_14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_14 " "Found entity 1: TWDLROM_3_14" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_15-rtl " "Found design unit 1: TWDLROM_3_15-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_15.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_15.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_15 " "Found entity 1: TWDLROM_3_15" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_15.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_15.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_16-rtl " "Found design unit 1: TWDLROM_3_16-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_16.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_16 " "Found entity 1: TWDLROM_3_16" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_16.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_18-rtl " "Found design unit 1: TWDLROM_3_18-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_18.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_18 " "Found entity 1: TWDLROM_3_18" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_18.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_19-rtl " "Found design unit 1: TWDLROM_3_19-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_19.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_19.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_19 " "Found entity 1: TWDLROM_3_19" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_19.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_19.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_2-rtl " "Found design unit 1: TWDLROM_3_2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_2 " "Found entity 1: TWDLROM_3_2" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_20-rtl " "Found design unit 1: TWDLROM_3_20-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_20.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_20.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_20 " "Found entity 1: TWDLROM_3_20" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_20.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_21-rtl " "Found design unit 1: TWDLROM_3_21-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_21.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_21.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_21 " "Found entity 1: TWDLROM_3_21" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_21.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_21.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_22-rtl " "Found design unit 1: TWDLROM_3_22-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_22.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_22 " "Found entity 1: TWDLROM_3_22" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_22.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_23-rtl " "Found design unit 1: TWDLROM_3_23-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_23.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_23.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_23 " "Found entity 1: TWDLROM_3_23" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_23.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_23.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_24-rtl " "Found design unit 1: TWDLROM_3_24-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_24.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_24.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_24 " "Found entity 1: TWDLROM_3_24" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_24.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_26-rtl " "Found design unit 1: TWDLROM_3_26-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_26.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_26 " "Found entity 1: TWDLROM_3_26" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_26.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_27-rtl " "Found design unit 1: TWDLROM_3_27-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_27.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_27.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_27 " "Found entity 1: TWDLROM_3_27" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_27.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_27.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_28-rtl " "Found design unit 1: TWDLROM_3_28-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_28.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_28.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_28 " "Found entity 1: TWDLROM_3_28" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_28.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_29-rtl " "Found design unit 1: TWDLROM_3_29-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_29.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_29.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949287 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_29 " "Found entity 1: TWDLROM_3_29" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_29.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_29.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_3-rtl " "Found design unit 1: TWDLROM_3_3-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_3.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949287 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_3 " "Found entity 1: TWDLROM_3_3" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_3.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_30-rtl " "Found design unit 1: TWDLROM_3_30-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_30.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949287 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_30 " "Found entity 1: TWDLROM_3_30" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_30.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_31-rtl " "Found design unit 1: TWDLROM_3_31-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_31.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_31.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_31 " "Found entity 1: TWDLROM_3_31" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_31.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_31.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_32-rtl " "Found design unit 1: TWDLROM_3_32-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_32.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_32 " "Found entity 1: TWDLROM_3_32" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_32.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_4-rtl " "Found design unit 1: TWDLROM_3_4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_4 " "Found entity 1: TWDLROM_3_4" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_5-rtl " "Found design unit 1: TWDLROM_3_5-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_5 " "Found entity 1: TWDLROM_3_5" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_5.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_6-rtl " "Found design unit 1: TWDLROM_3_6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_6 " "Found entity 1: TWDLROM_3_6" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_7-rtl " "Found design unit 1: TWDLROM_3_7-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_7.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_7 " "Found entity 1: TWDLROM_3_7" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_7.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_8-rtl " "Found design unit 1: TWDLROM_3_8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_8 " "Found entity 1: TWDLROM_3_8" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_3_8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_3_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_10-rtl " "Found design unit 1: TWDLROM_5_10-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_10 " "Found entity 1: TWDLROM_5_10" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_12-rtl " "Found design unit 1: TWDLROM_5_12-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_12.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_12 " "Found entity 1: TWDLROM_5_12" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_14-rtl " "Found design unit 1: TWDLROM_5_14-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_14 " "Found entity 1: TWDLROM_5_14" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_16-rtl " "Found design unit 1: TWDLROM_5_16-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_16.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_16 " "Found entity 1: TWDLROM_5_16" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_16.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_18-rtl " "Found design unit 1: TWDLROM_5_18-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_18.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_18 " "Found entity 1: TWDLROM_5_18" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_18.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_2-rtl " "Found design unit 1: TWDLROM_5_2-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_2 " "Found entity 1: TWDLROM_5_2" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_20-rtl " "Found design unit 1: TWDLROM_5_20-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_20.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_20.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_20 " "Found entity 1: TWDLROM_5_20" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_20.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_22-rtl " "Found design unit 1: TWDLROM_5_22-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_22.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_22 " "Found entity 1: TWDLROM_5_22" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_22.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_24-rtl " "Found design unit 1: TWDLROM_5_24-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_24.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_24.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949350 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_24 " "Found entity 1: TWDLROM_5_24" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_24.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_26-rtl " "Found design unit 1: TWDLROM_5_26-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_26.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949350 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_26 " "Found entity 1: TWDLROM_5_26" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_26.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_28-rtl " "Found design unit 1: TWDLROM_5_28-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_28.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_28.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949350 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_28 " "Found entity 1: TWDLROM_5_28" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_28.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_30-rtl " "Found design unit 1: TWDLROM_5_30-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_30.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_30 " "Found entity 1: TWDLROM_5_30" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_30.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_32-rtl " "Found design unit 1: TWDLROM_5_32-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_32.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_32 " "Found entity 1: TWDLROM_5_32" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_32.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_4-rtl " "Found design unit 1: TWDLROM_5_4-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_4 " "Found entity 1: TWDLROM_5_4" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_6-rtl " "Found design unit 1: TWDLROM_5_6-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_6 " "Found entity 1: TWDLROM_5_6" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/twdlrom_5_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/twdlrom_5_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_8-rtl " "Found design unit 1: TWDLROM_5_8-rtl" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_8 " "Found entity 1: TWDLROM_5_8" {  } { { "ltc5548_sys/synthesis/submodules/TWDLROM_5_8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLROM_5_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/dsp_firfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/dsp_firfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsp_FIRFilter-rtl " "Found design unit 1: dsp_FIRFilter-rtl" {  } { { "ltc5548_sys/synthesis/submodules/dsp_FIRFilter.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/dsp_FIRFilter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949381 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsp_FIRFilter " "Found entity 1: dsp_FIRFilter" {  } { { "ltc5548_sys/synthesis/submodules/dsp_FIRFilter.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/dsp_FIRFilter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/for_each.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/for_each.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 for_each-rtl " "Found design unit 1: for_each-rtl" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949381 ""} { "Info" "ISGN_ENTITY_NAME" "1 for_each " "Found entity 1: for_each" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/frequency_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/frequency_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_max-rtl " "Found design unit 1: frequency_max-rtl" {  } { { "ltc5548_sys/synthesis/submodules/frequency_max.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/frequency_max.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949381 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_max " "Found entity 1: frequency_max" {  } { { "ltc5548_sys/synthesis/submodules/frequency_max.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/frequency_max.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/index_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/index_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_finder-rtl " "Found design unit 1: index_finder-rtl" {  } { { "ltc5548_sys/synthesis/submodules/index_finder.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_finder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_finder " "Found entity 1: index_finder" {  } { { "ltc5548_sys/synthesis/submodules/index_finder.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_finder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_10_index_frequency-rtl " "Found design unit 1: max_10_index_frequency-rtl" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_10_index_frequency " "Found entity 1: max_10_index_frequency" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/max_10_index_frequency_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ltc5548_sys/synthesis/submodules/max_10_index_frequency_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_10_index_frequency_pkg (ltc5548_sys) " "Found design unit 1: max_10_index_frequency_pkg (ltc5548_sys)" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency_pkg.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/max_10_index_frequency_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/max_10_index_frequency_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_10_index_frequency_tc-rtl " "Found design unit 1: max_10_index_frequency_tc-rtl" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency_tc.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_10_index_frequency_tc " "Found entity 1: max_10_index_frequency_tc" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency_tc.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "ltc5548_sys/synthesis/submodules/serial2parallel.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/serial2parallel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "ltc5548_sys/synthesis/submodules/serial2parallel.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/serial2parallel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/adc_converter_qip.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/adc_converter_qip.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_converter_qip " "Found entity 1: adc_converter_qip" {  } { { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/pll10.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/pll10.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll10 " "Found entity 1: pll10" {  } { { "ltc5548_sys/synthesis/submodules/pll10.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/pll10.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/anain2_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/anain2_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 anain2_converter " "Found entity 1: anain2_converter" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1613937949412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 anain2_converter_altpll_0_dffpipe_l2c " "Found entity 1: anain2_converter_altpll_0_dffpipe_l2c" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""} { "Info" "ISGN_ENTITY_NAME" "2 anain2_converter_altpll_0_stdsync_sv6 " "Found entity 2: anain2_converter_altpll_0_stdsync_sv6" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""} { "Info" "ISGN_ENTITY_NAME" "3 anain2_converter_altpll_0_altpll_gr22 " "Found entity 3: anain2_converter_altpll_0_altpll_gr22" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""} { "Info" "ISGN_ENTITY_NAME" "4 anain2_converter_altpll_0 " "Found entity 4: anain2_converter_altpll_0" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 anain2_converter_modular_adc_0 " "Found entity 1: anain2_converter_modular_adc_0" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ltc5548_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100 " "Found entity 1: pll100" {  } { { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/pll100.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file counter100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter100MHz " "Found entity 1: counter100MHz" {  } { { "counter100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/counter100MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937949443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MAX10_CLK1_50 index_fft_qip.v(29) " "Verilog HDL Implicit Net warning at index_fft_qip.v(29): created implicit net for \"MAX10_CLK1_50\"" {  } { { "ltc5548_sys/synthesis/submodules/index_fft_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_fft_qip.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937949615 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ltc5548_sys_spi_0.v(402) " "Verilog HDL or VHDL warning at ltc5548_sys_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1613937949646 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ltc5548_test.v 1 1 " "Using design file ltc5548_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LTC5548_TEST " "Found entity 1: LTC5548_TEST" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937949990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613937949990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LTC5548_TEST " "Elaborating entity \"LTC5548_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_value ltc5548_test.v(138) " "Verilog HDL Always Construct warning at ltc5548_test.v(138): inferring latch(es) for variable \"led_value\", which holds its previous value in one or more paths through the always construct" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ltc5548_test.v(146) " "Verilog HDL assignment warning at ltc5548_test.v(146): truncated value with size 32 to match size of target (5)" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] ltc5548_test.v(22) " "Output port \"LEDR\[8..0\]\" at ltc5548_test.v(22) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_DIN_MFP1 ltc5548_test.v(30) " "Output port \"AUDIO_DIN_MFP1\" at ltc5548_test.v(30) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_MCLK ltc5548_test.v(33) " "Output port \"AUDIO_MCLK\" at ltc5548_test.v(33) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCL_SS_n ltc5548_test.v(36) " "Output port \"AUDIO_SCL_SS_n\" at ltc5548_test.v(36) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCLK_MFP3 ltc5548_test.v(37) " "Output port \"AUDIO_SCLK_MFP3\" at ltc5548_test.v(37) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SPI_SELECT ltc5548_test.v(39) " "Output port \"AUDIO_SPI_SELECT\" at ltc5548_test.v(39) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SCLK ltc5548_test.v(44) " "Output port \"DAC_SCLK\" at ltc5548_test.v(44) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SYNC_n ltc5548_test.v(45) " "Output port \"DAC_SYNC_n\" at ltc5548_test.v(45) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_DCLK ltc5548_test.v(49) " "Output port \"FLASH_DCLK\" at ltc5548_test.v(49) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_NCSO ltc5548_test.v(50) " "Output port \"FLASH_NCSO\" at ltc5548_test.v(50) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_n ltc5548_test.v(51) " "Output port \"FLASH_RESET_n\" at ltc5548_test.v(51) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PM_I2C_SCL ltc5548_test.v(59) " "Output port \"PM_I2C_SCL\" at ltc5548_test.v(59) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RESET_n ltc5548_test.v(69) " "Output port \"UART_RESET_n\" at ltc5548_test.v(69) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX ltc5548_test.v(71) " "Output port \"UART_TX\" at ltc5548_test.v(71) has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_value\[0\] ltc5548_test.v(138) " "Inferred latch for \"led_value\[0\]\" at ltc5548_test.v(138)" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_value\[1\] ltc5548_test.v(138) " "Inferred latch for \"led_value\[1\]\" at ltc5548_test.v(138)" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937950006 "|LTC5548_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100 pll100:pll100MHz " "Elaborating entity \"pll100\" for hierarchy \"pll100:pll100MHz\"" {  } { { "ltc5548_test.v" "pll100MHz" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll100:pll100MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll100:pll100MHz\|altpll:altpll_component\"" {  } { { "pll100.v" "altpll_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/pll100.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll100:pll100MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll100:pll100MHz\|altpll:altpll_component\"" {  } { { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/pll100.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll100:pll100MHz\|altpll:altpll_component " "Instantiated megafunction \"pll100:pll100MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950193 ""}  } { { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/pll100.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937950193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll100_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll100_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100_altpll " "Found entity 1: pll100_altpll" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937950271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937950271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100_altpll pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated " "Elaborating entity \"pll100_altpll\" for hierarchy \"pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter100MHz counter100MHz:c1 " "Elaborating entity \"counter100MHz\" for hierarchy \"counter100MHz:c1\"" {  } { { "ltc5548_test.v" "c1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter100MHz:c1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter100MHz.v" "LPM_COUNTER_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/counter100MHz.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter100MHz:c1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/counter100MHz.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter100MHz:c1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 100000000 " "Parameter \"lpm_modulus\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950443 ""}  } { { "counter100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/counter100MHz.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937950443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lri " "Found entity 1: cntr_lri" {  } { { "db/cntr_lri.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/cntr_lri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937950521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937950521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lri counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated " "Elaborating entity \"cntr_lri\" for hierarchy \"counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6tb " "Found entity 1: cmpr_6tb" {  } { { "db/cmpr_6tb.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/cmpr_6tb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937950631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937950631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6tb counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|cmpr_6tb:cmpr1 " "Elaborating entity \"cmpr_6tb\" for hierarchy \"counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|cmpr_6tb:cmpr1\"" {  } { { "db/cntr_lri.tdf" "cmpr1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/cntr_lri.tdf" 175 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys ltc5548_sys:cpu " "Elaborating entity \"ltc5548_sys\" for hierarchy \"ltc5548_sys:cpu\"" {  } { { "ltc5548_test.v" "cpu" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_converter_qip ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0 " "Elaborating entity \"adc_converter_qip\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "adc_in2_ch0_converter_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10 ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz " "Elaborating entity \"pll10\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\"" {  } { { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "pll10MHz" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\"" {  } { { "ltc5548_sys/synthesis/submodules/pll10.v" "altpll_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/pll10.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\"" {  } { { "ltc5548_sys/synthesis/submodules/pll10.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/pll10.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component " "Instantiated megafunction \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll10 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937950865 ""}  } { { "ltc5548_sys/synthesis/submodules/pll10.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/pll10.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937950865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll10_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll10_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll10_altpll " "Found entity 1: pll10_altpll" {  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937950943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937950943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10_altpll ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated " "Elaborating entity \"pll10_altpll\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937950959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anain2_converter ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0 " "Elaborating entity \"anain2_converter\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\"" {  } { { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "u0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anain2_converter_modular_adc_0 ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0 " "Elaborating entity \"anain2_converter_modular_adc_0\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\"" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "modular_adc_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "control_internal" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937951100 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951193 ""}  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937951193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937951537 ""}  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937951537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937951615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937951615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937951678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937951678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937951725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937951725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937951834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937951834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937951928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937951928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937951928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937952021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937952021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_fft_qip ltc5548_sys:cpu\|index_fft_qip:index_fft_0 " "Elaborating entity \"index_fft_qip\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "index_fft_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_10_index_frequency ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0 " "Elaborating entity \"max_10_index_frequency\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\"" {  } { { "ltc5548_sys/synthesis/submodules/index_fft_qip.v" "u0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_fft_qip.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_10_index_frequency_tc ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|max_10_index_frequency_tc:u_max_10_index_frequency_tc A:rtl " "Elaborating entity \"max_10_index_frequency_tc\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|max_10_index_frequency_tc:u_max_10_index_frequency_tc\"" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "u_max_10_index_frequency_tc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DC_Blocker_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|DC_Blocker_block:u_DC_Blocker A:rtl " "Elaborating entity \"DC_Blocker_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|DC_Blocker_block:u_DC_Blocker\"" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "u_DC_Blocker" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DC_Blocker ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|DC_Blocker_block:u_DC_Blocker\|DC_Blocker:u_DC_Blocker A:rtl " "Elaborating entity \"DC_Blocker\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|DC_Blocker_block:u_DC_Blocker\|DC_Blocker:u_DC_Blocker\"" {  } { { "ltc5548_sys/synthesis/submodules/DC_Blocker_block.vhd" "u_DC_Blocker" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/DC_Blocker_block.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dsp_FIRFilter ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|DC_Blocker_block:u_DC_Blocker\|DC_Blocker:u_DC_Blocker\|dsp_FIRFilter:u_dsp_FIRFilter A:rtl " "Elaborating entity \"dsp_FIRFilter\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|DC_Blocker_block:u_DC_Blocker\|DC_Blocker:u_DC_Blocker\|dsp_FIRFilter:u_dsp_FIRFilter\"" {  } { { "ltc5548_sys/synthesis/submodules/DC_Blocker.vhd" "u_dsp_FIRFilter" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/DC_Blocker.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "serial2parallel ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|serial2parallel:u_serial2parallel A:rtl " "Elaborating entity \"serial2parallel\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|serial2parallel:u_serial2parallel\"" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "u_serial2parallel" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deserializer_outBypassEn serial2parallel.vhd(52) " "Verilog HDL or VHDL warning at serial2parallel.vhd(52): object \"Deserializer_outBypassEn\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/serial2parallel.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/serial2parallel.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952506 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|serial2parallel:u_serial2parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_streamer ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer A:rtl " "Elaborating entity \"FFT_streamer\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\"" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "u_FFT_streamer" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 161 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_HDL_Optimized ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized A:rtl " "Elaborating entity \"FFT_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_streamer.vhd" "u_FFT_HDL_Optimized" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_streamer.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld FFT_HDL_Optimized.vhd(2788) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2788): object \"dout_17_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld FFT_HDL_Optimized.vhd(2801) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2801): object \"dout_3_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2801 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld FFT_HDL_Optimized.vhd(2808) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2808): object \"dout_19_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_1 FFT_HDL_Optimized.vhd(2813) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2813): object \"dout_2_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2813 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld FFT_HDL_Optimized.vhd(2831) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2831): object \"dout_9_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2831 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld FFT_HDL_Optimized.vhd(2838) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2838): object \"dout_25_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_2 FFT_HDL_Optimized.vhd(2843) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2843): object \"dout_2_vld_2\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2843 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld FFT_HDL_Optimized.vhd(2851) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2851): object \"dout_11_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld FFT_HDL_Optimized.vhd(2858) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2858): object \"dout_27_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_3 FFT_HDL_Optimized.vhd(2863) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2863): object \"dout_2_vld_3\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_5_vld FFT_HDL_Optimized.vhd(2866) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2866): object \"twdl_3_5_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_5_vld FFT_HDL_Optimized.vhd(2874) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2874): object \"twdlXdin_5_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld FFT_HDL_Optimized.vhd(2887) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2887): object \"dout_5_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2887 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld FFT_HDL_Optimized.vhd(2894) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2894): object \"dout_21_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2894 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_4 FFT_HDL_Optimized.vhd(2899) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2899): object \"dout_2_vld_4\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2899 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld FFT_HDL_Optimized.vhd(2907) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2907): object \"dout_7_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2907 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld FFT_HDL_Optimized.vhd(2914) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2914): object \"dout_23_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_5 FFT_HDL_Optimized.vhd(2919) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2919): object \"dout_2_vld_5\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_3_vld FFT_HDL_Optimized.vhd(2922) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2922): object \"twdl_3_3_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_3_vld FFT_HDL_Optimized.vhd(2930) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2930): object \"twdlXdin_3_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld FFT_HDL_Optimized.vhd(2938) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2938): object \"dout_13_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2938 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld FFT_HDL_Optimized.vhd(2945) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2945): object \"dout_29_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2945 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_6 FFT_HDL_Optimized.vhd(2950) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2950): object \"dout_2_vld_6\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2950 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld FFT_HDL_Optimized.vhd(2958) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2958): object \"dout_15_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2958 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld FFT_HDL_Optimized.vhd(2965) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2965): object \"dout_31_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2965 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_7 FFT_HDL_Optimized.vhd(2970) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2970): object \"dout_2_vld_7\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2970 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_7_vld FFT_HDL_Optimized.vhd(2973) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2973): object \"twdl_3_7_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_7_vld FFT_HDL_Optimized.vhd(2981) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2981): object \"twdlXdin_7_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2981 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld_1 FFT_HDL_Optimized.vhd(2986) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2986): object \"dout_5_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2986 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld_1 FFT_HDL_Optimized.vhd(2997) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2997): object \"dout_3_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 2997 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld_1 FFT_HDL_Optimized.vhd(3002) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3002): object \"dout_7_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3002 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_1 FFT_HDL_Optimized.vhd(3007) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3007): object \"dout_4_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3007 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_9 FFT_HDL_Optimized.vhd(3020) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3020): object \"dout_2_vld_9\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3020 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_10 FFT_HDL_Optimized.vhd(3026) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3026): object \"dout_2_vld_10\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952725 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_17_vld FFT_HDL_Optimized.vhd(3036) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3036): object \"twdlXdin_17_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3036 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_11 FFT_HDL_Optimized.vhd(3042) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3042): object \"dout_2_vld_11\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3042 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_12 FFT_HDL_Optimized.vhd(3048) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3048): object \"dout_2_vld_12\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3048 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_21_vld FFT_HDL_Optimized.vhd(3051) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3051): object \"twdl_3_21_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3051 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_21_vld FFT_HDL_Optimized.vhd(3059) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3059): object \"twdlXdin_21_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3059 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld_1 FFT_HDL_Optimized.vhd(3064) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3064): object \"dout_17_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_13 FFT_HDL_Optimized.vhd(3070) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3070): object \"dout_2_vld_13\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3070 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_14 FFT_HDL_Optimized.vhd(3076) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3076): object \"dout_2_vld_14\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3076 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_19_vld FFT_HDL_Optimized.vhd(3079) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3079): object \"twdl_3_19_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3079 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_19_vld FFT_HDL_Optimized.vhd(3087) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3087): object \"twdlXdin_19_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3087 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_15 FFT_HDL_Optimized.vhd(3093) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3093): object \"dout_2_vld_15\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3093 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_16 FFT_HDL_Optimized.vhd(3099) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3099): object \"dout_2_vld_16\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3099 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_23_vld FFT_HDL_Optimized.vhd(3102) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3102): object \"twdl_3_23_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_23_vld FFT_HDL_Optimized.vhd(3110) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3110): object \"twdlXdin_23_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld_1 FFT_HDL_Optimized.vhd(3115) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3115): object \"dout_21_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_2 FFT_HDL_Optimized.vhd(3120) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3120): object \"dout_4_vld_2\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld_1 FFT_HDL_Optimized.vhd(3126) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3126): object \"dout_19_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld_1 FFT_HDL_Optimized.vhd(3131) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3131): object \"dout_23_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_3 FFT_HDL_Optimized.vhd(3136) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3136): object \"dout_4_vld_3\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_1 FFT_HDL_Optimized.vhd(3141) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3141): object \"twdl_5_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_18_vld FFT_HDL_Optimized.vhd(3142) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3142): object \"dout_18_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_9_vld FFT_HDL_Optimized.vhd(3153) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3153): object \"twdlXdin_9_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_13_vld FFT_HDL_Optimized.vhd(3156) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3156): object \"twdl_3_13_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_13_vld FFT_HDL_Optimized.vhd(3164) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3164): object \"twdlXdin_13_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld_1 FFT_HDL_Optimized.vhd(3169) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3169): object \"dout_9_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_11_vld FFT_HDL_Optimized.vhd(3172) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3172): object \"twdl_3_11_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_11_vld FFT_HDL_Optimized.vhd(3180) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3180): object \"twdlXdin_11_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_15_vld FFT_HDL_Optimized.vhd(3183) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3183): object \"twdl_3_15_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_15_vld FFT_HDL_Optimized.vhd(3191) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3191): object \"twdlXdin_15_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld_1 FFT_HDL_Optimized.vhd(3196) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3196): object \"dout_13_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_4 FFT_HDL_Optimized.vhd(3201) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3201): object \"dout_4_vld_4\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld_1 FFT_HDL_Optimized.vhd(3207) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3207): object \"dout_11_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld_1 FFT_HDL_Optimized.vhd(3212) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3212): object \"dout_15_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_5 FFT_HDL_Optimized.vhd(3217) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3217): object \"dout_4_vld_5\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_2 FFT_HDL_Optimized.vhd(3222) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3222): object \"twdl_5_vld_2\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_10_vld FFT_HDL_Optimized.vhd(3223) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3223): object \"dout_10_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_25_vld FFT_HDL_Optimized.vhd(3234) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3234): object \"twdlXdin_25_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_29_vld FFT_HDL_Optimized.vhd(3237) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3237): object \"twdl_3_29_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_29_vld FFT_HDL_Optimized.vhd(3245) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3245): object \"twdlXdin_29_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld_1 FFT_HDL_Optimized.vhd(3250) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3250): object \"dout_25_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_27_vld FFT_HDL_Optimized.vhd(3253) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3253): object \"twdl_3_27_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_27_vld FFT_HDL_Optimized.vhd(3261) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3261): object \"twdlXdin_27_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_31_vld FFT_HDL_Optimized.vhd(3264) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3264): object \"twdl_3_31_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_31_vld FFT_HDL_Optimized.vhd(3272) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3272): object \"twdlXdin_31_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld_1 FFT_HDL_Optimized.vhd(3277) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3277): object \"dout_29_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_6 FFT_HDL_Optimized.vhd(3282) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3282): object \"dout_4_vld_6\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld_1 FFT_HDL_Optimized.vhd(3288) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3288): object \"dout_27_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld_1 FFT_HDL_Optimized.vhd(3293) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3293): object \"dout_31_vld_1\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_7 FFT_HDL_Optimized.vhd(3298) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3298): object \"dout_4_vld_7\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_3 FFT_HDL_Optimized.vhd(3303) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3303): object \"twdl_5_vld_3\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_26_vld FFT_HDL_Optimized.vhd(3304) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3304): object \"dout_26_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_8 FFT_HDL_Optimized.vhd(3310) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3310): object \"dout_4_vld_8\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_9 FFT_HDL_Optimized.vhd(3316) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3316): object \"dout_4_vld_9\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_4 FFT_HDL_Optimized.vhd(3321) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3321): object \"twdl_5_vld_4\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_6_vld FFT_HDL_Optimized.vhd(3322) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3322): object \"dout_6_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_10 FFT_HDL_Optimized.vhd(3328) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3328): object \"dout_4_vld_10\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_11 FFT_HDL_Optimized.vhd(3334) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3334): object \"dout_4_vld_11\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_5 FFT_HDL_Optimized.vhd(3339) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3339): object \"twdl_5_vld_5\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_22_vld FFT_HDL_Optimized.vhd(3340) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3340): object \"dout_22_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_12 FFT_HDL_Optimized.vhd(3346) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3346): object \"dout_4_vld_12\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_13 FFT_HDL_Optimized.vhd(3352) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3352): object \"dout_4_vld_13\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_6 FFT_HDL_Optimized.vhd(3357) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3357): object \"twdl_5_vld_6\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_14_vld FFT_HDL_Optimized.vhd(3358) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3358): object \"dout_14_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_14 FFT_HDL_Optimized.vhd(3364) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3364): object \"dout_4_vld_14\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_15 FFT_HDL_Optimized.vhd(3370) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3370): object \"dout_4_vld_15\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_7 FFT_HDL_Optimized.vhd(3375) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3375): object \"twdl_5_vld_7\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_30_vld FFT_HDL_Optimized.vhd(3376) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3376): object \"dout_30_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_8 FFT_HDL_Optimized.vhd(3381) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3381): object \"twdl_5_vld_8\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_16 FFT_HDL_Optimized.vhd(3382) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3382): object \"dout_4_vld_16\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_9 FFT_HDL_Optimized.vhd(3387) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3387): object \"twdl_5_vld_9\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_20_vld FFT_HDL_Optimized.vhd(3388) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3388): object \"dout_20_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_10 FFT_HDL_Optimized.vhd(3393) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3393): object \"twdl_5_vld_10\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_12_vld FFT_HDL_Optimized.vhd(3394) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3394): object \"dout_12_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_11 FFT_HDL_Optimized.vhd(3399) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3399): object \"twdl_5_vld_11\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_28_vld FFT_HDL_Optimized.vhd(3400) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3400): object \"dout_28_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_12 FFT_HDL_Optimized.vhd(3405) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3405): object \"twdl_5_vld_12\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_8_vld FFT_HDL_Optimized.vhd(3406) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3406): object \"dout_8_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_13 FFT_HDL_Optimized.vhd(3411) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3411): object \"twdl_5_vld_13\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_24_vld FFT_HDL_Optimized.vhd(3412) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3412): object \"dout_24_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_14 FFT_HDL_Optimized.vhd(3417) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3417): object \"twdl_5_vld_14\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_16_vld FFT_HDL_Optimized.vhd(3418) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3418): object \"dout_16_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_15 FFT_HDL_Optimized.vhd(3423) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3423): object \"twdl_5_vld_15\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_32_vld FFT_HDL_Optimized.vhd(3424) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3424): object \"dout_32_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937952740 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3429 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_17" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3445 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3461 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3478 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3494 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3510 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2 A:rtl " "Elaborating entity \"TWDLROM_3_2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3527 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3537 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex4Multiply:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex4Multiply:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3558 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_25" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3574 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3590 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3607 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3623 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3639 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5 A:rtl " "Elaborating entity \"TWDLROM_3_5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3656 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6 A:rtl " "Elaborating entity \"TWDLROM_3_6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_6" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3666 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3676 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block1.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block1.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937953928 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex4Multiply_block2:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex4Multiply_block2:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937953975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex4Multiply_block3:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex4Multiply_block3:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3697 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3713 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3729 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3745 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3762 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3778 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3794 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3 A:rtl " "Elaborating entity \"TWDLROM_3_3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3811 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4 A:rtl " "Elaborating entity \"TWDLROM_3_4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_4" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3821 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3831 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937954514 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block1:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex4Multiply_block1:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3852 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3868 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3884 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3901 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3917 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3933 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7 A:rtl " "Elaborating entity \"TWDLROM_3_7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3950 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8 A:rtl " "Elaborating entity \"TWDLROM_3_8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_8" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3960 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937954982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3970 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block2.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937955045 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block4:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block4:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block5:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex4Multiply_block5:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 3991 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4007 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4024 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4040 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4056 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2 A:rtl " "Elaborating entity \"TWDLROM_5_2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4073 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4083 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937955576 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block27 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex4Multiply_block27:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block27\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex4Multiply_block27:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_17" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_18 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18 A:rtl " "Elaborating entity \"TWDLROM_3_18\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_18" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_17" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex4Multiply_block13:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex4Multiply_block13:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937955951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_25" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4169 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4186 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_21 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21 A:rtl " "Elaborating entity \"TWDLROM_3_21\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4203 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_22 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22 A:rtl " "Elaborating entity \"TWDLROM_3_22\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_22" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4213 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block9.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block9.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937956217 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block16 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex4Multiply_block16:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block16\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex4Multiply_block16:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block17 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex4Multiply_block17:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block17\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex4Multiply_block17:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_17" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4244 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4260 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4277 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_19 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19 A:rtl " "Elaborating entity \"TWDLROM_3_19\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4294 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_20 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20 A:rtl " "Elaborating entity \"TWDLROM_3_20\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_20" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4304 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4314 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block8.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block8.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937956639 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex4Multiply_block14:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex4Multiply_block14:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block15 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex4Multiply_block15:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block15\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex4Multiply_block15:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4335 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4352 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_23 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23 A:rtl " "Elaborating entity \"TWDLROM_3_23\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4369 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_24 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24 A:rtl " "Elaborating entity \"TWDLROM_3_24\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_24" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4379 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937956982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4389 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block10.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block10.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937957029 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block18 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex4Multiply_block18:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block18\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex4Multiply_block18:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block19 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex4Multiply_block19:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block19\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex4Multiply_block19:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4410 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_17" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4426 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4443 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4459 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4475 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_18 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18 A:rtl " "Elaborating entity \"TWDLROM_5_18\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_18" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4492 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_17" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4502 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block7.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block7.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937957514 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block35 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex4Multiply_block35:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block35\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex4Multiply_block35:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10 A:rtl " "Elaborating entity \"TWDLROM_3_10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_10" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4523 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4533 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex4Multiply_block6:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex4Multiply_block6:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937957826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13 A:rtl " "Elaborating entity \"TWDLROM_3_13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4554 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14 A:rtl " "Elaborating entity \"TWDLROM_3_14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_14" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4564 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4574 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block5.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block5.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937958217 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex4Multiply_block9:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex4Multiply_block9:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex4Multiply_block10:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex4Multiply_block10:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4595 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11 A:rtl " "Elaborating entity \"TWDLROM_3_11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4611 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12 A:rtl " "Elaborating entity \"TWDLROM_3_12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_12" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4621 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4631 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block4.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937958560 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block7:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block7:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block8:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex4Multiply_block8:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_15 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15 A:rtl " "Elaborating entity \"TWDLROM_3_15\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4652 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_16 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16 A:rtl " "Elaborating entity \"TWDLROM_3_16\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_16" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4662 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4672 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block6.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937958842 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block11:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block11:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block12:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex4Multiply_block12:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937958967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4693 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4709 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4726 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4742 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4758 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10 A:rtl " "Elaborating entity \"TWDLROM_5_10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_10" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4775 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4785 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block3.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block3.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937959357 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block31 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex4Multiply_block31:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block31\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex4Multiply_block31:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_26 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26 A:rtl " "Elaborating entity \"TWDLROM_3_26\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_26" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4806 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_25" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4816 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block20 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex4Multiply_block20:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block20\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex4Multiply_block20:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_29 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29 A:rtl " "Elaborating entity \"TWDLROM_3_29\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4837 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_30 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30 A:rtl " "Elaborating entity \"TWDLROM_3_30\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_30" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4847 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4857 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block13.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block13.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937959883 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block23 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex4Multiply_block23:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block23\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex4Multiply_block23:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937959945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block24 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex4Multiply_block24:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block24\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex4Multiply_block24:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_25" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4878 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_27 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27 A:rtl " "Elaborating entity \"TWDLROM_3_27\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4894 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_28 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28 A:rtl " "Elaborating entity \"TWDLROM_3_28\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_28" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4904 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4914 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block12.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block12.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937960352 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block21 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex4Multiply_block21:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block21\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex4Multiply_block21:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block22 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex4Multiply_block22:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block22\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex4Multiply_block22:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_31 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31 A:rtl " "Elaborating entity \"TWDLROM_3_31\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4935 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_32 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32 A:rtl " "Elaborating entity \"TWDLROM_3_32\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_32" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4945 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4955 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block14.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block14.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937960820 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block25 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex4Multiply_block25:u_MUL4_1 A:rtl " "Elaborating entity \"Complex4Multiply_block25\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex4Multiply_block25:u_MUL4_1\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL4_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block26 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex4Multiply_block26:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block26\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex4Multiply_block26:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937960945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4976 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_25" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 4992 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5009 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5025 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5041 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_26 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26 A:rtl " "Elaborating entity \"TWDLROM_5_26\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_26" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5058 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block11 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block11\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_25" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5068 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block11.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block11.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937961320 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block39 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex4Multiply_block39:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block39\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex4Multiply_block39:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5089 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6 A:rtl " "Elaborating entity \"TWDLROM_5_6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_6" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block1.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block1.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937961628 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block29 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex4Multiply_block29:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block29\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex4Multiply_block29:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_22 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22 A:rtl " "Elaborating entity \"TWDLROM_5_22\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_22" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5188 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_21" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5198 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937961941 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block9.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block9.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937961941 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block37 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex4Multiply_block37:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block37\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex4Multiply_block37:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5219 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5236 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14 A:rtl " "Elaborating entity \"TWDLROM_5_14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_14" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5253 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_13" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5263 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block5.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block5.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937962331 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block33 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex4Multiply_block33:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block33\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex4Multiply_block33:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5301 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_30 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30 A:rtl " "Elaborating entity \"TWDLROM_5_30\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_30" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5318 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block13 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block13\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_29" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5328 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block13.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block13.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937962784 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block41 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex4Multiply_block41:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block41\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex4Multiply_block41:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4 A:rtl " "Elaborating entity \"TWDLROM_5_4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_4" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5349 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5359 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937962987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937962987 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block28 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex4Multiply_block28:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block28\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex4Multiply_block28:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 130 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_20 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20 A:rtl " "Elaborating entity \"TWDLROM_5_20\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_20" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5380 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_19" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5390 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block8.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block8.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937963190 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block36 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex4Multiply_block36:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block36\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex4Multiply_block36:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12 A:rtl " "Elaborating entity \"TWDLROM_5_12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_12" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5411 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_11" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5421 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block4.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block4.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937963520 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block32 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex4Multiply_block32:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block32\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex4Multiply_block32:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_28 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28 A:rtl " "Elaborating entity \"TWDLROM_5_28\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_28" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5442 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block12 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block12\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_27" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5452 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block12.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block12.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937963723 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block40 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex4Multiply_block40:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block40\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex4Multiply_block40:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8 A:rtl " "Elaborating entity \"TWDLROM_5_8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_8" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5473 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937963864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5483 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block2.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block2.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937964051 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block30 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex4Multiply_block30:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block30\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex4Multiply_block30:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_24 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24 A:rtl " "Elaborating entity \"TWDLROM_5_24\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_24" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5504 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block10 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block10\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_23" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5514 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block10.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block10.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937964364 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block38 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex4Multiply_block38:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block38\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex4Multiply_block38:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_16 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16 A:rtl " "Elaborating entity \"TWDLROM_5_16\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_16" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5535 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_15" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5545 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block6.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block6.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937964551 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block34 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex4Multiply_block34:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block34\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex4Multiply_block34:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_32 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32 A:rtl " "Elaborating entity \"TWDLROM_5_32\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_32" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5566 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block14 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block14\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\"" {  } { { "ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_31" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/FFT_HDL_Optimized.vhd" 5576 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block14.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block14.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937964786 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex4Multiply_block42 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex4Multiply_block42:u_MUL4_2 A:rtl " "Elaborating entity \"Complex4Multiply_block42\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex4Multiply_block42:u_MUL4_2\"" {  } { { "ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "u_MUL4_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frequency_max ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max A:rtl " "Elaborating entity \"frequency_max\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\"" {  } { { "ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" "u_frequency_max" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/max_10_index_frequency.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937964958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "index_finder ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder A:rtl " "Elaborating entity \"index_finder\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\"" {  } { { "ltc5548_sys/synthesis/submodules/frequency_max.vhd" "u_index_finder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/frequency_max.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "for_each ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1 A:rtl " "Elaborating entity \"for_each\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\"" {  } { { "ltc5548_sys/synthesis/submodules/index_finder.vhd" "u_for_each_instance1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_finder.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yout11 for_each.vhd(269) " "Verilog HDL or VHDL warning at for_each.vhd(269): object \"yout11\" assigned a value but never read" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613937965161 "|LTC5548_TEST|ltc5548_sys:cpu|index_fft_qip:index_fft_0|max_10_index_frequency:u0|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Quadrant_Mapper ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper A:rtl " "Elaborating entity \"Quadrant_Mapper\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_QuadrantMapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 282 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration A:rtl " "Elaborating entity \"CordicKernelMag\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 291 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1 A:rtl " "Elaborating entity \"CordicKernelMag_block\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block1 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2 A:rtl " "Elaborating entity \"CordicKernelMag_block1\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 307 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block2 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3 A:rtl " "Elaborating entity \"CordicKernelMag_block2\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 315 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block3 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4 A:rtl " "Elaborating entity \"CordicKernelMag_block3\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration4" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 323 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block4 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5 A:rtl " "Elaborating entity \"CordicKernelMag_block4\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration5" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 331 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block5 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6 A:rtl " "Elaborating entity \"CordicKernelMag_block5\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration6" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 339 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block6 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7 A:rtl " "Elaborating entity \"CordicKernelMag_block6\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration7" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 347 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block7 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8 A:rtl " "Elaborating entity \"CordicKernelMag_block7\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration8" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block8 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9 A:rtl " "Elaborating entity \"CordicKernelMag_block8\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration9" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 363 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block9 ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10 A:rtl " "Elaborating entity \"CordicKernelMag_block9\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10\"" {  } { { "ltc5548_sys/synthesis/submodules/for_each.vhd" "u_Iteration10" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/for_each.vhd" 371 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937965598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Maximum ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_10_frequency_index_max_10_index_frequency_frequency_max_index_finder_Maximum A:rtl " "Elaborating entity \"Maximum\" using architecture \"A:rtl\" for hierarchy \"ltc5548_sys:cpu\|index_fft_qip:index_fft_0\|max_10_index_frequency:u0\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_10_frequency_index_max_10_index_frequency_frequency_max_index_finder_Maximum\"" {  } { { "ltc5548_sys/synthesis/submodules/index_finder.vhd" "u_max_10_frequency_index_max_10_index_frequency_frequency_max_index_finder_Maximum" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/index_finder.vhd" 396 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_jtag_uart_0 ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ltc5548_sys_jtag_uart_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "jtag_uart_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_jtag_uart_0_scfifo_w ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w " "Elaborating entity \"ltc5548_sys_jtag_uart_0_scfifo_w\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "the_ltc5548_sys_jtag_uart_0_scfifo_w" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "wfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937967489 ""}  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937967489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937967567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937967567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937967599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937967599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937967630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937967630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937967739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937967739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_w:the_ltc5548_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_jtag_uart_0_scfifo_r ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_r:the_ltc5548_sys_jtag_uart_0_scfifo_r " "Elaborating entity \"ltc5548_sys_jtag_uart_0_scfifo_r\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|ltc5548_sys_jtag_uart_0_scfifo_r:the_ltc5548_sys_jtag_uart_0_scfifo_r\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "the_ltc5548_sys_jtag_uart_0_scfifo_r" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937967770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "ltc5548_sys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937968223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937968223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937968223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937968223 ""}  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937968223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ltc5548_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0 ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"ltc5548_sys_nios2_gen2_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "nios2_gen2_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0.v" "cpu" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_test_bench ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_test_bench:the_ltc5548_sys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_test_bench:the_ltc5548_sys_nios2_gen2_0_cpu_test_bench\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_test_bench" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "ltc5548_sys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937968926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937969051 ""}  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937969051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937969114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937969114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_a_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_register_bank_b_module ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_b_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_register_bank_b_module:ltc5548_sys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "ltc5548_sys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_td_mode ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_td_mode:ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_dtrace\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_td_mode:ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937969989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970270 ""}  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937970270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937970348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937970348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_ocimem\|ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:ltc5548_sys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970567 ""}  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937970567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ltc5548_sys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ltc5548_sys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_onchip_memory2_0 ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ltc5548_sys_onchip_memory2_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "onchip_memory2_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613937970770 ""}  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613937970770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_7pc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937970864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937970864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937970864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937971005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937971005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937971083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937971083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_7pc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_pio_0 ltc5548_sys:cpu\|ltc5548_sys_pio_0:pio_0 " "Elaborating entity \"ltc5548_sys_pio_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_pio_0:pio_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "pio_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_pio_1 ltc5548_sys:cpu\|ltc5548_sys_pio_1:pio_1 " "Elaborating entity \"ltc5548_sys_pio_1\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_pio_1:pio_1\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "pio_1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_pio_2 ltc5548_sys:cpu\|ltc5548_sys_pio_2:pio_2 " "Elaborating entity \"ltc5548_sys_pio_2\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_pio_2:pio_2\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "pio_2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_pio_3 ltc5548_sys:cpu\|ltc5548_sys_pio_3:pio_3 " "Elaborating entity \"ltc5548_sys_pio_3\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_pio_3:pio_3\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "pio_3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_spi_0 ltc5548_sys:cpu\|ltc5548_sys_spi_0:spi_0 " "Elaborating entity \"ltc5548_sys_spi_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_spi_0:spi_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "spi_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_timer_0 ltc5548_sys:cpu\|ltc5548_sys_timer_0:timer_0 " "Elaborating entity \"ltc5548_sys_timer_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_timer_0:timer_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "timer_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "mm_interconnect_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "pio_1_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937971989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router:router " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router:router\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "router" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_default_decode ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router:router\|ltc5548_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router:router\|ltc5548_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_001 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_001\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "router_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_001_default_decode ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_001:router_001\|ltc5548_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_001:router_001\|ltc5548_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_002 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_002\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "router_002" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_002_default_decode ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_002:router_002\|ltc5548_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_002:router_002\|ltc5548_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_009 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_009\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_009:router_009\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "router_009" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_router_009_default_decode ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_009:router_009\|ltc5548_sys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_router_009:router_009\|ltc5548_sys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_cmd_demux ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 2953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_cmd_demux_001 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_cmd_mux ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_cmd_mux_007 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_cmd_mux_007\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_rsp_demux ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937972989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_rsp_demux_007 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_rsp_demux_007\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_rsp_mux ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_rsp_mux_001 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_rsp_mux_001.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_avalon_st_adapter ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_mm_interconnect_0:mm_interconnect_0\|ltc5548_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ltc5548_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc5548_sys_irq_mapper ltc5548_sys:cpu\|ltc5548_sys_irq_mapper:irq_mapper " "Elaborating entity \"ltc5548_sys_irq_mapper\" for hierarchy \"ltc5548_sys:cpu\|ltc5548_sys_irq_mapper:irq_mapper\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "irq_mapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ltc5548_sys:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ltc5548_sys:cpu\|altera_reset_controller:rst_controller\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "rst_controller" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\"" {  } { { "ltc5548_sys/synthesis/ltc5548_sys.v" "rst_controller_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613937973551 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1613937978692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.02.21.21:06:23 Progress: Loading sld1d0dc4a0/alt_sld_fab_wrapper_hw.tcl " "2021.02.21.21:06:23 Progress: Loading sld1d0dc4a0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937983583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937986801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937986973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937990902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937991058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937991230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937991433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937991449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937991449 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1613937992152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0dc4a0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0dc4a0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d0dc4a0/alt_sld_fab.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937992496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937992621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937992652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937992762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992887 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937992887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/ip/sld1d0dc4a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613937992980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613937992980 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter_modular_adc_0.v" 92 0 0 } } { "ltc5548_sys/synthesis/submodules/anain2_converter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/anain2_converter.v" 40 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 51 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613937999246 "|LTC5548_TEST|ltc5548_sys:cpu|adc_converter_qip:adc_in2_ch0_converter_0|anain2_converter:u0|anain2_converter_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1613937999246 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1613937999246 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ltc5548_test.v" "Div0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938002980 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1613938002980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613938003074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613938003074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613938003074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613938003074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613938003074 ""}  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613938003074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613938003137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938003137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613938003183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938003183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613938003231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938003231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613938003356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938003356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613938003434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938003434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1613938004215 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_GPIO_MFP5 " "bidirectional pin \"AUDIO_GPIO_MFP5\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_RESET_n " "bidirectional pin \"AUDIO_RESET_n\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_SDA_MOSI " "bidirectional pin \"AUDIO_SDA_MOSI\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAC_DATA " "bidirectional pin \"DAC_DATA\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[0\] " "bidirectional pin \"FLASH_DATA\[0\]\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[1\] " "bidirectional pin \"FLASH_DATA\[1\]\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[2\] " "bidirectional pin \"FLASH_DATA\[2\]\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[3\] " "bidirectional pin \"FLASH_DATA\[3\]\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PM_I2C_SDA " "bidirectional pin \"PM_I2C_SDA\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613938004465 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1613938004465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" 243 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" 132 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_spi_0.v" 253 -1 0 } } { "ltc5548_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_jtag_uart_0.v" 398 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } } { "ltc5548_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" 167 -1 0 } } { "ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_timer_0.v" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1613938004512 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1613938004512 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_DIN_MFP1 GND " "Pin \"AUDIO_DIN_MFP1\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|AUDIO_DIN_MFP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_MCLK GND " "Pin \"AUDIO_MCLK\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|AUDIO_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCL_SS_n GND " "Pin \"AUDIO_SCL_SS_n\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|AUDIO_SCL_SS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCLK_MFP3 GND " "Pin \"AUDIO_SCLK_MFP3\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|AUDIO_SCLK_MFP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SPI_SELECT GND " "Pin \"AUDIO_SPI_SELECT\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|AUDIO_SPI_SELECT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SCLK GND " "Pin \"DAC_SCLK\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|DAC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SYNC_n GND " "Pin \"DAC_SYNC_n\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|DAC_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_DCLK GND " "Pin \"FLASH_DCLK\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_NCSO GND " "Pin \"FLASH_NCSO\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_n GND " "Pin \"FLASH_RESET_n\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|FLASH_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "PM_I2C_SCL GND " "Pin \"PM_I2C_SCL\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|PM_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RESET_n GND " "Pin \"UART_RESET_n\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|UART_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613938006262 "|LTC5548_TEST|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1613938006262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613938006558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39665 " "39665 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1613938009293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/LTC5548_TEST.map.smsg " "Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/LTC5548_TEST.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938012558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613938016824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613938016824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK3_50 " "No output dependent on input pin \"MAX10_CLK3_50\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|MAX10_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_DOUT_MFP2 " "No output dependent on input pin \"AUDIO_DOUT_MFP2\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|AUDIO_DOUT_MFP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_MISO_MFP4 " "No output dependent on input pin \"AUDIO_MISO_MFP4\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|AUDIO_MISO_MFP4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613938018496 "|LTC5548_TEST|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1613938018496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3185 " "Implemented 3185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613938018496 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613938018496 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "15 " "Implemented 15 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1613938018496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2854 " "Implemented 2854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613938018496 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1613938018496 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1613938018496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613938018496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613938019033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 21:06:59 2021 " "Processing ended: Sun Feb 21 21:06:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613938019033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613938019033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613938019033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613938019033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1613938022426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613938022426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 21:07:01 2021 " "Processing started: Sun Feb 21 21:07:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613938022426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613938022426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LTC5548_TEST -c LTC5548_TEST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LTC5548_TEST -c LTC5548_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613938022426 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613938022567 ""}
{ "Info" "0" "" "Project  = LTC5548_TEST" {  } {  } 0 0 "Project  = LTC5548_TEST" 0 0 "Fitter" 0 0 1613938022567 ""}
{ "Info" "0" "" "Revision = LTC5548_TEST" {  } {  } 0 0 "Revision = LTC5548_TEST" 0 0 "Fitter" 0 0 1613938022567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1613938022864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1613938022880 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LTC5548_TEST 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"LTC5548_TEST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613938022926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613938022973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613938022973 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1613938023067 ""}  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1613938023067 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1613938023067 ""}  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1613938023067 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613938023473 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613938023473 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613938023926 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1613938023942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1613938023942 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1613938024333 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1613938024911 ""}  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1613938024911 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1613938024926 ""}  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1613938024926 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1613938026473 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613938026489 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1613938026489 ""}
{ "Info" "ISTA_SDC_FOUND" "ltc5548_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ltc5548_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1613938026536 ""}
{ "Info" "ISTA_SDC_FOUND" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1613938026536 ""}
{ "Info" "ISTA_SDC_FOUND" "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ltc5548_sys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1613938026567 ""}
{ "Info" "ISTA_SDC_FOUND" "LTC5548_TEST.SDC " "Reading SDC File: 'LTC5548_TEST.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1613938026646 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll100MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll100MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613938026646 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613938026646 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1613938026646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1613938026646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Node: counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613938026661 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1613938026661 "|LTC5548_TEST|counter100MHz:c1|lpm_counter:LPM_COUNTER_component|cntr_lri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938026676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938026676 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1613938026676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1613938026739 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1613938026739 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK3_50 " "  20.000 MAX10_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1613938026739 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1613938026739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 10154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~8  " "Automatically promoted node Equal0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 4290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node ltc5548_sys:cpu\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 4362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 4672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1613938027176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 2881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1613938027176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ltc5548_sys:cpu\|ltc5548_sys_nios2_gen2_0:nios2_gen2_0\|ltc5548_sys_nios2_gen2_0_cpu:cpu\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci\|ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_ltc5548_sys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 3598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node ltc5548_sys:cpu\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1613938027176 ""}  } { { "ltc5548_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 6063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613938027176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1613938028301 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613938028317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613938028317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613938028317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613938028333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1613938028348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1613938028348 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1613938028348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1613938028645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1613938028661 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1613938028661 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1 clk\[0\] OSC_OUT\[1\]~output " "PLL \"pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"OSC_OUT\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/pll100.v" 95 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 113 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 74 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1613938028895 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1 0 " "PLL \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1 driven by pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|pll10:pll10MHz\|altpll:altpll_component\|pll10_altpll:auto_generated\|pll1\" is driven by pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll100:pll100MHz\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ltc5548_sys/synthesis/submodules/pll10.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/pll10.v" 95 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 33 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } } { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll100_altpll.v" 46 -1 0 } } { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/pll100.v" 95 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 113 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1613938028911 ""}  } { { "db/pll10_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/db/pll10_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ltc5548_sys/synthesis/submodules/pll10.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/pll10.v" 95 0 0 } } { "ltc5548_sys/synthesis/submodules/adc_converter_qip.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/submodules/adc_converter_qip.v" 33 0 0 } } { "ltc5548_sys/synthesis/ltc5548_sys.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_sys/synthesis/ltc5548_sys.v" 99 0 0 } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 134 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1613938028911 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613938029317 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1613938029348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1613938031801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613938032723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1613938032801 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1613938043336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613938043336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1613938044961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1613938050039 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1613938050039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1613938052539 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1613938052539 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1613938052539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613938052539 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.07 " "Total time spent on timing analysis during the Fitter is 4.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1613938052882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613938052929 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1613938052929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613938054445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613938054461 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1613938054461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613938055977 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613938057472 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1613938058347 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 MAX 10 " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL AB18 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL AA19 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL AB19 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL AA20 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PM_I2C_SDA 3.3-V LVTTL E9 " "Pin PM_I2C_SDA uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL V3 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL U1 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL P3 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL R3 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PLL_LOCKED\[0\] 3.3-V LVTTL Y17 " "Pin PLL_LOCKED\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PLL_LOCKED[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_LOCKED\[0\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PLL_LOCKED\[1\] 3.3-V LVTTL AA17 " "Pin PLL_LOCKED\[1\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PLL_LOCKED[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_LOCKED\[1\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO 3.3-V LVTTL Y16 " "Pin MISO uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1613938059050 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[3\] " "Pin LEDR\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[5\] " "Pin LEDR\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[6\] " "Pin LEDR\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[8\] " "Pin LEDR\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[9\] " "Pin LEDR\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[0\] " "Pin HEX0\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[2\] " "Pin HEX0\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[4\] " "Pin HEX0\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[5\] " "Pin HEX0\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX1\[6\] " "Pin HEX1\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DAC_SCLK " "Pin DAC_SCLK is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_SCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SCLK" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DAC_SYNC_n " "Pin DAC_SYNC_n is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_SYNC_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SYNC_n" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "15 " "Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently disabled " "Pin AUDIO_SDA_MOSI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently disabled " "Pin DAC_DATA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SDA a permanently disabled " "Pin PM_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ltc5548_test.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/ltc5548_test.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1613938059050 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1613938059050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/LTC5548_TEST.fit.smsg " "Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LTC5548/LTC5548_TEST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1613938059394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6005 " "Peak virtual memory: 6005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613938061192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 21:07:41 2021 " "Processing ended: Sun Feb 21 21:07:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613938061192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613938061192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613938061192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613938061192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1613938062771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613938062771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 21:07:42 2021 " "Processing started: Sun Feb 21 21:07:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613938062771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1613938062771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LTC5548_TEST -c LTC5548_TEST " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LTC5548_TEST -c LTC5548_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1613938062771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1613938063505 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1613938066067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1613938066271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613938067552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 21:07:47 2021 " "Processing ended: Sun Feb 21 21:07:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613938067552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613938067552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613938067552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1613938067552 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1613938068349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1613938069646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613938069646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 21:07:49 2021 " "Processing started: Sun Feb 21 21:07:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613938069646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1613938069646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LTC5548_TEST -c LTC5548_TEST " "Command: quartus_sta LTC5548_TEST -c LTC5548_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1613938069646 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1613938069817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1613938070614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1613938070614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938070661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938070661 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1613938071099 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613938071271 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1613938071271 ""}
{ "Info" "ISTA_SDC_FOUND" "ltc5548_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ltc5548_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613938071302 ""}
{ "Info" "ISTA_SDC_FOUND" "ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'ltc5548_sys/synthesis/submodules/ltc5548_sys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613938071521 ""}
{ "Info" "ISTA_SDC_FOUND" "ltc5548_sys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ltc5548_sys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613938071567 ""}
{ "Info" "ISTA_SDC_FOUND" "LTC5548_TEST.SDC " "Reading SDC File: 'LTC5548_TEST.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613938071677 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll100MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll100MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613938071677 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613938071677 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938071677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1613938071677 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Node: counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613938071724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613938071724 "|LTC5548_TEST|counter100MHz:c1|lpm_counter:LPM_COUNTER_component|cntr_lri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938071724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938071724 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1613938071724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938071755 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1613938071755 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1613938071849 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1613938071942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.934 " "Worst-case setup slack is 1.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938071989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938071989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.934               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.934               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938071989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.500               0.000 altera_reserved_tck  " "   46.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938071989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.511               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   95.511               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938071989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938071989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.302               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.560               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938072036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.061 " "Worst-case recovery slack is 5.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.061               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.061               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.110               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.110               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.509               0.000 altera_reserved_tck  " "   48.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938072067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.856 " "Worst-case removal slack is 0.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 altera_reserved_tck  " "    0.856               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.063               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.063               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.780               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.780               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938072099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.649 " "Worst-case minimum pulse width slack is 4.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.649               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.649               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.792               0.000 MAX10_CLK1_50  " "    9.792               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.375               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.375               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938072099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938072099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.417 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.483 ns " "Worst Case Available Settling Time: 15.483 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938072130 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938072130 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613938072161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1613938072192 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1613938072192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1613938073849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Node: counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613938074130 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613938074130 "|LTC5548_TEST|counter100MHz:c1|lpm_counter:LPM_COUNTER_component|cntr_lri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938074146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938074146 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1613938074146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938074146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.585 " "Worst-case setup slack is 2.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.585               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.585               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.829               0.000 altera_reserved_tck  " "   46.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.805               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   95.805               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.257 " "Worst-case hold slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.257               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.435               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.488 " "Worst-case recovery slack is 5.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.488               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.488               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.433               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.433               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.638               0.000 altera_reserved_tck  " "   48.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.787 " "Worst-case removal slack is 0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 altera_reserved_tck  " "    0.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.719               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.426               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.426               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.668 " "Worst-case minimum pulse width slack is 4.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.668               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.802               0.000 MAX10_CLK1_50  " "    9.802               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.379               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.379               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.602               0.000 altera_reserved_tck  " "   49.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074349 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.417 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.823 ns " "Worst Case Available Settling Time: 15.823 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938074396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613938074411 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Node: counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter100MHz:c1\|lpm_counter:LPM_COUNTER_component\|cntr_lri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613938074661 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613938074661 "|LTC5548_TEST|counter100MHz:c1|lpm_counter:LPM_COUNTER_component|cntr_lri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938074677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: cpu\|adc_in2_ch0_converter_0\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ltc5548_sys:cpu\|adc_converter_qip:adc_in2_ch0_converter_0\|anain2_converter:u0\|anain2_converter_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613938074677 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1613938074677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938074677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.973 " "Worst-case setup slack is 5.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.973               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.973               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.554               0.000 altera_reserved_tck  " "   48.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.852               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   97.852               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.289               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.366 " "Worst-case recovery slack is 7.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.366               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.366               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.574               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.574               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.526               0.000 altera_reserved_tck  " "   49.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.888               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.966               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.710 " "Worst-case minimum pulse width slack is 4.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.710               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 MAX10_CLK1_50  " "    9.532               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.903               0.000 cpu\|adc_in2_ch0_converter_0\|pll10MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.419               0.000 altera_reserved_tck  " "   49.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613938074849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613938074849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.417 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.417" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.683 ns " "Worst Case Available Settling Time: 17.683 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613938074880 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613938074880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613938076146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613938076146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613938076739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 21:07:56 2021 " "Processing ended: Sun Feb 21 21:07:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613938076739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613938076739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613938076739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1613938076739 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 277 s " "Quartus Prime Full Compilation was successful. 0 errors, 277 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1613938077599 ""}
