<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>EDMA3 Driver: EDMA3_DRV_ParamentryRegs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3_DRV_ParamentryRegs Struct Reference<br/>
<small>
[<a class="el" href="group___e_d_m_a3___l_l_d___d_r_v___d_a_t_a_s_t_r_u_c_t.html">EDMA3 Driver Data Structures</a>]</small>
</h1><!-- doxytag: class="EDMA3_DRV_ParamentryRegs" -->
<p>EDMA3 PaRAM Set.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;edma3_drv.h&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#a8fdca7ee065347ea5a50f42cd0914857">OPT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8579f79e402ee9897bf39293be301f5c"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::SRC" ref="a8579f79e402ee9897bf39293be301f5c" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#a8579f79e402ee9897bf39293be301f5c">SRC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#aea70b184b092488704e5182e088d4968">A_B_CNT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5271044278ba0a0b2c4d24c85055ad7"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::DST" ref="ad5271044278ba0a0b2c4d24c85055ad7" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#ad5271044278ba0a0b2c4d24c85055ad7">DST</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#a19270fbbb293b073c48d2ce5f1dae870">SRC_DST_BIDX</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#af47568d738013888e93d2f7a9d166b73">LINK_BCNTRLD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits).  <a href="#af47568d738013888e93d2f7a9d166b73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd0ff3d1edca294c7a434bf480221537"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::SRC_DST_CIDX" ref="afd0ff3d1edca294c7a434bf480221537" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#afd0ff3d1edca294c7a434bf480221537">SRC_DST_CIDX</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consecutive frames of a Source Block (SRCCIDX) (16 bits) and Index between consecutive frames of a Dest Block (DSTCIDX) (16 bits). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfead71f5566801a10ff1f4749a1e827"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::CCNT" ref="adfead71f5566801a10ff1f4749a1e827" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#adfead71f5566801a10ff1f4749a1e827">CCNT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Frames in a block (CCNT) (16 bits). <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>EDMA3 PaRAM Set. </p>
<p>This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual PaRAM words. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a8fdca7ee065347ea5a50f42cd0914857"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::OPT" ref="a8fdca7ee065347ea5a50f42cd0914857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#a8fdca7ee065347ea5a50f42cd0914857">EDMA3_DRV_ParamentryRegs::OPT</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPT field of PaRAM Set </p>

</div>
</div>
<a class="anchor" id="aea70b184b092488704e5182e088d4968"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::A_B_CNT" ref="aea70b184b092488704e5182e088d4968" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#aea70b184b092488704e5182e088d4968">EDMA3_DRV_ParamentryRegs::A_B_CNT</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes in each Array (ACNT) (16 bits) and Number of Arrays in each Frame (BCNT) (16 bits). </p>

</div>
</div>
<a class="anchor" id="a19270fbbb293b073c48d2ce5f1dae870"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::SRC_DST_BIDX" ref="a19270fbbb293b073c48d2ce5f1dae870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#a19270fbbb293b073c48d2ce5f1dae870">EDMA3_DRV_ParamentryRegs::SRC_DST_BIDX</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Index between consec. arrays of a Source Frame (SRCBIDX) (16 bits) and Index between consec. arrays of a Destination Frame (DSTBIDX) (16 bits).</p>
<p>If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes.</p>
<p>If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes </p>

</div>
</div>
<a class="anchor" id="af47568d738013888e93d2f7a9d166b73"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::LINK_BCNTRLD" ref="af47568d738013888e93d2f7a9d166b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___paramentry_regs.html#af47568d738013888e93d2f7a9d166b73">EDMA3_DRV_ParamentryRegs::LINK_BCNTRLD</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits). </p>
<p>Link field must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking.</p>
<p>B count reload field is relevant only for A-sync transfers. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>edma3_drv.h</li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on Mon Feb 14 18:34:02 2011 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
