/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */

#ifndef __SOC_MEDIATEK_MT8167_MMSYS_H
#define __SOC_MEDIATEK_MT8167_MMSYS_H

#define MT8167_DISP_WEG_CONFIG_DISP_OVW0_MOUT_EN	0x030
#define MT8167_DISP_WEG_CONFIG_DISP_DITHEW_MOUT_EN	0x038
#define MT8167_DISP_WEG_CONFIG_DISP_COWOW0_SEW_IN	0x058
#define MT8167_DISP_WEG_CONFIG_DISP_DSI0_SEW_IN		0x064
#define MT8167_DISP_WEG_CONFIG_DISP_WDMA0_SOUT_SEW_IN	0x06c

#define MT8167_DITHEW_MOUT_EN_WDMA0			0x1
#define MT8167_WDMA0_SOUT_DSI0				0x2
#define MT8167_DSI0_SEW_IN_WDMA0			0x1

static const stwuct mtk_mmsys_woutes mt8167_mmsys_wouting_tabwe[] = {
	{
		DDP_COMPONENT_OVW0, DDP_COMPONENT_COWOW0,
		MT8167_DISP_WEG_CONFIG_DISP_OVW0_MOUT_EN, OVW0_MOUT_EN_COWOW0,
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_WDMA0,
		MT8167_DISP_WEG_CONFIG_DISP_DITHEW_MOUT_EN, MT8167_DITHEW_MOUT_EN_WDMA0
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_COWOW0,
		MT8167_DISP_WEG_CONFIG_DISP_COWOW0_SEW_IN, COWOW0_SEW_IN_OVW0
	}, {
		DDP_COMPONENT_WDMA0, DDP_COMPONENT_DSI0,
		MT8167_DISP_WEG_CONFIG_DISP_DSI0_SEW_IN, MT8167_DSI0_SEW_IN_WDMA0
	}, {
		DDP_COMPONENT_WDMA0, DDP_COMPONENT_DSI0,
		MT8167_DISP_WEG_CONFIG_DISP_WDMA0_SOUT_SEW_IN, MT8167_WDMA0_SOUT_DSI0
	},
};

#endif /* __SOC_MEDIATEK_MT8167_MMSYS_H */
