0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sim_1/new/fa_test.sv,1731325126,systemVerilog,,,,fa_testbench,,,,,,,,
/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sim_1/new/ha_ts.sv,1731324671,systemVerilog,,,,h1_testbench,,,,,,,,
/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sources_1/new/Half_adder.sv,1731323547,systemVerilog,,/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sources_1/new/full_adder.sv,,half_adder,,,,,,,,
/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sources_1/new/full_adder.sv,1731324402,systemVerilog,,/home/it/chipxprt/DSD/lab01_task2/Chipxprt_DSD_lab01_task2/Chipxprt_DSD_lab01_task2.srcs/sim_1/new/fa_test.sv,,full_adder,,,,,,,,
