// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/09/2017 19:32:01"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	start,
	clk,
	\output ,
	OPCdisp0,
	OPCdisp1,
	OPCdisp2,
	OPCdisp3,
	display0,
	display1);
input 	start;
input 	clk;
output 	[3:0] \output ;
output 	[6:0] OPCdisp0;
output 	[6:0] OPCdisp1;
output 	[6:0] OPCdisp2;
output 	[6:0] OPCdisp3;
output 	[6:0] display0;
output 	[6:0] display1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \controller|RF_rd~regout ;
wire \datapath|Register_File|R1|FF0|aux~regout ;
wire \datapath|alu1|OUPUT|Mux3~0_combout ;
wire \datapath|accumulador|FF2|aux~0_combout ;
wire \datapath|Register_File|R2|FF1|aux~regout ;
wire \datapath|ACC_IN|Mux2~0_combout ;
wire \datapath|Register_File|R1|FF2|aux~regout ;
wire \datapath|Register_File|R2|FF3|aux~regout ;
wire \datapath|ACC_IN|Mux0~0_combout ;
wire \controller|Mux23~0_combout ;
wire \controller|state.init~regout ;
wire \controller|Selector4~0_combout ;
wire \controller|Selector3~0_combout ;
wire \controller|Add1~0_combout ;
wire \controller|state.init~0_combout ;
wire \start~combout ;
wire \clk~combout ;
wire \controller|Mux1~0_combout ;
wire \controller|Mux3~0_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|Mux5~0_combout ;
wire \controller|Selector1~0_combout ;
wire \controller|Selector1~1_combout ;
wire \controller|Selector1~2_combout ;
wire \controller|Mux0~0_combout ;
wire \controller|state~8_combout ;
wire \controller|state.jmp_if_zero_jmp~regout ;
wire \controller|Selector4~1_combout ;
wire \controller|Selector4~2_combout ;
wire \controller|state.fetch~regout ;
wire \controller|state.Decod~regout ;
wire \controller|state.done~0_combout ;
wire \controller|state.done~regout ;
wire \controller|RF_R_addr[1]~0_combout ;
wire \datapath|Register_File|output[0]~0_combout ;
wire \controller|SW_In_ACC[1]~0_combout ;
wire \controller|SW_In_ACC[1]~1_combout ;
wire \datapath|ACC_IN|Mux2~1_combout ;
wire \controller|Mux29~0_combout ;
wire \controller|Alu_SW[2]~0_combout ;
wire \controller|Mux4~0_combout ;
wire \datapath|Register_File|RD_decoder|output~0_combout ;
wire \controller|Selector7~0_combout ;
wire \controller|RF_wr~regout ;
wire \controller|RF_W_addr[1]~0_combout ;
wire \datapath|Register_File|WR_decoder|output~1_combout ;
wire \datapath|Register_File|R2|FF0|aux~regout ;
wire \datapath|Register_File|WR_decoder|output~2_combout ;
wire \datapath|Register_File|R3|FF0|aux~regout ;
wire \datapath|Register_File|output[0]~1_combout ;
wire \datapath|Register_File|R0|FF0|aux~regout ;
wire \datapath|Register_File|output[0]~2_combout ;
wire \datapath|ACC_IN|Mux2~4_combout ;
wire \datapath|ACC_IN|Mux2~5_combout ;
wire \datapath|ACC_IN|Mux2~2_combout ;
wire \datapath|ACC_IN|Mux2~3_combout ;
wire \controller|Mux13~0_combout ;
wire \controller|Selector8~0_combout ;
wire \controller|acc_ld~regout ;
wire \datapath|accumulador|FF1|aux~regout ;
wire \datapath|Register_File|WR_decoder|output~0_combout ;
wire \datapath|Register_File|R1|FF1|aux~regout ;
wire \datapath|Register_File|R3|FF1|aux~regout ;
wire \datapath|Register_File|output[1]~3_combout ;
wire \datapath|Register_File|R0|FF1|aux~regout ;
wire \datapath|Register_File|output[1]~4_combout ;
wire \datapath|ACC_IN|Mux1~0_combout ;
wire \datapath|alu1|subtrc|Add0|FA1|carry~0_combout ;
wire \datapath|alu1|adder|FA1|carry~0_combout ;
wire \datapath|ACC_IN|Mux1~2_combout ;
wire \datapath|ACC_IN|Mux1~3_combout ;
wire \datapath|ACC_IN|Mux1~1_combout ;
wire \datapath|accumulador|FF2|aux~regout ;
wire \datapath|Register_File|R2|FF2|aux~regout ;
wire \datapath|Register_File|R3|FF2|aux~regout ;
wire \datapath|Register_File|output[2]~5_combout ;
wire \datapath|Register_File|R0|FF2|aux~regout ;
wire \datapath|Register_File|output[2]~6_combout ;
wire \datapath|ACC_IN|Mux0~1_combout ;
wire \datapath|ACC_IN|Mux0~2_combout ;
wire \datapath|ACC_IN|Mux0~3_combout ;
wire \datapath|ACC_IN|Mux0~4_combout ;
wire \datapath|ACC_IN|Mux0~5_combout ;
wire \datapath|ACC_IN|Mux0~6_combout ;
wire \datapath|accumulador|FF3|aux~regout ;
wire \datapath|Register_File|R1|FF3|aux~regout ;
wire \datapath|Register_File|R3|FF3|aux~regout ;
wire \datapath|Register_File|output[3]~7_combout ;
wire \datapath|Register_File|R0|FF3|aux~regout ;
wire \datapath|Register_File|output[3]~8_combout ;
wire \datapath|IFZERO|comp_3|out_eq~0_combout ;
wire \controller|PC[3]~0_combout ;
wire \controller|Selector3~1_combout ;
wire \controller|Mux6~0_combout ;
wire \controller|imm[0]~0_combout ;
wire \datapath|ACC_IN|Mux3~0_combout ;
wire \datapath|accumulador|FF0|aux~regout ;
wire \controller|now_inst[0]~0_combout ;
wire \controller|Mux15~0_combout ;
wire \bin_decoder_ones|Mux6~0_combout ;
wire \bin_decoder_ones|Mux5~0_combout ;
wire \bin_decoder_ones|Mux4~0_combout ;
wire \bin_decoder_ones|Mux3~0_combout ;
wire \bin_decoder_ones|Mux2~0_combout ;
wire \bin_decoder_ones|Mux1~0_combout ;
wire \bin_decoder_ones|Mux0~0_combout ;
wire \bin2bcd|LessThan15~0_combout ;
wire [3:0] \controller|now_inst ;
wire [3:0] \controller|imm ;
wire [1:0] \controller|SW_In_ACC ;
wire [1:0] \controller|RF_W_addr ;
wire [1:0] \controller|RF_R_addr ;
wire [3:0] \controller|PC ;
wire [3:0] \controller|OPCODE ;
wire [2:0] \controller|Alu_SW ;
wire [3:0] \controller|ADDRESS ;
wire [3:0] \datapath|Register_File|WR_decoder|output ;


cycloneii_lcell_ff \controller|RF_rd (
	.clk(\clk~combout ),
	.datain(\controller|Mux23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\controller|state.Decod~regout ),
	.sload(gnd),
	.ena(\controller|Selector8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|RF_rd~regout ));

cycloneii_lcell_ff \datapath|Register_File|R1|FF0|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF0|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R1|FF0|aux~regout ));

cycloneii_lcell_comb \datapath|alu1|OUPUT|Mux3~0 (
// Equation(s):
// \datapath|alu1|OUPUT|Mux3~0_combout  = (\datapath|accumulador|FF0|aux~regout  & ((\datapath|Register_File|output[0]~2_combout  & (!\controller|Alu_SW [2])) # (!\datapath|Register_File|output[0]~2_combout  & ((\controller|Alu_SW [0]))))) # 
// (!\datapath|accumulador|FF0|aux~regout  & ((\controller|Alu_SW [0] & ((\datapath|Register_File|output[0]~2_combout ))) # (!\controller|Alu_SW [0] & (\controller|Alu_SW [2]))))

	.dataa(\controller|Alu_SW [2]),
	.datab(\datapath|Register_File|output[0]~2_combout ),
	.datac(\datapath|accumulador|FF0|aux~regout ),
	.datad(\controller|Alu_SW [0]),
	.cin(gnd),
	.combout(\datapath|alu1|OUPUT|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|OUPUT|Mux3~0 .lut_mask = 16'h7C4A;
defparam \datapath|alu1|OUPUT|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|accumulador|FF2|aux~0 (
// Equation(s):
// \datapath|accumulador|FF2|aux~0_combout  = (\controller|SW_In_ACC [1] & \controller|Alu_SW [2])

	.dataa(\controller|SW_In_ACC [1]),
	.datab(\controller|Alu_SW [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|accumulador|FF2|aux~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|accumulador|FF2|aux~0 .lut_mask = 16'h8888;
defparam \datapath|accumulador|FF2|aux~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R2|FF1|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF1|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R2|FF1|aux~regout ));

cycloneii_lcell_comb \datapath|ACC_IN|Mux2~0 (
// Equation(s):
// \datapath|ACC_IN|Mux2~0_combout  = (\datapath|accumulador|FF2|aux~0_combout  & (\datapath|accumulador|FF1|aux~regout  $ (((\datapath|Register_File|output[1]~4_combout ) # (!\controller|Alu_SW [0])))))

	.dataa(\datapath|accumulador|FF2|aux~0_combout ),
	.datab(\controller|Alu_SW [0]),
	.datac(\datapath|Register_File|output[1]~4_combout ),
	.datad(\datapath|accumulador|FF1|aux~regout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux2~0 .lut_mask = 16'h08A2;
defparam \datapath|ACC_IN|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|imm[1] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [1]));

cycloneii_lcell_ff \datapath|Register_File|R1|FF2|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF2|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R1|FF2|aux~regout ));

cycloneii_lcell_ff \datapath|Register_File|R2|FF3|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF3|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R2|FF3|aux~regout ));

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~0 (
// Equation(s):
// \datapath|ACC_IN|Mux0~0_combout  = (\datapath|accumulador|FF2|aux~0_combout  & (\datapath|accumulador|FF3|aux~regout  $ (((\datapath|Register_File|output[3]~8_combout ) # (!\controller|Alu_SW [0])))))

	.dataa(\datapath|accumulador|FF2|aux~0_combout ),
	.datab(\controller|Alu_SW [0]),
	.datac(\datapath|Register_File|output[3]~8_combout ),
	.datad(\datapath|accumulador|FF3|aux~regout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~0 .lut_mask = 16'h08A2;
defparam \datapath|ACC_IN|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|imm[3] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [3]));

cycloneii_lcell_comb \controller|Mux23~0 (
// Equation(s):
// \controller|Mux23~0_combout  = (\controller|RF_rd~regout ) # ((\controller|OPCODE [2] & ((\controller|OPCODE [0]) # (!\controller|OPCODE [3]))))

	.dataa(\controller|RF_rd~regout ),
	.datab(\controller|OPCODE [2]),
	.datac(\controller|OPCODE [0]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux23~0 .lut_mask = 16'hEAEE;
defparam \controller|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|state.init (
	.clk(\clk~combout ),
	.datain(\controller|state.init~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.init~regout ));

cycloneii_lcell_comb \controller|Selector4~0 (
// Equation(s):
// \controller|Selector4~0_combout  = (\start~combout  & !\controller|state.init~regout )

	.dataa(\start~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.init~regout ),
	.cin(gnd),
	.combout(\controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector4~0 .lut_mask = 16'h00AA;
defparam \controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector3~0 (
// Equation(s):
// \controller|Selector3~0_combout  = (\controller|state.jmp_if_zero_jmp~regout  & (\datapath|IFZERO|comp_3|out_eq~0_combout  & (\controller|ADDRESS [0] $ (\controller|PC [0]))))

	.dataa(\controller|state.jmp_if_zero_jmp~regout ),
	.datab(\datapath|IFZERO|comp_3|out_eq~0_combout ),
	.datac(\controller|ADDRESS [0]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector3~0 .lut_mask = 16'h0880;
defparam \controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Add1~0 (
// Equation(s):
// \controller|Add1~0_combout  = \controller|ADDRESS [1] $ (\controller|PC [1] $ (((\controller|ADDRESS [0] & \controller|PC [0]))))

	.dataa(\controller|ADDRESS [0]),
	.datab(\controller|PC [0]),
	.datac(\controller|ADDRESS [1]),
	.datad(\controller|PC [1]),
	.cin(gnd),
	.combout(\controller|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add1~0 .lut_mask = 16'h8778;
defparam \controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|state.init~0 (
// Equation(s):
// \controller|state.init~0_combout  = (\start~combout ) # (\controller|state.init~regout )

	.dataa(\start~combout ),
	.datab(\controller|state.init~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|state.init~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.init~0 .lut_mask = 16'hEEEE;
defparam \controller|state.init~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \controller|Mux1~0 (
// Equation(s):
// \controller|Mux1~0_combout  = (\controller|PC [1] & !\controller|PC [0])

	.dataa(\controller|PC [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux1~0 .lut_mask = 16'h00AA;
defparam \controller|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|OPCODE[2] (
	.clk(\clk~combout ),
	.datain(\controller|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [2]));

cycloneii_lcell_comb \controller|Mux3~0 (
// Equation(s):
// \controller|Mux3~0_combout  = \controller|PC [0] $ (\controller|PC [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|PC [0]),
	.datad(\controller|PC [1]),
	.cin(gnd),
	.combout(\controller|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux3~0 .lut_mask = 16'h0FF0;
defparam \controller|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = (\controller|state.jmp_if_zero_jmp~regout  & (\controller|Add1~0_combout )) # (!\controller|state.jmp_if_zero_jmp~regout  & (((\controller|state.Decod~regout  & \controller|Mux3~0_combout ))))

	.dataa(\controller|Add1~0_combout ),
	.datab(\controller|state.Decod~regout ),
	.datac(\controller|Mux3~0_combout ),
	.datad(\controller|state.jmp_if_zero_jmp~regout ),
	.cin(gnd),
	.combout(\controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector2~0 .lut_mask = 16'hAAC0;
defparam \controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|PC[1] (
	.clk(\clk~combout ),
	.datain(\controller|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|PC[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [1]));

cycloneii_lcell_comb \controller|Mux5~0 (
// Equation(s):
// \controller|Mux5~0_combout  = (\controller|PC [0] & (\controller|PC [1] $ (\controller|PC [2])))

	.dataa(\controller|PC [0]),
	.datab(vcc),
	.datac(\controller|PC [1]),
	.datad(\controller|PC [2]),
	.cin(gnd),
	.combout(\controller|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~0 .lut_mask = 16'h0AA0;
defparam \controller|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|ADDRESS[1] (
	.clk(\clk~combout ),
	.datain(\controller|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [1]));

cycloneii_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = (\controller|PC [0] & ((\controller|ADDRESS [0]) # (!\controller|state.jmp_if_zero_jmp~regout )))

	.dataa(\controller|PC [0]),
	.datab(\controller|ADDRESS [0]),
	.datac(\controller|state.jmp_if_zero_jmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~0 .lut_mask = 16'h8A8A;
defparam \controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector1~1 (
// Equation(s):
// \controller|Selector1~1_combout  = (\controller|PC [1] & ((\controller|Selector1~0_combout ) # ((\controller|ADDRESS [1] & \controller|state.jmp_if_zero_jmp~regout )))) # (!\controller|PC [1] & (\controller|ADDRESS [1] & 
// (\controller|state.jmp_if_zero_jmp~regout  & \controller|Selector1~0_combout )))

	.dataa(\controller|PC [1]),
	.datab(\controller|ADDRESS [1]),
	.datac(\controller|state.jmp_if_zero_jmp~regout ),
	.datad(\controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~1 .lut_mask = 16'hEA80;
defparam \controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector1~2 (
// Equation(s):
// \controller|Selector1~2_combout  = (\controller|state.Decod~regout  & (\controller|PC [2] $ (((\controller|Selector1~1_combout ))))) # (!\controller|state.Decod~regout  & (\controller|state.jmp_if_zero_jmp~regout  & (\controller|PC [2] $ 
// (\controller|Selector1~1_combout ))))

	.dataa(\controller|PC [2]),
	.datab(\controller|state.Decod~regout ),
	.datac(\controller|state.jmp_if_zero_jmp~regout ),
	.datad(\controller|Selector1~1_combout ),
	.cin(gnd),
	.combout(\controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~2 .lut_mask = 16'h54A8;
defparam \controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|PC[2] (
	.clk(\clk~combout ),
	.datain(\controller|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|PC[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [2]));

cycloneii_lcell_comb \controller|Mux0~0 (
// Equation(s):
// \controller|Mux0~0_combout  = (\controller|PC [0] & (\controller|PC [2] & !\controller|PC [1])) # (!\controller|PC [0] & (!\controller|PC [2] & \controller|PC [1]))

	.dataa(vcc),
	.datab(\controller|PC [0]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [1]),
	.cin(gnd),
	.combout(\controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux0~0 .lut_mask = 16'h03C0;
defparam \controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|OPCODE[3] (
	.clk(\clk~combout ),
	.datain(\controller|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [3]));

cycloneii_lcell_comb \controller|state~8 (
// Equation(s):
// \controller|state~8_combout  = (\controller|OPCODE [0] & (\controller|state.Decod~regout  & (\controller|OPCODE [2] & \controller|OPCODE [3])))

	.dataa(\controller|OPCODE [0]),
	.datab(\controller|state.Decod~regout ),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state~8 .lut_mask = 16'h8000;
defparam \controller|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|state.jmp_if_zero_jmp (
	.clk(\clk~combout ),
	.datain(\controller|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.jmp_if_zero_jmp~regout ));

cycloneii_lcell_comb \controller|Selector4~1 (
// Equation(s):
// \controller|Selector4~1_combout  = (\controller|OPCODE [0] & \controller|OPCODE [3])

	.dataa(\controller|OPCODE [0]),
	.datab(\controller|OPCODE [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector4~1 .lut_mask = 16'h8888;
defparam \controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector4~2 (
// Equation(s):
// \controller|Selector4~2_combout  = (\controller|Selector4~0_combout ) # ((\controller|state.jmp_if_zero_jmp~regout ) # ((\controller|state.Decod~regout  & !\controller|Selector4~1_combout )))

	.dataa(\controller|Selector4~0_combout ),
	.datab(\controller|state.jmp_if_zero_jmp~regout ),
	.datac(\controller|state.Decod~regout ),
	.datad(\controller|Selector4~1_combout ),
	.cin(gnd),
	.combout(\controller|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector4~2 .lut_mask = 16'hEEFE;
defparam \controller|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|state.fetch (
	.clk(\clk~combout ),
	.datain(\controller|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.fetch~regout ));

cycloneii_lcell_ff \controller|state.Decod (
	.clk(\clk~combout ),
	.datain(\controller|state.fetch~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.Decod~regout ));

cycloneii_lcell_comb \controller|state.done~0 (
// Equation(s):
// \controller|state.done~0_combout  = (\controller|state.done~regout ) # ((\controller|state.Decod~regout  & (\controller|Selector4~1_combout  & !\controller|OPCODE [2])))

	.dataa(\controller|state.done~regout ),
	.datab(\controller|state.Decod~regout ),
	.datac(\controller|Selector4~1_combout ),
	.datad(\controller|OPCODE [2]),
	.cin(gnd),
	.combout(\controller|state.done~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.done~0 .lut_mask = 16'hAAEA;
defparam \controller|state.done~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|state.done (
	.clk(\clk~combout ),
	.datain(\controller|state.done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.done~regout ));

cycloneii_lcell_ff \controller|OPCODE[0] (
	.clk(\clk~combout ),
	.datain(\controller|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [0]));

cycloneii_lcell_comb \controller|RF_R_addr[1]~0 (
// Equation(s):
// \controller|RF_R_addr[1]~0_combout  = (\controller|state.Decod~regout  & (\controller|OPCODE [2] & ((\controller|OPCODE [0]) # (!\controller|OPCODE [3]))))

	.dataa(\controller|state.Decod~regout ),
	.datab(\controller|OPCODE [2]),
	.datac(\controller|OPCODE [0]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|RF_R_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|RF_R_addr[1]~0 .lut_mask = 16'h8088;
defparam \controller|RF_R_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|RF_R_addr[0] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|RF_R_addr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|RF_R_addr [0]));

cycloneii_lcell_comb \datapath|Register_File|output[0]~0 (
// Equation(s):
// \datapath|Register_File|output[0]~0_combout  = (\controller|RF_rd~regout  & !\controller|RF_R_addr [0])

	.dataa(\controller|RF_rd~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|RF_R_addr [0]),
	.cin(gnd),
	.combout(\datapath|Register_File|output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[0]~0 .lut_mask = 16'h00AA;
defparam \datapath|Register_File|output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|SW_In_ACC[1]~0 (
// Equation(s):
// \controller|SW_In_ACC[1]~0_combout  = (\controller|state.Decod~regout  & ((\controller|OPCODE [2] & ((!\controller|OPCODE [3]))) # (!\controller|OPCODE [2] & (!\controller|OPCODE [0]))))

	.dataa(\controller|state.Decod~regout ),
	.datab(\controller|OPCODE [2]),
	.datac(\controller|OPCODE [0]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|SW_In_ACC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|SW_In_ACC[1]~0 .lut_mask = 16'h028A;
defparam \controller|SW_In_ACC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|SW_In_ACC[1]~1 (
// Equation(s):
// \controller|SW_In_ACC[1]~1_combout  = (\controller|SW_In_ACC[1]~0_combout  & (((\controller|OPCODE [2]) # (\controller|OPCODE [3])))) # (!\controller|SW_In_ACC[1]~0_combout  & (\controller|SW_In_ACC [1]))

	.dataa(\controller|SW_In_ACC [1]),
	.datab(\controller|SW_In_ACC[1]~0_combout ),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|SW_In_ACC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|SW_In_ACC[1]~1 .lut_mask = 16'hEEE2;
defparam \controller|SW_In_ACC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|SW_In_ACC[1] (
	.clk(\clk~combout ),
	.datain(\controller|SW_In_ACC[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|SW_In_ACC [1]));

cycloneii_lcell_comb \datapath|ACC_IN|Mux2~1 (
// Equation(s):
// \datapath|ACC_IN|Mux2~1_combout  = (\controller|imm [1] & !\controller|SW_In_ACC [1])

	.dataa(\controller|imm [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|SW_In_ACC [1]),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux2~1 .lut_mask = 16'h00AA;
defparam \datapath|ACC_IN|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Mux29~0 (
// Equation(s):
// \controller|Mux29~0_combout  = (\controller|OPCODE [3]) # (!\controller|OPCODE [0])

	.dataa(\controller|OPCODE [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|OPCODE [0]),
	.cin(gnd),
	.combout(\controller|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux29~0 .lut_mask = 16'hAAFF;
defparam \controller|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Alu_SW[2]~0 (
// Equation(s):
// \controller|Alu_SW[2]~0_combout  = (\controller|state.Decod~regout  & ((\controller|OPCODE [2] & ((!\controller|OPCODE [3]))) # (!\controller|OPCODE [2] & (!\controller|OPCODE [0] & \controller|OPCODE [3]))))

	.dataa(\controller|state.Decod~regout ),
	.datab(\controller|OPCODE [2]),
	.datac(\controller|OPCODE [0]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|Alu_SW[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Alu_SW[2]~0 .lut_mask = 16'h0288;
defparam \controller|Alu_SW[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|Alu_SW[0] (
	.clk(\clk~combout ),
	.datain(\controller|Mux29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Alu_SW[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|Alu_SW [0]));

cycloneii_lcell_comb \controller|Mux4~0 (
// Equation(s):
// \controller|Mux4~0_combout  = (\controller|PC [0]) # (\controller|PC [1])

	.dataa(\controller|PC [0]),
	.datab(\controller|PC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux4~0 .lut_mask = 16'hEEEE;
defparam \controller|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|ADDRESS[3] (
	.clk(\clk~combout ),
	.datain(\controller|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [3]));

cycloneii_lcell_ff \controller|RF_R_addr[1] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|RF_R_addr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|RF_R_addr [1]));

cycloneii_lcell_comb \datapath|Register_File|RD_decoder|output~0 (
// Equation(s):
// \datapath|Register_File|RD_decoder|output~0_combout  = (\controller|RF_rd~regout  & !\controller|RF_R_addr [1])

	.dataa(\controller|RF_rd~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|RF_R_addr [1]),
	.cin(gnd),
	.combout(\datapath|Register_File|RD_decoder|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|RD_decoder|output~0 .lut_mask = 16'h00AA;
defparam \datapath|Register_File|RD_decoder|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector7~0 (
// Equation(s):
// \controller|Selector7~0_combout  = (\controller|RF_W_addr[1]~0_combout ) # ((\controller|RF_wr~regout  & ((\controller|state.Decod~regout ) # (!\controller|state.fetch~regout ))))

	.dataa(\controller|RF_W_addr[1]~0_combout ),
	.datab(\controller|RF_wr~regout ),
	.datac(\controller|state.Decod~regout ),
	.datad(\controller|state.fetch~regout ),
	.cin(gnd),
	.combout(\controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector7~0 .lut_mask = 16'hEAEE;
defparam \controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|RF_wr (
	.clk(\clk~combout ),
	.datain(\controller|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|RF_wr~regout ));

cycloneii_lcell_comb \controller|RF_W_addr[1]~0 (
// Equation(s):
// \controller|RF_W_addr[1]~0_combout  = (\controller|OPCODE [0] & (\controller|state.Decod~regout  & (!\controller|OPCODE [2] & !\controller|OPCODE [3])))

	.dataa(\controller|OPCODE [0]),
	.datab(\controller|state.Decod~regout ),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|RF_W_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|RF_W_addr[1]~0 .lut_mask = 16'h0008;
defparam \controller|RF_W_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|RF_W_addr[0] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|RF_W_addr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|RF_W_addr [0]));

cycloneii_lcell_comb \datapath|Register_File|WR_decoder|output~1 (
// Equation(s):
// \datapath|Register_File|WR_decoder|output~1_combout  = (\controller|RF_W_addr [1] & (\controller|RF_wr~regout  & !\controller|RF_W_addr [0]))

	.dataa(\controller|RF_W_addr [1]),
	.datab(\controller|RF_wr~regout ),
	.datac(vcc),
	.datad(\controller|RF_W_addr [0]),
	.cin(gnd),
	.combout(\datapath|Register_File|WR_decoder|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|WR_decoder|output~1 .lut_mask = 16'h0088;
defparam \datapath|Register_File|WR_decoder|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R2|FF0|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF0|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R2|FF0|aux~regout ));

cycloneii_lcell_ff \controller|RF_W_addr[1] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|RF_W_addr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|RF_W_addr [1]));

cycloneii_lcell_comb \datapath|Register_File|WR_decoder|output~2 (
// Equation(s):
// \datapath|Register_File|WR_decoder|output~2_combout  = (\controller|RF_W_addr [0] & (\controller|RF_W_addr [1] & \controller|RF_wr~regout ))

	.dataa(\controller|RF_W_addr [0]),
	.datab(\controller|RF_W_addr [1]),
	.datac(\controller|RF_wr~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|Register_File|WR_decoder|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|WR_decoder|output~2 .lut_mask = 16'h8080;
defparam \datapath|Register_File|WR_decoder|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R3|FF0|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF0|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R3|FF0|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[0]~1 (
// Equation(s):
// \datapath|Register_File|output[0]~1_combout  = (\datapath|Register_File|RD_decoder|output~0_combout  & (((\datapath|Register_File|output[0]~0_combout )))) # (!\datapath|Register_File|RD_decoder|output~0_combout  & 
// ((\datapath|Register_File|output[0]~0_combout  & (\datapath|Register_File|R2|FF0|aux~regout )) # (!\datapath|Register_File|output[0]~0_combout  & ((\datapath|Register_File|R3|FF0|aux~regout )))))

	.dataa(\datapath|Register_File|RD_decoder|output~0_combout ),
	.datab(\datapath|Register_File|R2|FF0|aux~regout ),
	.datac(\datapath|Register_File|output[0]~0_combout ),
	.datad(\datapath|Register_File|R3|FF0|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[0]~1 .lut_mask = 16'hE5E0;
defparam \datapath|Register_File|output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|Register_File|WR_decoder|output[0] (
// Equation(s):
// \datapath|Register_File|WR_decoder|output [0] = (\controller|RF_wr~regout  & (!\controller|RF_W_addr [0] & !\controller|RF_W_addr [1]))

	.dataa(\controller|RF_wr~regout ),
	.datab(vcc),
	.datac(\controller|RF_W_addr [0]),
	.datad(\controller|RF_W_addr [1]),
	.cin(gnd),
	.combout(\datapath|Register_File|WR_decoder|output [0]),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|WR_decoder|output[0] .lut_mask = 16'h000A;
defparam \datapath|Register_File|WR_decoder|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R0|FF0|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF0|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R0|FF0|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[0]~2 (
// Equation(s):
// \datapath|Register_File|output[0]~2_combout  = (\datapath|Register_File|RD_decoder|output~0_combout  & ((\datapath|Register_File|output[0]~1_combout  & ((\datapath|Register_File|R0|FF0|aux~regout ))) # (!\datapath|Register_File|output[0]~1_combout  & 
// (\datapath|Register_File|R1|FF0|aux~regout )))) # (!\datapath|Register_File|RD_decoder|output~0_combout  & (((\datapath|Register_File|output[0]~1_combout ))))

	.dataa(\datapath|Register_File|R1|FF0|aux~regout ),
	.datab(\datapath|Register_File|RD_decoder|output~0_combout ),
	.datac(\datapath|Register_File|output[0]~1_combout ),
	.datad(\datapath|Register_File|R0|FF0|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[0]~2 .lut_mask = 16'hF838;
defparam \datapath|Register_File|output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux2~4 (
// Equation(s):
// \datapath|ACC_IN|Mux2~4_combout  = (\controller|Alu_SW [2] & (\datapath|Register_File|output[0]~2_combout  & (\controller|Alu_SW [0] $ (\datapath|accumulador|FF0|aux~regout )))) # (!\controller|Alu_SW [2] & (\controller|Alu_SW [0]))

	.dataa(\controller|Alu_SW [2]),
	.datab(\controller|Alu_SW [0]),
	.datac(\datapath|Register_File|output[0]~2_combout ),
	.datad(\datapath|accumulador|FF0|aux~regout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux2~4 .lut_mask = 16'h64C4;
defparam \datapath|ACC_IN|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux2~5 (
// Equation(s):
// \datapath|ACC_IN|Mux2~5_combout  = (\controller|Alu_SW [2] & (\datapath|ACC_IN|Mux2~4_combout  $ (\datapath|Register_File|output[1]~4_combout  $ (\datapath|accumulador|FF1|aux~regout )))) # (!\controller|Alu_SW [2] & ((\datapath|ACC_IN|Mux2~4_combout  & 
// ((\datapath|Register_File|output[1]~4_combout ) # (\datapath|accumulador|FF1|aux~regout ))) # (!\datapath|ACC_IN|Mux2~4_combout  & (\datapath|Register_File|output[1]~4_combout  & \datapath|accumulador|FF1|aux~regout ))))

	.dataa(\controller|Alu_SW [2]),
	.datab(\datapath|ACC_IN|Mux2~4_combout ),
	.datac(\datapath|Register_File|output[1]~4_combout ),
	.datad(\datapath|accumulador|FF1|aux~regout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux2~5 .lut_mask = 16'hD668;
defparam \datapath|ACC_IN|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|Alu_SW[2] (
	.clk(\clk~combout ),
	.datain(\controller|OPCODE [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Alu_SW[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|Alu_SW [2]));

cycloneii_lcell_comb \datapath|ACC_IN|Mux2~2 (
// Equation(s):
// \datapath|ACC_IN|Mux2~2_combout  = (\controller|SW_In_ACC [1] & !\controller|Alu_SW [2])

	.dataa(\controller|SW_In_ACC [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Alu_SW [2]),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux2~2 .lut_mask = 16'h00AA;
defparam \datapath|ACC_IN|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux2~3 (
// Equation(s):
// \datapath|ACC_IN|Mux2~3_combout  = (\datapath|ACC_IN|Mux2~0_combout ) # ((\datapath|ACC_IN|Mux2~1_combout ) # ((\datapath|ACC_IN|Mux2~5_combout  & \datapath|ACC_IN|Mux2~2_combout )))

	.dataa(\datapath|ACC_IN|Mux2~0_combout ),
	.datab(\datapath|ACC_IN|Mux2~1_combout ),
	.datac(\datapath|ACC_IN|Mux2~5_combout ),
	.datad(\datapath|ACC_IN|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux2~3 .lut_mask = 16'hFEEE;
defparam \datapath|ACC_IN|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Mux13~0 (
// Equation(s):
// \controller|Mux13~0_combout  = (\controller|acc_ld~regout ) # ((\controller|OPCODE [2] & ((!\controller|OPCODE [3]))) # (!\controller|OPCODE [2] & (!\controller|OPCODE [0])))

	.dataa(\controller|acc_ld~regout ),
	.datab(\controller|OPCODE [2]),
	.datac(\controller|OPCODE [0]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux13~0 .lut_mask = 16'hABEF;
defparam \controller|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector8~0 (
// Equation(s):
// \controller|Selector8~0_combout  = (\controller|state.Decod~regout ) # (\controller|state.fetch~regout )

	.dataa(\controller|state.Decod~regout ),
	.datab(\controller|state.fetch~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector8~0 .lut_mask = 16'hEEEE;
defparam \controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|acc_ld (
	.clk(\clk~combout ),
	.datain(\controller|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\controller|state.Decod~regout ),
	.sload(gnd),
	.ena(\controller|Selector8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|acc_ld~regout ));

cycloneii_lcell_ff \datapath|accumulador|FF1|aux (
	.clk(\clk~combout ),
	.datain(\datapath|ACC_IN|Mux2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|accumulador|FF1|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|WR_decoder|output~0 (
// Equation(s):
// \datapath|Register_File|WR_decoder|output~0_combout  = (\controller|RF_W_addr [0] & (\controller|RF_wr~regout  & !\controller|RF_W_addr [1]))

	.dataa(\controller|RF_W_addr [0]),
	.datab(\controller|RF_wr~regout ),
	.datac(vcc),
	.datad(\controller|RF_W_addr [1]),
	.cin(gnd),
	.combout(\datapath|Register_File|WR_decoder|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|WR_decoder|output~0 .lut_mask = 16'h0088;
defparam \datapath|Register_File|WR_decoder|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R1|FF1|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF1|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R1|FF1|aux~regout ));

cycloneii_lcell_ff \datapath|Register_File|R3|FF1|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF1|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R3|FF1|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[1]~3 (
// Equation(s):
// \datapath|Register_File|output[1]~3_combout  = (\datapath|Register_File|output[0]~0_combout  & (((\datapath|Register_File|RD_decoder|output~0_combout )))) # (!\datapath|Register_File|output[0]~0_combout  & 
// ((\datapath|Register_File|RD_decoder|output~0_combout  & (\datapath|Register_File|R1|FF1|aux~regout )) # (!\datapath|Register_File|RD_decoder|output~0_combout  & ((\datapath|Register_File|R3|FF1|aux~regout )))))

	.dataa(\datapath|Register_File|output[0]~0_combout ),
	.datab(\datapath|Register_File|R1|FF1|aux~regout ),
	.datac(\datapath|Register_File|RD_decoder|output~0_combout ),
	.datad(\datapath|Register_File|R3|FF1|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[1]~3 .lut_mask = 16'hE5E0;
defparam \datapath|Register_File|output[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R0|FF1|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF1|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R0|FF1|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[1]~4 (
// Equation(s):
// \datapath|Register_File|output[1]~4_combout  = (\datapath|Register_File|output[0]~0_combout  & ((\datapath|Register_File|output[1]~3_combout  & ((\datapath|Register_File|R0|FF1|aux~regout ))) # (!\datapath|Register_File|output[1]~3_combout  & 
// (\datapath|Register_File|R2|FF1|aux~regout )))) # (!\datapath|Register_File|output[0]~0_combout  & (((\datapath|Register_File|output[1]~3_combout ))))

	.dataa(\datapath|Register_File|R2|FF1|aux~regout ),
	.datab(\datapath|Register_File|output[0]~0_combout ),
	.datac(\datapath|Register_File|output[1]~3_combout ),
	.datad(\datapath|Register_File|R0|FF1|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[1]~4 .lut_mask = 16'hF838;
defparam \datapath|Register_File|output[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux1~0 (
// Equation(s):
// \datapath|ACC_IN|Mux1~0_combout  = (\datapath|accumulador|FF2|aux~0_combout  & (\datapath|accumulador|FF2|aux~regout  $ (((\datapath|Register_File|output[2]~6_combout ) # (!\controller|Alu_SW [0])))))

	.dataa(\datapath|accumulador|FF2|aux~0_combout ),
	.datab(\controller|Alu_SW [0]),
	.datac(\datapath|Register_File|output[2]~6_combout ),
	.datad(\datapath|accumulador|FF2|aux~regout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux1~0 .lut_mask = 16'h08A2;
defparam \datapath|ACC_IN|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|alu1|subtrc|Add0|FA1|carry~0 (
// Equation(s):
// \datapath|alu1|subtrc|Add0|FA1|carry~0_combout  = (\datapath|accumulador|FF1|aux~regout  & ((\datapath|accumulador|FF0|aux~regout ) # ((!\datapath|Register_File|output[1]~4_combout ) # (!\datapath|Register_File|output[0]~2_combout )))) # 
// (!\datapath|accumulador|FF1|aux~regout  & (!\datapath|Register_File|output[1]~4_combout  & ((\datapath|accumulador|FF0|aux~regout ) # (!\datapath|Register_File|output[0]~2_combout ))))

	.dataa(\datapath|accumulador|FF1|aux~regout ),
	.datab(\datapath|accumulador|FF0|aux~regout ),
	.datac(\datapath|Register_File|output[0]~2_combout ),
	.datad(\datapath|Register_File|output[1]~4_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|subtrc|Add0|FA1|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|subtrc|Add0|FA1|carry~0 .lut_mask = 16'h8AEF;
defparam \datapath|alu1|subtrc|Add0|FA1|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|alu1|adder|FA1|carry~0 (
// Equation(s):
// \datapath|alu1|adder|FA1|carry~0_combout  = (\datapath|Register_File|output[1]~4_combout  & ((\datapath|accumulador|FF1|aux~regout ) # ((\datapath|Register_File|output[0]~2_combout  & \datapath|accumulador|FF0|aux~regout )))) # 
// (!\datapath|Register_File|output[1]~4_combout  & (\datapath|Register_File|output[0]~2_combout  & (\datapath|accumulador|FF0|aux~regout  & \datapath|accumulador|FF1|aux~regout )))

	.dataa(\datapath|Register_File|output[0]~2_combout ),
	.datab(\datapath|accumulador|FF0|aux~regout ),
	.datac(\datapath|Register_File|output[1]~4_combout ),
	.datad(\datapath|accumulador|FF1|aux~regout ),
	.cin(gnd),
	.combout(\datapath|alu1|adder|FA1|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|adder|FA1|carry~0 .lut_mask = 16'hF880;
defparam \datapath|alu1|adder|FA1|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux1~2 (
// Equation(s):
// \datapath|ACC_IN|Mux1~2_combout  = (\controller|Alu_SW [2] & ((\controller|Alu_SW [0] & (!\datapath|alu1|subtrc|Add0|FA1|carry~0_combout )) # (!\controller|Alu_SW [0] & ((\datapath|alu1|adder|FA1|carry~0_combout ))))) # (!\controller|Alu_SW [2] & 
// (((\controller|Alu_SW [0]))))

	.dataa(\controller|Alu_SW [2]),
	.datab(\datapath|alu1|subtrc|Add0|FA1|carry~0_combout ),
	.datac(\datapath|alu1|adder|FA1|carry~0_combout ),
	.datad(\controller|Alu_SW [0]),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux1~2 .lut_mask = 16'h77A0;
defparam \datapath|ACC_IN|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux1~3 (
// Equation(s):
// \datapath|ACC_IN|Mux1~3_combout  = (\controller|Alu_SW [2] & (\datapath|ACC_IN|Mux1~2_combout  $ (\datapath|Register_File|output[2]~6_combout  $ (\datapath|accumulador|FF2|aux~regout )))) # (!\controller|Alu_SW [2] & ((\datapath|ACC_IN|Mux1~2_combout  & 
// ((\datapath|Register_File|output[2]~6_combout ) # (\datapath|accumulador|FF2|aux~regout ))) # (!\datapath|ACC_IN|Mux1~2_combout  & (\datapath|Register_File|output[2]~6_combout  & \datapath|accumulador|FF2|aux~regout ))))

	.dataa(\controller|Alu_SW [2]),
	.datab(\datapath|ACC_IN|Mux1~2_combout ),
	.datac(\datapath|Register_File|output[2]~6_combout ),
	.datad(\datapath|accumulador|FF2|aux~regout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux1~3 .lut_mask = 16'hD668;
defparam \datapath|ACC_IN|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux1~1 (
// Equation(s):
// \datapath|ACC_IN|Mux1~1_combout  = (\datapath|ACC_IN|Mux2~1_combout ) # ((\datapath|ACC_IN|Mux1~0_combout ) # ((\datapath|ACC_IN|Mux2~2_combout  & \datapath|ACC_IN|Mux1~3_combout )))

	.dataa(\datapath|ACC_IN|Mux2~1_combout ),
	.datab(\datapath|ACC_IN|Mux1~0_combout ),
	.datac(\datapath|ACC_IN|Mux2~2_combout ),
	.datad(\datapath|ACC_IN|Mux1~3_combout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux1~1 .lut_mask = 16'hFEEE;
defparam \datapath|ACC_IN|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|accumulador|FF2|aux (
	.clk(\clk~combout ),
	.datain(\datapath|ACC_IN|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|accumulador|FF2|aux~regout ));

cycloneii_lcell_ff \datapath|Register_File|R2|FF2|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF2|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R2|FF2|aux~regout ));

cycloneii_lcell_ff \datapath|Register_File|R3|FF2|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF2|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R3|FF2|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[2]~5 (
// Equation(s):
// \datapath|Register_File|output[2]~5_combout  = (\datapath|Register_File|RD_decoder|output~0_combout  & (((\datapath|Register_File|output[0]~0_combout )))) # (!\datapath|Register_File|RD_decoder|output~0_combout  & 
// ((\datapath|Register_File|output[0]~0_combout  & (\datapath|Register_File|R2|FF2|aux~regout )) # (!\datapath|Register_File|output[0]~0_combout  & ((\datapath|Register_File|R3|FF2|aux~regout )))))

	.dataa(\datapath|Register_File|RD_decoder|output~0_combout ),
	.datab(\datapath|Register_File|R2|FF2|aux~regout ),
	.datac(\datapath|Register_File|output[0]~0_combout ),
	.datad(\datapath|Register_File|R3|FF2|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[2]~5 .lut_mask = 16'hE5E0;
defparam \datapath|Register_File|output[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R0|FF2|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF2|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R0|FF2|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[2]~6 (
// Equation(s):
// \datapath|Register_File|output[2]~6_combout  = (\datapath|Register_File|RD_decoder|output~0_combout  & ((\datapath|Register_File|output[2]~5_combout  & ((\datapath|Register_File|R0|FF2|aux~regout ))) # (!\datapath|Register_File|output[2]~5_combout  & 
// (\datapath|Register_File|R1|FF2|aux~regout )))) # (!\datapath|Register_File|RD_decoder|output~0_combout  & (((\datapath|Register_File|output[2]~5_combout ))))

	.dataa(\datapath|Register_File|R1|FF2|aux~regout ),
	.datab(\datapath|Register_File|RD_decoder|output~0_combout ),
	.datac(\datapath|Register_File|output[2]~5_combout ),
	.datad(\datapath|Register_File|R0|FF2|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[2]~6 .lut_mask = 16'hF838;
defparam \datapath|Register_File|output[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~1 (
// Equation(s):
// \datapath|ACC_IN|Mux0~1_combout  = (\controller|imm [3] & !\controller|SW_In_ACC [1])

	.dataa(\controller|imm [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|SW_In_ACC [1]),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~1 .lut_mask = 16'h00AA;
defparam \datapath|ACC_IN|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~2 (
// Equation(s):
// \datapath|ACC_IN|Mux0~2_combout  = (\controller|Alu_SW [0] & ((\datapath|alu1|subtrc|Add0|FA1|carry~0_combout ))) # (!\controller|Alu_SW [0] & (\datapath|alu1|adder|FA1|carry~0_combout ))

	.dataa(\datapath|alu1|adder|FA1|carry~0_combout ),
	.datab(\controller|Alu_SW [0]),
	.datac(\datapath|alu1|subtrc|Add0|FA1|carry~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~2 .lut_mask = 16'hE2E2;
defparam \datapath|ACC_IN|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~3 (
// Equation(s):
// \datapath|ACC_IN|Mux0~3_combout  = (\datapath|accumulador|FF2|aux~regout  & ((\datapath|ACC_IN|Mux0~2_combout ) # (\datapath|Register_File|output[2]~6_combout  $ (\controller|Alu_SW [0])))) # (!\datapath|accumulador|FF2|aux~regout  & 
// (\datapath|ACC_IN|Mux0~2_combout  & (\datapath|Register_File|output[2]~6_combout  $ (\controller|Alu_SW [0]))))

	.dataa(\datapath|accumulador|FF2|aux~regout ),
	.datab(\datapath|Register_File|output[2]~6_combout ),
	.datac(\controller|Alu_SW [0]),
	.datad(\datapath|ACC_IN|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~3 .lut_mask = 16'hBE28;
defparam \datapath|ACC_IN|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~4 (
// Equation(s):
// \datapath|ACC_IN|Mux0~4_combout  = \datapath|Register_File|output[3]~8_combout  $ (((\controller|Alu_SW [2] & \datapath|ACC_IN|Mux0~3_combout )))

	.dataa(\datapath|Register_File|output[3]~8_combout ),
	.datab(\controller|Alu_SW [2]),
	.datac(\datapath|ACC_IN|Mux0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~4 .lut_mask = 16'h6A6A;
defparam \datapath|ACC_IN|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~5 (
// Equation(s):
// \datapath|ACC_IN|Mux0~5_combout  = (\controller|Alu_SW [2] & (\datapath|accumulador|FF3|aux~regout  $ (\controller|Alu_SW [0] $ (\datapath|ACC_IN|Mux0~4_combout )))) # (!\controller|Alu_SW [2] & ((\datapath|accumulador|FF3|aux~regout  & 
// ((\controller|Alu_SW [0]) # (\datapath|ACC_IN|Mux0~4_combout ))) # (!\datapath|accumulador|FF3|aux~regout  & (\controller|Alu_SW [0] & \datapath|ACC_IN|Mux0~4_combout ))))

	.dataa(\datapath|accumulador|FF3|aux~regout ),
	.datab(\controller|Alu_SW [0]),
	.datac(\controller|Alu_SW [2]),
	.datad(\datapath|ACC_IN|Mux0~4_combout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~5 .lut_mask = 16'h9E68;
defparam \datapath|ACC_IN|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|ACC_IN|Mux0~6 (
// Equation(s):
// \datapath|ACC_IN|Mux0~6_combout  = (\datapath|ACC_IN|Mux0~0_combout ) # ((\datapath|ACC_IN|Mux0~1_combout ) # ((\datapath|ACC_IN|Mux2~2_combout  & \datapath|ACC_IN|Mux0~5_combout )))

	.dataa(\datapath|ACC_IN|Mux0~0_combout ),
	.datab(\datapath|ACC_IN|Mux0~1_combout ),
	.datac(\datapath|ACC_IN|Mux2~2_combout ),
	.datad(\datapath|ACC_IN|Mux0~5_combout ),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux0~6 .lut_mask = 16'hFEEE;
defparam \datapath|ACC_IN|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|accumulador|FF3|aux (
	.clk(\clk~combout ),
	.datain(\datapath|ACC_IN|Mux0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|accumulador|FF3|aux~regout ));

cycloneii_lcell_ff \datapath|Register_File|R1|FF3|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF3|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R1|FF3|aux~regout ));

cycloneii_lcell_ff \datapath|Register_File|R3|FF3|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF3|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R3|FF3|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[3]~7 (
// Equation(s):
// \datapath|Register_File|output[3]~7_combout  = (\datapath|Register_File|output[0]~0_combout  & (((\datapath|Register_File|RD_decoder|output~0_combout )))) # (!\datapath|Register_File|output[0]~0_combout  & 
// ((\datapath|Register_File|RD_decoder|output~0_combout  & (\datapath|Register_File|R1|FF3|aux~regout )) # (!\datapath|Register_File|RD_decoder|output~0_combout  & ((\datapath|Register_File|R3|FF3|aux~regout )))))

	.dataa(\datapath|Register_File|output[0]~0_combout ),
	.datab(\datapath|Register_File|R1|FF3|aux~regout ),
	.datac(\datapath|Register_File|RD_decoder|output~0_combout ),
	.datad(\datapath|Register_File|R3|FF3|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[3]~7 .lut_mask = 16'hE5E0;
defparam \datapath|Register_File|output[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|Register_File|R0|FF3|aux (
	.clk(\clk~combout ),
	.datain(\datapath|accumulador|FF3|aux~regout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Register_File|WR_decoder|output [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|Register_File|R0|FF3|aux~regout ));

cycloneii_lcell_comb \datapath|Register_File|output[3]~8 (
// Equation(s):
// \datapath|Register_File|output[3]~8_combout  = (\datapath|Register_File|output[0]~0_combout  & ((\datapath|Register_File|output[3]~7_combout  & ((\datapath|Register_File|R0|FF3|aux~regout ))) # (!\datapath|Register_File|output[3]~7_combout  & 
// (\datapath|Register_File|R2|FF3|aux~regout )))) # (!\datapath|Register_File|output[0]~0_combout  & (((\datapath|Register_File|output[3]~7_combout ))))

	.dataa(\datapath|Register_File|R2|FF3|aux~regout ),
	.datab(\datapath|Register_File|output[0]~0_combout ),
	.datac(\datapath|Register_File|output[3]~7_combout ),
	.datad(\datapath|Register_File|R0|FF3|aux~regout ),
	.cin(gnd),
	.combout(\datapath|Register_File|output[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Register_File|output[3]~8 .lut_mask = 16'hF838;
defparam \datapath|Register_File|output[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|IFZERO|comp_3|out_eq~0 (
// Equation(s):
// \datapath|IFZERO|comp_3|out_eq~0_combout  = (\datapath|Register_File|output[0]~2_combout ) # ((\datapath|Register_File|output[1]~4_combout ) # ((\datapath|Register_File|output[2]~6_combout ) # (\datapath|Register_File|output[3]~8_combout )))

	.dataa(\datapath|Register_File|output[0]~2_combout ),
	.datab(\datapath|Register_File|output[1]~4_combout ),
	.datac(\datapath|Register_File|output[2]~6_combout ),
	.datad(\datapath|Register_File|output[3]~8_combout ),
	.cin(gnd),
	.combout(\datapath|IFZERO|comp_3|out_eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|IFZERO|comp_3|out_eq~0 .lut_mask = 16'hFFFE;
defparam \datapath|IFZERO|comp_3|out_eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|PC[3]~0 (
// Equation(s):
// \controller|PC[3]~0_combout  = (!\controller|state.fetch~regout  & (!\controller|state.done~regout  & ((\datapath|IFZERO|comp_3|out_eq~0_combout ) # (!\controller|state.jmp_if_zero_jmp~regout ))))

	.dataa(\controller|state.fetch~regout ),
	.datab(\controller|state.done~regout ),
	.datac(\controller|state.jmp_if_zero_jmp~regout ),
	.datad(\datapath|IFZERO|comp_3|out_eq~0_combout ),
	.cin(gnd),
	.combout(\controller|PC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC[3]~0 .lut_mask = 16'h1101;
defparam \controller|PC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector3~1 (
// Equation(s):
// \controller|Selector3~1_combout  = (\controller|Selector3~0_combout ) # ((\controller|PC [0] & (!\controller|PC[3]~0_combout )) # (!\controller|PC [0] & ((\controller|state.Decod~regout ))))

	.dataa(\controller|Selector3~0_combout ),
	.datab(\controller|PC[3]~0_combout ),
	.datac(\controller|state.Decod~regout ),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector3~1 .lut_mask = 16'hBBFA;
defparam \controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|PC[0] (
	.clk(\clk~combout ),
	.datain(\controller|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [0]));

cycloneii_lcell_comb \controller|Mux6~0 (
// Equation(s):
// \controller|Mux6~0_combout  = (\controller|PC [1]) # ((\controller|PC [0] & \controller|PC [2]))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [0]),
	.datac(\controller|PC [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux6~0 .lut_mask = 16'hEAEA;
defparam \controller|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|ADDRESS[0] (
	.clk(\clk~combout ),
	.datain(\controller|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|state.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [0]));

cycloneii_lcell_comb \controller|imm[0]~0 (
// Equation(s):
// \controller|imm[0]~0_combout  = (\controller|state.Decod~regout  & (!\controller|OPCODE [0] & (!\controller|OPCODE [2] & !\controller|OPCODE [3])))

	.dataa(\controller|state.Decod~regout ),
	.datab(\controller|OPCODE [0]),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|imm[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|imm[0]~0 .lut_mask = 16'h0002;
defparam \controller|imm[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|imm[0] (
	.clk(\clk~combout ),
	.datain(\controller|ADDRESS [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|imm[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [0]));

cycloneii_lcell_comb \datapath|ACC_IN|Mux3~0 (
// Equation(s):
// \datapath|ACC_IN|Mux3~0_combout  = (\controller|SW_In_ACC [1] & (\datapath|alu1|OUPUT|Mux3~0_combout )) # (!\controller|SW_In_ACC [1] & ((\controller|imm [0])))

	.dataa(\datapath|alu1|OUPUT|Mux3~0_combout ),
	.datab(\controller|imm [0]),
	.datac(vcc),
	.datad(\controller|SW_In_ACC [1]),
	.cin(gnd),
	.combout(\datapath|ACC_IN|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|ACC_IN|Mux3~0 .lut_mask = 16'hAACC;
defparam \datapath|ACC_IN|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|accumulador|FF0|aux (
	.clk(\clk~combout ),
	.datain(\datapath|ACC_IN|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|acc_ld~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|accumulador|FF0|aux~regout ));

cycloneii_lcell_comb \controller|now_inst[0]~0 (
// Equation(s):
// \controller|now_inst[0]~0_combout  = (\controller|state.Decod~regout  & ((!\controller|OPCODE [3]) # (!\controller|OPCODE [2])))

	.dataa(\controller|state.Decod~regout ),
	.datab(vcc),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|now_inst[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|now_inst[0]~0 .lut_mask = 16'h0AAA;
defparam \controller|now_inst[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|now_inst[0] (
	.clk(\clk~combout ),
	.datain(\controller|OPCODE [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|now_inst[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|now_inst [0]));

cycloneii_lcell_comb \controller|Mux15~0 (
// Equation(s):
// \controller|Mux15~0_combout  = (\controller|OPCODE [2] & !\controller|OPCODE [3])

	.dataa(\controller|OPCODE [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux15~0 .lut_mask = 16'h00AA;
defparam \controller|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controller|now_inst[2] (
	.clk(\clk~combout ),
	.datain(\controller|Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|now_inst[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|now_inst [2]));

cycloneii_lcell_ff \controller|now_inst[3] (
	.clk(\clk~combout ),
	.datain(\controller|OPCODE [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|now_inst[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|now_inst [3]));

cycloneii_lcell_comb \bin_decoder_ones|Mux6~0 (
// Equation(s):
// \bin_decoder_ones|Mux6~0_combout  = (\datapath|accumulador|FF2|aux~regout  & (!\datapath|accumulador|FF0|aux~regout  & ((\datapath|accumulador|FF1|aux~regout ) # (!\datapath|accumulador|FF3|aux~regout )))) # (!\datapath|accumulador|FF2|aux~regout  & 
// (\datapath|accumulador|FF0|aux~regout  & (\datapath|accumulador|FF3|aux~regout  $ (!\datapath|accumulador|FF1|aux~regout ))))

	.dataa(\datapath|accumulador|FF3|aux~regout ),
	.datab(\datapath|accumulador|FF2|aux~regout ),
	.datac(\datapath|accumulador|FF1|aux~regout ),
	.datad(\datapath|accumulador|FF0|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux6~0 .lut_mask = 16'h21C4;
defparam \bin_decoder_ones|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin_decoder_ones|Mux5~0 (
// Equation(s):
// \bin_decoder_ones|Mux5~0_combout  = (\datapath|accumulador|FF2|aux~regout  & ((\datapath|accumulador|FF0|aux~regout  & (\datapath|accumulador|FF1|aux~regout  $ (!\datapath|accumulador|FF3|aux~regout ))) # (!\datapath|accumulador|FF0|aux~regout  & 
// (\datapath|accumulador|FF1|aux~regout  & !\datapath|accumulador|FF3|aux~regout ))))

	.dataa(\datapath|accumulador|FF2|aux~regout ),
	.datab(\datapath|accumulador|FF0|aux~regout ),
	.datac(\datapath|accumulador|FF1|aux~regout ),
	.datad(\datapath|accumulador|FF3|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux5~0 .lut_mask = 16'h8028;
defparam \bin_decoder_ones|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin_decoder_ones|Mux4~0 (
// Equation(s):
// \bin_decoder_ones|Mux4~0_combout  = (!\datapath|accumulador|FF0|aux~regout  & ((\datapath|accumulador|FF2|aux~regout  & (\datapath|accumulador|FF3|aux~regout  & !\datapath|accumulador|FF1|aux~regout )) # (!\datapath|accumulador|FF2|aux~regout  & 
// (!\datapath|accumulador|FF3|aux~regout  & \datapath|accumulador|FF1|aux~regout ))))

	.dataa(\datapath|accumulador|FF2|aux~regout ),
	.datab(\datapath|accumulador|FF3|aux~regout ),
	.datac(\datapath|accumulador|FF1|aux~regout ),
	.datad(\datapath|accumulador|FF0|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux4~0 .lut_mask = 16'h0018;
defparam \bin_decoder_ones|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin_decoder_ones|Mux3~0 (
// Equation(s):
// \bin_decoder_ones|Mux3~0_combout  = (\datapath|accumulador|FF0|aux~regout  & (\datapath|accumulador|FF2|aux~regout  $ (((\datapath|accumulador|FF3|aux~regout ) # (!\datapath|accumulador|FF1|aux~regout ))))) # (!\datapath|accumulador|FF0|aux~regout  & 
// (\datapath|accumulador|FF2|aux~regout  & (\datapath|accumulador|FF1|aux~regout  $ (!\datapath|accumulador|FF3|aux~regout ))))

	.dataa(\datapath|accumulador|FF1|aux~regout ),
	.datab(\datapath|accumulador|FF0|aux~regout ),
	.datac(\datapath|accumulador|FF3|aux~regout ),
	.datad(\datapath|accumulador|FF2|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux3~0 .lut_mask = 16'h29C4;
defparam \bin_decoder_ones|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin_decoder_ones|Mux2~0 (
// Equation(s):
// \bin_decoder_ones|Mux2~0_combout  = (\datapath|accumulador|FF0|aux~regout ) # ((\datapath|accumulador|FF2|aux~regout  & (\datapath|accumulador|FF1|aux~regout  $ (!\datapath|accumulador|FF3|aux~regout ))))

	.dataa(\datapath|accumulador|FF0|aux~regout ),
	.datab(\datapath|accumulador|FF2|aux~regout ),
	.datac(\datapath|accumulador|FF1|aux~regout ),
	.datad(\datapath|accumulador|FF3|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux2~0 .lut_mask = 16'hEAAE;
defparam \bin_decoder_ones|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin_decoder_ones|Mux1~0 (
// Equation(s):
// \bin_decoder_ones|Mux1~0_combout  = (\datapath|accumulador|FF3|aux~regout  & ((\datapath|accumulador|FF2|aux~regout  & (!\datapath|accumulador|FF1|aux~regout )) # (!\datapath|accumulador|FF2|aux~regout  & (\datapath|accumulador|FF1|aux~regout  & 
// \datapath|accumulador|FF0|aux~regout )))) # (!\datapath|accumulador|FF3|aux~regout  & ((\datapath|accumulador|FF2|aux~regout  & (\datapath|accumulador|FF1|aux~regout  & \datapath|accumulador|FF0|aux~regout )) # (!\datapath|accumulador|FF2|aux~regout  & 
// ((\datapath|accumulador|FF1|aux~regout ) # (\datapath|accumulador|FF0|aux~regout )))))

	.dataa(\datapath|accumulador|FF3|aux~regout ),
	.datab(\datapath|accumulador|FF2|aux~regout ),
	.datac(\datapath|accumulador|FF1|aux~regout ),
	.datad(\datapath|accumulador|FF0|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux1~0 .lut_mask = 16'h7918;
defparam \bin_decoder_ones|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin_decoder_ones|Mux0~0 (
// Equation(s):
// \bin_decoder_ones|Mux0~0_combout  = (\datapath|accumulador|FF2|aux~regout  & ((\datapath|accumulador|FF3|aux~regout ) # ((!\datapath|accumulador|FF0|aux~regout ) # (!\datapath|accumulador|FF1|aux~regout )))) # (!\datapath|accumulador|FF2|aux~regout  & 
// (\datapath|accumulador|FF3|aux~regout  $ ((\datapath|accumulador|FF1|aux~regout ))))

	.dataa(\datapath|accumulador|FF3|aux~regout ),
	.datab(\datapath|accumulador|FF2|aux~regout ),
	.datac(\datapath|accumulador|FF1|aux~regout ),
	.datad(\datapath|accumulador|FF0|aux~regout ),
	.cin(gnd),
	.combout(\bin_decoder_ones|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin_decoder_ones|Mux0~0 .lut_mask = 16'h9EDE;
defparam \bin_decoder_ones|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \bin2bcd|LessThan15~0 (
// Equation(s):
// \bin2bcd|LessThan15~0_combout  = (\datapath|accumulador|FF3|aux~regout  & ((\datapath|accumulador|FF1|aux~regout ) # (\datapath|accumulador|FF2|aux~regout )))

	.dataa(\datapath|accumulador|FF3|aux~regout ),
	.datab(\datapath|accumulador|FF1|aux~regout ),
	.datac(\datapath|accumulador|FF2|aux~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bin2bcd|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd|LessThan15~0 .lut_mask = 16'hA8A8;
defparam \bin2bcd|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \output[0]~I (
	.datain(\datapath|accumulador|FF0|aux~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .input_async_reset = "none";
defparam \output[0]~I .input_power_up = "low";
defparam \output[0]~I .input_register_mode = "none";
defparam \output[0]~I .input_sync_reset = "none";
defparam \output[0]~I .oe_async_reset = "none";
defparam \output[0]~I .oe_power_up = "low";
defparam \output[0]~I .oe_register_mode = "none";
defparam \output[0]~I .oe_sync_reset = "none";
defparam \output[0]~I .operation_mode = "output";
defparam \output[0]~I .output_async_reset = "none";
defparam \output[0]~I .output_power_up = "low";
defparam \output[0]~I .output_register_mode = "none";
defparam \output[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \output[1]~I (
	.datain(\datapath|accumulador|FF1|aux~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .input_async_reset = "none";
defparam \output[1]~I .input_power_up = "low";
defparam \output[1]~I .input_register_mode = "none";
defparam \output[1]~I .input_sync_reset = "none";
defparam \output[1]~I .oe_async_reset = "none";
defparam \output[1]~I .oe_power_up = "low";
defparam \output[1]~I .oe_register_mode = "none";
defparam \output[1]~I .oe_sync_reset = "none";
defparam \output[1]~I .operation_mode = "output";
defparam \output[1]~I .output_async_reset = "none";
defparam \output[1]~I .output_power_up = "low";
defparam \output[1]~I .output_register_mode = "none";
defparam \output[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \output[2]~I (
	.datain(\datapath|accumulador|FF2|aux~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .input_async_reset = "none";
defparam \output[2]~I .input_power_up = "low";
defparam \output[2]~I .input_register_mode = "none";
defparam \output[2]~I .input_sync_reset = "none";
defparam \output[2]~I .oe_async_reset = "none";
defparam \output[2]~I .oe_power_up = "low";
defparam \output[2]~I .oe_register_mode = "none";
defparam \output[2]~I .oe_sync_reset = "none";
defparam \output[2]~I .operation_mode = "output";
defparam \output[2]~I .output_async_reset = "none";
defparam \output[2]~I .output_power_up = "low";
defparam \output[2]~I .output_register_mode = "none";
defparam \output[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \output[3]~I (
	.datain(\datapath|accumulador|FF3|aux~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .input_async_reset = "none";
defparam \output[3]~I .input_power_up = "low";
defparam \output[3]~I .input_register_mode = "none";
defparam \output[3]~I .input_sync_reset = "none";
defparam \output[3]~I .oe_async_reset = "none";
defparam \output[3]~I .oe_power_up = "low";
defparam \output[3]~I .oe_register_mode = "none";
defparam \output[3]~I .oe_sync_reset = "none";
defparam \output[3]~I .operation_mode = "output";
defparam \output[3]~I .output_async_reset = "none";
defparam \output[3]~I .output_power_up = "low";
defparam \output[3]~I .output_register_mode = "none";
defparam \output[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[0]~I (
	.datain(\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[0]));
// synopsys translate_off
defparam \OPCdisp0[0]~I .input_async_reset = "none";
defparam \OPCdisp0[0]~I .input_power_up = "low";
defparam \OPCdisp0[0]~I .input_register_mode = "none";
defparam \OPCdisp0[0]~I .input_sync_reset = "none";
defparam \OPCdisp0[0]~I .oe_async_reset = "none";
defparam \OPCdisp0[0]~I .oe_power_up = "low";
defparam \OPCdisp0[0]~I .oe_register_mode = "none";
defparam \OPCdisp0[0]~I .oe_sync_reset = "none";
defparam \OPCdisp0[0]~I .operation_mode = "output";
defparam \OPCdisp0[0]~I .output_async_reset = "none";
defparam \OPCdisp0[0]~I .output_power_up = "low";
defparam \OPCdisp0[0]~I .output_register_mode = "none";
defparam \OPCdisp0[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[1]));
// synopsys translate_off
defparam \OPCdisp0[1]~I .input_async_reset = "none";
defparam \OPCdisp0[1]~I .input_power_up = "low";
defparam \OPCdisp0[1]~I .input_register_mode = "none";
defparam \OPCdisp0[1]~I .input_sync_reset = "none";
defparam \OPCdisp0[1]~I .oe_async_reset = "none";
defparam \OPCdisp0[1]~I .oe_power_up = "low";
defparam \OPCdisp0[1]~I .oe_register_mode = "none";
defparam \OPCdisp0[1]~I .oe_sync_reset = "none";
defparam \OPCdisp0[1]~I .operation_mode = "output";
defparam \OPCdisp0[1]~I .output_async_reset = "none";
defparam \OPCdisp0[1]~I .output_power_up = "low";
defparam \OPCdisp0[1]~I .output_register_mode = "none";
defparam \OPCdisp0[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[2]));
// synopsys translate_off
defparam \OPCdisp0[2]~I .input_async_reset = "none";
defparam \OPCdisp0[2]~I .input_power_up = "low";
defparam \OPCdisp0[2]~I .input_register_mode = "none";
defparam \OPCdisp0[2]~I .input_sync_reset = "none";
defparam \OPCdisp0[2]~I .oe_async_reset = "none";
defparam \OPCdisp0[2]~I .oe_power_up = "low";
defparam \OPCdisp0[2]~I .oe_register_mode = "none";
defparam \OPCdisp0[2]~I .oe_sync_reset = "none";
defparam \OPCdisp0[2]~I .operation_mode = "output";
defparam \OPCdisp0[2]~I .output_async_reset = "none";
defparam \OPCdisp0[2]~I .output_power_up = "low";
defparam \OPCdisp0[2]~I .output_register_mode = "none";
defparam \OPCdisp0[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[3]~I (
	.datain(\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[3]));
// synopsys translate_off
defparam \OPCdisp0[3]~I .input_async_reset = "none";
defparam \OPCdisp0[3]~I .input_power_up = "low";
defparam \OPCdisp0[3]~I .input_register_mode = "none";
defparam \OPCdisp0[3]~I .input_sync_reset = "none";
defparam \OPCdisp0[3]~I .oe_async_reset = "none";
defparam \OPCdisp0[3]~I .oe_power_up = "low";
defparam \OPCdisp0[3]~I .oe_register_mode = "none";
defparam \OPCdisp0[3]~I .oe_sync_reset = "none";
defparam \OPCdisp0[3]~I .operation_mode = "output";
defparam \OPCdisp0[3]~I .output_async_reset = "none";
defparam \OPCdisp0[3]~I .output_power_up = "low";
defparam \OPCdisp0[3]~I .output_register_mode = "none";
defparam \OPCdisp0[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[4]~I (
	.datain(\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[4]));
// synopsys translate_off
defparam \OPCdisp0[4]~I .input_async_reset = "none";
defparam \OPCdisp0[4]~I .input_power_up = "low";
defparam \OPCdisp0[4]~I .input_register_mode = "none";
defparam \OPCdisp0[4]~I .input_sync_reset = "none";
defparam \OPCdisp0[4]~I .oe_async_reset = "none";
defparam \OPCdisp0[4]~I .oe_power_up = "low";
defparam \OPCdisp0[4]~I .oe_register_mode = "none";
defparam \OPCdisp0[4]~I .oe_sync_reset = "none";
defparam \OPCdisp0[4]~I .operation_mode = "output";
defparam \OPCdisp0[4]~I .output_async_reset = "none";
defparam \OPCdisp0[4]~I .output_power_up = "low";
defparam \OPCdisp0[4]~I .output_register_mode = "none";
defparam \OPCdisp0[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[5]~I (
	.datain(\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[5]));
// synopsys translate_off
defparam \OPCdisp0[5]~I .input_async_reset = "none";
defparam \OPCdisp0[5]~I .input_power_up = "low";
defparam \OPCdisp0[5]~I .input_register_mode = "none";
defparam \OPCdisp0[5]~I .input_sync_reset = "none";
defparam \OPCdisp0[5]~I .oe_async_reset = "none";
defparam \OPCdisp0[5]~I .oe_power_up = "low";
defparam \OPCdisp0[5]~I .oe_register_mode = "none";
defparam \OPCdisp0[5]~I .oe_sync_reset = "none";
defparam \OPCdisp0[5]~I .operation_mode = "output";
defparam \OPCdisp0[5]~I .output_async_reset = "none";
defparam \OPCdisp0[5]~I .output_power_up = "low";
defparam \OPCdisp0[5]~I .output_register_mode = "none";
defparam \OPCdisp0[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp0[6]));
// synopsys translate_off
defparam \OPCdisp0[6]~I .input_async_reset = "none";
defparam \OPCdisp0[6]~I .input_power_up = "low";
defparam \OPCdisp0[6]~I .input_register_mode = "none";
defparam \OPCdisp0[6]~I .input_sync_reset = "none";
defparam \OPCdisp0[6]~I .oe_async_reset = "none";
defparam \OPCdisp0[6]~I .oe_power_up = "low";
defparam \OPCdisp0[6]~I .oe_register_mode = "none";
defparam \OPCdisp0[6]~I .oe_sync_reset = "none";
defparam \OPCdisp0[6]~I .operation_mode = "output";
defparam \OPCdisp0[6]~I .output_async_reset = "none";
defparam \OPCdisp0[6]~I .output_power_up = "low";
defparam \OPCdisp0[6]~I .output_register_mode = "none";
defparam \OPCdisp0[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[0]~I (
	.datain(!\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[0]));
// synopsys translate_off
defparam \OPCdisp1[0]~I .input_async_reset = "none";
defparam \OPCdisp1[0]~I .input_power_up = "low";
defparam \OPCdisp1[0]~I .input_register_mode = "none";
defparam \OPCdisp1[0]~I .input_sync_reset = "none";
defparam \OPCdisp1[0]~I .oe_async_reset = "none";
defparam \OPCdisp1[0]~I .oe_power_up = "low";
defparam \OPCdisp1[0]~I .oe_register_mode = "none";
defparam \OPCdisp1[0]~I .oe_sync_reset = "none";
defparam \OPCdisp1[0]~I .operation_mode = "output";
defparam \OPCdisp1[0]~I .output_async_reset = "none";
defparam \OPCdisp1[0]~I .output_power_up = "low";
defparam \OPCdisp1[0]~I .output_register_mode = "none";
defparam \OPCdisp1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[1]));
// synopsys translate_off
defparam \OPCdisp1[1]~I .input_async_reset = "none";
defparam \OPCdisp1[1]~I .input_power_up = "low";
defparam \OPCdisp1[1]~I .input_register_mode = "none";
defparam \OPCdisp1[1]~I .input_sync_reset = "none";
defparam \OPCdisp1[1]~I .oe_async_reset = "none";
defparam \OPCdisp1[1]~I .oe_power_up = "low";
defparam \OPCdisp1[1]~I .oe_register_mode = "none";
defparam \OPCdisp1[1]~I .oe_sync_reset = "none";
defparam \OPCdisp1[1]~I .operation_mode = "output";
defparam \OPCdisp1[1]~I .output_async_reset = "none";
defparam \OPCdisp1[1]~I .output_power_up = "low";
defparam \OPCdisp1[1]~I .output_register_mode = "none";
defparam \OPCdisp1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[2]));
// synopsys translate_off
defparam \OPCdisp1[2]~I .input_async_reset = "none";
defparam \OPCdisp1[2]~I .input_power_up = "low";
defparam \OPCdisp1[2]~I .input_register_mode = "none";
defparam \OPCdisp1[2]~I .input_sync_reset = "none";
defparam \OPCdisp1[2]~I .oe_async_reset = "none";
defparam \OPCdisp1[2]~I .oe_power_up = "low";
defparam \OPCdisp1[2]~I .oe_register_mode = "none";
defparam \OPCdisp1[2]~I .oe_sync_reset = "none";
defparam \OPCdisp1[2]~I .operation_mode = "output";
defparam \OPCdisp1[2]~I .output_async_reset = "none";
defparam \OPCdisp1[2]~I .output_power_up = "low";
defparam \OPCdisp1[2]~I .output_register_mode = "none";
defparam \OPCdisp1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[3]~I (
	.datain(!\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[3]));
// synopsys translate_off
defparam \OPCdisp1[3]~I .input_async_reset = "none";
defparam \OPCdisp1[3]~I .input_power_up = "low";
defparam \OPCdisp1[3]~I .input_register_mode = "none";
defparam \OPCdisp1[3]~I .input_sync_reset = "none";
defparam \OPCdisp1[3]~I .oe_async_reset = "none";
defparam \OPCdisp1[3]~I .oe_power_up = "low";
defparam \OPCdisp1[3]~I .oe_register_mode = "none";
defparam \OPCdisp1[3]~I .oe_sync_reset = "none";
defparam \OPCdisp1[3]~I .operation_mode = "output";
defparam \OPCdisp1[3]~I .output_async_reset = "none";
defparam \OPCdisp1[3]~I .output_power_up = "low";
defparam \OPCdisp1[3]~I .output_register_mode = "none";
defparam \OPCdisp1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[4]~I (
	.datain(!\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[4]));
// synopsys translate_off
defparam \OPCdisp1[4]~I .input_async_reset = "none";
defparam \OPCdisp1[4]~I .input_power_up = "low";
defparam \OPCdisp1[4]~I .input_register_mode = "none";
defparam \OPCdisp1[4]~I .input_sync_reset = "none";
defparam \OPCdisp1[4]~I .oe_async_reset = "none";
defparam \OPCdisp1[4]~I .oe_power_up = "low";
defparam \OPCdisp1[4]~I .oe_register_mode = "none";
defparam \OPCdisp1[4]~I .oe_sync_reset = "none";
defparam \OPCdisp1[4]~I .operation_mode = "output";
defparam \OPCdisp1[4]~I .output_async_reset = "none";
defparam \OPCdisp1[4]~I .output_power_up = "low";
defparam \OPCdisp1[4]~I .output_register_mode = "none";
defparam \OPCdisp1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[5]~I (
	.datain(!\controller|now_inst [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[5]));
// synopsys translate_off
defparam \OPCdisp1[5]~I .input_async_reset = "none";
defparam \OPCdisp1[5]~I .input_power_up = "low";
defparam \OPCdisp1[5]~I .input_register_mode = "none";
defparam \OPCdisp1[5]~I .input_sync_reset = "none";
defparam \OPCdisp1[5]~I .oe_async_reset = "none";
defparam \OPCdisp1[5]~I .oe_power_up = "low";
defparam \OPCdisp1[5]~I .oe_register_mode = "none";
defparam \OPCdisp1[5]~I .oe_sync_reset = "none";
defparam \OPCdisp1[5]~I .operation_mode = "output";
defparam \OPCdisp1[5]~I .output_async_reset = "none";
defparam \OPCdisp1[5]~I .output_power_up = "low";
defparam \OPCdisp1[5]~I .output_register_mode = "none";
defparam \OPCdisp1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp1[6]));
// synopsys translate_off
defparam \OPCdisp1[6]~I .input_async_reset = "none";
defparam \OPCdisp1[6]~I .input_power_up = "low";
defparam \OPCdisp1[6]~I .input_register_mode = "none";
defparam \OPCdisp1[6]~I .input_sync_reset = "none";
defparam \OPCdisp1[6]~I .oe_async_reset = "none";
defparam \OPCdisp1[6]~I .oe_power_up = "low";
defparam \OPCdisp1[6]~I .oe_register_mode = "none";
defparam \OPCdisp1[6]~I .oe_sync_reset = "none";
defparam \OPCdisp1[6]~I .operation_mode = "output";
defparam \OPCdisp1[6]~I .output_async_reset = "none";
defparam \OPCdisp1[6]~I .output_power_up = "low";
defparam \OPCdisp1[6]~I .output_register_mode = "none";
defparam \OPCdisp1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[0]~I (
	.datain(\controller|now_inst [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[0]));
// synopsys translate_off
defparam \OPCdisp2[0]~I .input_async_reset = "none";
defparam \OPCdisp2[0]~I .input_power_up = "low";
defparam \OPCdisp2[0]~I .input_register_mode = "none";
defparam \OPCdisp2[0]~I .input_sync_reset = "none";
defparam \OPCdisp2[0]~I .oe_async_reset = "none";
defparam \OPCdisp2[0]~I .oe_power_up = "low";
defparam \OPCdisp2[0]~I .oe_register_mode = "none";
defparam \OPCdisp2[0]~I .oe_sync_reset = "none";
defparam \OPCdisp2[0]~I .operation_mode = "output";
defparam \OPCdisp2[0]~I .output_async_reset = "none";
defparam \OPCdisp2[0]~I .output_power_up = "low";
defparam \OPCdisp2[0]~I .output_register_mode = "none";
defparam \OPCdisp2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[1]));
// synopsys translate_off
defparam \OPCdisp2[1]~I .input_async_reset = "none";
defparam \OPCdisp2[1]~I .input_power_up = "low";
defparam \OPCdisp2[1]~I .input_register_mode = "none";
defparam \OPCdisp2[1]~I .input_sync_reset = "none";
defparam \OPCdisp2[1]~I .oe_async_reset = "none";
defparam \OPCdisp2[1]~I .oe_power_up = "low";
defparam \OPCdisp2[1]~I .oe_register_mode = "none";
defparam \OPCdisp2[1]~I .oe_sync_reset = "none";
defparam \OPCdisp2[1]~I .operation_mode = "output";
defparam \OPCdisp2[1]~I .output_async_reset = "none";
defparam \OPCdisp2[1]~I .output_power_up = "low";
defparam \OPCdisp2[1]~I .output_register_mode = "none";
defparam \OPCdisp2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[2]));
// synopsys translate_off
defparam \OPCdisp2[2]~I .input_async_reset = "none";
defparam \OPCdisp2[2]~I .input_power_up = "low";
defparam \OPCdisp2[2]~I .input_register_mode = "none";
defparam \OPCdisp2[2]~I .input_sync_reset = "none";
defparam \OPCdisp2[2]~I .oe_async_reset = "none";
defparam \OPCdisp2[2]~I .oe_power_up = "low";
defparam \OPCdisp2[2]~I .oe_register_mode = "none";
defparam \OPCdisp2[2]~I .oe_sync_reset = "none";
defparam \OPCdisp2[2]~I .operation_mode = "output";
defparam \OPCdisp2[2]~I .output_async_reset = "none";
defparam \OPCdisp2[2]~I .output_power_up = "low";
defparam \OPCdisp2[2]~I .output_register_mode = "none";
defparam \OPCdisp2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[3]~I (
	.datain(\controller|now_inst [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[3]));
// synopsys translate_off
defparam \OPCdisp2[3]~I .input_async_reset = "none";
defparam \OPCdisp2[3]~I .input_power_up = "low";
defparam \OPCdisp2[3]~I .input_register_mode = "none";
defparam \OPCdisp2[3]~I .input_sync_reset = "none";
defparam \OPCdisp2[3]~I .oe_async_reset = "none";
defparam \OPCdisp2[3]~I .oe_power_up = "low";
defparam \OPCdisp2[3]~I .oe_register_mode = "none";
defparam \OPCdisp2[3]~I .oe_sync_reset = "none";
defparam \OPCdisp2[3]~I .operation_mode = "output";
defparam \OPCdisp2[3]~I .output_async_reset = "none";
defparam \OPCdisp2[3]~I .output_power_up = "low";
defparam \OPCdisp2[3]~I .output_register_mode = "none";
defparam \OPCdisp2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[4]~I (
	.datain(\controller|now_inst [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[4]));
// synopsys translate_off
defparam \OPCdisp2[4]~I .input_async_reset = "none";
defparam \OPCdisp2[4]~I .input_power_up = "low";
defparam \OPCdisp2[4]~I .input_register_mode = "none";
defparam \OPCdisp2[4]~I .input_sync_reset = "none";
defparam \OPCdisp2[4]~I .oe_async_reset = "none";
defparam \OPCdisp2[4]~I .oe_power_up = "low";
defparam \OPCdisp2[4]~I .oe_register_mode = "none";
defparam \OPCdisp2[4]~I .oe_sync_reset = "none";
defparam \OPCdisp2[4]~I .operation_mode = "output";
defparam \OPCdisp2[4]~I .output_async_reset = "none";
defparam \OPCdisp2[4]~I .output_power_up = "low";
defparam \OPCdisp2[4]~I .output_register_mode = "none";
defparam \OPCdisp2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[5]~I (
	.datain(\controller|now_inst [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[5]));
// synopsys translate_off
defparam \OPCdisp2[5]~I .input_async_reset = "none";
defparam \OPCdisp2[5]~I .input_power_up = "low";
defparam \OPCdisp2[5]~I .input_register_mode = "none";
defparam \OPCdisp2[5]~I .input_sync_reset = "none";
defparam \OPCdisp2[5]~I .oe_async_reset = "none";
defparam \OPCdisp2[5]~I .oe_power_up = "low";
defparam \OPCdisp2[5]~I .oe_register_mode = "none";
defparam \OPCdisp2[5]~I .oe_sync_reset = "none";
defparam \OPCdisp2[5]~I .operation_mode = "output";
defparam \OPCdisp2[5]~I .output_async_reset = "none";
defparam \OPCdisp2[5]~I .output_power_up = "low";
defparam \OPCdisp2[5]~I .output_register_mode = "none";
defparam \OPCdisp2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp2[6]));
// synopsys translate_off
defparam \OPCdisp2[6]~I .input_async_reset = "none";
defparam \OPCdisp2[6]~I .input_power_up = "low";
defparam \OPCdisp2[6]~I .input_register_mode = "none";
defparam \OPCdisp2[6]~I .input_sync_reset = "none";
defparam \OPCdisp2[6]~I .oe_async_reset = "none";
defparam \OPCdisp2[6]~I .oe_power_up = "low";
defparam \OPCdisp2[6]~I .oe_register_mode = "none";
defparam \OPCdisp2[6]~I .oe_sync_reset = "none";
defparam \OPCdisp2[6]~I .operation_mode = "output";
defparam \OPCdisp2[6]~I .output_async_reset = "none";
defparam \OPCdisp2[6]~I .output_power_up = "low";
defparam \OPCdisp2[6]~I .output_register_mode = "none";
defparam \OPCdisp2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[0]~I (
	.datain(\controller|now_inst [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[0]));
// synopsys translate_off
defparam \OPCdisp3[0]~I .input_async_reset = "none";
defparam \OPCdisp3[0]~I .input_power_up = "low";
defparam \OPCdisp3[0]~I .input_register_mode = "none";
defparam \OPCdisp3[0]~I .input_sync_reset = "none";
defparam \OPCdisp3[0]~I .oe_async_reset = "none";
defparam \OPCdisp3[0]~I .oe_power_up = "low";
defparam \OPCdisp3[0]~I .oe_register_mode = "none";
defparam \OPCdisp3[0]~I .oe_sync_reset = "none";
defparam \OPCdisp3[0]~I .operation_mode = "output";
defparam \OPCdisp3[0]~I .output_async_reset = "none";
defparam \OPCdisp3[0]~I .output_power_up = "low";
defparam \OPCdisp3[0]~I .output_register_mode = "none";
defparam \OPCdisp3[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[1]));
// synopsys translate_off
defparam \OPCdisp3[1]~I .input_async_reset = "none";
defparam \OPCdisp3[1]~I .input_power_up = "low";
defparam \OPCdisp3[1]~I .input_register_mode = "none";
defparam \OPCdisp3[1]~I .input_sync_reset = "none";
defparam \OPCdisp3[1]~I .oe_async_reset = "none";
defparam \OPCdisp3[1]~I .oe_power_up = "low";
defparam \OPCdisp3[1]~I .oe_register_mode = "none";
defparam \OPCdisp3[1]~I .oe_sync_reset = "none";
defparam \OPCdisp3[1]~I .operation_mode = "output";
defparam \OPCdisp3[1]~I .output_async_reset = "none";
defparam \OPCdisp3[1]~I .output_power_up = "low";
defparam \OPCdisp3[1]~I .output_register_mode = "none";
defparam \OPCdisp3[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[2]));
// synopsys translate_off
defparam \OPCdisp3[2]~I .input_async_reset = "none";
defparam \OPCdisp3[2]~I .input_power_up = "low";
defparam \OPCdisp3[2]~I .input_register_mode = "none";
defparam \OPCdisp3[2]~I .input_sync_reset = "none";
defparam \OPCdisp3[2]~I .oe_async_reset = "none";
defparam \OPCdisp3[2]~I .oe_power_up = "low";
defparam \OPCdisp3[2]~I .oe_register_mode = "none";
defparam \OPCdisp3[2]~I .oe_sync_reset = "none";
defparam \OPCdisp3[2]~I .operation_mode = "output";
defparam \OPCdisp3[2]~I .output_async_reset = "none";
defparam \OPCdisp3[2]~I .output_power_up = "low";
defparam \OPCdisp3[2]~I .output_register_mode = "none";
defparam \OPCdisp3[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[3]~I (
	.datain(\controller|now_inst [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[3]));
// synopsys translate_off
defparam \OPCdisp3[3]~I .input_async_reset = "none";
defparam \OPCdisp3[3]~I .input_power_up = "low";
defparam \OPCdisp3[3]~I .input_register_mode = "none";
defparam \OPCdisp3[3]~I .input_sync_reset = "none";
defparam \OPCdisp3[3]~I .oe_async_reset = "none";
defparam \OPCdisp3[3]~I .oe_power_up = "low";
defparam \OPCdisp3[3]~I .oe_register_mode = "none";
defparam \OPCdisp3[3]~I .oe_sync_reset = "none";
defparam \OPCdisp3[3]~I .operation_mode = "output";
defparam \OPCdisp3[3]~I .output_async_reset = "none";
defparam \OPCdisp3[3]~I .output_power_up = "low";
defparam \OPCdisp3[3]~I .output_register_mode = "none";
defparam \OPCdisp3[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[4]~I (
	.datain(\controller|now_inst [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[4]));
// synopsys translate_off
defparam \OPCdisp3[4]~I .input_async_reset = "none";
defparam \OPCdisp3[4]~I .input_power_up = "low";
defparam \OPCdisp3[4]~I .input_register_mode = "none";
defparam \OPCdisp3[4]~I .input_sync_reset = "none";
defparam \OPCdisp3[4]~I .oe_async_reset = "none";
defparam \OPCdisp3[4]~I .oe_power_up = "low";
defparam \OPCdisp3[4]~I .oe_register_mode = "none";
defparam \OPCdisp3[4]~I .oe_sync_reset = "none";
defparam \OPCdisp3[4]~I .operation_mode = "output";
defparam \OPCdisp3[4]~I .output_async_reset = "none";
defparam \OPCdisp3[4]~I .output_power_up = "low";
defparam \OPCdisp3[4]~I .output_register_mode = "none";
defparam \OPCdisp3[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[5]~I (
	.datain(\controller|now_inst [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[5]));
// synopsys translate_off
defparam \OPCdisp3[5]~I .input_async_reset = "none";
defparam \OPCdisp3[5]~I .input_power_up = "low";
defparam \OPCdisp3[5]~I .input_register_mode = "none";
defparam \OPCdisp3[5]~I .input_sync_reset = "none";
defparam \OPCdisp3[5]~I .oe_async_reset = "none";
defparam \OPCdisp3[5]~I .oe_power_up = "low";
defparam \OPCdisp3[5]~I .oe_register_mode = "none";
defparam \OPCdisp3[5]~I .oe_sync_reset = "none";
defparam \OPCdisp3[5]~I .operation_mode = "output";
defparam \OPCdisp3[5]~I .output_async_reset = "none";
defparam \OPCdisp3[5]~I .output_power_up = "low";
defparam \OPCdisp3[5]~I .output_register_mode = "none";
defparam \OPCdisp3[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \OPCdisp3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCdisp3[6]));
// synopsys translate_off
defparam \OPCdisp3[6]~I .input_async_reset = "none";
defparam \OPCdisp3[6]~I .input_power_up = "low";
defparam \OPCdisp3[6]~I .input_register_mode = "none";
defparam \OPCdisp3[6]~I .input_sync_reset = "none";
defparam \OPCdisp3[6]~I .oe_async_reset = "none";
defparam \OPCdisp3[6]~I .oe_power_up = "low";
defparam \OPCdisp3[6]~I .oe_register_mode = "none";
defparam \OPCdisp3[6]~I .oe_sync_reset = "none";
defparam \OPCdisp3[6]~I .operation_mode = "output";
defparam \OPCdisp3[6]~I .output_async_reset = "none";
defparam \OPCdisp3[6]~I .output_power_up = "low";
defparam \OPCdisp3[6]~I .output_register_mode = "none";
defparam \OPCdisp3[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[0]~I (
	.datain(\bin_decoder_ones|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[0]));
// synopsys translate_off
defparam \display0[0]~I .input_async_reset = "none";
defparam \display0[0]~I .input_power_up = "low";
defparam \display0[0]~I .input_register_mode = "none";
defparam \display0[0]~I .input_sync_reset = "none";
defparam \display0[0]~I .oe_async_reset = "none";
defparam \display0[0]~I .oe_power_up = "low";
defparam \display0[0]~I .oe_register_mode = "none";
defparam \display0[0]~I .oe_sync_reset = "none";
defparam \display0[0]~I .operation_mode = "output";
defparam \display0[0]~I .output_async_reset = "none";
defparam \display0[0]~I .output_power_up = "low";
defparam \display0[0]~I .output_register_mode = "none";
defparam \display0[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[1]~I (
	.datain(\bin_decoder_ones|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[1]));
// synopsys translate_off
defparam \display0[1]~I .input_async_reset = "none";
defparam \display0[1]~I .input_power_up = "low";
defparam \display0[1]~I .input_register_mode = "none";
defparam \display0[1]~I .input_sync_reset = "none";
defparam \display0[1]~I .oe_async_reset = "none";
defparam \display0[1]~I .oe_power_up = "low";
defparam \display0[1]~I .oe_register_mode = "none";
defparam \display0[1]~I .oe_sync_reset = "none";
defparam \display0[1]~I .operation_mode = "output";
defparam \display0[1]~I .output_async_reset = "none";
defparam \display0[1]~I .output_power_up = "low";
defparam \display0[1]~I .output_register_mode = "none";
defparam \display0[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[2]~I (
	.datain(\bin_decoder_ones|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[2]));
// synopsys translate_off
defparam \display0[2]~I .input_async_reset = "none";
defparam \display0[2]~I .input_power_up = "low";
defparam \display0[2]~I .input_register_mode = "none";
defparam \display0[2]~I .input_sync_reset = "none";
defparam \display0[2]~I .oe_async_reset = "none";
defparam \display0[2]~I .oe_power_up = "low";
defparam \display0[2]~I .oe_register_mode = "none";
defparam \display0[2]~I .oe_sync_reset = "none";
defparam \display0[2]~I .operation_mode = "output";
defparam \display0[2]~I .output_async_reset = "none";
defparam \display0[2]~I .output_power_up = "low";
defparam \display0[2]~I .output_register_mode = "none";
defparam \display0[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[3]~I (
	.datain(\bin_decoder_ones|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[3]));
// synopsys translate_off
defparam \display0[3]~I .input_async_reset = "none";
defparam \display0[3]~I .input_power_up = "low";
defparam \display0[3]~I .input_register_mode = "none";
defparam \display0[3]~I .input_sync_reset = "none";
defparam \display0[3]~I .oe_async_reset = "none";
defparam \display0[3]~I .oe_power_up = "low";
defparam \display0[3]~I .oe_register_mode = "none";
defparam \display0[3]~I .oe_sync_reset = "none";
defparam \display0[3]~I .operation_mode = "output";
defparam \display0[3]~I .output_async_reset = "none";
defparam \display0[3]~I .output_power_up = "low";
defparam \display0[3]~I .output_register_mode = "none";
defparam \display0[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[4]~I (
	.datain(\bin_decoder_ones|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[4]));
// synopsys translate_off
defparam \display0[4]~I .input_async_reset = "none";
defparam \display0[4]~I .input_power_up = "low";
defparam \display0[4]~I .input_register_mode = "none";
defparam \display0[4]~I .input_sync_reset = "none";
defparam \display0[4]~I .oe_async_reset = "none";
defparam \display0[4]~I .oe_power_up = "low";
defparam \display0[4]~I .oe_register_mode = "none";
defparam \display0[4]~I .oe_sync_reset = "none";
defparam \display0[4]~I .operation_mode = "output";
defparam \display0[4]~I .output_async_reset = "none";
defparam \display0[4]~I .output_power_up = "low";
defparam \display0[4]~I .output_register_mode = "none";
defparam \display0[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[5]~I (
	.datain(\bin_decoder_ones|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[5]));
// synopsys translate_off
defparam \display0[5]~I .input_async_reset = "none";
defparam \display0[5]~I .input_power_up = "low";
defparam \display0[5]~I .input_register_mode = "none";
defparam \display0[5]~I .input_sync_reset = "none";
defparam \display0[5]~I .oe_async_reset = "none";
defparam \display0[5]~I .oe_power_up = "low";
defparam \display0[5]~I .oe_register_mode = "none";
defparam \display0[5]~I .oe_sync_reset = "none";
defparam \display0[5]~I .operation_mode = "output";
defparam \display0[5]~I .output_async_reset = "none";
defparam \display0[5]~I .output_power_up = "low";
defparam \display0[5]~I .output_register_mode = "none";
defparam \display0[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display0[6]~I (
	.datain(!\bin_decoder_ones|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display0[6]));
// synopsys translate_off
defparam \display0[6]~I .input_async_reset = "none";
defparam \display0[6]~I .input_power_up = "low";
defparam \display0[6]~I .input_register_mode = "none";
defparam \display0[6]~I .input_sync_reset = "none";
defparam \display0[6]~I .oe_async_reset = "none";
defparam \display0[6]~I .oe_power_up = "low";
defparam \display0[6]~I .oe_register_mode = "none";
defparam \display0[6]~I .oe_sync_reset = "none";
defparam \display0[6]~I .operation_mode = "output";
defparam \display0[6]~I .output_async_reset = "none";
defparam \display0[6]~I .output_power_up = "low";
defparam \display0[6]~I .output_register_mode = "none";
defparam \display0[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[0]~I (
	.datain(\bin2bcd|LessThan15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[0]));
// synopsys translate_off
defparam \display1[0]~I .input_async_reset = "none";
defparam \display1[0]~I .input_power_up = "low";
defparam \display1[0]~I .input_register_mode = "none";
defparam \display1[0]~I .input_sync_reset = "none";
defparam \display1[0]~I .oe_async_reset = "none";
defparam \display1[0]~I .oe_power_up = "low";
defparam \display1[0]~I .oe_register_mode = "none";
defparam \display1[0]~I .oe_sync_reset = "none";
defparam \display1[0]~I .operation_mode = "output";
defparam \display1[0]~I .output_async_reset = "none";
defparam \display1[0]~I .output_power_up = "low";
defparam \display1[0]~I .output_register_mode = "none";
defparam \display1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[1]));
// synopsys translate_off
defparam \display1[1]~I .input_async_reset = "none";
defparam \display1[1]~I .input_power_up = "low";
defparam \display1[1]~I .input_register_mode = "none";
defparam \display1[1]~I .input_sync_reset = "none";
defparam \display1[1]~I .oe_async_reset = "none";
defparam \display1[1]~I .oe_power_up = "low";
defparam \display1[1]~I .oe_register_mode = "none";
defparam \display1[1]~I .oe_sync_reset = "none";
defparam \display1[1]~I .operation_mode = "output";
defparam \display1[1]~I .output_async_reset = "none";
defparam \display1[1]~I .output_power_up = "low";
defparam \display1[1]~I .output_register_mode = "none";
defparam \display1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[2]));
// synopsys translate_off
defparam \display1[2]~I .input_async_reset = "none";
defparam \display1[2]~I .input_power_up = "low";
defparam \display1[2]~I .input_register_mode = "none";
defparam \display1[2]~I .input_sync_reset = "none";
defparam \display1[2]~I .oe_async_reset = "none";
defparam \display1[2]~I .oe_power_up = "low";
defparam \display1[2]~I .oe_register_mode = "none";
defparam \display1[2]~I .oe_sync_reset = "none";
defparam \display1[2]~I .operation_mode = "output";
defparam \display1[2]~I .output_async_reset = "none";
defparam \display1[2]~I .output_power_up = "low";
defparam \display1[2]~I .output_register_mode = "none";
defparam \display1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[3]~I (
	.datain(\bin2bcd|LessThan15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[3]));
// synopsys translate_off
defparam \display1[3]~I .input_async_reset = "none";
defparam \display1[3]~I .input_power_up = "low";
defparam \display1[3]~I .input_register_mode = "none";
defparam \display1[3]~I .input_sync_reset = "none";
defparam \display1[3]~I .oe_async_reset = "none";
defparam \display1[3]~I .oe_power_up = "low";
defparam \display1[3]~I .oe_register_mode = "none";
defparam \display1[3]~I .oe_sync_reset = "none";
defparam \display1[3]~I .operation_mode = "output";
defparam \display1[3]~I .output_async_reset = "none";
defparam \display1[3]~I .output_power_up = "low";
defparam \display1[3]~I .output_register_mode = "none";
defparam \display1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[4]~I (
	.datain(\bin2bcd|LessThan15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[4]));
// synopsys translate_off
defparam \display1[4]~I .input_async_reset = "none";
defparam \display1[4]~I .input_power_up = "low";
defparam \display1[4]~I .input_register_mode = "none";
defparam \display1[4]~I .input_sync_reset = "none";
defparam \display1[4]~I .oe_async_reset = "none";
defparam \display1[4]~I .oe_power_up = "low";
defparam \display1[4]~I .oe_register_mode = "none";
defparam \display1[4]~I .oe_sync_reset = "none";
defparam \display1[4]~I .operation_mode = "output";
defparam \display1[4]~I .output_async_reset = "none";
defparam \display1[4]~I .output_power_up = "low";
defparam \display1[4]~I .output_register_mode = "none";
defparam \display1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[5]~I (
	.datain(\bin2bcd|LessThan15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[5]));
// synopsys translate_off
defparam \display1[5]~I .input_async_reset = "none";
defparam \display1[5]~I .input_power_up = "low";
defparam \display1[5]~I .input_register_mode = "none";
defparam \display1[5]~I .input_sync_reset = "none";
defparam \display1[5]~I .oe_async_reset = "none";
defparam \display1[5]~I .oe_power_up = "low";
defparam \display1[5]~I .oe_register_mode = "none";
defparam \display1[5]~I .oe_sync_reset = "none";
defparam \display1[5]~I .operation_mode = "output";
defparam \display1[5]~I .output_async_reset = "none";
defparam \display1[5]~I .output_power_up = "low";
defparam \display1[5]~I .output_register_mode = "none";
defparam \display1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \display1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(display1[6]));
// synopsys translate_off
defparam \display1[6]~I .input_async_reset = "none";
defparam \display1[6]~I .input_power_up = "low";
defparam \display1[6]~I .input_register_mode = "none";
defparam \display1[6]~I .input_sync_reset = "none";
defparam \display1[6]~I .oe_async_reset = "none";
defparam \display1[6]~I .oe_power_up = "low";
defparam \display1[6]~I .oe_register_mode = "none";
defparam \display1[6]~I .oe_sync_reset = "none";
defparam \display1[6]~I .operation_mode = "output";
defparam \display1[6]~I .output_async_reset = "none";
defparam \display1[6]~I .output_power_up = "low";
defparam \display1[6]~I .output_register_mode = "none";
defparam \display1[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
