<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>tqphyreg.h source code [netbsd/sys/dev/mii/tqphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/tqphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='tqphyreg.h.html'>tqphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: tqphyreg.h,v 1.4 2005/12/11 12:22:42 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 Soren S. Jorvang.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions, and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="17">17</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="19">19</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="20">20</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="21">21</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="22">22</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="23">23</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="24">24</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="25">25</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_TQPHYREG_H_">_DEV_MII_TQPHYREG_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_TQPHYREG_H_" data-ref="_M/_DEV_MII_TQPHYREG_H_">_DEV_MII_TQPHYREG_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * TDK TSC78Q2120 PHY registers</i></td></tr>
<tr><th id="34">34</th><td><i> *</i></td></tr>
<tr><th id="35">35</th><td><i> * Documentation available at <a href="http://www.tsc.tdk.com/lan/78Q2120.pdf">http://www.tsc.tdk.com/lan/78Q2120.pdf</a> .</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/*</i></td></tr>
<tr><th id="39">39</th><td><i> * <a href="http://cesdis.gsfc.nasa.gov/linux/misc/100mbps.html">http://cesdis.gsfc.nasa.gov/linux/misc/100mbps.html</a> has this to say:</i></td></tr>
<tr><th id="40">40</th><td><i> *</i></td></tr>
<tr><th id="41">41</th><td><i> * TDK Semiconductor (formerly Silicon Systems) 78Q2120 (10/100) and 78Q2121</i></td></tr>
<tr><th id="42">42</th><td><i> * (100Mbps only) MII transceivers. The first PHY available which worked at</i></td></tr>
<tr><th id="43">43</th><td><i> * both 5.0 and 3.3V. Used on the 3Com 3c574 and Ositech products. The OUI</i></td></tr>
<tr><th id="44">44</th><td><i> * is 00:c0:39, models 20 and 21.  Warning: The older revision 3 part has</i></td></tr>
<tr><th id="45">45</th><td><i> * several bugs. It always responds to MDIO address 0, and has clear-only</i></td></tr>
<tr><th id="46">46</th><td><i> * semantics for the capability-advertise registers. The current (3/99)</i></td></tr>
<tr><th id="47">47</th><td><i> * revision 11 part, shipping since 8/98, has reportedly fixed these problems.</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MII_TQPHY_VENDOR" data-ref="_M/MII_TQPHY_VENDOR">MII_TQPHY_VENDOR</dfn>	0x10	/* Vendor specific register */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/VENDOR_RPTR" data-ref="_M/VENDOR_RPTR">VENDOR_RPTR</dfn>		0x8000	/* Repeater mode */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/VENDOR_INTLEVEL" data-ref="_M/VENDOR_INTLEVEL">VENDOR_INTLEVEL</dfn>		0x4000	/* INTR pin level */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/VENDOR_RSVD1" data-ref="_M/VENDOR_RSVD1">VENDOR_RSVD1</dfn>		0x2000	/* Reserved */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/VENDOR_TXHIM" data-ref="_M/VENDOR_TXHIM">VENDOR_TXHIM</dfn>		0x1000	/* Transmit high impedance */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/VENDOR_SEQTESTINHIBIT" data-ref="_M/VENDOR_SEQTESTINHIBIT">VENDOR_SEQTESTINHIBIT</dfn>	0x0800	/* Disables 10baseT SQE testing */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/VENDOR_10BT_LOOPBACK" data-ref="_M/VENDOR_10BT_LOOPBACK">VENDOR_10BT_LOOPBACK</dfn>	0x0400	/* 10baseT natural loopback */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/VENDOR_GPIO1_DAT" data-ref="_M/VENDOR_GPIO1_DAT">VENDOR_GPIO1_DAT</dfn>	0x0200	/* General purpose I/O 1 data */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/VENDOR_GPIO1_DIR" data-ref="_M/VENDOR_GPIO1_DIR">VENDOR_GPIO1_DIR</dfn>	0x0100	/* General purpose I/O 1 direction */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/VENDOR_GPIO0_DAT" data-ref="_M/VENDOR_GPIO0_DAT">VENDOR_GPIO0_DAT</dfn>	0x0080	/* General purpose I/O 0 data */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/VENDOR_GPIO0_DIR" data-ref="_M/VENDOR_GPIO0_DIR">VENDOR_GPIO0_DIR</dfn>	0x0040	/* General purpose I/O 0 direction */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/VENDOR_APOL" data-ref="_M/VENDOR_APOL">VENDOR_APOL</dfn>		0x0020	/* Auto polarity */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/VENDOR_RVSPOL" data-ref="_M/VENDOR_RVSPOL">VENDOR_RVSPOL</dfn>		0x0010	/* Reverse polarity */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/VENDOR_RSVD2" data-ref="_M/VENDOR_RSVD2">VENDOR_RSVD2</dfn>		0x0008	/* Reserved (must be zero) */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/VENDOR_RSVD3" data-ref="_M/VENDOR_RSVD3">VENDOR_RSVD3</dfn>		0x0004	/* Reserved (must be zero) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/VENDOR_PCSBP" data-ref="_M/VENDOR_PCSBP">VENDOR_PCSBP</dfn>		0x0002	/* PCS bypass */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/VENDOR_RXCC" data-ref="_M/VENDOR_RXCC">VENDOR_RXCC</dfn>		0x0001	/* Receive clock control */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MII_TQPHY_INTR" data-ref="_M/MII_TQPHY_INTR">MII_TQPHY_INTR</dfn>		0x11	/* Interrupt control/status register */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/INTR_JABBER_IE" data-ref="_M/INTR_JABBER_IE">INTR_JABBER_IE</dfn>		0x8000	/* Jabber interrupt enable */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/INTR_RXER_IE" data-ref="_M/INTR_RXER_IE">INTR_RXER_IE</dfn>		0x4000	/* Receive error enable */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/INTR_PRX_IE" data-ref="_M/INTR_PRX_IE">INTR_PRX_IE</dfn>		0x2000	/* Page received enable */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/INTR_PFD_IE" data-ref="_M/INTR_PFD_IE">INTR_PFD_IE</dfn>		0x1000	/* Parallel detect fault enable */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/INTR_LPACK_IE" data-ref="_M/INTR_LPACK_IE">INTR_LPACK_IE</dfn>		0x0800	/* Link partner ack. enable */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/INTR_LSCHG_IE" data-ref="_M/INTR_LSCHG_IE">INTR_LSCHG_IE</dfn>		0x0400	/* Link status change enable */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/INTR_RFAULT_IE" data-ref="_M/INTR_RFAULT_IE">INTR_RFAULT_IE</dfn>		0x0200	/* Remote fault enable */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/INTR_ANEGCOMP_IE" data-ref="_M/INTR_ANEGCOMP_IE">INTR_ANEGCOMP_IE</dfn>	0x0100	/* Autonegotiation complete enable */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/INTR_JABBER_INT" data-ref="_M/INTR_JABBER_INT">INTR_JABBER_INT</dfn>		0x0080	/* Jabber interrupt */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/INTR_RXER_INT" data-ref="_M/INTR_RXER_INT">INTR_RXER_INT</dfn>		0x0040	/* Receive error interrupt */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/INTR_PRX_INT" data-ref="_M/INTR_PRX_INT">INTR_PRX_INT</dfn>		0x0020	/* Page receive interrupt */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/INTR_PDF_INT" data-ref="_M/INTR_PDF_INT">INTR_PDF_INT</dfn>		0x0010	/* Parallel detect fault interrupt */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/INTR_LPACK_INT" data-ref="_M/INTR_LPACK_INT">INTR_LPACK_INT</dfn>		0x0008	/* Link partner ack. interrupt */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/INTR_LSCHG_INT" data-ref="_M/INTR_LSCHG_INT">INTR_LSCHG_INT</dfn>		0x0004	/* Link status change interrupt */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/INTR_RFAULT_INT" data-ref="_M/INTR_RFAULT_INT">INTR_RFAULT_INT</dfn>		0x0002	/* Remote fault interrupt */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/INTR_ANEGCOMP_INT" data-ref="_M/INTR_ANEGCOMP_INT">INTR_ANEGCOMP_INT</dfn>	0x0001	/* Autonegotiation complete interrupt */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MII_TQPHY_DIAG" data-ref="_M/MII_TQPHY_DIAG">MII_TQPHY_DIAG</dfn>		0x12	/* Diagnostic register */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DIAG_ANEGF" data-ref="_M/DIAG_ANEGF">DIAG_ANEGF</dfn>		0x1000	/* Autonegotiation fail */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/DIAG_DPLX" data-ref="_M/DIAG_DPLX">DIAG_DPLX</dfn>		0x0800	/* Duplex (half/full) */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/DIAG_RATE" data-ref="_M/DIAG_RATE">DIAG_RATE</dfn>		0x0400	/* Rate (10/100) */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/DIAG_RXPASS" data-ref="_M/DIAG_RXPASS">DIAG_RXPASS</dfn>		0x0200	/* Receive pass */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/DIAG_RXLOCK" data-ref="_M/DIAG_RXLOCK">DIAG_RXLOCK</dfn>		0x0100	/* Receive lock */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="29">endif</span> /* _DEV_MII_TQPHYREG_H_ */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='tqphy.c.html'>netbsd/sys/dev/mii/tqphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
