{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540153794947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540153794949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 23:29:54 2018 " "Processing started: Sun Oct 21 23:29:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540153794949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540153794949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barrel_shifter -c barrel_shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off barrel_shifter -c barrel_shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540153794949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1540153795297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540153795408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540153795408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540153795430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540153795430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_mips " "Elaborating entity \"alu_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540153795518 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(61) " "Verilog HDL Case Statement warning at alu.v(61): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1540153795582 "|alu_mips"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_result alu.v(48) " "Verilog HDL Always Construct warning at alu.v(48): inferring latch(es) for variable \"out_result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540153795582 "|alu_mips"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_res alu.v(48) " "Verilog HDL Always Construct warning at alu.v(48): inferring latch(es) for variable \"tmp_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540153795582 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[0\] alu.v(48) " "Inferred latch for \"out_result\[0\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795582 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[1\] alu.v(48) " "Inferred latch for \"out_result\[1\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[2\] alu.v(48) " "Inferred latch for \"out_result\[2\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[3\] alu.v(48) " "Inferred latch for \"out_result\[3\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[4\] alu.v(48) " "Inferred latch for \"out_result\[4\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[5\] alu.v(48) " "Inferred latch for \"out_result\[5\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[6\] alu.v(48) " "Inferred latch for \"out_result\[6\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[7\] alu.v(48) " "Inferred latch for \"out_result\[7\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[8\] alu.v(48) " "Inferred latch for \"out_result\[8\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[9\] alu.v(48) " "Inferred latch for \"out_result\[9\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795583 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[10\] alu.v(48) " "Inferred latch for \"out_result\[10\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[11\] alu.v(48) " "Inferred latch for \"out_result\[11\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[12\] alu.v(48) " "Inferred latch for \"out_result\[12\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[13\] alu.v(48) " "Inferred latch for \"out_result\[13\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[14\] alu.v(48) " "Inferred latch for \"out_result\[14\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[15\] alu.v(48) " "Inferred latch for \"out_result\[15\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[16\] alu.v(48) " "Inferred latch for \"out_result\[16\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[17\] alu.v(48) " "Inferred latch for \"out_result\[17\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[18\] alu.v(48) " "Inferred latch for \"out_result\[18\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[19\] alu.v(48) " "Inferred latch for \"out_result\[19\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[20\] alu.v(48) " "Inferred latch for \"out_result\[20\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795584 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[21\] alu.v(48) " "Inferred latch for \"out_result\[21\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[22\] alu.v(48) " "Inferred latch for \"out_result\[22\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[23\] alu.v(48) " "Inferred latch for \"out_result\[23\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[24\] alu.v(48) " "Inferred latch for \"out_result\[24\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[25\] alu.v(48) " "Inferred latch for \"out_result\[25\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[26\] alu.v(48) " "Inferred latch for \"out_result\[26\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[27\] alu.v(48) " "Inferred latch for \"out_result\[27\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[28\] alu.v(48) " "Inferred latch for \"out_result\[28\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[29\] alu.v(48) " "Inferred latch for \"out_result\[29\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[30\] alu.v(48) " "Inferred latch for \"out_result\[30\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[31\] alu.v(48) " "Inferred latch for \"out_result\[31\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153795585 "|alu_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter barrel_shifter:shifter_obj " "Elaborating entity \"barrel_shifter\" for hierarchy \"barrel_shifter:shifter_obj\"" {  } { { "alu.v" "shifter_obj" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540153795591 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "barrel_shifter.v(30) " "Verilog HDL Case Statement warning at barrel_shifter.v(30): incomplete case statement has no default case item" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1540153796025 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out barrel_shifter.v(30) " "Verilog HDL Always Construct warning at barrel_shifter.v(30): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540153796026 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_ barrel_shifter.v(30) " "Verilog HDL Always Construct warning at barrel_shifter.v(30): inferring latch(es) for variable \"cnt_\", which holds its previous value in one or more paths through the always construct" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540153796027 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] barrel_shifter.v(30) " "Inferred latch for \"out\[0\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796212 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] barrel_shifter.v(30) " "Inferred latch for \"out\[1\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796213 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] barrel_shifter.v(30) " "Inferred latch for \"out\[2\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796214 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] barrel_shifter.v(30) " "Inferred latch for \"out\[3\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796215 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] barrel_shifter.v(30) " "Inferred latch for \"out\[4\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796216 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] barrel_shifter.v(30) " "Inferred latch for \"out\[5\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796217 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] barrel_shifter.v(30) " "Inferred latch for \"out\[6\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796217 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] barrel_shifter.v(30) " "Inferred latch for \"out\[7\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796218 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] barrel_shifter.v(30) " "Inferred latch for \"out\[8\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796219 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] barrel_shifter.v(30) " "Inferred latch for \"out\[9\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796220 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] barrel_shifter.v(30) " "Inferred latch for \"out\[10\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796221 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] barrel_shifter.v(30) " "Inferred latch for \"out\[11\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796222 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] barrel_shifter.v(30) " "Inferred latch for \"out\[12\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796223 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] barrel_shifter.v(30) " "Inferred latch for \"out\[13\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796224 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] barrel_shifter.v(30) " "Inferred latch for \"out\[14\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796224 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] barrel_shifter.v(30) " "Inferred latch for \"out\[15\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796225 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] barrel_shifter.v(30) " "Inferred latch for \"out\[16\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796226 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] barrel_shifter.v(30) " "Inferred latch for \"out\[17\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796227 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] barrel_shifter.v(30) " "Inferred latch for \"out\[18\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796228 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] barrel_shifter.v(30) " "Inferred latch for \"out\[19\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796229 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] barrel_shifter.v(30) " "Inferred latch for \"out\[20\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796229 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] barrel_shifter.v(30) " "Inferred latch for \"out\[21\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796230 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] barrel_shifter.v(30) " "Inferred latch for \"out\[22\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796231 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] barrel_shifter.v(30) " "Inferred latch for \"out\[23\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796232 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] barrel_shifter.v(30) " "Inferred latch for \"out\[24\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796233 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] barrel_shifter.v(30) " "Inferred latch for \"out\[25\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796234 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] barrel_shifter.v(30) " "Inferred latch for \"out\[26\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796235 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] barrel_shifter.v(30) " "Inferred latch for \"out\[27\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796235 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] barrel_shifter.v(30) " "Inferred latch for \"out\[28\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796236 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] barrel_shifter.v(30) " "Inferred latch for \"out\[29\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796237 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] barrel_shifter.v(30) " "Inferred latch for \"out\[30\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796238 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] barrel_shifter.v(30) " "Inferred latch for \"out\[31\]\" at barrel_shifter.v(30)" {  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153796239 "|alu_mips|barrel_shifter:shifter_obj"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[0\]\$latch " "Latch out_result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799818 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[1\]\$latch " "Latch out_result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799818 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[2\]\$latch " "Latch out_result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799818 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[3\]\$latch " "Latch out_result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799818 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[4\]\$latch " "Latch out_result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799818 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[5\]\$latch " "Latch out_result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799818 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[6\]\$latch " "Latch out_result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[7\]\$latch " "Latch out_result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[8\]\$latch " "Latch out_result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[9\]\$latch " "Latch out_result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[10\]\$latch " "Latch out_result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[11\]\$latch " "Latch out_result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[12\]\$latch " "Latch out_result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[13\]\$latch " "Latch out_result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799819 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[14\]\$latch " "Latch out_result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[15\]\$latch " "Latch out_result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[16\]\$latch " "Latch out_result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[17\]\$latch " "Latch out_result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[18\]\$latch " "Latch out_result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[19\]\$latch " "Latch out_result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[20\]\$latch " "Latch out_result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[21\]\$latch " "Latch out_result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799820 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[22\]\$latch " "Latch out_result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[23\]\$latch " "Latch out_result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[24\]\$latch " "Latch out_result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[25\]\$latch " "Latch out_result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[26\]\$latch " "Latch out_result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[27\]\$latch " "Latch out_result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[28\]\$latch " "Latch out_result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[29\]\$latch " "Latch out_result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799821 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[30\]\$latch " "Latch out_result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_result\[31\]\$latch " "Latch out_result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_1\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_1\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[0\] " "Latch barrel_shifter:shifter_obj\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[1\] " "Latch barrel_shifter:shifter_obj\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[2\] " "Latch barrel_shifter:shifter_obj\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[3\] " "Latch barrel_shifter:shifter_obj\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[4\] " "Latch barrel_shifter:shifter_obj\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799822 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[5\] " "Latch barrel_shifter:shifter_obj\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[6\] " "Latch barrel_shifter:shifter_obj\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[7\] " "Latch barrel_shifter:shifter_obj\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[8\] " "Latch barrel_shifter:shifter_obj\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[9\] " "Latch barrel_shifter:shifter_obj\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[10\] " "Latch barrel_shifter:shifter_obj\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[11\] " "Latch barrel_shifter:shifter_obj\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[12\] " "Latch barrel_shifter:shifter_obj\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799823 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[13\] " "Latch barrel_shifter:shifter_obj\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[14\] " "Latch barrel_shifter:shifter_obj\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[15\] " "Latch barrel_shifter:shifter_obj\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[16\] " "Latch barrel_shifter:shifter_obj\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[17\] " "Latch barrel_shifter:shifter_obj\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[18\] " "Latch barrel_shifter:shifter_obj\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[19\] " "Latch barrel_shifter:shifter_obj\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799824 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[20\] " "Latch barrel_shifter:shifter_obj\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[21\] " "Latch barrel_shifter:shifter_obj\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[22\] " "Latch barrel_shifter:shifter_obj\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[23\] " "Latch barrel_shifter:shifter_obj\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[24\] " "Latch barrel_shifter:shifter_obj\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[25\] " "Latch barrel_shifter:shifter_obj\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[26\] " "Latch barrel_shifter:shifter_obj\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799825 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[27\] " "Latch barrel_shifter:shifter_obj\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[1\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[1\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799826 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[28\] " "Latch barrel_shifter:shifter_obj\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799826 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[29\] " "Latch barrel_shifter:shifter_obj\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799826 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[30\] " "Latch barrel_shifter:shifter_obj\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799826 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barrel_shifter:shifter_obj\|out\[31\] " "Latch barrel_shifter:shifter_obj\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_op_type_2\[0\] " "Ports D and ENA on the latch are fed by the same signal in_op_type_2\[0\]" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540153799826 ""}  } { { "barrel_shifter.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/barrel_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540153799826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540153808921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540153808921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2975 " "Implemented 2975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540153810336 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540153810336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2873 " "Implemented 2873 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540153810336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540153810336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540153810352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 21 23:30:10 2018 " "Processing ended: Sun Oct 21 23:30:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540153810352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540153810352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540153810352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540153810352 ""}
