<def f='llvm/llvm/include/llvm/CodeGen/PBQPRAConstraint.h' l='37' ll='44'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/PBQPRAConstraint.h' l='50' c='llvm::PBQPRAConstraintList'/>
<size>8</size>
<doc f='llvm/llvm/include/llvm/CodeGen/PBQPRAConstraint.h' l='35'>/// Abstract base for classes implementing PBQP register allocation
///        constraints (e.g. Spill-costs, interference, coalescing).</doc>
<fun r='_ZN4llvm16PBQPRAConstraintD1Ev'/>
<fun r='_ZN4llvm16PBQPRAConstraint5applyERNS_4PBQP8RegAlloc11PBQPRAGraphE'/>
<fun r='_ZN4llvm16PBQPRAConstraint6anchorEv'/>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='191' c='(anonymousnamespace)::SpillCosts'/>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='215' c='(anonymousnamespace)::Interference'/>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='436' c='(anonymousnamespace)::Coalescing'/>
<fun r='_ZN4llvm16PBQPRAConstraintD1Ev'/>
<fun r='_ZN4llvm16PBQPRAConstraint6anchorEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.h' l='20' c='llvm::A57ChainingConstraint'/>
