   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,6
  10              	 .eabi_attribute 34,0
  11              	 .eabi_attribute 18,4
  12              	 .code 16
  13              	 .file "system_XMC1400.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .global SystemCoreClock
  18              	 .section .no_init,"aw",%progbits
  19              	 .align 2
  22              	SystemCoreClock:
  23 0000 00000000 	 .space 4
  24              	 .section .text.SystemInit,"ax",%progbits
  25              	 .align 2
  26              	 .weak SystemInit
  27              	 .code 16
  28              	 .thumb_func
  30              	SystemInit:
  31              	.LFB42:
  32              	 .file 1 "../Startup/system_XMC1400.c"
   1:../Startup/system_XMC1400.c **** /**************************************************************************************************
   2:../Startup/system_XMC1400.c ****  * @file     system_XMC1400.c
   3:../Startup/system_XMC1400.c ****  * @brief    Device specific initialization for the XMC1400-Series according to CMSIS
   4:../Startup/system_XMC1400.c ****  * @version  V1.10
   5:../Startup/system_XMC1400.c ****  * @date     02 Feb 2021
   6:../Startup/system_XMC1400.c ****  *
   7:../Startup/system_XMC1400.c ****  * @cond
   8:../Startup/system_XMC1400.c ****  **************************************************************************************************
   9:../Startup/system_XMC1400.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:../Startup/system_XMC1400.c ****  * All rights reserved.                        
  11:../Startup/system_XMC1400.c ****  *                                             
  12:../Startup/system_XMC1400.c ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:../Startup/system_XMC1400.c ****  * 
  14:../Startup/system_XMC1400.c ****  * Permission is hereby granted, free of charge, to any person or organization
  15:../Startup/system_XMC1400.c ****  * obtaining a copy of the software and accompanying documentation covered by
  16:../Startup/system_XMC1400.c ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:../Startup/system_XMC1400.c ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:../Startup/system_XMC1400.c ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:../Startup/system_XMC1400.c ****  * do so, all subject to the following:
  20:../Startup/system_XMC1400.c ****  * 
  21:../Startup/system_XMC1400.c ****  * The copyright notices in the Software and this entire statement, including
  22:../Startup/system_XMC1400.c ****  * the above license grant, this restriction and the following disclaimer,
  23:../Startup/system_XMC1400.c ****  * must be included in all copies of the Software, in whole or in part, and
  24:../Startup/system_XMC1400.c ****  * all derivative works of the Software, unless such copies or derivative
  25:../Startup/system_XMC1400.c ****  * works are solely in the form of machine-executable object code generated by
  26:../Startup/system_XMC1400.c ****  * a source language processor.
  27:../Startup/system_XMC1400.c ****  * 
  28:../Startup/system_XMC1400.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:../Startup/system_XMC1400.c ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:../Startup/system_XMC1400.c ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:../Startup/system_XMC1400.c ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:../Startup/system_XMC1400.c ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:../Startup/system_XMC1400.c ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:../Startup/system_XMC1400.c ****  * DEALINGS IN THE SOFTWARE.
  35:../Startup/system_XMC1400.c ****  *                                                                              
  36:../Startup/system_XMC1400.c ****  * To improve the quality of the software, users are encouraged to share 
  37:../Startup/system_XMC1400.c ****  * modifications, enhancements or bug fixes with Infineon Technologies AG 
  38:../Startup/system_XMC1400.c ****  * at XMCSupport@infineon.com.
  39:../Startup/system_XMC1400.c ****  **************************************************************************************************
  40:../Startup/system_XMC1400.c ****  *
  41:../Startup/system_XMC1400.c ****  * *************************** Change history ********************************
  42:../Startup/system_XMC1400.c ****  * V1.0, 03 Sep 2015, JFT : Initial version
  43:../Startup/system_XMC1400.c ****  *                          MCLK = 48MHz, PCLK = 96MHz
  44:../Startup/system_XMC1400.c ****  * V1.1, 09 Dec 2015, JFT : Enable prefetch unit
  45:../Startup/system_XMC1400.c ****  * V1.2, 19 Jun 2017, Rely on cmsis_compiler.h instead of defining __WEAK
  46:../Startup/system_XMC1400.c ****  *                    Added support for ARM Compiler 6 (armclang) 
  47:../Startup/system_XMC1400.c ****  * V1.3, 20 Jun 2018, Fixed OSC_HP oscillator watchdog result detection in startup
  48:../Startup/system_XMC1400.c ****  *                    Added wait time for RTC_XTAL oscillator startup time ~5s
  49:../Startup/system_XMC1400.c ****  * V1.4, 29 Oct 2018, Fix variable location of SystemCoreClock for ARMCC compiler
  50:../Startup/system_XMC1400.c ****  * V1.5, 20 Mar 2019, Fix clock initialization if external XTAL is used (clock watchdog issue, see 
  51:../Startup/system_XMC1400.c ****  *                    Added DISABLE_WAIT_RTC_XTAL_OSC_STARTUP preprocessor guard:
  52:../Startup/system_XMC1400.c ****  *                      The RTC_XTAL can be used as clock source for RTC or as reference for DCO1 c
  53:../Startup/system_XMC1400.c ****  *                      In both cases if no wait is done in the startup after enabling the RTC_XTAL
  54:../Startup/system_XMC1400.c ****  *                      the RTC_Enable() or the calibration will stall the MCU until the oscillator
  55:../Startup/system_XMC1400.c ****  *
  56:../Startup/system_XMC1400.c ****  * V1.6, 04 June 2019, Sync. code of SystemCoreClockSetup() to XMC_SCU_CLOCK_Init() in xmc1_scu.c
  57:../Startup/system_XMC1400.c ****  * V1.7, 02 Dec 2019, Fix including device header file following the convention: angle brackets are
  58:../Startup/system_XMC1400.c ****  * V1.8, 03 Mar 2020, Fix seeting of ANAOSCHPCTRL accoring to OSC_CM.D001 in errata
  59:../Startup/system_XMC1400.c ****  * V1.9, 13 Nov 2020, Added options to disable/enable the OSC_HP/LP. 
  60:../Startup/system_XMC1400.c ****  * V1.10,02 Feb 2021, Fix to support OSCHP_MODE_DIRECT. 
  61:../Startup/system_XMC1400.c ****  *
  62:../Startup/system_XMC1400.c ****  * @endcond
  63:../Startup/system_XMC1400.c ****  */
  64:../Startup/system_XMC1400.c **** 
  65:../Startup/system_XMC1400.c **** /*******************************************************************************
  66:../Startup/system_XMC1400.c ****  * HEADER FILES
  67:../Startup/system_XMC1400.c ****  *******************************************************************************/
  68:../Startup/system_XMC1400.c **** 
  69:../Startup/system_XMC1400.c **** #include "XMC1400.h"
  70:../Startup/system_XMC1400.c **** #include "system_XMC1400.h"
  71:../Startup/system_XMC1400.c **** 
  72:../Startup/system_XMC1400.c **** /*******************************************************************************
  73:../Startup/system_XMC1400.c ****  * MACROS
  74:../Startup/system_XMC1400.c ****  *******************************************************************************/
  75:../Startup/system_XMC1400.c **** #define DCO1_FREQUENCY (48000000U)
  76:../Startup/system_XMC1400.c **** 
  77:../Startup/system_XMC1400.c **** /*
  78:../Startup/system_XMC1400.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  79:../Startup/system_XMC1400.c **** */
  80:../Startup/system_XMC1400.c **** 
  81:../Startup/system_XMC1400.c **** /*
  82:../Startup/system_XMC1400.c **** // <h> Clock configuration
  83:../Startup/system_XMC1400.c **** */
  84:../Startup/system_XMC1400.c **** 
  85:../Startup/system_XMC1400.c **** /*
  86:../Startup/system_XMC1400.c **** //    <o> External crystal frequency [Hz]
  87:../Startup/system_XMC1400.c **** //       <8000000=> 8MHz
  88:../Startup/system_XMC1400.c **** //       <12000000=> 12MHz
  89:../Startup/system_XMC1400.c **** //       <16000000=> 16MHz
  90:../Startup/system_XMC1400.c **** //       <20000000=> 20MHz
  91:../Startup/system_XMC1400.c **** //    <i> Defines external crystal frequency
  92:../Startup/system_XMC1400.c **** //    <i> Default: 20MHz
  93:../Startup/system_XMC1400.c **** */
  94:../Startup/system_XMC1400.c **** #define OSCHP_FREQUENCY (20000000U)
  95:../Startup/system_XMC1400.c **** 
  96:../Startup/system_XMC1400.c **** /*
  97:../Startup/system_XMC1400.c **** //    <o> DCLK clock source selection
  98:../Startup/system_XMC1400.c **** //       <0=> Internal oscillator DCO1 (48MHz)
  99:../Startup/system_XMC1400.c **** //       <1=> External crystal oscillator
 100:../Startup/system_XMC1400.c **** //    <i> Default: Internal oscillator DCO1 (48MHz)
 101:../Startup/system_XMC1400.c **** */
 102:../Startup/system_XMC1400.c **** #define DCLK_CLOCK_SRC 0
 103:../Startup/system_XMC1400.c **** #define DCLK_CLOCK_SRC_DCO1 0
 104:../Startup/system_XMC1400.c **** #define DCLK_CLOCK_SRC_EXT_XTAL 1
 105:../Startup/system_XMC1400.c **** 
 106:../Startup/system_XMC1400.c **** /*
 107:../Startup/system_XMC1400.c **** //    <o> OSCHP external oscillator mode
 108:../Startup/system_XMC1400.c **** //       <0=> Crystal mode
 109:../Startup/system_XMC1400.c **** //       <1=> External clock direct input mode
 110:../Startup/system_XMC1400.c **** //       <2=> Power down
 111:../Startup/system_XMC1400.c **** //    <i> Default: Power down
 112:../Startup/system_XMC1400.c **** */
 113:../Startup/system_XMC1400.c **** #define OSCHP_MODE 2
 114:../Startup/system_XMC1400.c **** #define OSCHP_MODE_XTAL 0
 115:../Startup/system_XMC1400.c **** #define OSCHP_MODE_DIRECT 1
 116:../Startup/system_XMC1400.c **** #define OSCHP_MODE_POWER_DOWN 2
 117:../Startup/system_XMC1400.c **** 
 118:../Startup/system_XMC1400.c **** /*
 119:../Startup/system_XMC1400.c **** //    <o> OSCLP external oscillator mode
 120:../Startup/system_XMC1400.c **** //       <0=> Oscillator mode
 121:../Startup/system_XMC1400.c **** //       <2=> Power down
 122:../Startup/system_XMC1400.c **** //    <i> Default: Power down
 123:../Startup/system_XMC1400.c **** */
 124:../Startup/system_XMC1400.c **** #define OSCLP_MODE 2
 125:../Startup/system_XMC1400.c **** #define OSCLP_MODE_XTAL 0
 126:../Startup/system_XMC1400.c **** #define OSCLP_MODE_POWER_DOWN 2
 127:../Startup/system_XMC1400.c **** 
 128:../Startup/system_XMC1400.c **** /*
 129:../Startup/system_XMC1400.c **** //    <o> RTC clock source selection
 130:../Startup/system_XMC1400.c **** //       <0=> Internal oscillator DCO2 (32768Hz)
 131:../Startup/system_XMC1400.c **** //       <5=> External crystal oscillator
 132:../Startup/system_XMC1400.c **** //    <i> Default: Internal oscillator DCO2 (32768Hz)
 133:../Startup/system_XMC1400.c **** */
 134:../Startup/system_XMC1400.c **** #define RTC_CLOCK_SRC 0
 135:../Startup/system_XMC1400.c **** #define RTC_CLOCK_SRC_DCO2 0
 136:../Startup/system_XMC1400.c **** #define RTC_CLOCK_SRC_EXT_XTAL 5
 137:../Startup/system_XMC1400.c **** /*
 138:../Startup/system_XMC1400.c **** //    <o> PCLK clock source selection
 139:../Startup/system_XMC1400.c **** //       <0=> MCLK
 140:../Startup/system_XMC1400.c **** //       <1=> 2xMCLK
 141:../Startup/system_XMC1400.c **** //    <i> Default: 2xMCLK
 142:../Startup/system_XMC1400.c **** */
 143:../Startup/system_XMC1400.c **** #define PCLK_CLOCK_SRC 1
 144:../Startup/system_XMC1400.c **** #define PCLK_CLOCK_SRC_MCLK 0
 145:../Startup/system_XMC1400.c **** #define PCLK_CLOCK_SRC_2XMCLK 1
 146:../Startup/system_XMC1400.c **** 
 147:../Startup/system_XMC1400.c **** 
 148:../Startup/system_XMC1400.c **** #if (DCLK_CLOCK_SRC == DCLK_CLOCK_SRC_EXT_XTAL) && (OSCHP_MODE == OSCHP_MODE_POWER_DOWN)
 149:../Startup/system_XMC1400.c **** #error Selected OSC_HP as DCLK clock source but OSC_HP is disabled
 150:../Startup/system_XMC1400.c **** #endif
 151:../Startup/system_XMC1400.c **** 
 152:../Startup/system_XMC1400.c **** #if (RTC_CLOCK_SRC == RTC_CLOCK_SRC_EXT_XTAL) && (OSCLP_MODE == OSCLP_MODE_POWER_DOWN)
 153:../Startup/system_XMC1400.c **** #error Selected OSC_LP as RTC clock source but OSC_LP is disabled
 154:../Startup/system_XMC1400.c **** #endif
 155:../Startup/system_XMC1400.c **** 
 156:../Startup/system_XMC1400.c **** /*
 157:../Startup/system_XMC1400.c **** //-------- <<< end of configuration section >>> ------------------
 158:../Startup/system_XMC1400.c **** */
 159:../Startup/system_XMC1400.c **** 
 160:../Startup/system_XMC1400.c **** /*******************************************************************************
 161:../Startup/system_XMC1400.c ****  * GLOBAL VARIABLES
 162:../Startup/system_XMC1400.c ****  *******************************************************************************/
 163:../Startup/system_XMC1400.c **** 
 164:../Startup/system_XMC1400.c **** #if defined ( __CC_ARM )
 165:../Startup/system_XMC1400.c **** uint32_t SystemCoreClock __attribute__((at(0x20003FFC)));
 166:../Startup/system_XMC1400.c **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 167:../Startup/system_XMC1400.c **** uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x20003FFC")));
 168:../Startup/system_XMC1400.c **** #elif defined ( __ICCARM__ )
 169:../Startup/system_XMC1400.c **** __no_init uint32_t SystemCoreClock;
 170:../Startup/system_XMC1400.c **** #elif defined ( __GNUC__ )
 171:../Startup/system_XMC1400.c **** uint32_t SystemCoreClock __attribute__((section(".no_init")));
 172:../Startup/system_XMC1400.c **** #elif defined ( __TASKING__ )
 173:../Startup/system_XMC1400.c **** uint32_t SystemCoreClock __at( 0x20003FFC );
 174:../Startup/system_XMC1400.c **** #endif
 175:../Startup/system_XMC1400.c **** 
 176:../Startup/system_XMC1400.c **** /*******************************************************************************
 177:../Startup/system_XMC1400.c ****  * LOCAL FUNCTIONS
 178:../Startup/system_XMC1400.c ****  *******************************************************************************/
 179:../Startup/system_XMC1400.c **** #if (OSCHP_MODE != OSCHP_MODE_POWER_DOWN) || ((OSCLP_MODE != OSCLP_MODE_POWER_DOWN) && (!defined(DI
 180:../Startup/system_XMC1400.c **** __STATIC_FORCEINLINE void delay(uint32_t cycles)
 181:../Startup/system_XMC1400.c **** {
 182:../Startup/system_XMC1400.c ****   while(--cycles > 0)
 183:../Startup/system_XMC1400.c ****   {
 184:../Startup/system_XMC1400.c ****     __NOP();
 185:../Startup/system_XMC1400.c ****   }
 186:../Startup/system_XMC1400.c **** }
 187:../Startup/system_XMC1400.c **** #endif
 188:../Startup/system_XMC1400.c **** 
 189:../Startup/system_XMC1400.c **** /*******************************************************************************
 190:../Startup/system_XMC1400.c ****  * API IMPLEMENTATION
 191:../Startup/system_XMC1400.c ****  *******************************************************************************/
 192:../Startup/system_XMC1400.c **** 
 193:../Startup/system_XMC1400.c **** __WEAK void SystemInit(void)
 194:../Startup/system_XMC1400.c **** {
  33              	 .loc 1 194 0
  34              	 .cfi_startproc
  35 0000 80B5     	 push {r7,lr}
  36              	.LCFI0:
  37              	 .cfi_def_cfa_offset 8
  38              	 .cfi_offset 7,-8
  39              	 .cfi_offset 14,-4
  40 0002 00AF     	 add r7,sp,#0
  41              	.LCFI1:
  42              	 .cfi_def_cfa_register 7
 195:../Startup/system_XMC1400.c ****   SystemCoreSetup();
  43              	 .loc 1 195 0
  44 0004 FFF7FEFF 	 bl SystemCoreSetup
 196:../Startup/system_XMC1400.c ****   SystemCoreClockSetup();
  45              	 .loc 1 196 0
  46 0008 FFF7FEFF 	 bl SystemCoreClockSetup
 197:../Startup/system_XMC1400.c **** }
  47              	 .loc 1 197 0
  48 000c BD46     	 mov sp,r7
  49              	 
  50 000e 80BD     	 pop {r7,pc}
  51              	 .cfi_endproc
  52              	.LFE42:
  54              	 .section .text.SystemCoreSetup,"ax",%progbits
  55              	 .align 2
  56              	 .weak SystemCoreSetup
  57              	 .code 16
  58              	 .thumb_func
  60              	SystemCoreSetup:
  61              	.LFB43:
 198:../Startup/system_XMC1400.c **** 
 199:../Startup/system_XMC1400.c **** __WEAK void SystemCoreSetup(void)
 200:../Startup/system_XMC1400.c **** {
  62              	 .loc 1 200 0
  63              	 .cfi_startproc
  64 0000 80B5     	 push {r7,lr}
  65              	.LCFI2:
  66              	 .cfi_def_cfa_offset 8
  67              	 .cfi_offset 7,-8
  68              	 .cfi_offset 14,-4
  69 0002 00AF     	 add r7,sp,#0
  70              	.LCFI3:
  71              	 .cfi_def_cfa_register 7
 201:../Startup/system_XMC1400.c ****   /* Enable Prefetch unit */
 202:../Startup/system_XMC1400.c ****   SCU_GENERAL->PFUCR &= ~SCU_GENERAL_PFUCR_PFUBYP_Msk;
  72              	 .loc 1 202 0
  73 0004 034B     	 ldr r3,.L3
  74 0006 034A     	 ldr r2,.L3
  75 0008 926E     	 ldr r2,[r2,#104]
  76 000a 0121     	 mov r1,#1
  77 000c 8A43     	 bic r2,r1
  78 000e 9A66     	 str r2,[r3,#104]
 203:../Startup/system_XMC1400.c **** }
  79              	 .loc 1 203 0
  80 0010 BD46     	 mov sp,r7
  81              	 
  82 0012 80BD     	 pop {r7,pc}
  83              	.L4:
  84              	 .align 2
  85              	.L3:
  86 0014 00000140 	 .word 1073807360
  87              	 .cfi_endproc
  88              	.LFE43:
  90              	 .section .text.SystemCoreClockSetup,"ax",%progbits
  91              	 .align 2
  92              	 .weak SystemCoreClockSetup
  93              	 .code 16
  94              	 .thumb_func
  96              	SystemCoreClockSetup:
  97              	.LFB44:
 204:../Startup/system_XMC1400.c **** 
 205:../Startup/system_XMC1400.c **** __WEAK void SystemCoreClockSetup(void)
 206:../Startup/system_XMC1400.c **** {
  98              	 .loc 1 206 0
  99              	 .cfi_startproc
 100 0000 80B5     	 push {r7,lr}
 101              	.LCFI4:
 102              	 .cfi_def_cfa_offset 8
 103              	 .cfi_offset 7,-8
 104              	 .cfi_offset 14,-4
 105 0002 00AF     	 add r7,sp,#0
 106              	.LCFI5:
 107              	 .cfi_def_cfa_register 7
 207:../Startup/system_XMC1400.c ****   /* Clock setup done during SSW using the CLOCK_VAL1 and CLOCK_VAL2 defined in vector table */
 208:../Startup/system_XMC1400.c **** 
 209:../Startup/system_XMC1400.c ****   /* disable bit protection */
 210:../Startup/system_XMC1400.c ****   SCU_GENERAL->PASSWD = 0x000000C0UL;
 108              	 .loc 1 210 0
 109 0004 134B     	 ldr r3,.L6
 110 0006 C022     	 mov r2,#192
 111 0008 5A62     	 str r2,[r3,#36]
 211:../Startup/system_XMC1400.c **** 
 212:../Startup/system_XMC1400.c **** #if OSCHP_MODE != OSCHP_MODE_POWER_DOWN
 213:../Startup/system_XMC1400.c **** 
 214:../Startup/system_XMC1400.c ****   /* OSC_CM.D001 Additions and corrections related to ANAOSCHPCTRL register */
 215:../Startup/system_XMC1400.c ****   if (OSCHP_GetFrequency() <= 20000000U)
 216:../Startup/system_XMC1400.c ****   {
 217:../Startup/system_XMC1400.c ****     SCU_ANALOG->ANAOSCHPCTRL |= SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
 218:../Startup/system_XMC1400.c ****   }
 219:../Startup/system_XMC1400.c **** 
 220:../Startup/system_XMC1400.c ****   /* OSCHP source selection - OSC mode */
 221:../Startup/system_XMC1400.c ****   SCU_ANALOG->ANAOSCHPCTRL = (SCU_ANALOG->ANAOSCHPCTRL & ~SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk) |
 222:../Startup/system_XMC1400.c ****                              (OSCHP_MODE << SCU_ANALOG_ANAOSCHPCTRL_MODE_Pos);
 223:../Startup/system_XMC1400.c **** 
 224:../Startup/system_XMC1400.c ****   do 
 225:../Startup/system_XMC1400.c ****   {
 226:../Startup/system_XMC1400.c ****     /* clear the status bit before restarting the detection. */
 227:../Startup/system_XMC1400.c ****     SCU_INTERRUPT->SRCLR1 = SCU_INTERRUPT_SRCLR1_LOECI_Msk;
 228:../Startup/system_XMC1400.c **** 
 229:../Startup/system_XMC1400.c ****     /* According to errata SCU_CM.023, to reset the XOWD it is needed to disable/enable the watchdo
 230:../Startup/system_XMC1400.c ****        keeping in between at least one DCO2 cycle */
 231:../Startup/system_XMC1400.c ****     
 232:../Startup/system_XMC1400.c ****     /* Disable XOWD */
 233:../Startup/system_XMC1400.c ****     SCU_CLK->OSCCSR &= ~SCU_CLK_OSCCSR_XOWDEN_Msk;
 234:../Startup/system_XMC1400.c ****       
 235:../Startup/system_XMC1400.c ****     /* Clock domains synchronization, at least 1 DCO2 cycle */
 236:../Startup/system_XMC1400.c ****     /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
 237:../Startup/system_XMC1400.c ****     delay(538);
 238:../Startup/system_XMC1400.c ****       
 239:../Startup/system_XMC1400.c ****     /* Enable XOWD */
 240:../Startup/system_XMC1400.c ****     SCU_CLK->OSCCSR |= SCU_CLK_OSCCSR_XOWDEN_Msk | SCU_CLK_OSCCSR_XOWDRES_Msk;
 241:../Startup/system_XMC1400.c **** 
 242:../Startup/system_XMC1400.c ****     /* OSCCSR.XOWDRES bit will be automatically reset to 0 after XOWD is reset */
 243:../Startup/system_XMC1400.c ****     while (SCU_CLK->OSCCSR & SCU_CLK_OSCCSR_XOWDRES_Msk);
 244:../Startup/system_XMC1400.c **** 
 245:../Startup/system_XMC1400.c ****     /* Wait a at least 5 DCO2 cycles for the update of the XTAL OWD result */
 246:../Startup/system_XMC1400.c ****     /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
 247:../Startup/system_XMC1400.c ****     delay(2685);
 248:../Startup/system_XMC1400.c **** 
 249:../Startup/system_XMC1400.c ****   } while (SCU_INTERRUPT->SRRAW1 & SCU_INTERRUPT_SRRAW1_LOECI_Msk);
 250:../Startup/system_XMC1400.c **** 
 251:../Startup/system_XMC1400.c **** #else
 252:../Startup/system_XMC1400.c ****   /* Disable OSC_HP */  
 253:../Startup/system_XMC1400.c ****   SCU_ANALOG->ANAOSCHPCTRL |= SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk;
 112              	 .loc 1 253 0
 113 000a 134A     	 ldr r2,.L6+4
 114 000c 1249     	 ldr r1,.L6+4
 115 000e 9023     	 mov r3,#144
 116 0010 CB5A     	 ldrh r3,[r1,r3]
 117 0012 9BB2     	 uxth r3,r3
 118 0014 3021     	 mov r1,#48
 119 0016 0B43     	 orr r3,r1
 120 0018 99B2     	 uxth r1,r3
 121 001a 9023     	 mov r3,#144
 122 001c D152     	 strh r1,[r2,r3]
 254:../Startup/system_XMC1400.c **** #endif    
 255:../Startup/system_XMC1400.c **** 
 256:../Startup/system_XMC1400.c **** #if DCLK_CLOCK_SRC != DCLK_CLOCK_SRC_DCO1
 257:../Startup/system_XMC1400.c ****   /* DCLK source using OSC_HP */
 258:../Startup/system_XMC1400.c ****   SCU_CLK->CLKCR1 |= SCU_CLK_CLKCR1_DCLKSEL_Msk; 
 259:../Startup/system_XMC1400.c **** #else   
 260:../Startup/system_XMC1400.c ****   /* DCLK source using DCO1 */
 261:../Startup/system_XMC1400.c ****   SCU_CLK->CLKCR1 &= ~SCU_CLK_CLKCR1_DCLKSEL_Msk;
 123              	 .loc 1 261 0
 124 001e 0F4B     	 ldr r3,.L6+8
 125 0020 0E4A     	 ldr r2,.L6+8
 126 0022 D269     	 ldr r2,[r2,#28]
 127 0024 0E49     	 ldr r1,.L6+12
 128 0026 0A40     	 and r2,r1
 129 0028 DA61     	 str r2,[r3,#28]
 262:../Startup/system_XMC1400.c **** #endif  
 263:../Startup/system_XMC1400.c **** 
 264:../Startup/system_XMC1400.c **** #if OSCLP_MODE == OSCLP_MODE_XTAL
 265:../Startup/system_XMC1400.c ****   /* Enable OSC_LP */
 266:../Startup/system_XMC1400.c ****   SCU_ANALOG->ANAOSCLPCTRL &= ~SCU_ANALOG_ANAOSCLPCTRL_MODE_Msk;
 267:../Startup/system_XMC1400.c **** #ifndef DISABLE_WAIT_RTC_XTAL_OSC_STARTUP  
 268:../Startup/system_XMC1400.c ****   /* Wait oscillator startup time ~5s */
 269:../Startup/system_XMC1400.c ****   delay(6500000);
 270:../Startup/system_XMC1400.c **** #endif  
 271:../Startup/system_XMC1400.c **** #else
 272:../Startup/system_XMC1400.c ****   /* Disable OSC_LP */
 273:../Startup/system_XMC1400.c ****   SCU_ANALOG->ANAOSCLPCTRL |= SCU_ANALOG_ANAOSCLPCTRL_MODE_Msk;
 130              	 .loc 1 273 0
 131 002a 0B4A     	 ldr r2,.L6+4
 132 002c 0A49     	 ldr r1,.L6+4
 133 002e 8C23     	 mov r3,#140
 134 0030 CB5A     	 ldrh r3,[r1,r3]
 135 0032 9BB2     	 uxth r3,r3
 136 0034 0321     	 mov r1,#3
 137 0036 0B43     	 orr r3,r1
 138 0038 99B2     	 uxth r1,r3
 139 003a 8C23     	 mov r3,#140
 140 003c D152     	 strh r1,[r2,r3]
 274:../Startup/system_XMC1400.c **** #endif  
 275:../Startup/system_XMC1400.c **** 
 276:../Startup/system_XMC1400.c ****   /* Update PCLK selection mux. */
 277:../Startup/system_XMC1400.c ****   /* Fractional divider enabled, MCLK frequency equal DCO1 frequency or external crystal frequency 
 278:../Startup/system_XMC1400.c ****   SCU_CLK->CLKCR = (1023UL <<SCU_CLK_CLKCR_CNTADJ_Pos) |
 141              	 .loc 1 278 0
 142 003e 074B     	 ldr r3,.L6+8
 143 0040 084A     	 ldr r2,.L6+16
 144 0042 1A60     	 str r2,[r3]
 279:../Startup/system_XMC1400.c ****                     (RTC_CLOCK_SRC << SCU_CLK_CLKCR_RTCCLKSEL_Pos) |
 280:../Startup/system_XMC1400.c ****                     (PCLK_CLOCK_SRC << SCU_CLK_CLKCR_PCLKSEL_Pos) |
 281:../Startup/system_XMC1400.c ****                     0x100U; /* IDIV = 1 */
 282:../Startup/system_XMC1400.c **** 
 283:../Startup/system_XMC1400.c ****   /* enable bit protection */
 284:../Startup/system_XMC1400.c ****   SCU_GENERAL->PASSWD = 0x000000C3UL;
 145              	 .loc 1 284 0
 146 0044 034B     	 ldr r3,.L6
 147 0046 C322     	 mov r2,#195
 148 0048 5A62     	 str r2,[r3,#36]
 285:../Startup/system_XMC1400.c **** 
 286:../Startup/system_XMC1400.c ****   SystemCoreClockUpdate();
 149              	 .loc 1 286 0
 150 004a FFF7FEFF 	 bl SystemCoreClockUpdate
 287:../Startup/system_XMC1400.c **** }
 151              	 .loc 1 287 0
 152 004e BD46     	 mov sp,r7
 153              	 
 154 0050 80BD     	 pop {r7,pc}
 155              	.L7:
 156 0052 C046     	 .align 2
 157              	.L6:
 158 0054 00000140 	 .word 1073807360
 159 0058 00100140 	 .word 1073811456
 160 005c 00030140 	 .word 1073808128
 161 0060 FFFDFFFF 	 .word -513
 162 0064 0001F13F 	 .word 1072759040
 163              	 .cfi_endproc
 164              	.LFE44:
 166              	 .global __aeabi_uidiv
 167              	 .section .text.SystemCoreClockUpdate,"ax",%progbits
 168              	 .align 2
 169              	 .weak SystemCoreClockUpdate
 170              	 .code 16
 171              	 .thumb_func
 173              	SystemCoreClockUpdate:
 174              	.LFB45:
 288:../Startup/system_XMC1400.c **** 
 289:../Startup/system_XMC1400.c **** __WEAK void SystemCoreClockUpdate(void)
 290:../Startup/system_XMC1400.c **** {
 175              	 .loc 1 290 0
 176              	 .cfi_startproc
 177 0000 80B5     	 push {r7,lr}
 178              	.LCFI6:
 179              	 .cfi_def_cfa_offset 8
 180              	 .cfi_offset 7,-8
 181              	 .cfi_offset 14,-4
 182 0002 00AF     	 add r7,sp,#0
 183              	.LCFI7:
 184              	 .cfi_def_cfa_register 7
 291:../Startup/system_XMC1400.c ****   static uint32_t IDIV, FDIV;
 292:../Startup/system_XMC1400.c **** 
 293:../Startup/system_XMC1400.c ****   IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
 185              	 .loc 1 293 0
 186 0004 2A4B     	 ldr r3,.L14
 187 0006 1A68     	 ldr r2,[r3]
 188 0008 FF23     	 mov r3,#255
 189 000a 1B02     	 lsl r3,r3,#8
 190 000c 1340     	 and r3,r2
 191 000e 1A0A     	 lsr r2,r3,#8
 192 0010 284B     	 ldr r3,.L14+4
 193 0012 1A60     	 str r2,[r3]
 294:../Startup/system_XMC1400.c **** 
 295:../Startup/system_XMC1400.c ****   if (IDIV != 0)
 194              	 .loc 1 295 0
 195 0014 274B     	 ldr r3,.L14+4
 196 0016 1B68     	 ldr r3,[r3]
 197 0018 002B     	 cmp r3,#0
 198 001a 37D0     	 beq .L9
 296:../Startup/system_XMC1400.c ****   {
 297:../Startup/system_XMC1400.c ****     FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
 199              	 .loc 1 297 0
 200 001c 244B     	 ldr r3,.L14
 201 001e 1B68     	 ldr r3,[r3]
 202 0020 FF22     	 mov r2,#255
 203 0022 1A40     	 and r2,r3
 204 0024 244B     	 ldr r3,.L14+8
 205 0026 1A60     	 str r2,[r3]
 298:../Startup/system_XMC1400.c ****     FDIV |= ((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_FDIV_Msk) << 8;
 206              	 .loc 1 298 0
 207 0028 214B     	 ldr r3,.L14
 208 002a DB69     	 ldr r3,[r3,#28]
 209 002c 0322     	 mov r2,#3
 210 002e 1340     	 and r3,r2
 211 0030 1A02     	 lsl r2,r3,#8
 212 0032 214B     	 ldr r3,.L14+8
 213 0034 1B68     	 ldr r3,[r3]
 214 0036 1A43     	 orr r2,r3
 215 0038 1F4B     	 ldr r3,.L14+8
 216 003a 1A60     	 str r2,[r3]
 299:../Startup/system_XMC1400.c ****     
 300:../Startup/system_XMC1400.c ****     /* Fractional divider is enabled and used */
 301:../Startup/system_XMC1400.c ****     if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
 217              	 .loc 1 301 0
 218 003c 1C4B     	 ldr r3,.L14
 219 003e DA69     	 ldr r2,[r3,#28]
 220 0040 8023     	 mov r3,#128
 221 0042 9B00     	 lsl r3,r3,#2
 222 0044 1340     	 and r3,r2
 223 0046 0ED1     	 bne .L10
 302:../Startup/system_XMC1400.c ****     {
 303:../Startup/system_XMC1400.c ****        SystemCoreClock = ((uint32_t)((DCO1_FREQUENCY << 6U) / ((IDIV << 10) + FDIV))) << 4U;
 224              	 .loc 1 303 0
 225 0048 1A4B     	 ldr r3,.L14+4
 226 004a 1B68     	 ldr r3,[r3]
 227 004c 9A02     	 lsl r2,r3,#10
 228 004e 1A4B     	 ldr r3,.L14+8
 229 0050 1B68     	 ldr r3,[r3]
 230 0052 D318     	 add r3,r2,r3
 231 0054 1948     	 ldr r0,.L14+12
 232 0056 191C     	 mov r1,r3
 233 0058 FFF7FEFF 	 bl __aeabi_uidiv
 234 005c 031C     	 mov r3,r0
 235 005e 1A01     	 lsl r2,r3,#4
 236 0060 174B     	 ldr r3,.L14+16
 237 0062 1A60     	 str r2,[r3]
 238 0064 21E0     	 b .L8
 239              	.L10:
 304:../Startup/system_XMC1400.c ****     }
 305:../Startup/system_XMC1400.c ****     else
 306:../Startup/system_XMC1400.c ****     {
 307:../Startup/system_XMC1400.c ****        SystemCoreClock = ((uint32_t)((OSCHP_GetFrequency() << 6U) / ((IDIV << 10) + FDIV))) << 4U;
 240              	 .loc 1 307 0
 241 0066 FFF7FEFF 	 bl OSCHP_GetFrequency
 242 006a 031C     	 mov r3,r0
 243 006c 9901     	 lsl r1,r3,#6
 244 006e 114B     	 ldr r3,.L14+4
 245 0070 1B68     	 ldr r3,[r3]
 246 0072 9A02     	 lsl r2,r3,#10
 247 0074 104B     	 ldr r3,.L14+8
 248 0076 1B68     	 ldr r3,[r3]
 249 0078 D318     	 add r3,r2,r3
 250 007a 081C     	 mov r0,r1
 251 007c 191C     	 mov r1,r3
 252 007e FFF7FEFF 	 bl __aeabi_uidiv
 253 0082 031C     	 mov r3,r0
 254 0084 1A01     	 lsl r2,r3,#4
 255 0086 0E4B     	 ldr r3,.L14+16
 256 0088 1A60     	 str r2,[r3]
 257 008a 0EE0     	 b .L8
 258              	.L9:
 308:../Startup/system_XMC1400.c ****     }
 309:../Startup/system_XMC1400.c ****   }
 310:../Startup/system_XMC1400.c ****   else
 311:../Startup/system_XMC1400.c ****   {
 312:../Startup/system_XMC1400.c ****     /* Fractional divider bypassed. */
 313:../Startup/system_XMC1400.c ****     if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
 259              	 .loc 1 313 0
 260 008c 084B     	 ldr r3,.L14
 261 008e DA69     	 ldr r2,[r3,#28]
 262 0090 8023     	 mov r3,#128
 263 0092 9B00     	 lsl r3,r3,#2
 264 0094 1340     	 and r3,r2
 265 0096 03D1     	 bne .L13
 314:../Startup/system_XMC1400.c ****     {
 315:../Startup/system_XMC1400.c ****         SystemCoreClock = DCO1_FREQUENCY;
 266              	 .loc 1 315 0
 267 0098 094B     	 ldr r3,.L14+16
 268 009a 0A4A     	 ldr r2,.L14+20
 269 009c 1A60     	 str r2,[r3]
 270 009e 04E0     	 b .L8
 271              	.L13:
 316:../Startup/system_XMC1400.c ****     }
 317:../Startup/system_XMC1400.c ****     else
 318:../Startup/system_XMC1400.c ****     {
 319:../Startup/system_XMC1400.c ****         SystemCoreClock = OSCHP_GetFrequency();
 272              	 .loc 1 319 0
 273 00a0 FFF7FEFF 	 bl OSCHP_GetFrequency
 274 00a4 021C     	 mov r2,r0
 275 00a6 064B     	 ldr r3,.L14+16
 276 00a8 1A60     	 str r2,[r3]
 277              	.L8:
 320:../Startup/system_XMC1400.c ****     }
 321:../Startup/system_XMC1400.c ****   }
 322:../Startup/system_XMC1400.c **** }
 278              	 .loc 1 322 0
 279 00aa BD46     	 mov sp,r7
 280              	 
 281 00ac 80BD     	 pop {r7,pc}
 282              	.L15:
 283 00ae C046     	 .align 2
 284              	.L14:
 285 00b0 00030140 	 .word 1073808128
 286 00b4 00000000 	 .word IDIV.5134
 287 00b8 00000000 	 .word FDIV.5135
 288 00bc 00001BB7 	 .word -1222967296
 289 00c0 00000000 	 .word SystemCoreClock
 290 00c4 006CDC02 	 .word 48000000
 291              	 .cfi_endproc
 292              	.LFE45:
 294              	 .section .text.OSCHP_GetFrequency,"ax",%progbits
 295              	 .align 2
 296              	 .weak OSCHP_GetFrequency
 297              	 .code 16
 298              	 .thumb_func
 300              	OSCHP_GetFrequency:
 301              	.LFB46:
 323:../Startup/system_XMC1400.c **** 
 324:../Startup/system_XMC1400.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 325:../Startup/system_XMC1400.c **** {
 302              	 .loc 1 325 0
 303              	 .cfi_startproc
 304 0000 80B5     	 push {r7,lr}
 305              	.LCFI8:
 306              	 .cfi_def_cfa_offset 8
 307              	 .cfi_offset 7,-8
 308              	 .cfi_offset 14,-4
 309 0002 00AF     	 add r7,sp,#0
 310              	.LCFI9:
 311              	 .cfi_def_cfa_register 7
 326:../Startup/system_XMC1400.c ****   return OSCHP_FREQUENCY;
 312              	 .loc 1 326 0
 313 0004 014B     	 ldr r3,.L18
 327:../Startup/system_XMC1400.c **** }
 314              	 .loc 1 327 0
 315 0006 181C     	 mov r0,r3
 316 0008 BD46     	 mov sp,r7
 317              	 
 318 000a 80BD     	 pop {r7,pc}
 319              	.L19:
 320              	 .align 2
 321              	.L18:
 322 000c 002D3101 	 .word 20000000
 323              	 .cfi_endproc
 324              	.LFE46:
 326              	 .section .bss.IDIV.5134,"aw",%nobits
 327              	 .align 2
 330              	IDIV.5134:
 331 0000 00000000 	 .space 4
 332              	 .section .bss.FDIV.5135,"aw",%nobits
 333              	 .align 2
 336              	FDIV.5135:
 337 0000 00000000 	 .space 4
 338              	 .text
 339              	.Letext0:
 340              	 .file 2 "d:\\downloads\\dave_4-4-2_64bit_2018-02-23\\dave-ide-4.4.2-64bit\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 341              	 .file 3 "d:\\downloads\\dave_4-4-2_64bit_2018-02-23\\dave-ide-4.4.2-64bit\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 342              	 .file 4 "C:/Workspaces/DAVE-4.4.2-64Bit/RoverX/Libraries/CMSIS/Infineon/XMC1400_series/Include/XMC1400.h"
 343              	 .file 5 "C:/Workspaces/DAVE-4.4.2-64Bit/RoverX/Libraries/CMSIS/Include/cmsis_gcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_XMC1400.c
    {standard input}:22     .no_init:00000000 SystemCoreClock
    {standard input}:19     .no_init:00000000 $d
    {standard input}:25     .text.SystemInit:00000000 $t
    {standard input}:30     .text.SystemInit:00000000 SystemInit
    {standard input}:60     .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:96     .text.SystemCoreClockSetup:00000000 SystemCoreClockSetup
    {standard input}:55     .text.SystemCoreSetup:00000000 $t
    {standard input}:86     .text.SystemCoreSetup:00000014 $d
    {standard input}:91     .text.SystemCoreClockSetup:00000000 $t
    {standard input}:173    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
    {standard input}:158    .text.SystemCoreClockSetup:00000054 $d
    {standard input}:168    .text.SystemCoreClockUpdate:00000000 $t
    {standard input}:300    .text.OSCHP_GetFrequency:00000000 OSCHP_GetFrequency
    {standard input}:285    .text.SystemCoreClockUpdate:000000b0 $d
    {standard input}:330    .bss.IDIV.5134:00000000 IDIV.5134
    {standard input}:336    .bss.FDIV.5135:00000000 FDIV.5135
    {standard input}:295    .text.OSCHP_GetFrequency:00000000 $t
    {standard input}:322    .text.OSCHP_GetFrequency:0000000c $d
    {standard input}:327    .bss.IDIV.5134:00000000 $d
    {standard input}:333    .bss.FDIV.5135:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
