
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098813                       # Number of seconds simulated
sim_ticks                                 98813314000                       # Number of ticks simulated
final_tick                                98813314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 420283                       # Simulator instruction rate (inst/s)
host_op_rate                                   420283                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              271179169                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186132                       # Number of bytes of host memory used
host_seconds                                   364.38                       # Real time elapsed on the host
sim_insts                                   153144248                       # Number of instructions simulated
sim_ops                                     153144248                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       43109440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         198016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43307456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     43109440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43109440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           35136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          673585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              676679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         436271574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2003940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             438275514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    436271574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        436271574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         355580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               355580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         355580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        436271574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2003940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            438631094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    347835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    283153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030782441250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1217587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             327954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      676680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     673623                       # Number of write requests accepted
system.mem_ctrls.readBursts                    676680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   673623                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               18316544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24990976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22259584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43307520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43111872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 390484                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                325788                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             82863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             88825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             86482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            118325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4932                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   98813296500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                676680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               673623                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  237143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       129807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.558059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.973323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.575230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33212     25.59%     25.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30754     23.69%     49.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21305     16.41%     65.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15188     11.70%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10267      7.91%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6814      5.25%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4190      3.23%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3268      2.52%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4809      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       129807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.637455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.357907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.834934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          15767     75.13%     75.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5210     24.83%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.574029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.534514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.202386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16293     77.64%     77.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              465      2.22%     79.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2372     11.30%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1098      5.23%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              450      2.14%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              169      0.81%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               96      0.46%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20985                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     18121792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       194752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22259584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 183394233.696078658104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1970908.495185173117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225269076.594273507595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       673586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       673623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11221856250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    150964750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2718489604000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     16659.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48792.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4035624.68                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6006646000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11372821000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1430980000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20987.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39737.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       185.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    438.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   213531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  290650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73178.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                796666920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                423415740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1901217780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1669580460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2599312560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5301453150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             68420640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      9143926890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       425052000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15864137760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38193183900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            386.518601                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          87010094000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     48091000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1099540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  65849762250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1106690250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10655589000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  20053641500                       # Time in different power states
system.mem_ctrls_1.actEnergy                130255020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 69201825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               142221660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              145966860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7194398070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            260326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5332090080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2001401760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15785488260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33691510095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            340.961240                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          82358337750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    552608250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1112540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  65452771250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5212217750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   14789818750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11693358000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                36817436                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27049755                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3680194                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32655089                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19097322                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.481917                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2436157                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          624275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             375556                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           248719                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          224                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     25456834                       # DTB read hits
system.cpu.dtb.read_misses                      30715                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 25487549                       # DTB read accesses
system.cpu.dtb.write_hits                    14626052                       # DTB write hits
system.cpu.dtb.write_misses                        41                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                14626093                       # DTB write accesses
system.cpu.dtb.data_hits                     40082886                       # DTB hits
system.cpu.dtb.data_misses                      30756                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 40113642                       # DTB accesses
system.cpu.itb.fetch_hits                    55797777                       # ITB hits
system.cpu.itb.fetch_misses                       693                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                55798470                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 64100                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     98813314000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        197626630                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           74970883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      260952043                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    36817436                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           21909035                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      93336381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7363482                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3828                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4451                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          591                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  55797777                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1666442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          171997875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.517182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.626797                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                114922704     66.82%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10096640      5.87%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7646432      4.45%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3882555      2.26%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7918600      4.60%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4706301      2.74%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  5136476      2.99%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3615223      2.10%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14072944      8.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            171997875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186298                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.320430                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38213166                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              99434429                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12927672                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              18744579                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2678029                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             15809494                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred               1018185                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              193606813                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                540012                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2678029                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 41324261                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46934687                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        6730620                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  22978035                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              51352243                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              183421807                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              46524849                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   2376                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           141454925                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             266114821                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        264097908                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1736456                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             120726739                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 20728186                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             624297                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         155447                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 117883390                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26573821                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15844204                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            869016                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           208054                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  174616128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              234824                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 162999526                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4006057                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        21706703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     18885239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          12287                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     171997875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.947683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.795803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44167666     25.68%     25.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           103486590     60.17%     85.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17017997      9.89%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4524773      2.63%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2106781      1.22%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              688909      0.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5159      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       171997875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                98321785     99.16%     99.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  15220      0.02%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 79524      0.08%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   873      0.00%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 14351      0.01%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                10607      0.01%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  6712      0.01%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 410226      0.41%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                232967      0.23%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34555      0.03%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            27173      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               763      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120339684     73.83%     73.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               965665      0.59%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              454191      0.28%     74.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               83094      0.05%     74.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              124382      0.08%     74.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             114565      0.07%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23676      0.01%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               2908      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25771186     15.81%     90.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14536767      8.92%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          273031      0.17%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         309614      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              162999526                       # Type of FU issued
system.cpu.iq.rate                           0.824785                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    99153993                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.608308                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          598212257                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         195074658                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    158419702                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2944720                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1483937                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1365934                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              260593500                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1559256                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           753399                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4242112                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         9527                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          940                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1980282                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        96034                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2678029                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1578332                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    36                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           177883963                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1359588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26573821                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             15844204                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             155604                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    29                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            940                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         965670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1889437                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2855107                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             160864162                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25487549                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2135364                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3033011                       # number of nop insts executed
system.cpu.iew.exec_refs                     40113642                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20838503                       # Number of branches executed
system.cpu.iew.exec_stores                   14626093                       # Number of stores executed
system.cpu.iew.exec_rate                     0.813980                       # Inst execution rate
system.cpu.iew.wb_sent                      159831995                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     159785636                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 104859874                       # num instructions producing a value
system.cpu.iew.wb_consumers                 148147189                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.808523                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.707809                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        22278648                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          222537                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2677116                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    167741531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.927649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.033332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     53779151     32.06%     32.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     93330846     55.64%     87.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11005420      6.56%     94.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3889643      2.32%     96.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2555407      1.52%     98.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2001824      1.19%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       372733      0.22%     99.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       324596      0.19%     99.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       481911      0.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    167741531                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            155605221                       # Number of instructions committed
system.cpu.commit.committedOps              155605221                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       36195631                       # Number of memory references committed
system.cpu.commit.loads                      22331709                       # Number of loads committed
system.cpu.commit.membars                       79218                       # Number of memory barriers committed
system.cpu.commit.branches                   20067972                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1329089                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 150559052                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1578591                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2461075      1.58%      1.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        115195987     74.03%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          915293      0.59%     76.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         426852      0.27%     76.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          75205      0.05%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         118368      0.08%     76.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        111512      0.07%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          23341      0.02%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2738      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22149134     14.23%     90.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13554643      8.71%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       261793      0.17%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       309280      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         155605221                       # Class of committed instruction
system.cpu.commit.bw_lim_events                481911                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    345142670                       # The number of ROB reads
system.cpu.rob.rob_writes                   360024083                       # The number of ROB writes
system.cpu.timesIdled                          413075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        25628755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   153144248                       # Number of Instructions Simulated
system.cpu.committedOps                     153144248                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.290461                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.290461                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.774917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.774917                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                237309524                       # number of integer regfile reads
system.cpu.int_regfile_writes               125315799                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1658325                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   876931                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  689277                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 158440                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           947.801089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              515665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2114                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            243.928571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   947.801089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          963                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76945728                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76945728                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     24523842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24523842                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     13782041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13782041                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        79216                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        79216                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79218                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79218                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     38305883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38305883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38305883                       # number of overall hits
system.cpu.dcache.overall_hits::total        38305883                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4335                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2663                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         6998                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6998                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6998                       # number of overall misses
system.cpu.dcache.overall_misses::total          6998                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    317760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    317760500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    199269986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    199269986                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       116000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    517030486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    517030486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    517030486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    517030486                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     24528177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24528177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     13784704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13784704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79218                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79218                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     38312881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38312881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     38312881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38312881                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000193                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73301.153403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73301.153403                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74829.134810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74829.134810                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73882.607316                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73882.607316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73882.607316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73882.607316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1512                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.739130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          549                       # number of writebacks
system.cpu.dcache.writebacks::total               549                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1919                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1986                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3905                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          677                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3093                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3093                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    195554500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    195554500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53150500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53150500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    248705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    248705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    248705000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    248705000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80941.432119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80941.432119                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78508.862629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78508.862629                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        57000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80408.988038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80408.988038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80408.988038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80408.988038                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2114                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.054882                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22160271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            673074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.923974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.054882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         112268985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        112268985                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     54980637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        54980637                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     54980637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         54980637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     54980637                       # number of overall hits
system.cpu.icache.overall_hits::total        54980637                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       817063                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        817063                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       817063                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         817063                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       817063                       # number of overall misses
system.cpu.icache.overall_misses::total        817063                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  34593332987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  34593332987                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  34593332987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  34593332987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  34593332987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  34593332987                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     55797700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     55797700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     55797700                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     55797700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     55797700                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     55797700                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014643                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014643                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014643                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014643                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014643                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014643                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42338.636050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42338.636050                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42338.636050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42338.636050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42338.636050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42338.636050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46489                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               729                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.770919                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       673074                       # number of writebacks
system.cpu.icache.writebacks::total            673074                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       143477                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       143477                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst       143477                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       143477                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       143477                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       143477                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       673586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       673586                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       673586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       673586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       673586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       673586                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28654895988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28654895988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28654895988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28654895988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28654895988                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28654895988                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012072                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42540.812885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42540.812885                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42540.812885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42540.812885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42540.812885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42540.812885                       # average overall mshr miss latency
system.cpu.icache.replacements                 673074                       # number of replacements
system.membus.snoop_filter.tot_requests       1351869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       675189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  98813314000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             676002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          549                       # Transaction distribution
system.membus.trans_dist::WritebackClean       673074                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1565                       # Transaction distribution
system.membus.trans_dist::ReadExReq               676                       # Transaction distribution
system.membus.trans_dist::ReadExResp              676                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         673586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2418                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2020245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2028547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     86186176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       233088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86419264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            676681                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000001                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001216                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  676680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              676681                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4169965500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3452016994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16728500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
