/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnf_intr2_5.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/18/11 2:56p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 16 20:57:10 2011
 *                 MD5 Checksum         f5f09b2bf7ad40890d2e5dc57d4789b6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/a0/bchp_bvnf_intr2_5.h $
 * 
 * Hydra_Software_Devel/2   5/18/11 2:56p xhuang
 * SW7552-2: update with central RDB
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_5_H__
#define BCHP_BVNF_INTR2_5_H__

/***************************************************************************
 *BVNF_INTR2_5 - BVN Front Interrupt Controller 5 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_5_R5F_STATUS             0x00603500 /* R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_5_R5F_SET                0x00603504 /* R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR              0x00603508 /* R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        0x0060350c /* R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET           0x00603510 /* R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR         0x00603514 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_STATUS             0x00603518 /* PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_5_PCI_SET                0x0060351c /* PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR              0x00603520 /* PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        0x00603524 /* PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET           0x00603528 /* PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR         0x0060352c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_STATUS :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_MASK                0xff000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_SHIFT               24

/* BVNF_INTR2_5 :: R5F_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_MASK             0x00800000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_SHIFT            23
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_DEFAULT          0

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_SHIFT            21
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_DEFAULT          0

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_MASK                0x001f0000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_SHIFT               16

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_MASK               0x00008000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_SHIFT              15
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_DEFAULT            0

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_MASK               0x00004000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_SHIFT              14
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_DEFAULT            0

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved2_MASK                0x00002000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved2_SHIFT               13

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_MASK               0x00001000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_SHIFT              12
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_DEFAULT            0

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved3_MASK                0x00000fff
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved3_SHIFT               0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_SET :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_MASK                   0xff000000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_SHIFT                  24

/* BVNF_INTR2_5 :: R5F_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_MASK                0x00800000
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_SHIFT               23
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: R5F_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0

/* BVNF_INTR2_5 :: R5F_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_MASK                0x00200000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_SHIFT               21
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: R5F_SET :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_MASK                   0x001f0000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_SHIFT                  16

/* BVNF_INTR2_5 :: R5F_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_MASK                  0x00008000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_SHIFT                 15
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_DEFAULT               0

/* BVNF_INTR2_5 :: R5F_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_MASK                  0x00004000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_SHIFT                 14
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_DEFAULT               0

/* BVNF_INTR2_5 :: R5F_SET :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved2_MASK                   0x00002000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved2_SHIFT                  13

/* BVNF_INTR2_5 :: R5F_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_MASK                  0x00001000
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_SHIFT                 12
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_DEFAULT               0

/* BVNF_INTR2_5 :: R5F_SET :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved3_MASK                   0x00000fff
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved3_SHIFT                  0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_MASK                 0xff000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_SHIFT                24

/* BVNF_INTR2_5 :: R5F_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_MASK              0x00800000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_SHIFT             23
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_DEFAULT           0

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_MASK              0x00200000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_SHIFT             21
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_DEFAULT           0

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_MASK                 0x001f0000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_SHIFT                16

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_MASK                0x00008000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_SHIFT               15
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_MASK                0x00004000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_SHIFT               14
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved2_MASK                 0x00002000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved2_SHIFT                13

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_MASK                0x00001000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_SHIFT               12
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved3_MASK                 0x00000fff
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved3_SHIFT                0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_MASK           0xff000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_SHIFT          24

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_DEFAULT     1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_DEFAULT     1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_MASK           0x001f0000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_SHIFT          16

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_DEFAULT       1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_DEFAULT       1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved2_MASK           0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved2_SHIFT          13

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_DEFAULT       1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved3_MASK           0x00000fff
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved3_SHIFT          0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_MASK              0xff000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_SHIFT             24

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_SHIFT          23
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_SHIFT          21
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_MASK              0x001f0000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_SHIFT             16

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_MASK             0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_SHIFT            15
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_DEFAULT          1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_MASK             0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_SHIFT            14
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_DEFAULT          1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved2_MASK              0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved2_SHIFT             13

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_SHIFT            12
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_DEFAULT          1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved3_MASK              0x00000fff
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved3_SHIFT             0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_MASK            0xff000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_SHIFT           24

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_SHIFT        23
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_SHIFT        21
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_MASK            0x001f0000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_SHIFT           16

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_SHIFT          15
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_SHIFT          14
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved2_MASK            0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved2_SHIFT           13

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_SHIFT          12
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved3_MASK            0x00000fff
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved3_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_STATUS :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_MASK                0xff000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_SHIFT               24

/* BVNF_INTR2_5 :: PCI_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_MASK             0x00800000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_SHIFT            23
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_DEFAULT          0

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_SHIFT            21
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_DEFAULT          0

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_MASK                0x001f0000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_SHIFT               16

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_MASK               0x00008000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_SHIFT              15
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_DEFAULT            0

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_MASK               0x00004000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_SHIFT              14
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_DEFAULT            0

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved2_MASK                0x00002000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved2_SHIFT               13

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_MASK               0x00001000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_SHIFT              12
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_DEFAULT            0

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved3_MASK                0x00000fff
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved3_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_SET :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_MASK                   0xff000000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_SHIFT                  24

/* BVNF_INTR2_5 :: PCI_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_MASK                0x00800000
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_SHIFT               23
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: PCI_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0

/* BVNF_INTR2_5 :: PCI_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_MASK                0x00200000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_SHIFT               21
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: PCI_SET :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_MASK                   0x001f0000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_SHIFT                  16

/* BVNF_INTR2_5 :: PCI_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_MASK                  0x00008000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_SHIFT                 15
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_DEFAULT               0

/* BVNF_INTR2_5 :: PCI_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_MASK                  0x00004000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_SHIFT                 14
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_DEFAULT               0

/* BVNF_INTR2_5 :: PCI_SET :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved2_MASK                   0x00002000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved2_SHIFT                  13

/* BVNF_INTR2_5 :: PCI_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_MASK                  0x00001000
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_SHIFT                 12
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_DEFAULT               0

/* BVNF_INTR2_5 :: PCI_SET :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved3_MASK                   0x00000fff
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved3_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_MASK                 0xff000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_SHIFT                24

/* BVNF_INTR2_5 :: PCI_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_MASK              0x00800000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_SHIFT             23
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_DEFAULT           0

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_MASK              0x00200000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_SHIFT             21
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_DEFAULT           0

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_MASK                 0x001f0000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_SHIFT                16

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_MASK                0x00008000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_SHIFT               15
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_MASK                0x00004000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_SHIFT               14
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved2_MASK                 0x00002000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved2_SHIFT                13

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_MASK                0x00001000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_SHIFT               12
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_DEFAULT             0

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved3_MASK                 0x00000fff
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved3_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_MASK           0xff000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_SHIFT          24

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_DEFAULT     1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_DEFAULT     1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_MASK           0x001f0000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_SHIFT          16

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_DEFAULT       1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_DEFAULT       1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved2_MASK           0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved2_SHIFT          13

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_DEFAULT       1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved3_MASK           0x00000fff
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved3_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_MASK              0xff000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_SHIFT             24

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_SHIFT          23
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_SHIFT          21
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_MASK              0x001f0000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_SHIFT             16

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_MASK             0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_SHIFT            15
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_DEFAULT          1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_MASK             0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_SHIFT            14
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_DEFAULT          1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved2_MASK              0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved2_SHIFT             13

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_SHIFT            12
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_DEFAULT          1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved3_MASK              0x00000fff
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved3_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_MASK            0xff000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_SHIFT           24

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_SHIFT        23
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_SHIFT        21
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved1 [20:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_MASK            0x001f0000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_SHIFT           16

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_SHIFT          15
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_SHIFT          14
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved2 [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved2_MASK            0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved2_SHIFT           13

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_SHIFT          12
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_DEFAULT        1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved3 [11:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved3_MASK            0x00000fff
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved3_SHIFT           0

#endif /* #ifndef BCHP_BVNF_INTR2_5_H__ */

/* End of File */
