vhdl xil_defaultlib "../../../../proyectoFinal.srcs/sources_1/ip/clk_12M/clk_12M_sim_netlist.vhdl" 
nosort
