

================================================================
== Vitis HLS Report for 'decision_function_34'
================================================================
* Date:           Sun Jun 26 16:46:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.545 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 3 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 4 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 5 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 6 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 7 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read44, i32 107868"   --->   Operation 8 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_111 = icmp_slt  i32 %p_read11, i32 4294886093"   --->   Operation 9 'icmp' 'comparison_111' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_112 = icmp_slt  i32 %p_read33, i32 4294964433"   --->   Operation 10 'icmp' 'comparison_112' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_113 = icmp_slt  i32 %p_read22, i32 25699"   --->   Operation 11 'icmp' 'comparison_113' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_114 = icmp_slt  i32 %p_read11, i32 94251"   --->   Operation 12 'icmp' 'comparison_114' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_115 = icmp_slt  i32 %p_read55, i32 4294935622"   --->   Operation 13 'icmp' 'comparison_115' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.33ns)   --->   "%activation_140 = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 14 'xor' 'activation_140' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%activation_141 = and i1 %comparison_111, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 15 'and' 'activation_141' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%xor_ln195 = xor i1 %comparison_111, i1 1" [firmware/BDT.h:195]   --->   Operation 16 'xor' 'xor_ln195' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%activation = and i1 %comparison_112, i1 %activation_140" [firmware/BDT.h:193]   --->   Operation 17 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns)   --->   "%xor_ln195_29 = xor i1 %comparison_112, i1 1" [firmware/BDT.h:195]   --->   Operation 18 'xor' 'xor_ln195_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%activation_142 = and i1 %comparison_113, i1 %activation_141" [firmware/BDT.h:193]   --->   Operation 19 'and' 'activation_142' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%and_ln193 = and i1 %comparison_114, i1 %xor_ln195" [firmware/BDT.h:193]   --->   Operation 20 'and' 'and_ln193' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%activation_143 = and i1 %and_ln193, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 21 'and' 'activation_143' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193_108 = and i1 %comparison_115, i1 %activation_140" [firmware/BDT.h:193]   --->   Operation 22 'and' 'and_ln193_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_144 = and i1 %and_ln193_108, i1 %xor_ln195_29" [firmware/BDT.h:193]   --->   Operation 23 'and' 'activation_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%or_ln208 = or i1 %activation, i1 %activation_142" [firmware/BDT.h:208]   --->   Operation 24 'or' 'or_ln208' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%or_ln208_66 = or i1 %comparison, i1 %xor_ln195_29" [firmware/BDT.h:208]   --->   Operation 25 'or' 'or_ln208_66' <Predicate = (or_ln208 & or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%zext_ln208 = zext i1 %or_ln208_66" [firmware/BDT.h:208]   --->   Operation 26 'zext' 'zext_ln208' <Predicate = (or_ln208 & or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.33ns)   --->   "%or_ln208_67 = or i1 %activation, i1 %activation_141" [firmware/BDT.h:208]   --->   Operation 27 'or' 'or_ln208_67' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 28 'select' 'select_ln208' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%or_ln208_68 = or i1 %or_ln208_67, i1 %activation_143" [firmware/BDT.h:208]   --->   Operation 29 'or' 'or_ln208_68' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_85 = select i1 %or_ln208_67, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 30 'select' 'select_ln208_85' <Predicate = (or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%zext_ln208_19 = zext i2 %select_ln208_85" [firmware/BDT.h:208]   --->   Operation 31 'zext' 'zext_ln208_19' <Predicate = (or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%or_ln208_69 = or i1 %activation, i1 %comparison" [firmware/BDT.h:208]   --->   Operation 32 'or' 'or_ln208_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%select_ln208_86 = select i1 %or_ln208_68, i3 %zext_ln208_19, i3 4" [firmware/BDT.h:208]   --->   Operation 33 'select' 'select_ln208_86' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_70 = or i1 %or_ln208_69, i1 %activation_144" [firmware/BDT.h:208]   --->   Operation 34 'or' 'or_ln208_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_87 = select i1 %or_ln208_69, i3 %select_ln208_86, i3 5" [firmware/BDT.h:208]   --->   Operation 35 'select' 'select_ln208_87' <Predicate = (or_ln208_70)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_88 = select i1 %or_ln208_70, i3 %select_ln208_87, i3 6" [firmware/BDT.h:208]   --->   Operation 36 'select' 'select_ln208_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 76235, i32 14993, i32 49661, i32 4294957862, i32 34706, i32 4294945167, i32 27226, i3 %select_ln208_88" [firmware/BDT.h:209]   --->   Operation 37 'mux' 'agg_result' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 38 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 3.54ns
The critical path consists of the following:
	wire read operation ('p_read44') on port 'p_read4' [8]  (0 ns)
	'icmp' operation ('comparison') [12]  (1.11 ns)
	'xor' operation ('activation', firmware/BDT.h:195) [18]  (0.331 ns)
	'and' operation ('activation', firmware/BDT.h:193) [21]  (0.331 ns)
	'or' operation ('or_ln208_67', firmware/BDT.h:208) [31]  (0.331 ns)
	'select' operation ('select_ln208_85', firmware/BDT.h:208) [34]  (0.331 ns)
	'select' operation ('select_ln208_86', firmware/BDT.h:208) [37]  (0 ns)
	'select' operation ('select_ln208_87', firmware/BDT.h:208) [39]  (0.331 ns)
	'select' operation ('select_ln208_88', firmware/BDT.h:208) [40]  (0 ns)
	'mux' operation ('agg_result', firmware/BDT.h:209) [41]  (0.779 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
