INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 15:51:44 EDT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.17 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.37 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 18.55 sec.
Command     csim_design done; error code: 1; 25.46 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 24.51 seconds. CPU system time: 1.01 seconds. Elapsed time: 25.46 seconds; current allocated memory: 315.414 MB.
Command   ap_source done; error code: 1; 27.88 sec.
Command vitis_hls_bin done; error code: 1; 27.89 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 15:58:33 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.66 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.83 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.85 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 22.48 sec.
Command     csim_design done; error code: 1; 29.02 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.78 seconds. CPU system time: 1.01 seconds. Elapsed time: 29.02 seconds; current allocated memory: 316.114 MB.
Command   ap_source done; error code: 1; 32.11 sec.
Command vitis_hls_bin done; error code: 1; 32.12 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:01:38 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.57 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.75 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.78 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 27.07 sec.
Command     csim_design done; error code: 1; 33.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 32.6 seconds. CPU system time: 1.13 seconds. Elapsed time: 33.94 seconds; current allocated memory: 316.113 MB.
Command   ap_source done; error code: 1; 36.93 sec.
Command vitis_hls_bin done; error code: 1; 36.94 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:03:57 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.86 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.04 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.06 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.59 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 28.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.72 seconds. CPU system time: 1.18 seconds. Elapsed time: 28.5 seconds; current allocated memory: 316.133 MB.
Command   ap_source done; error code: 1; 31.77 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:10:47 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.65 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.84 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.86 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 22.11 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 29.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.44 seconds. CPU system time: 1.24 seconds. Elapsed time: 29.51 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 32.63 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:15:13 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.55 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.72 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.74 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.9 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.77 seconds; current allocated memory: 316.116 MB.
Command   ap_source done; error code: 1; 8.75 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:15:54 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 1.99 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.17 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.19 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 28.18 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 35.92 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 34.45 seconds. CPU system time: 1.11 seconds. Elapsed time: 35.92 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 38.34 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:18:21 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.72 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.9 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.92 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 27.48 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 35.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 33.66 seconds. CPU system time: 1.16 seconds. Elapsed time: 35.51 seconds; current allocated memory: 316.133 MB.
Command   ap_source done; error code: 1; 38.64 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:19:48 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.6 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.76 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.78 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.9 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 30.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.31 seconds. CPU system time: 1.47 seconds. Elapsed time: 30.51 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 33.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:27:45 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.62 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.82 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.26 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 29.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.31 seconds. CPU system time: 1.11 seconds. Elapsed time: 29.06 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 32.1 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:34:06 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.82 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.02 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.66 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 29.55 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.74 seconds. CPU system time: 1.21 seconds. Elapsed time: 29.55 seconds; current allocated memory: 316.133 MB.
Command   ap_source done; error code: 1; 32.81 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:39:58 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.6 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.77 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.79 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 6.03 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.14 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.03 seconds; current allocated memory: 316.115 MB.
Command   ap_source done; error code: 1; 9.04 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:40:56 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.02 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.17 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.2 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 22.35 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 29.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.36 seconds. CPU system time: 1.14 seconds. Elapsed time: 29.82 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 32.23 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:45:29 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.69 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.87 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.9 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.72 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 29.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.91 seconds. CPU system time: 1.08 seconds. Elapsed time: 29.75 seconds; current allocated memory: 316.133 MB.
Command   ap_source done; error code: 1; 32.85 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:50:43 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.62 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.79 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.82 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.32 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 28.88 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.06 seconds. CPU system time: 1.11 seconds. Elapsed time: 28.88 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 31.89 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:51:56 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.53 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.71 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.72 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 22.44 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 30.18 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.61 seconds. CPU system time: 0.99 seconds. Elapsed time: 30.18 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 33.12 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:55:10 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.54 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.7 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.73 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 23.87 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 31.55 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 29.69 seconds. CPU system time: 1.15 seconds. Elapsed time: 31.55 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 34.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 16:58:53 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.55 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.71 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.74 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 24.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 32.17 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.18 seconds. CPU system time: 1.11 seconds. Elapsed time: 32.17 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 35.09 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:02:36 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.63 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.82 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.77 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.38 seconds; current allocated memory: 316.116 MB.
Command   ap_source done; error code: 1; 5.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:03:10 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.06 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.25 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 28.57 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 36.3 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.58 seconds. CPU system time: 1.07 seconds. Elapsed time: 36.3 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 38.75 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:05:53 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.59 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.76 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.78 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.4 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.79 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.4 seconds; current allocated memory: 316.116 MB.
Command   ap_source done; error code: 1; 5.4 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:06:23 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.04 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.22 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 24.48 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 32.27 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.35 seconds. CPU system time: 1.12 seconds. Elapsed time: 32.27 seconds; current allocated memory: 316.149 MB.
Command   ap_source done; error code: 1; 34.7 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:12:21 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.64 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.85 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 24.38 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 32.18 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.21 seconds. CPU system time: 1.13 seconds. Elapsed time: 32.18 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 35.23 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:14:58 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.64 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.83 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 24.29 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 32.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.49 seconds. CPU system time: 1.14 seconds. Elapsed time: 32.44 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 35.48 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:17:30 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.79 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.98 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 24.54 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 32.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.61 seconds. CPU system time: 1.36 seconds. Elapsed time: 32.73 seconds; current allocated memory: 316.132 MB.
Command   ap_source done; error code: 1; 35.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:19:12 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.66 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.84 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.87 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 23.91 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 31.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.34 seconds. CPU system time: 1.1 seconds. Elapsed time: 31.74 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; 34.81 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:22:08 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.75 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.94 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.96 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 21.82 sec.
Command     csim_design done; error code: 1; 29.4 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.05 seconds. CPU system time: 1.2 seconds. Elapsed time: 29.4 seconds; current allocated memory: 316.113 MB.
Command   ap_source done; error code: 1; 32.58 sec.
Command vitis_hls_bin done; error code: 1; 32.59 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:22:48 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 1.96 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.12 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.14 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 19.43 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 26.7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.82 seconds. CPU system time: 0.88 seconds. Elapsed time: 26.71 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; 29.06 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:24:40 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.57 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.74 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.76 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 19.25 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 26.64 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.39 seconds. CPU system time: 0.83 seconds. Elapsed time: 26.64 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; 29.62 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Mon Oct 31 17:29:01 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.57 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.74 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.76 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 19.99 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 27.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.4 seconds. CPU system time: 1.02 seconds. Elapsed time: 27.81 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; 30.78 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 20:29:09 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 7.26 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.28 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.59 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 7.63 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 20.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 33.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.33 seconds. CPU system time: 0.95 seconds. Elapsed time: 33.24 seconds; current allocated memory: 316.131 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.319 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.98 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.87 sec.
ERROR: [HLS 207-3771] use of undeclared identifier 'assert': FC_Layer.cpp:167:5
WARNING: [HLS 207-5540] expression is not an integral constant expression: FC_Layer.cpp:28:34
INFO: [HLS 207-1674] read of non-const variable 'block_count' is not allowed in a constant expression: FC_Layer.cpp:28:34
INFO: [HLS 207-62] declared here: FC_Layer.cpp:19:9
WARNING: [HLS 207-5543] because option is invalid, the pragma LOOP_TRIPCOUNT is ignored: FC_Layer.cpp:28:9
WARNING: [HLS 207-5540] expression is not an integral constant expression: FC_Layer.cpp:33:34
INFO: [HLS 207-1674] read of non-const variable 'inner_loop_count' is not allowed in a constant expression: FC_Layer.cpp:33:34
INFO: [HLS 207-62] declared here: FC_Layer.cpp:20:9
WARNING: [HLS 207-5543] because option is invalid, the pragma LOOP_TRIPCOUNT is ignored: FC_Layer.cpp:33:9
ERROR: [HLS 207-3320] use of overloaded operator '<<' is ambiguous (with operand types 'std::ostream' (aka 'basic_ostream<char>') and 'data_t' (aka 'ap_fixed<32, 8>')): FC_Layer.cpp:306:41
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:166:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:170:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:174:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:178:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:181:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:189:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:192:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:201:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:205:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:220:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:224:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:232:7
INFO: [HLS 207-4367] candidate function [with _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:508:5
INFO: [HLS 207-4367] candidate function [with _CharT = char, _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:502:5
INFO: [HLS 207-4367] candidate function [with _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:514:5
INFO: [HLS 207-4367] candidate function [with _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:519:5
ERROR: [HLS 207-3320] use of overloaded operator '<<' is ambiguous (with operand types 'std::ostream' (aka 'basic_ostream<char>') and 'data_t' (aka 'ap_fixed<32, 8>')): FC_Layer.cpp:448:23
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:166:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:170:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:174:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:178:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:181:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:189:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:192:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:201:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:205:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:220:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:224:7
INFO: [HLS 207-4367] candidate function: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:232:7
INFO: [HLS 207-4367] candidate function [with _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:508:5
INFO: [HLS 207-4367] candidate function [with _CharT = char, _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:502:5
INFO: [HLS 207-4367] candidate function [with _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:514:5
INFO: [HLS 207-4367] candidate function [with _Traits = std::char_traits<char>]: /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/ostream:519:5
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:375:9
INFO-FLOW: Error in clang_39_open_source : 
Command       elaborate done; error code: 2; 2.17 sec.
Command     csynth_design done; error code: 2; 2.18 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.96 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.18 seconds; current allocated memory: 317.720 MB.
Command   ap_source done; error code: 1; 43.27 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 20:34:43 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.81 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.98 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.01 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 20.94 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 29.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.32 seconds. CPU system time: 1.26 seconds. Elapsed time: 29.13 seconds; current allocated memory: 316.131 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.319 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.83 sec.
ERROR: [HLS 207-3771] use of undeclared identifier 'assert': FC_Layer.cpp:167:5
WARNING: [HLS 207-5540] expression is not an integral constant expression: FC_Layer.cpp:28:34
INFO: [HLS 207-1674] read of non-const variable 'block_count' is not allowed in a constant expression: FC_Layer.cpp:28:34
INFO: [HLS 207-62] declared here: FC_Layer.cpp:19:9
WARNING: [HLS 207-5543] because option is invalid, the pragma LOOP_TRIPCOUNT is ignored: FC_Layer.cpp:28:9
WARNING: [HLS 207-5540] expression is not an integral constant expression: FC_Layer.cpp:33:34
INFO: [HLS 207-1674] read of non-const variable 'inner_loop_count' is not allowed in a constant expression: FC_Layer.cpp:33:34
INFO: [HLS 207-62] declared here: FC_Layer.cpp:20:9
WARNING: [HLS 207-5543] because option is invalid, the pragma LOOP_TRIPCOUNT is ignored: FC_Layer.cpp:33:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:375:9
INFO-FLOW: Error in clang_39_open_source : 
Command       elaborate done; error code: 2; 1.14 sec.
Command     csynth_design done; error code: 2; 1.15 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.91 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.15 seconds; current allocated memory: 317.406 MB.
Command   ap_source done; error code: 1; 33.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 20:37:48 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.68 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.88 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.91 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Command   ap_source done; error code: 1; 3.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 20:40:12 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.87 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.05 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.07 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 20.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 27.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.19 seconds. CPU system time: 0.89 seconds. Elapsed time: 27.52 seconds; current allocated memory: 316.131 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.318 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.92 sec.
ERROR: [HLS 207-3771] use of undeclared identifier 'assert': FC_Layer.cpp:167:5
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:375:9
INFO-FLOW: Error in clang_39_open_source : 
Command       elaborate done; error code: 2; 1.24 sec.
Command     csynth_design done; error code: 2; 1.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.98 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.24 seconds; current allocated memory: 317.342 MB.
Command   ap_source done; error code: 1; 32.05 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 20:44:30 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.76 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.96 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.98 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 20.7 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 33.39 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.62 seconds. CPU system time: 1.11 seconds. Elapsed time: 33.39 seconds; current allocated memory: 316.131 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 316.319 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.84 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:375:9
Execute         clang_tidy xilinx-systemc-detector /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.91 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.err.log 
Command           ap_eval done; 1.71 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.87 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.98 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: FC_Layer.cpp:423:5
Execute         send_msg_by_id WARNING @200-471@%s%s 1 FC_Layer.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FC_Layer.cpp
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.99 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'y': FC_Layer.cpp:254:131
WARNING: [HLS 207-5301] unused parameter 'batch_num': FC_Layer.cpp:279:25
WARNING: [HLS 207-5301] unused parameter 'Wt_X': FC_Layer.cpp:280:129
WARNING: [HLS 207-5301] unused parameter 'Wt_Y': FC_Layer.cpp:280:139
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.76 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.34 seconds; current allocated memory: 318.108 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.54 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.54 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.37 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.37 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.46 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.47 sec.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.22 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.25 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LINEAR -mllvm -hls-db-dir -mllvm /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.2 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:20:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:220:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:151:22)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:117:27)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:105:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::empty() const' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:231:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:243:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (FC_Layer.cpp:342:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'OutputBuffer(ap_uint<128>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20])' (FC_Layer.cpp:325:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:397:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:400:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:403:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (FC_Layer.cpp:266:23) in function 'DPEUnit' completely with a factor of 20 (FC_Layer.cpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_17' (FC_Layer.cpp:194:36) in function 'ReadFromMem' completely with a factor of 20 (FC_Layer.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_12' (FC_Layer.cpp:171:28) in function 'ReadFromMem' completely with a factor of 6 (FC_Layer.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:360:0)
INFO: [HLS 214-241] Aggregating maxi variable 'ifc7' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc6' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc5' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc4' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc3' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc2' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc1' with non-compact mode in 128-bits
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_296_3' (FC_Layer.cpp:296:23) in function 'DPEComputation' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (FC_Layer.cpp:296:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 128 in loop 'VITIS_LOOP_156_9'(FC_Layer.cpp:156:27) has been inferred on port 'ifc6'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:156:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_329_3'(FC_Layer.cpp:329:23) has been inferred on port 'ifc1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:329:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.3s' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int) (.1)' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.3s' into 'OutputBuffer(ap_uint<128>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20]) (.1)' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uints' into 'OutputBuffer(ap_uint<128>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20]) (.1)' (FC_Layer.cpp:335:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.35 seconds. CPU system time: 0.65 seconds. Elapsed time: 9.19 seconds; current allocated memory: 322.033 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.037 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LINEAR -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.0.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 345.807 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 385.442 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc to /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_13' (FC_Layer.cpp:177) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_16' (FC_Layer.cpp:192) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_18' (FC_Layer.cpp:216) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_323_2' (FC_Layer.cpp:323) in function 'OutputBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_3' (FC_Layer.cpp:319) in function 'OutputBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_1' (FC_Layer.cpp:287) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_2' (FC_Layer.cpp:291) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_4' (FC_Layer.cpp:303) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (FC_Layer.cpp:230) in function 'CreateBitMask' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_1' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'LINEAR' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_329_3' (FC_Layer.cpp:319) in function 'OutputBuffer' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DPEUnit' (FC_Layer.cpp:256:1).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (FC_Layer.cpp:39) in function 'ReadFromMem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_331_4' (FC_Layer.cpp:330) in function 'OutputBuffer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_257_1' (FC_Layer.cpp:257) in function 'DPEUnit' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_3' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_4' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_156_9' (FC_Layer.cpp:154) in function 'ReadFromMem' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (FC_Layer.cpp:160) in function 'ReadFromMem' completely with a factor of 24.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V.V' (FC_Layer.cpp:400) .
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (FC_Layer.cpp:382) in dimension 1 with a cyclic factor 71.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'iact_buffer.V' (FC_Layer.cpp:393) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V.V' (FC_Layer.cpp:400) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:339) to a process function for dataflow in function 'LINEAR'.
WARNING: [XFORM 203-731] Internal stream variable 'output_stream' (FC_Layer.cpp:403) is invalid: it has no data consumer.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'LINEAR' (FC_Layer.cpp:382:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.2' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.3' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.4' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.5' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.6' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.7' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.8' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.9' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.10' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.11' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.12' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.13' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.14' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.15' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.16' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.17' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.18' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.19' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.20' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.21' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.22' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.23' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.24' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.25' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.26' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.27' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.28' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.29' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.30' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.31' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-979] Variable 'first_processing_buffer.V' (FC_Layer.cpp:386) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-779] Non-shared array 'first_processing_buffer.V' (FC_Layer.cpp:386) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-979] Variable 'first_bit_buffer_weights.V' (FC_Layer.cpp:391) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-779] Non-shared array 'first_bit_buffer_weights.V' (FC_Layer.cpp:391) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'output_stream' (FC_Layer.cpp:403) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'output_stream' has write operations in process function 'OutputBuffer' (FC_Layer.cpp:174:35) (around FC_Layer.cpp:453).
Command           transform done; error code: 1; 5.2 sec.
Execute           send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -duplicate-dataflow-processes -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -hls-display -norm-name  /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 6.07 sec.
Command       elaborate done; error code: 2; 23.62 sec.
Command     csynth_design done; error code: 2; 23.63 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.22 seconds. CPU system time: 1.66 seconds. Elapsed time: 23.63 seconds; current allocated memory: 426.351 MB.
Command   ap_source done; error code: 1; 60.2 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 20:56:21 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.72 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.9 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.92 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 20.09 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 27.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.3 seconds. CPU system time: 1.16 seconds. Elapsed time: 27.86 seconds; current allocated memory: 316.131 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.318 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.81 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:375:9
Execute         clang_tidy xilinx-systemc-detector /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.17 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.err.log 
Command           ap_eval done; 1.79 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.94 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: FC_Layer.cpp:423:5
Execute         send_msg_by_id WARNING @200-471@%s%s 1 FC_Layer.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FC_Layer.cpp
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.99 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'y': FC_Layer.cpp:254:131
WARNING: [HLS 207-5301] unused parameter 'batch_num': FC_Layer.cpp:279:25
WARNING: [HLS 207-5301] unused parameter 'Wt_X': FC_Layer.cpp:280:129
WARNING: [HLS 207-5301] unused parameter 'Wt_Y': FC_Layer.cpp:280:139
WARNING: [HLS 207-5301] unused parameter 'output_stream': FC_Layer.cpp:313:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.92 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.88 seconds; current allocated memory: 318.422 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.86 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.86 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.36 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.37 sec.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LINEAR -mllvm -hls-db-dir -mllvm /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.13 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:20:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:220:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:151:22)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:117:27)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:105:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::empty() const' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:231:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:243:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (FC_Layer.cpp:342:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:397:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:400:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:403:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (FC_Layer.cpp:266:23) in function 'DPEUnit' completely with a factor of 20 (FC_Layer.cpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_17' (FC_Layer.cpp:194:36) in function 'ReadFromMem' completely with a factor of 20 (FC_Layer.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_12' (FC_Layer.cpp:171:28) in function 'ReadFromMem' completely with a factor of 6 (FC_Layer.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:360:0)
INFO: [HLS 214-241] Aggregating maxi variable 'ifc7' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc6' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc5' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc4' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc3' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc2' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc1' with non-compact mode in 128-bits
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_296_3' (FC_Layer.cpp:296:23) in function 'DPEComputation' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (FC_Layer.cpp:296:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 128 in loop 'VITIS_LOOP_156_9'(FC_Layer.cpp:156:27) has been inferred on port 'ifc6'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:156:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_329_1'(FC_Layer.cpp:329:23) has been inferred on port 'ifc1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:329:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.3s' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int) (.1)' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uints' into 'OutputBuffer(ap_uint<128>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20]) (.1)' (FC_Layer.cpp:335:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.59 seconds. CPU system time: 0.77 seconds. Elapsed time: 8.73 seconds; current allocated memory: 322.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.020 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LINEAR -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.0.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 345.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.28 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 384.691 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc to /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_13' (FC_Layer.cpp:177) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_16' (FC_Layer.cpp:192) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_18' (FC_Layer.cpp:216) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (FC_Layer.cpp:319) in function 'OutputBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_1' (FC_Layer.cpp:287) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_2' (FC_Layer.cpp:291) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_4' (FC_Layer.cpp:303) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (FC_Layer.cpp:230) in function 'CreateBitMask' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_1' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'LINEAR' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_329_1' (FC_Layer.cpp:319) in function 'OutputBuffer' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DPEUnit' (FC_Layer.cpp:256:1).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (FC_Layer.cpp:39) in function 'ReadFromMem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_331_2' (FC_Layer.cpp:330) in function 'OutputBuffer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_257_1' (FC_Layer.cpp:257) in function 'DPEUnit' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_3' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_4' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_156_9' (FC_Layer.cpp:154) in function 'ReadFromMem' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (FC_Layer.cpp:160) in function 'ReadFromMem' completely with a factor of 24.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V.V' (FC_Layer.cpp:400) .
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (FC_Layer.cpp:382) in dimension 1 with a cyclic factor 71.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'iact_buffer.V' (FC_Layer.cpp:393) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V.V' (FC_Layer.cpp:400) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:339) to a process function for dataflow in function 'LINEAR'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'LINEAR' (FC_Layer.cpp:382:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.2' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.3' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.4' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.5' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.6' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.7' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.8' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.9' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.10' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.11' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.12' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.13' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.14' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.15' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.16' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.17' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.18' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.19' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.20' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.21' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.22' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.23' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.24' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.25' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.26' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.27' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.28' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.29' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.30' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.31' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:418).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has read operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has read operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-979] Variable 'first_processing_buffer.V' (FC_Layer.cpp:386) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-779] Non-shared array 'first_processing_buffer.V' (FC_Layer.cpp:386) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-979] Variable 'first_bit_buffer_weights.V' (FC_Layer.cpp:391) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
ERROR: [HLS 200-779] Non-shared array 'first_bit_buffer_weights.V' (FC_Layer.cpp:391) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has write operations in process function 'CreateBitMask10' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:422).
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has read and write operations in process function 'Loop_VITIS_LOOP_423_1_proc' (FC_Layer.cpp:0:13).
Command           transform done; error code: 1; 5.69 sec.
Execute           send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -duplicate-dataflow-processes -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -hls-display -norm-name  /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 6.55 sec.
Command       elaborate done; error code: 2; 23.19 sec.
Command     csynth_design done; error code: 2; 23.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.06 seconds. CPU system time: 1.71 seconds. Elapsed time: 23.21 seconds; current allocated memory: 425.462 MB.
Command   ap_source done; error code: 1; 54.22 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 22:53:59 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.55 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.73 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.76 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.67 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.67 seconds. CPU system time: 0.76 seconds. Elapsed time: 5.67 seconds; current allocated memory: 316.116 MB.
Command   ap_source done; error code: 1; 8.67 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 22:54:35 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.06 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.25 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.83 seconds. CPU system time: 0.95 seconds. Elapsed time: 5.77 seconds; current allocated memory: 316.117 MB.
Command   ap_source done; error code: 1; 8.28 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 22:55:11 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.64 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.84 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.63 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.51 seconds; current allocated memory: 316.117 MB.
Command   ap_source done; error code: 1; 8.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 22:56:09 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.34 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.55 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 20.6 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 28.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.86 seconds. CPU system time: 1.09 seconds. Elapsed time: 28.13 seconds; current allocated memory: 316.132 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.319 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.87 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:403:9
Execute         clang_tidy xilinx-systemc-detector /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.25 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.95 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.err.log 
Command           ap_eval done; 1.64 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.79 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.74 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.9 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'y': FC_Layer.cpp:254:131
WARNING: [HLS 207-5301] unused parameter 'batch_num': FC_Layer.cpp:279:25
WARNING: [HLS 207-5301] unused parameter 'Wt_X': FC_Layer.cpp:280:129
WARNING: [HLS 207-5301] unused parameter 'Wt_Y': FC_Layer.cpp:280:139
WARNING: [HLS 207-5301] unused parameter 'output_stream': FC_Layer.cpp:313:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.65 seconds. CPU system time: 0.8 seconds. Elapsed time: 7.66 seconds; current allocated memory: 318.464 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.5 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.51 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.18 sec.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LINEAR -mllvm -hls-db-dir -mllvm /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.17 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:20:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:220:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:151:22)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:117:27)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:105:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::empty() const' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:231:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:243:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (FC_Layer.cpp:342:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:425:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:428:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:431:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (FC_Layer.cpp:266:23) in function 'DPEUnit' completely with a factor of 20 (FC_Layer.cpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_17' (FC_Layer.cpp:194:36) in function 'ReadFromMem' completely with a factor of 20 (FC_Layer.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_12' (FC_Layer.cpp:171:28) in function 'ReadFromMem' completely with a factor of 6 (FC_Layer.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'RunDataFlow(int, int, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_uint<32>, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_uint<640>*, ap_uint<640>*, ap_uint<20>*, ap_uint<20>*, int, int)' (FC_Layer.cpp:350:0)
INFO: [HLS 214-178] Inlining function 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' into 'RunDataFlow(int, int, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_uint<32>, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_uint<640>*, ap_uint<640>*, ap_uint<20>*, ap_uint<20>*, int, int)' (FC_Layer.cpp:350:0)
INFO: [HLS 214-241] Aggregating maxi variable 'ifc7' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc6' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc5' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc4' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc3' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc2' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc1' with non-compact mode in 128-bits
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_296_3' (FC_Layer.cpp:296:23) in function 'DPEComputation' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (FC_Layer.cpp:296:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 128 in loop 'VITIS_LOOP_156_9'(FC_Layer.cpp:156:27) has been inferred on port 'ifc6'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:156:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_329_1'(FC_Layer.cpp:329:23) has been inferred on port 'ifc1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:329:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.3s' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int) (.1)' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uints' into 'OutputBuffer(ap_uint<128>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20]) (.1)' (FC_Layer.cpp:335:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.08 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.2 seconds; current allocated memory: 322.069 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.073 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LINEAR -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.0.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 348.971 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.37 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 392.703 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc to /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_1' (FC_Layer.cpp:287) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_2' (FC_Layer.cpp:291) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_4' (FC_Layer.cpp:303) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (FC_Layer.cpp:230) in function 'RunDataFlow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (FC_Layer.cpp:230) in function 'RunDataFlow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_1' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'RunDataFlow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_13' (FC_Layer.cpp:177) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_16' (FC_Layer.cpp:192) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_18' (FC_Layer.cpp:216) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (FC_Layer.cpp:319) in function 'OutputBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (FC_Layer.cpp:230) in function 'CreateBitMask' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_329_1' (FC_Layer.cpp:319) in function 'OutputBuffer' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DPEUnit' (FC_Layer.cpp:256:1).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (FC_Layer.cpp:39) in function 'ReadFromMem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_331_2' (FC_Layer.cpp:330) in function 'OutputBuffer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_257_1' (FC_Layer.cpp:257) in function 'DPEUnit' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_3' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_4' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_156_9' (FC_Layer.cpp:154) in function 'ReadFromMem' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (FC_Layer.cpp:160) in function 'ReadFromMem' completely with a factor of 24.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V.V' (FC_Layer.cpp:428) .
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (FC_Layer.cpp:410) in dimension 1 with a cyclic factor 71.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'iact_buffer.V' (FC_Layer.cpp:421) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V.V' (FC_Layer.cpp:428) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'LINEAR' (FC_Layer.cpp:410:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.0' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.0' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.1' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.1' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.2' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.2' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.3' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.3' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.4' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.4' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.5' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.5' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.6' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.6' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.7' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.7' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.8' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.8' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.9' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.9' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.10' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.10' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.11' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.11' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.12' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.12' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.13' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.13' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.14' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.14' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.15' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.15' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.16' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.16' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.17' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.17' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.18' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.18' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.19' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.19' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.20' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.20' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.21' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.21' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.22' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.22' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.23' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.23' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.24' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.24' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.25' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.25' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.26' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.26' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.27' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.27' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.28' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.28' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.29' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.29' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.30' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.30' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-970] Internal stream 'weights_stream.V.V.31' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has write operations in process function 'ReadFromMem' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:10:9) (around FC_Layer.cpp:446).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has read operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'weights_stream.V.V.31' has read operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-979] Variable 'first_processing_buffer.V' (FC_Layer.cpp:414) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has write operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has read and write operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-779] Non-shared array 'first_processing_buffer.V' (FC_Layer.cpp:414) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has write operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'first_processing_buffer.V' has read and write operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-979] Variable 'first_bit_buffer_weights.V' (FC_Layer.cpp:419) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has write operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has read and write operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
ERROR: [HLS 200-779] Non-shared array 'first_bit_buffer_weights.V' (FC_Layer.cpp:419) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has write operations in process function 'CreateBitMask' (FC_Layer.cpp:136:58) (around FC_Layer.cpp:450).
INFO: [HLS 200-992] Variable 'first_bit_buffer_weights.V' has read and write operations in process function 'RunDataFlow' (FC_Layer.cpp:0:58) (around FC_Layer.cpp:451).
Command           transform done; error code: 1; 5.61 sec.
Execute           send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in Presyn 1: transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -duplicate-dataflow-processes -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -hls-display -norm-name  /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 6.64 sec.
Command       elaborate done; error code: 2; 22.52 sec.
Command     csynth_design done; error code: 2; 22.53 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.43 seconds. CPU system time: 1.72 seconds. Elapsed time: 22.54 seconds; current allocated memory: 430.801 MB.
Command   ap_source done; error code: 1; 53.46 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 02 22:57:57 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.54 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.7 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.72 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 19.92 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 26.7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.54 seconds. CPU system time: 0.81 seconds. Elapsed time: 26.7 seconds; current allocated memory: 316.131 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 316.319 MB.
INFO: [HLS 200-10] Analyzing design file 'FC_Layer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FC_Layer.cpp as C++
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang FC_Layer.cpp -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.cpp.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top LINEAR -name=LINEAR 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.79 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: FC_Layer.cpp:404:9
Execute         clang_tidy xilinx-systemc-detector /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.21 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang-tidy.FC_Layer.pp.0.cpp.err.log 
Command           ap_eval done; 1.66 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/xilinx-dataflow-lawyer.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.FC_Layer.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'y': FC_Layer.cpp:254:131
WARNING: [HLS 207-5301] unused parameter 'batch_num': FC_Layer.cpp:279:25
WARNING: [HLS 207-5301] unused parameter 'Wt_X': FC_Layer.cpp:280:129
WARNING: [HLS 207-5301] unused parameter 'Wt_Y': FC_Layer.cpp:280:139
WARNING: [HLS 207-5301] unused parameter 'output_stream': FC_Layer.cpp:313:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.51 seconds. CPU system time: 0.72 seconds. Elapsed time: 7.44 seconds; current allocated memory: 318.464 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/FC_Layer.g.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 3.02 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.02 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LINEAR -reflow-float-conversion -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.15 sec.
Execute         run_link_or_opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR 
Execute           ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LINEAR -mllvm -hls-db-dir -mllvm /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 1.05 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:20:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:220:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:202:39)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:151:22)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:117:27)
INFO: [HLS 214-131] Inlining function 'int ceildiv<int>(int, int)' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int)' (FC_Layer.cpp:105:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::empty() const' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:231:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'CreateBitMask(hls::stream<ap_uint<32>, 0>*, ap_uint<640>*, ap_uint<20>*)' (FC_Layer.cpp:243:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (FC_Layer.cpp:342:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:426:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:429:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'LINEAR(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, int, int, int, int, int)' (FC_Layer.cpp:432:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (FC_Layer.cpp:266:23) in function 'DPEUnit' completely with a factor of 20 (FC_Layer.cpp:254:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_17' (FC_Layer.cpp:194:36) in function 'ReadFromMem' completely with a factor of 20 (FC_Layer.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_12' (FC_Layer.cpp:171:28) in function 'ReadFromMem' completely with a factor of 6 (FC_Layer.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ReadIactBuff(hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'RunDataFlow(int, int, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_uint<32>, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_uint<640>*, ap_uint<640>*, ap_uint<20>*, ap_uint<20>*, int, int)' (FC_Layer.cpp:350:0)
INFO: [HLS 214-241] Aggregating maxi variable 'ifc7' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc6' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc5' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc4' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc3' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc2' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'ifc1' with non-compact mode in 128-bits
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_296_3' (FC_Layer.cpp:296:23) in function 'DPEComputation' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (FC_Layer.cpp:296:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 128 in loop 'VITIS_LOOP_156_9'(FC_Layer.cpp:156:27) has been inferred on port 'ifc6'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:156:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_329_1'(FC_Layer.cpp:329:23) has been inferred on port 'ifc1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FC_Layer.cpp:329:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.3s' into 'ReadFromMem(ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<128>*, ap_uint<288>*, hls::stream<ap_uint<32>, 0>*, ap_uint<32>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, int) (.1)' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uints' into 'OutputBuffer(ap_uint<128>*, hls::stream<ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, int, int, int, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20]) (.1)' (FC_Layer.cpp:335:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.45 seconds. CPU system time: 0.55 seconds. Elapsed time: 7.34 seconds; current allocated memory: 321.985 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.988 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LINEAR -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.0.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 348.790 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 392.443 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.g.1.bc to /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_1' (FC_Layer.cpp:287) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_2' (FC_Layer.cpp:291) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_4' (FC_Layer.cpp:303) in function 'DPEComputation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_2' (FC_Layer.cpp:230) in function 'CreateBitMask' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_1' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'RunDataFlow' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_13' (FC_Layer.cpp:177) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_16' (FC_Layer.cpp:192) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_18' (FC_Layer.cpp:216) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (FC_Layer.cpp:319) in function 'OutputBuffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_329_1' (FC_Layer.cpp:319) in function 'OutputBuffer' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DPEUnit' (FC_Layer.cpp:256:1).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (FC_Layer.cpp:39) in function 'ReadFromMem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_153_8' (FC_Layer.cpp:153) in function 'ReadFromMem' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_331_2' (FC_Layer.cpp:330) in function 'OutputBuffer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_257_1' (FC_Layer.cpp:257) in function 'DPEUnit' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_3' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_4' (FC_Layer.cpp:87) in function 'ReadFromMem' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_156_9' (FC_Layer.cpp:154) in function 'ReadFromMem' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (FC_Layer.cpp:160) in function 'ReadFromMem' completely with a factor of 24.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V.V' (FC_Layer.cpp:429) .
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (FC_Layer.cpp:411) in dimension 1 with a cyclic factor 71.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'iact_buffer.V' (FC_Layer.cpp:422) in dimension 1: conflict with resource constraint assignment.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V.V' (FC_Layer.cpp:429) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'LINEAR' (FC_Layer.cpp:411:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'LINEAR' (FC_Layer.cpp:411:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Block_.split10_proc'
	 'ReadFromMem'
	 'RunDataFlow'
	 'OutputBuffer'.
Command           transform done; 3.59 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FC_Layer.cpp:168:33) to (FC_Layer.cpp:177:28) in function 'ReadFromMem'... converting 7 basic blocks.
Command           transform done; 1.64 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.02 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.24 seconds; current allocated memory: 469.950 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.2.bc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_352_1' (FC_Layer.cpp:352:32) in function 'RunDataFlow' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (FC_Layer.cpp:27:34) in function 'ReadFromMem'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_89_4' (FC_Layer.cpp:87:44) in function 'ReadFromMem' is an infinite loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_11' (FC_Layer.cpp:168:33) in function 'ReadFromMem'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_15' (FC_Layer.cpp:189:37) in function 'ReadFromMem'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_14' (FC_Layer.cpp:187:33) in function 'ReadFromMem'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_229_1' (FC_Layer.cpp:229:32) in function 'CreateBitMask' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_3' (FC_Layer.cpp:239:47) in function 'CreateBitMask'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (FC_Layer.cpp:260:34)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'IACT_TEMP_BUFFER.V' (FC_Layer.cpp:342:29)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' (FC_Layer.cpp:96:48)
INFO: [HLS 200-472] Inferring partial write operation for 'iact_buffer' (FC_Layer.cpp:178:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_buf.V' (FC_Layer.cpp:288:36)
INFO: [HLS 200-472] Inferring partial write operation for 'processing_buffer' (FC_Layer.cpp:247:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bit_buffer_weights' (FC_Layer.cpp:248:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_out' (FC_Layer.cpp:305:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_buf.V' (FC_Layer.cpp:292:36)
INFO: [HLS 200-472] Inferring partial write operation for 'iact_buffer' (FC_Layer.cpp:161:42)
Command           transform done; 10.66 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.35 seconds. CPU system time: 0.21 seconds. Elapsed time: 10.66 seconds; current allocated memory: 837.876 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 16.76 sec.
Command       elaborate done; 31.56 sec.
Execute       ap_eval exec zip -j /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.15 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LINEAR' ...
Execute         ap_set_top_model LINEAR 
WARNING: [SYN 201-103] Legalizing function name 'Block_.split10_proc' to 'Block_split10_proc'.
Execute         get_model_list LINEAR -filter all-wo-channel -topdown 
Execute         preproc_iomode -model LINEAR 
Execute         preproc_iomode -model OutputBuffer 
Execute         preproc_iomode -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         preproc_iomode -model RunDataFlow 
Execute         preproc_iomode -model DPEComputation 
Execute         preproc_iomode -model DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         preproc_iomode -model DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         preproc_iomode -model DPEUnit 
Execute         preproc_iomode -model DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         preproc_iomode -model DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         preproc_iomode -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         preproc_iomode -model CreateBitMask 
Execute         preproc_iomode -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         preproc_iomode -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         preproc_iomode -model ReadFromMem 
Execute         preproc_iomode -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         preproc_iomode -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         preproc_iomode -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         preproc_iomode -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         preproc_iomode -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         preproc_iomode -model Block_.split10_proc 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list LINEAR -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc Block_.split10_proc ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ReadFromMem_Pipeline_VITIS_LOOP_153_8 ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ReadFromMem_Pipeline_VITIS_LOOP_216_18 ReadFromMem CreateBitMask_Pipeline_VITIS_LOOP_230_2 CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 CreateBitMask RunDataFlow_Pipeline_VITIS_LOOP_341_1 DPEComputation_Pipeline_VITIS_LOOP_291_2 DPEComputation_Pipeline_VITIS_LOOP_287_1 DPEUnit DPEComputation_Pipeline_VITIS_LOOP_296_3 DPEComputation_Pipeline_VITIS_LOOP_303_4 DPEComputation RunDataFlow OutputBuffer_Pipeline_VITIS_LOOP_329_1 OutputBuffer LINEAR
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : Block_.split10_proc ...
Execute         set_default_model Block_.split10_proc 
Execute         apply_spec_resource_limit Block_.split10_proc 
INFO-FLOW: Configuring Module : ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : ReadFromMem_Pipeline_VITIS_LOOP_153_8 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         apply_spec_resource_limit ReadFromMem_Pipeline_VITIS_LOOP_153_8 
INFO-FLOW: Configuring Module : ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         apply_spec_resource_limit ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
INFO-FLOW: Configuring Module : ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         apply_spec_resource_limit ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
INFO-FLOW: Configuring Module : ReadFromMem_Pipeline_VITIS_LOOP_216_18 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         apply_spec_resource_limit ReadFromMem_Pipeline_VITIS_LOOP_216_18 
INFO-FLOW: Configuring Module : ReadFromMem ...
Execute         set_default_model ReadFromMem 
Execute         apply_spec_resource_limit ReadFromMem 
INFO-FLOW: Configuring Module : CreateBitMask_Pipeline_VITIS_LOOP_230_2 ...
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         apply_spec_resource_limit CreateBitMask_Pipeline_VITIS_LOOP_230_2 
INFO-FLOW: Configuring Module : CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 ...
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         apply_spec_resource_limit CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
INFO-FLOW: Configuring Module : CreateBitMask ...
Execute         set_default_model CreateBitMask 
Execute         apply_spec_resource_limit CreateBitMask 
INFO-FLOW: Configuring Module : RunDataFlow_Pipeline_VITIS_LOOP_341_1 ...
Execute         set_default_model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         apply_spec_resource_limit RunDataFlow_Pipeline_VITIS_LOOP_341_1 
INFO-FLOW: Configuring Module : DPEComputation_Pipeline_VITIS_LOOP_291_2 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         apply_spec_resource_limit DPEComputation_Pipeline_VITIS_LOOP_291_2 
INFO-FLOW: Configuring Module : DPEComputation_Pipeline_VITIS_LOOP_287_1 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         apply_spec_resource_limit DPEComputation_Pipeline_VITIS_LOOP_287_1 
INFO-FLOW: Configuring Module : DPEUnit ...
Execute         set_default_model DPEUnit 
Execute         apply_spec_resource_limit DPEUnit 
INFO-FLOW: Configuring Module : DPEComputation_Pipeline_VITIS_LOOP_296_3 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         apply_spec_resource_limit DPEComputation_Pipeline_VITIS_LOOP_296_3 
INFO-FLOW: Configuring Module : DPEComputation_Pipeline_VITIS_LOOP_303_4 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         apply_spec_resource_limit DPEComputation_Pipeline_VITIS_LOOP_303_4 
INFO-FLOW: Configuring Module : DPEComputation ...
Execute         set_default_model DPEComputation 
Execute         apply_spec_resource_limit DPEComputation 
INFO-FLOW: Configuring Module : RunDataFlow ...
Execute         set_default_model RunDataFlow 
Execute         apply_spec_resource_limit RunDataFlow 
INFO-FLOW: Configuring Module : OutputBuffer_Pipeline_VITIS_LOOP_329_1 ...
Execute         set_default_model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         apply_spec_resource_limit OutputBuffer_Pipeline_VITIS_LOOP_329_1 
INFO-FLOW: Configuring Module : OutputBuffer ...
Execute         set_default_model OutputBuffer 
Execute         apply_spec_resource_limit OutputBuffer 
INFO-FLOW: Configuring Module : LINEAR ...
Execute         set_default_model LINEAR 
Execute         apply_spec_resource_limit LINEAR 
INFO-FLOW: Model list for preprocess: entry_proc Block_.split10_proc ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ReadFromMem_Pipeline_VITIS_LOOP_153_8 ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ReadFromMem_Pipeline_VITIS_LOOP_216_18 ReadFromMem CreateBitMask_Pipeline_VITIS_LOOP_230_2 CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 CreateBitMask RunDataFlow_Pipeline_VITIS_LOOP_341_1 DPEComputation_Pipeline_VITIS_LOOP_291_2 DPEComputation_Pipeline_VITIS_LOOP_287_1 DPEUnit DPEComputation_Pipeline_VITIS_LOOP_296_3 DPEComputation_Pipeline_VITIS_LOOP_303_4 DPEComputation RunDataFlow OutputBuffer_Pipeline_VITIS_LOOP_329_1 OutputBuffer LINEAR
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: Block_.split10_proc ...
Execute         set_default_model Block_.split10_proc 
Execute         cdfg_preprocess -model Block_.split10_proc 
Execute         rtl_gen_preprocess Block_.split10_proc 
INFO-FLOW: Preprocessing Module: ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: ReadFromMem_Pipeline_VITIS_LOOP_153_8 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         cdfg_preprocess -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_153_8 
INFO-FLOW: Preprocessing Module: ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         cdfg_preprocess -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
INFO-FLOW: Preprocessing Module: ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         cdfg_preprocess -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Command         cdfg_preprocess done; 6.49 sec.
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
INFO-FLOW: Preprocessing Module: ReadFromMem_Pipeline_VITIS_LOOP_216_18 ...
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         cdfg_preprocess -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_216_18 
INFO-FLOW: Preprocessing Module: ReadFromMem ...
Execute         set_default_model ReadFromMem 
Execute         cdfg_preprocess -model ReadFromMem 
Execute         rtl_gen_preprocess ReadFromMem 
INFO-FLOW: Preprocessing Module: CreateBitMask_Pipeline_VITIS_LOOP_230_2 ...
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         cdfg_preprocess -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         rtl_gen_preprocess CreateBitMask_Pipeline_VITIS_LOOP_230_2 
INFO-FLOW: Preprocessing Module: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 ...
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         cdfg_preprocess -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         rtl_gen_preprocess CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
INFO-FLOW: Preprocessing Module: CreateBitMask ...
Execute         set_default_model CreateBitMask 
Execute         cdfg_preprocess -model CreateBitMask 
Execute         rtl_gen_preprocess CreateBitMask 
INFO-FLOW: Preprocessing Module: RunDataFlow_Pipeline_VITIS_LOOP_341_1 ...
Execute         set_default_model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         cdfg_preprocess -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         rtl_gen_preprocess RunDataFlow_Pipeline_VITIS_LOOP_341_1 
INFO-FLOW: Preprocessing Module: DPEComputation_Pipeline_VITIS_LOOP_291_2 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         cdfg_preprocess -model DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_291_2 
INFO-FLOW: Preprocessing Module: DPEComputation_Pipeline_VITIS_LOOP_287_1 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         cdfg_preprocess -model DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_287_1 
INFO-FLOW: Preprocessing Module: DPEUnit ...
Execute         set_default_model DPEUnit 
Execute         cdfg_preprocess -model DPEUnit 
Execute         rtl_gen_preprocess DPEUnit 
INFO-FLOW: Preprocessing Module: DPEComputation_Pipeline_VITIS_LOOP_296_3 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         cdfg_preprocess -model DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_296_3 
INFO-FLOW: Preprocessing Module: DPEComputation_Pipeline_VITIS_LOOP_303_4 ...
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         cdfg_preprocess -model DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_303_4 
INFO-FLOW: Preprocessing Module: DPEComputation ...
Execute         set_default_model DPEComputation 
Execute         cdfg_preprocess -model DPEComputation 
Execute         rtl_gen_preprocess DPEComputation 
INFO-FLOW: Preprocessing Module: RunDataFlow ...
Execute         set_default_model RunDataFlow 
Execute         cdfg_preprocess -model RunDataFlow 
Execute         rtl_gen_preprocess RunDataFlow 
INFO-FLOW: Preprocessing Module: OutputBuffer_Pipeline_VITIS_LOOP_329_1 ...
Execute         set_default_model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         cdfg_preprocess -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         rtl_gen_preprocess OutputBuffer_Pipeline_VITIS_LOOP_329_1 
INFO-FLOW: Preprocessing Module: OutputBuffer ...
Execute         set_default_model OutputBuffer 
Execute         cdfg_preprocess -model OutputBuffer 
Execute         rtl_gen_preprocess OutputBuffer 
INFO-FLOW: Preprocessing Module: LINEAR ...
Execute         set_default_model LINEAR 
Execute         cdfg_preprocess -model LINEAR 
Execute         rtl_gen_preprocess LINEAR 
INFO-FLOW: Model list for synthesis: entry_proc Block_.split10_proc ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ReadFromMem_Pipeline_VITIS_LOOP_153_8 ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ReadFromMem_Pipeline_VITIS_LOOP_216_18 ReadFromMem CreateBitMask_Pipeline_VITIS_LOOP_230_2 CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 CreateBitMask RunDataFlow_Pipeline_VITIS_LOOP_341_1 DPEComputation_Pipeline_VITIS_LOOP_291_2 DPEComputation_Pipeline_VITIS_LOOP_287_1 DPEUnit DPEComputation_Pipeline_VITIS_LOOP_296_3 DPEComputation_Pipeline_VITIS_LOOP_303_4 DPEComputation RunDataFlow OutputBuffer_Pipeline_VITIS_LOOP_329_1 OutputBuffer LINEAR
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.86 seconds; current allocated memory: 845.359 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 845.394 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split10_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.split10_proc 
Execute         schedule -model Block_.split10_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 845.488 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split10_proc.
Execute         set_default_model Block_.split10_proc 
Execute         bind -model Block_.split10_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 845.627 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split10_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         schedule -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_32_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 37, loop 'VITIS_LOOP_27_1_VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 850.232 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         bind -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 864.481 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         schedule -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_8'.
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' (loop 'VITIS_LOOP_153_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('ifc6_addr_read_5') on port 'ifc6' and bus read operation ('ifc6_addr_read') on port 'ifc6'.
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' (loop 'VITIS_LOOP_153_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('ifc6_addr_read_5') on port 'ifc6' and bus read operation ('ifc6_addr_read') on port 'ifc6'.
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' (loop 'VITIS_LOOP_153_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('ifc6_addr_read_5') on port 'ifc6' and bus read operation ('ifc6_addr_read') on port 'ifc6'.
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' (loop 'VITIS_LOOP_153_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('ifc6_addr_read_5') on port 'ifc6' and bus read operation ('ifc6_addr_read') on port 'ifc6'.
WARNING: [HLS 200-885] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' (loop 'VITIS_LOOP_153_8'): Unable to schedule 'store' operation ('iact_buffer_addr_21_write_ln161', FC_Layer.cpp:161) of variable 'p_Result_25_15' on array 'iact_buffer' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'iact_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 21, loop 'VITIS_LOOP_153_8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 865.023 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.sched.adb -f 
INFO-FLOW: Finish scheduling ReadFromMem_Pipeline_VITIS_LOOP_153_8.
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         bind -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 865.604 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.bind.adb -f 
INFO-FLOW: Finish binding ReadFromMem_Pipeline_VITIS_LOOP_153_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         schedule -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_11_VITIS_LOOP_177_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_11_VITIS_LOOP_177_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 865.780 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.sched.adb -f 
INFO-FLOW: Finish scheduling ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         bind -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.986 MB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.bind.adb -f 
INFO-FLOW: Finish binding ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         schedule -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul223) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'.
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' (loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' (loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' (loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' (loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' (loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('weights_stream_0_0_0_0100_write_ln174', /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'weights_stream_0_0_0_0100' (/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 60, loop 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 284.08 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 280.37 seconds. CPU system time: 2.31 seconds. Elapsed time: 284.19 seconds; current allocated memory: 2.043 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27.79 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.sched.adb -f 
Command         db_write done; 25.61 sec.
INFO-FLOW: Finish scheduling ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         bind -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.62 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 54.82 seconds. CPU system time: 0.32 seconds. Elapsed time: 56.03 seconds; current allocated memory: 2.121 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27.36 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.bind.adb -f 
Command         db_write done; 37.1 sec.
INFO-FLOW: Finish binding ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem_Pipeline_VITIS_LOOP_216_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         schedule -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 63.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 64.53 seconds; current allocated memory: 2.122 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.sched.adb -f 
INFO-FLOW: Finish scheduling ReadFromMem_Pipeline_VITIS_LOOP_216_18.
Execute         set_default_model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         bind -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.122 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.bind.adb -f 
INFO-FLOW: Finish binding ReadFromMem_Pipeline_VITIS_LOOP_216_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ReadFromMem 
Execute         schedule -model ReadFromMem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.123 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.sched.adb -f 
INFO-FLOW: Finish scheduling ReadFromMem.
Execute         set_default_model ReadFromMem 
Execute         bind -model ReadFromMem 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.67 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.124 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.7 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.bind.adb -f 
INFO-FLOW: Finish binding ReadFromMem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CreateBitMask_Pipeline_VITIS_LOOP_230_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         schedule -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.125 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.sched.adb -f 
INFO-FLOW: Finish scheduling CreateBitMask_Pipeline_VITIS_LOOP_230_2.
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         bind -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.126 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.bind.adb -f 
INFO-FLOW: Finish binding CreateBitMask_Pipeline_VITIS_LOOP_230_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         schedule -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_3_VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_237_3_VITIS_LOOP_241_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.126 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.sched.adb -f 
INFO-FLOW: Finish scheduling CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.
Execute         set_default_model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         bind -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.127 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.bind.adb -f 
INFO-FLOW: Finish binding CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CreateBitMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CreateBitMask 
Execute         schedule -model CreateBitMask 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.sched.adb -f 
INFO-FLOW: Finish scheduling CreateBitMask.
Execute         set_default_model CreateBitMask 
Execute         bind -model CreateBitMask 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.bind.adb -f 
INFO-FLOW: Finish binding CreateBitMask.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RunDataFlow_Pipeline_VITIS_LOOP_341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         schedule -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_341_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.sched.adb -f 
INFO-FLOW: Finish scheduling RunDataFlow_Pipeline_VITIS_LOOP_341_1.
Execute         set_default_model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         bind -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.bind.adb -f 
INFO-FLOW: Finish binding RunDataFlow_Pipeline_VITIS_LOOP_341_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DPEComputation_Pipeline_VITIS_LOOP_291_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         schedule -model DPEComputation_Pipeline_VITIS_LOOP_291_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_291_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.sched.adb -f 
INFO-FLOW: Finish scheduling DPEComputation_Pipeline_VITIS_LOOP_291_2.
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         bind -model DPEComputation_Pipeline_VITIS_LOOP_291_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.bind.adb -f 
INFO-FLOW: Finish binding DPEComputation_Pipeline_VITIS_LOOP_291_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DPEComputation_Pipeline_VITIS_LOOP_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         schedule -model DPEComputation_Pipeline_VITIS_LOOP_287_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_287_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.128 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.sched.adb -f 
INFO-FLOW: Finish scheduling DPEComputation_Pipeline_VITIS_LOOP_287_1.
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         bind -model DPEComputation_Pipeline_VITIS_LOOP_287_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.129 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.bind.adb -f 
INFO-FLOW: Finish binding DPEComputation_Pipeline_VITIS_LOOP_287_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DPEUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DPEUnit 
Execute         schedule -model DPEUnit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DPEUnit'.
WARNING: [HLS 200-880] The II Violation in module 'DPEUnit' (function 'DPEUnit'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_43_write_ln717') of variable 'trunc_ln' on array 'output_buf' and 'load' operation ('lhs') on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'DPEUnit' (function 'DPEUnit'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_43_write_ln717') of variable 'trunc_ln' on array 'output_buf' and 'load' operation ('output_buf_load', FC_Layer.cpp:260) on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'DPEUnit' (function 'DPEUnit'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_43_write_ln717') of variable 'trunc_ln' on array 'output_buf' and 'load' operation ('output_buf_load', FC_Layer.cpp:260) on array 'output_buf'.
WARNING: [HLS 200-885] The II Violation in module 'DPEUnit' (function 'DPEUnit'): Unable to schedule 'load' operation ('output_buf_load_10', FC_Layer.cpp:260) on array 'output_buf' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_buf'.
WARNING: [HLS 200-885] The II Violation in module 'DPEUnit' (function 'DPEUnit'): Unable to schedule 'store' operation ('output_buf_addr_52_write_ln717') of variable 'trunc_ln717_9' on array 'output_buf' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'output_buf'.
WARNING: [HLS 200-885] The II Violation in module 'DPEUnit' (function 'DPEUnit'): Unable to schedule 'store' operation ('output_buf_addr_60_write_ln717') of variable 'trunc_ln717_16' on array 'output_buf' due to limited memory ports (II = 39). Please consider using a memory core with more ports or partitioning the array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 40, function 'DPEUnit'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.01 seconds; current allocated memory: 2.130 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.sched.adb -f 
INFO-FLOW: Finish scheduling DPEUnit.
Execute         set_default_model DPEUnit 
Execute         bind -model DPEUnit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.132 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.bind.adb -f 
INFO-FLOW: Finish binding DPEUnit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DPEComputation_Pipeline_VITIS_LOOP_296_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         schedule -model DPEComputation_Pipeline_VITIS_LOOP_296_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 41, loop 'VITIS_LOOP_296_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.132 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.sched.adb -f 
INFO-FLOW: Finish scheduling DPEComputation_Pipeline_VITIS_LOOP_296_3.
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         bind -model DPEComputation_Pipeline_VITIS_LOOP_296_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.132 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.bind.adb -f 
INFO-FLOW: Finish binding DPEComputation_Pipeline_VITIS_LOOP_296_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DPEComputation_Pipeline_VITIS_LOOP_303_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         schedule -model DPEComputation_Pipeline_VITIS_LOOP_303_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_303_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.132 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.sched.adb -f 
INFO-FLOW: Finish scheduling DPEComputation_Pipeline_VITIS_LOOP_303_4.
Execute         set_default_model DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         bind -model DPEComputation_Pipeline_VITIS_LOOP_303_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.bind.adb -f 
INFO-FLOW: Finish binding DPEComputation_Pipeline_VITIS_LOOP_303_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DPEComputation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DPEComputation 
Execute         schedule -model DPEComputation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.sched.adb -f 
INFO-FLOW: Finish scheduling DPEComputation.
Execute         set_default_model DPEComputation 
Execute         bind -model DPEComputation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.bind.adb -f 
INFO-FLOW: Finish binding DPEComputation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RunDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RunDataFlow 
Execute         schedule -model RunDataFlow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.sched.adb -f 
INFO-FLOW: Finish scheduling RunDataFlow.
Execute         set_default_model RunDataFlow 
Execute         bind -model RunDataFlow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.134 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.bind.adb -f 
INFO-FLOW: Finish binding RunDataFlow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OutputBuffer_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         schedule -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
WARNING: [HLS 200-885] The II Violation in module 'OutputBuffer_Pipeline_VITIS_LOOP_329_1' (loop 'VITIS_LOOP_329_1'): Unable to schedule 'load' operation ('output_buf_load_1') on array 'output_buf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.134 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.sched.adb -f 
INFO-FLOW: Finish scheduling OutputBuffer_Pipeline_VITIS_LOOP_329_1.
Execute         set_default_model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         bind -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.134 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.bind.adb -f 
INFO-FLOW: Finish binding OutputBuffer_Pipeline_VITIS_LOOP_329_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OutputBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model OutputBuffer 
Execute         schedule -model OutputBuffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.134 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.sched.adb -f 
INFO-FLOW: Finish scheduling OutputBuffer.
Execute         set_default_model OutputBuffer 
Execute         bind -model OutputBuffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.134 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.bind.adb -f 
INFO-FLOW: Finish binding OutputBuffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LINEAR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model LINEAR 
Execute         schedule -model LINEAR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO ifc7_c_channel (from entry_proc_U0 to OutputBuffer_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.135 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.sched.adb -f 
INFO-FLOW: Finish scheduling LINEAR.
Execute         set_default_model LINEAR 
Execute         bind -model LINEAR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.136 GB.
Execute         syn_report -verbosereport -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.15 sec.
Execute         db_write -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.bind.adb -f 
INFO-FLOW: Finish binding LINEAR.
Execute         get_model_list LINEAR -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess Block_.split10_proc 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         rtl_gen_preprocess ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         rtl_gen_preprocess ReadFromMem 
Execute         rtl_gen_preprocess CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         rtl_gen_preprocess CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         rtl_gen_preprocess CreateBitMask 
Execute         rtl_gen_preprocess RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         rtl_gen_preprocess DPEUnit 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         rtl_gen_preprocess DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         rtl_gen_preprocess DPEComputation 
Execute         rtl_gen_preprocess RunDataFlow 
Execute         rtl_gen_preprocess OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         rtl_gen_preprocess OutputBuffer 
Execute         rtl_gen_preprocess LINEAR 
INFO-FLOW: Model list for RTL generation: entry_proc Block_.split10_proc ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ReadFromMem_Pipeline_VITIS_LOOP_153_8 ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ReadFromMem_Pipeline_VITIS_LOOP_216_18 ReadFromMem CreateBitMask_Pipeline_VITIS_LOOP_230_2 CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 CreateBitMask RunDataFlow_Pipeline_VITIS_LOOP_341_1 DPEComputation_Pipeline_VITIS_LOOP_291_2 DPEComputation_Pipeline_VITIS_LOOP_287_1 DPEUnit DPEComputation_Pipeline_VITIS_LOOP_296_3 DPEComputation_Pipeline_VITIS_LOOP_303_4 DPEComputation RunDataFlow OutputBuffer_Pipeline_VITIS_LOOP_329_1 OutputBuffer LINEAR
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.27 seconds; current allocated memory: 2.136 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split10_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.split10_proc -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split10_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.137 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.split10_proc -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_Block_split10_proc 
Execute         gen_rtl Block_.split10_proc -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_Block_split10_proc 
Execute         syn_report -csynth -model Block_.split10_proc -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/Block_split10_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_.split10_proc -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/Block_split10_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_.split10_proc -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_.split10_proc -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.adb 
Execute         db_write -model Block_.split10_proc -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_.split10_proc -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2' is 21300 from HDL expression: (1'b1 == ap_condition_1577)
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_8ns_7_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2'.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.144 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         syn_report -rtlxml -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.6 sec.
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.adb 
Command         db_write done; 0.41 sec.
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ReadFromMem_Pipeline_VITIS_LOOP_153_8 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' pipeline 'VITIS_LOOP_153_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem_Pipeline_VITIS_LOOP_153_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.167 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_153_8 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_153_8 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_153_8 
Execute         syn_report -csynth -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_153_8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_153_8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.adb 
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_153_8 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadFromMem_Pipeline_VITIS_LOOP_153_8 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13' pipeline 'VITIS_LOOP_168_11_VITIS_LOOP_177_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.170 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
Execute         syn_report -csynth -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.adb 
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' pipeline 'VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16' is 5184 from HDL expression: (icmp_ln187_reg_23024_pp0_iter2_reg == 1'd0)
INFO: [RTGEN 206-100] Generating core module 'mul_29s_27ns_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_8ns_7_36_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16'.
Command         create_rtl_model done; 16.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.5 seconds. CPU system time: 0.24 seconds. Elapsed time: 16.98 seconds; current allocated memory: 2.205 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
Execute         syn_report -csynth -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.13 sec.
Execute         syn_report -rtlxml -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.06 sec.
Execute         syn_report -verbosereport -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 27.92 sec.
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.adb 
Command         db_write done; 38.3 sec.
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem_Pipeline_VITIS_LOOP_216_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ReadFromMem_Pipeline_VITIS_LOOP_216_18 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ReadFromMem_Pipeline_VITIS_LOOP_216_18' pipeline 'VITIS_LOOP_216_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem_Pipeline_VITIS_LOOP_216_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 69.83 seconds. CPU system time: 0.49 seconds. Elapsed time: 71.43 seconds; current allocated memory: 2.314 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_216_18 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         gen_rtl ReadFromMem_Pipeline_VITIS_LOOP_216_18 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_216_18 
Execute         syn_report -csynth -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_216_18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_Pipeline_VITIS_LOOP_216_18_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.adb 
Execute         db_write -model ReadFromMem_Pipeline_VITIS_LOOP_216_18 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadFromMem_Pipeline_VITIS_LOOP_216_18 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ReadFromMem -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'ReadFromMem' is 21538 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_33ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_5ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem'.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.321 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl ReadFromMem -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_ReadFromMem 
Execute         gen_rtl ReadFromMem -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_ReadFromMem 
Execute         syn_report -csynth -model ReadFromMem -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model ReadFromMem -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/ReadFromMem_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model ReadFromMem -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.87 sec.
Execute         db_write -model ReadFromMem -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model ReadFromMem -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ReadFromMem -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CreateBitMask_Pipeline_VITIS_LOOP_230_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CreateBitMask_Pipeline_VITIS_LOOP_230_2 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_0_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_01_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_02_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_03_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_04_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_05_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_06_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_07_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_08_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_09_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_010_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_011_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_012_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_013_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_014_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_015_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_016_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_017_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_018_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_019_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_020_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_021_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_022_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_023_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_024_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_025_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_026_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_027_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_028_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_029_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_030_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CreateBitMask_Pipeline_VITIS_LOOP_230_2/weights_stream_0_0_0_031_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CreateBitMask_Pipeline_VITIS_LOOP_230_2'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.327 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl CreateBitMask_Pipeline_VITIS_LOOP_230_2 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         gen_rtl CreateBitMask_Pipeline_VITIS_LOOP_230_2 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_230_2 
Execute         syn_report -csynth -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/CreateBitMask_Pipeline_VITIS_LOOP_230_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/CreateBitMask_Pipeline_VITIS_LOOP_230_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.adb 
Execute         db_write -model CreateBitMask_Pipeline_VITIS_LOOP_230_2 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info CreateBitMask_Pipeline_VITIS_LOOP_230_2 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4' pipeline 'VITIS_LOOP_237_3_VITIS_LOOP_241_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.330 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         gen_rtl CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
Execute         syn_report -csynth -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.adb 
Execute         db_write -model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CreateBitMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CreateBitMask -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CreateBitMask'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.334 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl CreateBitMask -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_CreateBitMask 
Execute         gen_rtl CreateBitMask -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_CreateBitMask 
Execute         syn_report -csynth -model CreateBitMask -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/CreateBitMask_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model CreateBitMask -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/CreateBitMask_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model CreateBitMask -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model CreateBitMask -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.adb 
Execute         db_write -model CreateBitMask -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info CreateBitMask -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RunDataFlow_Pipeline_VITIS_LOOP_341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model RunDataFlow_Pipeline_VITIS_LOOP_341_1 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RunDataFlow_Pipeline_VITIS_LOOP_341_1' pipeline 'VITIS_LOOP_341_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RunDataFlow_Pipeline_VITIS_LOOP_341_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.335 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl RunDataFlow_Pipeline_VITIS_LOOP_341_1 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         gen_rtl RunDataFlow_Pipeline_VITIS_LOOP_341_1 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_RunDataFlow_Pipeline_VITIS_LOOP_341_1 
Execute         syn_report -csynth -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/RunDataFlow_Pipeline_VITIS_LOOP_341_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/RunDataFlow_Pipeline_VITIS_LOOP_341_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.adb 
Execute         db_write -model RunDataFlow_Pipeline_VITIS_LOOP_341_1 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RunDataFlow_Pipeline_VITIS_LOOP_341_1 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DPEComputation_Pipeline_VITIS_LOOP_291_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DPEComputation_Pipeline_VITIS_LOOP_291_2 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DPEComputation_Pipeline_VITIS_LOOP_291_2' pipeline 'VITIS_LOOP_291_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DPEComputation_Pipeline_VITIS_LOOP_291_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.335 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_291_2 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_291_2 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_291_2 
Execute         syn_report -csynth -model DPEComputation_Pipeline_VITIS_LOOP_291_2 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_291_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DPEComputation_Pipeline_VITIS_LOOP_291_2 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_291_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DPEComputation_Pipeline_VITIS_LOOP_291_2 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_291_2 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.adb 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_291_2 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DPEComputation_Pipeline_VITIS_LOOP_291_2 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DPEComputation_Pipeline_VITIS_LOOP_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DPEComputation_Pipeline_VITIS_LOOP_287_1 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DPEComputation_Pipeline_VITIS_LOOP_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.336 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_287_1 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_287_1 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_287_1 
Execute         syn_report -csynth -model DPEComputation_Pipeline_VITIS_LOOP_287_1 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_287_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DPEComputation_Pipeline_VITIS_LOOP_287_1 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_287_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DPEComputation_Pipeline_VITIS_LOOP_287_1 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_287_1 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.adb 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_287_1 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DPEComputation_Pipeline_VITIS_LOOP_287_1 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DPEUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DPEUnit -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_56_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DPEUnit'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.339 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl DPEUnit -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_DPEUnit 
Execute         gen_rtl DPEUnit -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_DPEUnit 
Execute         syn_report -csynth -model DPEUnit -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEUnit_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model DPEUnit -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEUnit_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model DPEUnit -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.59 sec.
Execute         db_write -model DPEUnit -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model DPEUnit -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DPEUnit -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DPEComputation_Pipeline_VITIS_LOOP_296_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DPEComputation_Pipeline_VITIS_LOOP_296_3 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DPEComputation_Pipeline_VITIS_LOOP_296_3' pipeline 'VITIS_LOOP_296_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DPEComputation_Pipeline_VITIS_LOOP_296_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.348 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_296_3 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_296_3 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_296_3 
Execute         syn_report -csynth -model DPEComputation_Pipeline_VITIS_LOOP_296_3 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_296_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DPEComputation_Pipeline_VITIS_LOOP_296_3 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_296_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DPEComputation_Pipeline_VITIS_LOOP_296_3 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_296_3 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.adb 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_296_3 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DPEComputation_Pipeline_VITIS_LOOP_296_3 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DPEComputation_Pipeline_VITIS_LOOP_303_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DPEComputation_Pipeline_VITIS_LOOP_303_4 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DPEComputation_Pipeline_VITIS_LOOP_303_4' pipeline 'VITIS_LOOP_303_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DPEComputation_Pipeline_VITIS_LOOP_303_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.349 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_303_4 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         gen_rtl DPEComputation_Pipeline_VITIS_LOOP_303_4 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_DPEComputation_Pipeline_VITIS_LOOP_303_4 
Execute         syn_report -csynth -model DPEComputation_Pipeline_VITIS_LOOP_303_4 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_303_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DPEComputation_Pipeline_VITIS_LOOP_303_4 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_Pipeline_VITIS_LOOP_303_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DPEComputation_Pipeline_VITIS_LOOP_303_4 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_303_4 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.adb 
Execute         db_write -model DPEComputation_Pipeline_VITIS_LOOP_303_4 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DPEComputation_Pipeline_VITIS_LOOP_303_4 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DPEComputation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DPEComputation -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DPEComputation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.350 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl DPEComputation -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_DPEComputation 
Execute         gen_rtl DPEComputation -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_DPEComputation 
Execute         syn_report -csynth -model DPEComputation -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DPEComputation -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/DPEComputation_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DPEComputation -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -model DPEComputation -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.adb 
Execute         db_write -model DPEComputation -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DPEComputation -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RunDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model RunDataFlow -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28s_28s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RunDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.351 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl RunDataFlow -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_RunDataFlow 
Execute         gen_rtl RunDataFlow -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_RunDataFlow 
Execute         syn_report -csynth -model RunDataFlow -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/RunDataFlow_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model RunDataFlow -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/RunDataFlow_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model RunDataFlow -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -model RunDataFlow -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.adb 
Execute         db_write -model RunDataFlow -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RunDataFlow -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OutputBuffer_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model OutputBuffer_Pipeline_VITIS_LOOP_329_1 -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'OutputBuffer_Pipeline_VITIS_LOOP_329_1' pipeline 'VITIS_LOOP_329_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'OutputBuffer_Pipeline_VITIS_LOOP_329_1/m_axi_ifc1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'OutputBuffer_Pipeline_VITIS_LOOP_329_1'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.353 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl OutputBuffer_Pipeline_VITIS_LOOP_329_1 -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         gen_rtl OutputBuffer_Pipeline_VITIS_LOOP_329_1 -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_OutputBuffer_Pipeline_VITIS_LOOP_329_1 
Execute         syn_report -csynth -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/OutputBuffer_Pipeline_VITIS_LOOP_329_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/OutputBuffer_Pipeline_VITIS_LOOP_329_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.adb 
Execute         db_write -model OutputBuffer_Pipeline_VITIS_LOOP_329_1 -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info OutputBuffer_Pipeline_VITIS_LOOP_329_1 -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OutputBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model OutputBuffer -top_prefix LINEAR_ -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'OutputBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.355 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl OutputBuffer -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR_OutputBuffer 
Execute         gen_rtl OutputBuffer -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR_OutputBuffer 
Execute         syn_report -csynth -model OutputBuffer -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/OutputBuffer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model OutputBuffer -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/OutputBuffer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model OutputBuffer -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model OutputBuffer -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.adb 
Execute         db_write -model OutputBuffer -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info OutputBuffer -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LINEAR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model LINEAR -top_prefix  -sub_prefix LINEAR_ -mg_file /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc1_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc2_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc3_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc4_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc5_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc6_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/ifc7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/X' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/Y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/Wt_X' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/Wt_Y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LINEAR/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LINEAR' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ifc1_offset', 'ifc2_offset', 'ifc3_offset', 'ifc4_offset', 'ifc5_offset', 'ifc6_offset', 'ifc7', 'X', 'Y', 'Wt_X', 'Wt_Y' and 'bias' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LINEAR'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.363 GB.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         gen_rtl LINEAR -istop -style xilinx -f -lang vhdl -o /nethome/zchen752/Linear/fc_layer/solution1/syn/vhdl/LINEAR 
Execute         gen_rtl LINEAR -istop -style xilinx -f -lang vlog -o /nethome/zchen752/Linear/fc_layer/solution1/syn/verilog/LINEAR 
Execute         syn_report -csynth -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/LINEAR_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/LINEAR_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.22 sec.
Execute         db_write -model LINEAR -f -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.adb 
Execute         db_write -model LINEAR -bindview -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info LINEAR -p /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR 
Execute         export_constraint_db -f -tool general -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.constraint.tcl 
Execute         syn_report -designview -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.design.xml 
Command         syn_report done; 3.31 sec.
Execute         syn_report -csynthDesign -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model LINEAR -o /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks LINEAR 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain LINEAR 
INFO-FLOW: Model list for RTL component generation: entry_proc Block_.split10_proc ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ReadFromMem_Pipeline_VITIS_LOOP_153_8 ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ReadFromMem_Pipeline_VITIS_LOOP_216_18 ReadFromMem CreateBitMask_Pipeline_VITIS_LOOP_230_2 CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 CreateBitMask RunDataFlow_Pipeline_VITIS_LOOP_341_1 DPEComputation_Pipeline_VITIS_LOOP_291_2 DPEComputation_Pipeline_VITIS_LOOP_287_1 DPEUnit DPEComputation_Pipeline_VITIS_LOOP_296_3 DPEComputation_Pipeline_VITIS_LOOP_303_4 DPEComputation RunDataFlow OutputBuffer_Pipeline_VITIS_LOOP_329_1 OutputBuffer LINEAR
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_split10_proc] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.compgen.tcl 
INFO-FLOW: Found component LINEAR_mul_32s_34ns_65_1_1.
INFO-FLOW: Append model LINEAR_mul_32s_34ns_65_1_1
INFO-FLOW: Handling components in module [ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component LINEAR_urem_32ns_8ns_7_36_1.
INFO-FLOW: Append model LINEAR_urem_32ns_8ns_7_36_1
INFO-FLOW: Found component LINEAR_mul_32ns_34ns_65_1_1.
INFO-FLOW: Append model LINEAR_mul_32ns_34ns_65_1_1
INFO-FLOW: Found component LINEAR_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model LINEAR_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadFromMem_Pipeline_VITIS_LOOP_153_8] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.compgen.tcl 
INFO-FLOW: Found component LINEAR_mul_29s_27ns_29_1_1.
INFO-FLOW: Append model LINEAR_mul_29s_27ns_29_1_1
INFO-FLOW: Found component LINEAR_urem_10ns_5ns_4_14_1.
INFO-FLOW: Append model LINEAR_urem_10ns_5ns_4_14_1
INFO-FLOW: Found component LINEAR_mul_mul_10ns_11ns_21_4_1.
INFO-FLOW: Append model LINEAR_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadFromMem_Pipeline_VITIS_LOOP_216_18] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ReadFromMem] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.compgen.tcl 
INFO-FLOW: Found component LINEAR_mul_32s_32s_32_1_1.
INFO-FLOW: Append model LINEAR_mul_32s_32s_32_1_1
INFO-FLOW: Found component LINEAR_mul_64ns_5ns_68_1_1.
INFO-FLOW: Append model LINEAR_mul_64ns_5ns_68_1_1
INFO-FLOW: Found component LINEAR_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model LINEAR_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component LINEAR_mul_28ns_33ns_61_1_1.
INFO-FLOW: Append model LINEAR_mul_28ns_33ns_61_1_1
INFO-FLOW: Handling components in module [CreateBitMask_Pipeline_VITIS_LOOP_230_2] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CreateBitMask] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.compgen.tcl 
INFO-FLOW: Handling components in module [RunDataFlow_Pipeline_VITIS_LOOP_341_1] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DPEComputation_Pipeline_VITIS_LOOP_291_2] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DPEComputation_Pipeline_VITIS_LOOP_287_1] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DPEUnit] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.compgen.tcl 
INFO-FLOW: Found component LINEAR_mul_32s_32s_56_1_1.
INFO-FLOW: Append model LINEAR_mul_32s_32s_56_1_1
INFO-FLOW: Handling components in module [DPEComputation_Pipeline_VITIS_LOOP_296_3] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DPEComputation_Pipeline_VITIS_LOOP_303_4] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DPEComputation] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.compgen.tcl 
INFO-FLOW: Found component LINEAR_DPEComputation_local_output_buf_V.
INFO-FLOW: Append model LINEAR_DPEComputation_local_output_buf_V
INFO-FLOW: Handling components in module [RunDataFlow] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.compgen.tcl 
INFO-FLOW: Found component LINEAR_mul_28s_28s_32_1_1.
INFO-FLOW: Append model LINEAR_mul_28s_28s_32_1_1
INFO-FLOW: Found component LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V.
INFO-FLOW: Append model LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V
INFO-FLOW: Found component LINEAR_RunDataFlow_first_processing_buffer_V.
INFO-FLOW: Append model LINEAR_RunDataFlow_first_processing_buffer_V
INFO-FLOW: Found component LINEAR_RunDataFlow_first_bit_buffer_weights_V.
INFO-FLOW: Append model LINEAR_RunDataFlow_first_bit_buffer_weights_V
INFO-FLOW: Handling components in module [OutputBuffer_Pipeline_VITIS_LOOP_329_1] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.compgen.tcl 
INFO-FLOW: Found component LINEAR_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [OutputBuffer] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.compgen.tcl 
INFO-FLOW: Handling components in module [LINEAR] ... 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.compgen.tcl 
INFO-FLOW: Found component LINEAR_weight_buffer_V_0.
INFO-FLOW: Append model LINEAR_weight_buffer_V_0
INFO-FLOW: Found component LINEAR_weight_buffer_V_5.
INFO-FLOW: Append model LINEAR_weight_buffer_V_5
INFO-FLOW: Found component LINEAR_iact_buffer_V.
INFO-FLOW: Append model LINEAR_iact_buffer_V
INFO-FLOW: Found component LINEAR_output_buf_V_memcore.
INFO-FLOW: Append model LINEAR_output_buf_V_memcore
INFO-FLOW: Found component LINEAR_output_buf_V.
INFO-FLOW: Append model LINEAR_output_buf_V
INFO-FLOW: Found component LINEAR_fifo_w64_d3_S.
INFO-FLOW: Append model LINEAR_fifo_w64_d3_S
INFO-FLOW: Found component LINEAR_fifo_w28_d2_S.
INFO-FLOW: Append model LINEAR_fifo_w28_d2_S
INFO-FLOW: Found component LINEAR_fifo_w28_d2_S.
INFO-FLOW: Append model LINEAR_fifo_w28_d2_S
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d100_A.
INFO-FLOW: Append model LINEAR_fifo_w32_d100_A
INFO-FLOW: Found component LINEAR_fifo_w32_d32_S.
INFO-FLOW: Append model LINEAR_fifo_w32_d32_S
INFO-FLOW: Found component LINEAR_fifo_w32_d3_S.
INFO-FLOW: Append model LINEAR_fifo_w32_d3_S
INFO-FLOW: Found component LINEAR_fifo_w32_d3_S.
INFO-FLOW: Append model LINEAR_fifo_w32_d3_S
INFO-FLOW: Found component LINEAR_control_s_axi.
INFO-FLOW: Append model LINEAR_control_s_axi
INFO-FLOW: Found component LINEAR_ifc1_m_axi.
INFO-FLOW: Append model LINEAR_ifc1_m_axi
INFO-FLOW: Found component LINEAR_ifc2_m_axi.
INFO-FLOW: Append model LINEAR_ifc2_m_axi
INFO-FLOW: Found component LINEAR_ifc3_m_axi.
INFO-FLOW: Append model LINEAR_ifc3_m_axi
INFO-FLOW: Found component LINEAR_ifc4_m_axi.
INFO-FLOW: Append model LINEAR_ifc4_m_axi
INFO-FLOW: Found component LINEAR_ifc5_m_axi.
INFO-FLOW: Append model LINEAR_ifc5_m_axi
INFO-FLOW: Found component LINEAR_ifc6_m_axi.
INFO-FLOW: Append model LINEAR_ifc6_m_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model Block_split10_proc
INFO-FLOW: Append model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2
INFO-FLOW: Append model ReadFromMem_Pipeline_VITIS_LOOP_153_8
INFO-FLOW: Append model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13
INFO-FLOW: Append model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16
INFO-FLOW: Append model ReadFromMem_Pipeline_VITIS_LOOP_216_18
INFO-FLOW: Append model ReadFromMem
INFO-FLOW: Append model CreateBitMask_Pipeline_VITIS_LOOP_230_2
INFO-FLOW: Append model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4
INFO-FLOW: Append model CreateBitMask
INFO-FLOW: Append model RunDataFlow_Pipeline_VITIS_LOOP_341_1
INFO-FLOW: Append model DPEComputation_Pipeline_VITIS_LOOP_291_2
INFO-FLOW: Append model DPEComputation_Pipeline_VITIS_LOOP_287_1
INFO-FLOW: Append model DPEUnit
INFO-FLOW: Append model DPEComputation_Pipeline_VITIS_LOOP_296_3
INFO-FLOW: Append model DPEComputation_Pipeline_VITIS_LOOP_303_4
INFO-FLOW: Append model DPEComputation
INFO-FLOW: Append model RunDataFlow
INFO-FLOW: Append model OutputBuffer_Pipeline_VITIS_LOOP_329_1
INFO-FLOW: Append model OutputBuffer
INFO-FLOW: Append model LINEAR
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LINEAR_mul_32s_34ns_65_1_1 LINEAR_urem_32ns_8ns_7_36_1 LINEAR_mul_32ns_34ns_65_1_1 LINEAR_mul_64ns_66ns_129_1_1 LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_mul_29s_27ns_29_1_1 LINEAR_urem_10ns_5ns_4_14_1 LINEAR_mul_mul_10ns_11ns_21_4_1 LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_mul_32s_32s_32_1_1 LINEAR_mul_64ns_5ns_68_1_1 LINEAR_mul_32ns_32ns_64_1_1 LINEAR_mul_28ns_33ns_61_1_1 LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_mul_32s_32s_56_1_1 LINEAR_flow_control_loop_pipe_sequential_init LINEAR_flow_control_loop_pipe_sequential_init LINEAR_DPEComputation_local_output_buf_V LINEAR_mul_28s_28s_32_1_1 LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V LINEAR_RunDataFlow_first_processing_buffer_V LINEAR_RunDataFlow_first_bit_buffer_weights_V LINEAR_flow_control_loop_pipe_sequential_init LINEAR_weight_buffer_V_0 LINEAR_weight_buffer_V_5 LINEAR_iact_buffer_V LINEAR_output_buf_V_memcore LINEAR_output_buf_V LINEAR_fifo_w64_d3_S LINEAR_fifo_w28_d2_S LINEAR_fifo_w28_d2_S LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d100_A LINEAR_fifo_w32_d32_S LINEAR_fifo_w32_d3_S LINEAR_fifo_w32_d3_S LINEAR_control_s_axi LINEAR_ifc1_m_axi LINEAR_ifc2_m_axi LINEAR_ifc3_m_axi LINEAR_ifc4_m_axi LINEAR_ifc5_m_axi LINEAR_ifc6_m_axi entry_proc Block_split10_proc ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 ReadFromMem_Pipeline_VITIS_LOOP_153_8 ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 ReadFromMem_Pipeline_VITIS_LOOP_216_18 ReadFromMem CreateBitMask_Pipeline_VITIS_LOOP_230_2 CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 CreateBitMask RunDataFlow_Pipeline_VITIS_LOOP_341_1 DPEComputation_Pipeline_VITIS_LOOP_291_2 DPEComputation_Pipeline_VITIS_LOOP_287_1 DPEUnit DPEComputation_Pipeline_VITIS_LOOP_296_3 DPEComputation_Pipeline_VITIS_LOOP_303_4 DPEComputation RunDataFlow OutputBuffer_Pipeline_VITIS_LOOP_329_1 OutputBuffer LINEAR
INFO-FLOW: Generating /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model LINEAR_mul_32s_34ns_65_1_1
INFO-FLOW: To file: write model LINEAR_urem_32ns_8ns_7_36_1
INFO-FLOW: To file: write model LINEAR_mul_32ns_34ns_65_1_1
INFO-FLOW: To file: write model LINEAR_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_mul_29s_27ns_29_1_1
INFO-FLOW: To file: write model LINEAR_urem_10ns_5ns_4_14_1
INFO-FLOW: To file: write model LINEAR_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model LINEAR_mul_64ns_5ns_68_1_1
INFO-FLOW: To file: write model LINEAR_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model LINEAR_mul_28ns_33ns_61_1_1
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_mul_32s_32s_56_1_1
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_DPEComputation_local_output_buf_V
INFO-FLOW: To file: write model LINEAR_mul_28s_28s_32_1_1
INFO-FLOW: To file: write model LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V
INFO-FLOW: To file: write model LINEAR_RunDataFlow_first_processing_buffer_V
INFO-FLOW: To file: write model LINEAR_RunDataFlow_first_bit_buffer_weights_V
INFO-FLOW: To file: write model LINEAR_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LINEAR_weight_buffer_V_0
INFO-FLOW: To file: write model LINEAR_weight_buffer_V_5
INFO-FLOW: To file: write model LINEAR_iact_buffer_V
INFO-FLOW: To file: write model LINEAR_output_buf_V_memcore
INFO-FLOW: To file: write model LINEAR_output_buf_V
INFO-FLOW: To file: write model LINEAR_fifo_w64_d3_S
INFO-FLOW: To file: write model LINEAR_fifo_w28_d2_S
INFO-FLOW: To file: write model LINEAR_fifo_w28_d2_S
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d100_A
INFO-FLOW: To file: write model LINEAR_fifo_w32_d32_S
INFO-FLOW: To file: write model LINEAR_fifo_w32_d3_S
INFO-FLOW: To file: write model LINEAR_fifo_w32_d3_S
INFO-FLOW: To file: write model LINEAR_control_s_axi
INFO-FLOW: To file: write model LINEAR_ifc1_m_axi
INFO-FLOW: To file: write model LINEAR_ifc2_m_axi
INFO-FLOW: To file: write model LINEAR_ifc3_m_axi
INFO-FLOW: To file: write model LINEAR_ifc4_m_axi
INFO-FLOW: To file: write model LINEAR_ifc5_m_axi
INFO-FLOW: To file: write model LINEAR_ifc6_m_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model Block_split10_proc
INFO-FLOW: To file: write model ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2
INFO-FLOW: To file: write model ReadFromMem_Pipeline_VITIS_LOOP_153_8
INFO-FLOW: To file: write model ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13
INFO-FLOW: To file: write model ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16
INFO-FLOW: To file: write model ReadFromMem_Pipeline_VITIS_LOOP_216_18
INFO-FLOW: To file: write model ReadFromMem
INFO-FLOW: To file: write model CreateBitMask_Pipeline_VITIS_LOOP_230_2
INFO-FLOW: To file: write model CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4
INFO-FLOW: To file: write model CreateBitMask
INFO-FLOW: To file: write model RunDataFlow_Pipeline_VITIS_LOOP_341_1
INFO-FLOW: To file: write model DPEComputation_Pipeline_VITIS_LOOP_291_2
INFO-FLOW: To file: write model DPEComputation_Pipeline_VITIS_LOOP_287_1
INFO-FLOW: To file: write model DPEUnit
INFO-FLOW: To file: write model DPEComputation_Pipeline_VITIS_LOOP_296_3
INFO-FLOW: To file: write model DPEComputation_Pipeline_VITIS_LOOP_303_4
INFO-FLOW: To file: write model DPEComputation
INFO-FLOW: To file: write model RunDataFlow
INFO-FLOW: To file: write model OutputBuffer_Pipeline_VITIS_LOOP_329_1
INFO-FLOW: To file: write model OutputBuffer
INFO-FLOW: To file: write model LINEAR
INFO-FLOW: Generating /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/vlog' tclDir='/nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db' modelList='LINEAR_mul_32s_34ns_65_1_1
LINEAR_urem_32ns_8ns_7_36_1
LINEAR_mul_32ns_34ns_65_1_1
LINEAR_mul_64ns_66ns_129_1_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_mul_29s_27ns_29_1_1
LINEAR_urem_10ns_5ns_4_14_1
LINEAR_mul_mul_10ns_11ns_21_4_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_mul_32s_32s_32_1_1
LINEAR_mul_64ns_5ns_68_1_1
LINEAR_mul_32ns_32ns_64_1_1
LINEAR_mul_28ns_33ns_61_1_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_mul_32s_32s_56_1_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_DPEComputation_local_output_buf_V
LINEAR_mul_28s_28s_32_1_1
LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V
LINEAR_RunDataFlow_first_processing_buffer_V
LINEAR_RunDataFlow_first_bit_buffer_weights_V
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_weight_buffer_V_0
LINEAR_weight_buffer_V_5
LINEAR_iact_buffer_V
LINEAR_output_buf_V_memcore
LINEAR_output_buf_V
LINEAR_fifo_w64_d3_S
LINEAR_fifo_w28_d2_S
LINEAR_fifo_w28_d2_S
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d32_S
LINEAR_fifo_w32_d3_S
LINEAR_fifo_w32_d3_S
LINEAR_control_s_axi
LINEAR_ifc1_m_axi
LINEAR_ifc2_m_axi
LINEAR_ifc3_m_axi
LINEAR_ifc4_m_axi
LINEAR_ifc5_m_axi
LINEAR_ifc6_m_axi
entry_proc
Block_split10_proc
ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2
ReadFromMem_Pipeline_VITIS_LOOP_153_8
ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13
ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16
ReadFromMem_Pipeline_VITIS_LOOP_216_18
ReadFromMem
CreateBitMask_Pipeline_VITIS_LOOP_230_2
CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4
CreateBitMask
RunDataFlow_Pipeline_VITIS_LOOP_341_1
DPEComputation_Pipeline_VITIS_LOOP_291_2
DPEComputation_Pipeline_VITIS_LOOP_287_1
DPEUnit
DPEComputation_Pipeline_VITIS_LOOP_296_3
DPEComputation_Pipeline_VITIS_LOOP_303_4
DPEComputation
RunDataFlow
OutputBuffer_Pipeline_VITIS_LOOP_329_1
OutputBuffer
LINEAR
' expOnly='0'
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.compgen.tcl 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_DPEComputation_local_output_buf_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_RunDataFlow_first_processing_buffer_V_ram (RAM_T2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_RunDataFlow_first_bit_buffer_weights_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.compgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_weight_buffer_V_0_ram (RAM_T2P_URAM)' using ultra RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_weight_buffer_V_5_ram (RAM_T2P_URAM)' using ultra RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'LINEAR_iact_buffer_V_ram (RAM_T2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s LINEAR_output_buf_V_memcore 
INFO: [HLS 200-740] Implementing PIPO LINEAR_output_buf_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'LINEAR_output_buf_V_memcore_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ifc7_c_channel_U(LINEAR_fifo_w64_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_num_x_loc_channel_U(LINEAR_fifo_w28_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_num_y_cast_loc_channel_U(LINEAR_fifo_w28_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_0_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_1_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_2_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_3_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_4_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_5_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_6_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_7_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_8_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_9_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_10_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_11_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_12_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_13_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_14_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_15_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_16_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_17_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_18_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_19_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_20_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_21_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_22_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_23_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_24_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_25_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_26_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_27_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_28_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_29_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_30_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_V_V_31_U(LINEAR_fifo_w32_d100_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'iacts_stream_U(LINEAR_fifo_w32_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'X_c_U(LINEAR_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Wt_Y_c_U(LINEAR_fifo_w32_d3_S)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute           ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command         ap_source done; 2.47 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.92 seconds. CPU system time: 0.39 seconds. Elapsed time: 10.91 seconds; current allocated memory: 2.370 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name Block_split10_proc
INFO-FLOW: No bind nodes found for module_name CreateBitMask_Pipeline_VITIS_LOOP_230_2
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -disable_deadlock_detection 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/nethome/zchen752/Linear/fc_layer/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='LINEAR_mul_32s_34ns_65_1_1
LINEAR_urem_32ns_8ns_7_36_1
LINEAR_mul_32ns_34ns_65_1_1
LINEAR_mul_64ns_66ns_129_1_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_mul_29s_27ns_29_1_1
LINEAR_urem_10ns_5ns_4_14_1
LINEAR_mul_mul_10ns_11ns_21_4_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_mul_32s_32s_32_1_1
LINEAR_mul_64ns_5ns_68_1_1
LINEAR_mul_32ns_32ns_64_1_1
LINEAR_mul_28ns_33ns_61_1_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_mul_32s_32s_56_1_1
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_DPEComputation_local_output_buf_V
LINEAR_mul_28s_28s_32_1_1
LINEAR_RunDataFlow_IACT_TEMP_BUFFER_V
LINEAR_RunDataFlow_first_processing_buffer_V
LINEAR_RunDataFlow_first_bit_buffer_weights_V
LINEAR_flow_control_loop_pipe_sequential_init
LINEAR_weight_buffer_V_0
LINEAR_weight_buffer_V_5
LINEAR_iact_buffer_V
LINEAR_output_buf_V_memcore
LINEAR_output_buf_V
LINEAR_fifo_w64_d3_S
LINEAR_fifo_w28_d2_S
LINEAR_fifo_w28_d2_S
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d100_A
LINEAR_fifo_w32_d32_S
LINEAR_fifo_w32_d3_S
LINEAR_fifo_w32_d3_S
LINEAR_control_s_axi
LINEAR_ifc1_m_axi
LINEAR_ifc2_m_axi
LINEAR_ifc3_m_axi
LINEAR_ifc4_m_axi
LINEAR_ifc5_m_axi
LINEAR_ifc6_m_axi
entry_proc
Block_split10_proc
ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2
ReadFromMem_Pipeline_VITIS_LOOP_153_8
ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13
ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16
ReadFromMem_Pipeline_VITIS_LOOP_216_18
ReadFromMem
CreateBitMask_Pipeline_VITIS_LOOP_230_2
CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4
CreateBitMask
RunDataFlow_Pipeline_VITIS_LOOP_341_1
DPEComputation_Pipeline_VITIS_LOOP_291_2
DPEComputation_Pipeline_VITIS_LOOP_287_1
DPEUnit
DPEComputation_Pipeline_VITIS_LOOP_296_3
DPEComputation_Pipeline_VITIS_LOOP_303_4
DPEComputation
RunDataFlow
OutputBuffer_Pipeline_VITIS_LOOP_329_1
OutputBuffer
LINEAR
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.compgen.dataonly.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.compgen.dataonly.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/Block_split10_proc.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_153_8.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem_Pipeline_VITIS_LOOP_216_18.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/ReadFromMem.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_230_2.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/CreateBitMask.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow_Pipeline_VITIS_LOOP_341_1.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_291_2.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_287_1.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEUnit.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_296_3.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation_Pipeline_VITIS_LOOP_303_4.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/DPEComputation.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/RunDataFlow.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer_Pipeline_VITIS_LOOP_329_1.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/OutputBuffer.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.constraint.tcl 
Execute         sc_get_clocks LINEAR 
Execute         source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.79 seconds; current allocated memory: 2.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for LINEAR.
INFO: [VLOG 209-307] Generating Verilog RTL for LINEAR.
Execute         syn_report -model LINEAR -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 550.69 sec.
Command     csynth_design done; 582.41 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 562.47 seconds. CPU system time: 6.56 seconds. Elapsed time: 582.41 seconds; current allocated memory: 2.389 GB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /nethome/zchen752/Linear/FC_Layer_tb.cpp /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/FC_Layer_tb.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/FC_Layer_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/FC_Layer_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 3.39 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /nethome/zchen752/Linear/FC_Layer.cpp /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/FC_Layer.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/FC_Layer.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/FC_Layer.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 2.91 sec.
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.rtl_wrap.cfg.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 80.5 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/LINEAR.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 16 15:25:23 EST 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 5.82 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.25 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.11 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.13 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.21 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.88 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.21 seconds; current allocated memory: 316.237 MB.
Command   ap_source done; error code: 1; 10.56 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/fc_layer/solution1 opened at Wed Nov 16 15:25:59 EST 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.55 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.75 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.78 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
Execute       source /nethome/zchen752/Linear/fc_layer/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 8.81 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 18.16 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 15.4 seconds. CPU system time: 1.34 seconds. Elapsed time: 18.16 seconds; current allocated memory: 316.240 MB.
Command   ap_source done; error code: 1; 21.19 sec.
Execute   cleanup_all 
