// Seed: 3991033477
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_3 = 0;
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  tri1 id_2
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd20
) (
    output uwire id_0,
    input tri id_1,
    input wire id_2,
    output supply0 _id_3,
    input supply0 void id_4,
    output logic id_5,
    output wor id_6
);
  parameter id_8 = -1;
  logic id_9[-1 : (  id_3  )];
  ;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    $signed(85);
    ;
    id_5 <= id_8 - 1 || 1;
  end
endmodule
