
Testing_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004688  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004818  08004818  00014818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048ac  080048ac  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080048ac  080048ac  000148ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048b4  080048b4  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048b4  080048b4  000148b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048b8  080048b8  000148b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080048bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000005c  08004918  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08004918  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bf4f  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001da9  00000000  00000000  0002c01e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009c0  00000000  00000000  0002ddc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000770  00000000  00000000  0002e788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002522e  00000000  00000000  0002eef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c5f6  00000000  00000000  00054126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5d5c  00000000  00000000  0006071c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002bd0  00000000  00000000  00146478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00149048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004800 	.word	0x08004800

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004800 	.word	0x08004800

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f000 fa20 	bl	80009b4 <HAL_Init>
  /* USER CODE BEGIN Init */
  //int x = 0;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f80e 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000578:	f000 f88e 	bl	8000698 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800057c:	f000 f85c 	bl	8000638 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, RX_BUFFER, sizeof(uint8_t));
 8000580:	2201      	movs	r2, #1
 8000582:	4902      	ldr	r1, [pc, #8]	; (800058c <main+0x20>)
 8000584:	4802      	ldr	r0, [pc, #8]	; (8000590 <main+0x24>)
 8000586:	f002 f9ff 	bl	8002988 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800058a:	e7fe      	b.n	800058a <main+0x1e>
 800058c:	200000fc 	.word	0x200000fc
 8000590:	20000078 	.word	0x20000078

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b096      	sub	sp, #88	; 0x58
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	2244      	movs	r2, #68	; 0x44
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f003 fca8 	bl	8003ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a8:	463b      	mov	r3, r7
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005ba:	f000 fdf1 	bl	80011a0 <HAL_PWREx_ControlVoltageScaling>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005c4:	f000 f8c2 	bl	800074c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c8:	2302      	movs	r3, #2
 80005ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d2:	2310      	movs	r3, #16
 80005d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d6:	2302      	movs	r3, #2
 80005d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005da:	2302      	movs	r3, #2
 80005dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005de:	2301      	movs	r3, #1
 80005e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80005e2:	230a      	movs	r3, #10
 80005e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005e6:	2307      	movs	r3, #7
 80005e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ee:	2302      	movs	r3, #2
 80005f0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fe28 	bl	800124c <HAL_RCC_OscConfig>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000602:	f000 f8a3 	bl	800074c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000606:	230f      	movs	r3, #15
 8000608:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800060a:	2303      	movs	r3, #3
 800060c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	2104      	movs	r1, #4
 800061e:	4618      	mov	r0, r3
 8000620:	f001 f9f0 	bl	8001a04 <HAL_RCC_ClockConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800062a:	f000 f88f 	bl	800074c <Error_Handler>
  }
}
 800062e:	bf00      	nop
 8000630:	3758      	adds	r7, #88	; 0x58
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800063c:	4b14      	ldr	r3, [pc, #80]	; (8000690 <MX_USART2_UART_Init+0x58>)
 800063e:	4a15      	ldr	r2, [pc, #84]	; (8000694 <MX_USART2_UART_Init+0x5c>)
 8000640:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000642:	4b13      	ldr	r3, [pc, #76]	; (8000690 <MX_USART2_UART_Init+0x58>)
 8000644:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000648:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800064a:	4b11      	ldr	r3, [pc, #68]	; (8000690 <MX_USART2_UART_Init+0x58>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000650:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <MX_USART2_UART_Init+0x58>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000656:	4b0e      	ldr	r3, [pc, #56]	; (8000690 <MX_USART2_UART_Init+0x58>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800065c:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <MX_USART2_UART_Init+0x58>)
 800065e:	220c      	movs	r2, #12
 8000660:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000662:	4b0b      	ldr	r3, [pc, #44]	; (8000690 <MX_USART2_UART_Init+0x58>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000668:	4b09      	ldr	r3, [pc, #36]	; (8000690 <MX_USART2_UART_Init+0x58>)
 800066a:	2200      	movs	r2, #0
 800066c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800066e:	4b08      	ldr	r3, [pc, #32]	; (8000690 <MX_USART2_UART_Init+0x58>)
 8000670:	2200      	movs	r2, #0
 8000672:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000674:	4b06      	ldr	r3, [pc, #24]	; (8000690 <MX_USART2_UART_Init+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800067a:	4805      	ldr	r0, [pc, #20]	; (8000690 <MX_USART2_UART_Init+0x58>)
 800067c:	f002 f8a2 	bl	80027c4 <HAL_UART_Init>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000686:	f000 f861 	bl	800074c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000078 	.word	0x20000078
 8000694:	40004400 	.word	0x40004400

08000698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ac:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <MX_GPIO_Init+0x5c>)
 80006ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b0:	4a10      	ldr	r2, [pc, #64]	; (80006f4 <MX_GPIO_Init+0x5c>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006b8:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <MX_GPIO_Init+0x5c>)
 80006ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	603b      	str	r3, [r7, #0]
 80006c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2120      	movs	r1, #32
 80006c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006cc:	f000 fd28 	bl	8001120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006d0:	2320      	movs	r3, #32
 80006d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	4619      	mov	r1, r3
 80006e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e8:	f000 fb70 	bl	8000dcc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006ec:	bf00      	nop
 80006ee:	3718      	adds	r7, #24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40021000 	.word	0x40021000

080006f8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]

	if (huart==&huart2){
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4a0e      	ldr	r2, [pc, #56]	; (800073c <HAL_UART_RxCpltCallback+0x44>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d10f      	bne.n	8000728 <HAL_UART_RxCpltCallback+0x30>

		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000708:	2120      	movs	r1, #32
 800070a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800070e:	f000 fd1f 	bl	8001150 <HAL_GPIO_TogglePin>

		sprintf(TX_BUFFER,"Received data: %d \r\n", &RX_BUFFER[0]);
 8000712:	4a0b      	ldr	r2, [pc, #44]	; (8000740 <HAL_UART_RxCpltCallback+0x48>)
 8000714:	490b      	ldr	r1, [pc, #44]	; (8000744 <HAL_UART_RxCpltCallback+0x4c>)
 8000716:	480c      	ldr	r0, [pc, #48]	; (8000748 <HAL_UART_RxCpltCallback+0x50>)
 8000718:	f003 fbce 	bl	8003eb8 <siprintf>

		HAL_UART_Transmit(&huart2, TX_BUFFER, sizeof(TX_BUFFER), 2);
 800071c:	2302      	movs	r3, #2
 800071e:	2214      	movs	r2, #20
 8000720:	4909      	ldr	r1, [pc, #36]	; (8000748 <HAL_UART_RxCpltCallback+0x50>)
 8000722:	4806      	ldr	r0, [pc, #24]	; (800073c <HAL_UART_RxCpltCallback+0x44>)
 8000724:	f002 f89c 	bl	8002860 <HAL_UART_Transmit>
	}

	HAL_UART_Receive_IT(&huart2, RX_BUFFER, sizeof(uint8_t));
 8000728:	2201      	movs	r2, #1
 800072a:	4905      	ldr	r1, [pc, #20]	; (8000740 <HAL_UART_RxCpltCallback+0x48>)
 800072c:	4803      	ldr	r0, [pc, #12]	; (800073c <HAL_UART_RxCpltCallback+0x44>)
 800072e:	f002 f92b 	bl	8002988 <HAL_UART_Receive_IT>

}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000078 	.word	0x20000078
 8000740:	200000fc 	.word	0x200000fc
 8000744:	08004818 	.word	0x08004818
 8000748:	20000100 	.word	0x20000100

0800074c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000750:	b672      	cpsid	i
}
 8000752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000754:	e7fe      	b.n	8000754 <Error_Handler+0x8>
	...

08000758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800075e:	4b0f      	ldr	r3, [pc, #60]	; (800079c <HAL_MspInit+0x44>)
 8000760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000762:	4a0e      	ldr	r2, [pc, #56]	; (800079c <HAL_MspInit+0x44>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	6613      	str	r3, [r2, #96]	; 0x60
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <HAL_MspInit+0x44>)
 800076c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000776:	4b09      	ldr	r3, [pc, #36]	; (800079c <HAL_MspInit+0x44>)
 8000778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800077a:	4a08      	ldr	r2, [pc, #32]	; (800079c <HAL_MspInit+0x44>)
 800077c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000780:	6593      	str	r3, [r2, #88]	; 0x58
 8000782:	4b06      	ldr	r3, [pc, #24]	; (800079c <HAL_MspInit+0x44>)
 8000784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078a:	603b      	str	r3, [r7, #0]
 800078c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078e:	bf00      	nop
 8000790:	370c      	adds	r7, #12
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000

080007a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ac      	sub	sp, #176	; 0xb0
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2288      	movs	r2, #136	; 0x88
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f003 fb99 	bl	8003ef8 <memset>
  if(huart->Instance==USART2)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a25      	ldr	r2, [pc, #148]	; (8000860 <HAL_UART_MspInit+0xc0>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d143      	bne.n	8000858 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007d0:	2302      	movs	r3, #2
 80007d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4618      	mov	r0, r3
 80007de:	f001 fb35 	bl	8001e4c <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80007e8:	f7ff ffb0 	bl	800074c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007ec:	4b1d      	ldr	r3, [pc, #116]	; (8000864 <HAL_UART_MspInit+0xc4>)
 80007ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007f0:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <HAL_UART_MspInit+0xc4>)
 80007f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f6:	6593      	str	r3, [r2, #88]	; 0x58
 80007f8:	4b1a      	ldr	r3, [pc, #104]	; (8000864 <HAL_UART_MspInit+0xc4>)
 80007fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000804:	4b17      	ldr	r3, [pc, #92]	; (8000864 <HAL_UART_MspInit+0xc4>)
 8000806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000808:	4a16      	ldr	r2, [pc, #88]	; (8000864 <HAL_UART_MspInit+0xc4>)
 800080a:	f043 0301 	orr.w	r3, r3, #1
 800080e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000810:	4b14      	ldr	r3, [pc, #80]	; (8000864 <HAL_UART_MspInit+0xc4>)
 8000812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000814:	f003 0301 	and.w	r3, r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800081c:	230c      	movs	r3, #12
 800081e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000822:	2302      	movs	r3, #2
 8000824:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000834:	2307      	movs	r3, #7
 8000836:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800083e:	4619      	mov	r1, r3
 8000840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000844:	f000 fac2 	bl	8000dcc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000848:	2200      	movs	r2, #0
 800084a:	2100      	movs	r1, #0
 800084c:	2026      	movs	r0, #38	; 0x26
 800084e:	f000 fa08 	bl	8000c62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000852:	2026      	movs	r0, #38	; 0x26
 8000854:	f000 fa21 	bl	8000c9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000858:	bf00      	nop
 800085a:	37b0      	adds	r7, #176	; 0xb0
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40004400 	.word	0x40004400
 8000864:	40021000 	.word	0x40021000

08000868 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800086c:	e7fe      	b.n	800086c <NMI_Handler+0x4>

0800086e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000872:	e7fe      	b.n	8000872 <HardFault_Handler+0x4>

08000874 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000878:	e7fe      	b.n	8000878 <MemManage_Handler+0x4>

0800087a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800087a:	b480      	push	{r7}
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800087e:	e7fe      	b.n	800087e <BusFault_Handler+0x4>

08000880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000884:	e7fe      	b.n	8000884 <UsageFault_Handler+0x4>

08000886 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr

080008a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b4:	f000 f8da 	bl	8000a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}

080008bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008c0:	4802      	ldr	r0, [pc, #8]	; (80008cc <USART2_IRQHandler+0x10>)
 80008c2:	f002 f8b7 	bl	8002a34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000078 	.word	0x20000078

080008d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008d8:	4a14      	ldr	r2, [pc, #80]	; (800092c <_sbrk+0x5c>)
 80008da:	4b15      	ldr	r3, [pc, #84]	; (8000930 <_sbrk+0x60>)
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008e4:	4b13      	ldr	r3, [pc, #76]	; (8000934 <_sbrk+0x64>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d102      	bne.n	80008f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008ec:	4b11      	ldr	r3, [pc, #68]	; (8000934 <_sbrk+0x64>)
 80008ee:	4a12      	ldr	r2, [pc, #72]	; (8000938 <_sbrk+0x68>)
 80008f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <_sbrk+0x64>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4413      	add	r3, r2
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d207      	bcs.n	8000910 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000900:	f003 fb02 	bl	8003f08 <__errno>
 8000904:	4603      	mov	r3, r0
 8000906:	220c      	movs	r2, #12
 8000908:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800090a:	f04f 33ff 	mov.w	r3, #4294967295
 800090e:	e009      	b.n	8000924 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <_sbrk+0x64>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000916:	4b07      	ldr	r3, [pc, #28]	; (8000934 <_sbrk+0x64>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4413      	add	r3, r2
 800091e:	4a05      	ldr	r2, [pc, #20]	; (8000934 <_sbrk+0x64>)
 8000920:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000922:	68fb      	ldr	r3, [r7, #12]
}
 8000924:	4618      	mov	r0, r3
 8000926:	3718      	adds	r7, #24
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20018000 	.word	0x20018000
 8000930:	00000400 	.word	0x00000400
 8000934:	20000114 	.word	0x20000114
 8000938:	20000268 	.word	0x20000268

0800093c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000940:	4b06      	ldr	r3, [pc, #24]	; (800095c <SystemInit+0x20>)
 8000942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000946:	4a05      	ldr	r2, [pc, #20]	; (800095c <SystemInit+0x20>)
 8000948:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800094c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000960:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000998 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000964:	f7ff ffea 	bl	800093c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000968:	480c      	ldr	r0, [pc, #48]	; (800099c <LoopForever+0x6>)
  ldr r1, =_edata
 800096a:	490d      	ldr	r1, [pc, #52]	; (80009a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800096c:	4a0d      	ldr	r2, [pc, #52]	; (80009a4 <LoopForever+0xe>)
  movs r3, #0
 800096e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000970:	e002      	b.n	8000978 <LoopCopyDataInit>

08000972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000976:	3304      	adds	r3, #4

08000978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800097c:	d3f9      	bcc.n	8000972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800097e:	4a0a      	ldr	r2, [pc, #40]	; (80009a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000980:	4c0a      	ldr	r4, [pc, #40]	; (80009ac <LoopForever+0x16>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000984:	e001      	b.n	800098a <LoopFillZerobss>

08000986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000988:	3204      	adds	r2, #4

0800098a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800098c:	d3fb      	bcc.n	8000986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800098e:	f003 fac1 	bl	8003f14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000992:	f7ff fdeb 	bl	800056c <main>

08000996 <LoopForever>:

LoopForever:
    b LoopForever
 8000996:	e7fe      	b.n	8000996 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000998:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800099c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009a4:	080048bc 	.word	0x080048bc
  ldr r2, =_sbss
 80009a8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009ac:	20000264 	.word	0x20000264

080009b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009b0:	e7fe      	b.n	80009b0 <ADC1_2_IRQHandler>
	...

080009b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009ba:	2300      	movs	r3, #0
 80009bc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <HAL_Init+0x3c>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4a0b      	ldr	r2, [pc, #44]	; (80009f0 <HAL_Init+0x3c>)
 80009c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009c8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009ca:	2003      	movs	r0, #3
 80009cc:	f000 f93e 	bl	8000c4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009d0:	2000      	movs	r0, #0
 80009d2:	f000 f80f 	bl	80009f4 <HAL_InitTick>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d002      	beq.n	80009e2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80009dc:	2301      	movs	r3, #1
 80009de:	71fb      	strb	r3, [r7, #7]
 80009e0:	e001      	b.n	80009e6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009e2:	f7ff feb9 	bl	8000758 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009e6:	79fb      	ldrb	r3, [r7, #7]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40022000 	.word	0x40022000

080009f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009fc:	2300      	movs	r3, #0
 80009fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a00:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <HAL_InitTick+0x6c>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d023      	beq.n	8000a50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a08:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <HAL_InitTick+0x70>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_InitTick+0x6c>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 f949 	bl	8000cb6 <HAL_SYSTICK_Config>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d10f      	bne.n	8000a4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2b0f      	cmp	r3, #15
 8000a2e:	d809      	bhi.n	8000a44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a30:	2200      	movs	r2, #0
 8000a32:	6879      	ldr	r1, [r7, #4]
 8000a34:	f04f 30ff 	mov.w	r0, #4294967295
 8000a38:	f000 f913 	bl	8000c62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a3c:	4a0a      	ldr	r2, [pc, #40]	; (8000a68 <HAL_InitTick+0x74>)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6013      	str	r3, [r2, #0]
 8000a42:	e007      	b.n	8000a54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a44:	2301      	movs	r3, #1
 8000a46:	73fb      	strb	r3, [r7, #15]
 8000a48:	e004      	b.n	8000a54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	73fb      	strb	r3, [r7, #15]
 8000a4e:	e001      	b.n	8000a54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3710      	adds	r7, #16
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000008 	.word	0x20000008
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000004 	.word	0x20000004

08000a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_IncTick+0x20>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_IncTick+0x24>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_IncTick+0x24>)
 8000a7e:	6013      	str	r3, [r2, #0]
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	20000118 	.word	0x20000118

08000a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <HAL_GetTick+0x14>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	20000118 	.word	0x20000118

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ade:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	60d3      	str	r3, [r2, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	db0b      	blt.n	8000b3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	f003 021f 	and.w	r2, r3, #31
 8000b28:	4907      	ldr	r1, [pc, #28]	; (8000b48 <__NVIC_EnableIRQ+0x38>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	095b      	lsrs	r3, r3, #5
 8000b30:	2001      	movs	r0, #1
 8000b32:	fa00 f202 	lsl.w	r2, r0, r2
 8000b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000e100 	.word	0xe000e100

08000b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	db0a      	blt.n	8000b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	490c      	ldr	r1, [pc, #48]	; (8000b98 <__NVIC_SetPriority+0x4c>)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	0112      	lsls	r2, r2, #4
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	440b      	add	r3, r1
 8000b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b74:	e00a      	b.n	8000b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4908      	ldr	r1, [pc, #32]	; (8000b9c <__NVIC_SetPriority+0x50>)
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f003 030f 	and.w	r3, r3, #15
 8000b82:	3b04      	subs	r3, #4
 8000b84:	0112      	lsls	r2, r2, #4
 8000b86:	b2d2      	uxtb	r2, r2
 8000b88:	440b      	add	r3, r1
 8000b8a:	761a      	strb	r2, [r3, #24]
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000e100 	.word	0xe000e100
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b089      	sub	sp, #36	; 0x24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	f1c3 0307 	rsb	r3, r3, #7
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	bf28      	it	cs
 8000bbe:	2304      	movcs	r3, #4
 8000bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	2b06      	cmp	r3, #6
 8000bc8:	d902      	bls.n	8000bd0 <NVIC_EncodePriority+0x30>
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3b03      	subs	r3, #3
 8000bce:	e000      	b.n	8000bd2 <NVIC_EncodePriority+0x32>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	43da      	mvns	r2, r3
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	401a      	ands	r2, r3
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf2:	43d9      	mvns	r1, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf8:	4313      	orrs	r3, r2
         );
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3724      	adds	r7, #36	; 0x24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c18:	d301      	bcc.n	8000c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e00f      	b.n	8000c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <SysTick_Config+0x40>)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3b01      	subs	r3, #1
 8000c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c26:	210f      	movs	r1, #15
 8000c28:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2c:	f7ff ff8e 	bl	8000b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c30:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <SysTick_Config+0x40>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c36:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <SysTick_Config+0x40>)
 8000c38:	2207      	movs	r2, #7
 8000c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c3c:	2300      	movs	r3, #0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	e000e010 	.word	0xe000e010

08000c4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff29 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b086      	sub	sp, #24
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	4603      	mov	r3, r0
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c74:	f7ff ff3e 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	68b9      	ldr	r1, [r7, #8]
 8000c7e:	6978      	ldr	r0, [r7, #20]
 8000c80:	f7ff ff8e 	bl	8000ba0 <NVIC_EncodePriority>
 8000c84:	4602      	mov	r2, r0
 8000c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c8a:	4611      	mov	r1, r2
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff ff5d 	bl	8000b4c <__NVIC_SetPriority>
}
 8000c92:	bf00      	nop
 8000c94:	3718      	adds	r7, #24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b082      	sub	sp, #8
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff31 	bl	8000b10 <__NVIC_EnableIRQ>
}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f7ff ffa2 	bl	8000c08 <SysTick_Config>
 8000cc4:	4603      	mov	r3, r0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b085      	sub	sp, #20
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d008      	beq.n	8000cf8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2204      	movs	r2, #4
 8000cea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e022      	b.n	8000d3e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f022 020e 	bic.w	r2, r2, #14
 8000d06:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f022 0201 	bic.w	r2, r2, #1
 8000d16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1c:	f003 021c 	and.w	r2, r3, #28
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d24:	2101      	movs	r1, #1
 8000d26:	fa01 f202 	lsl.w	r2, r1, r2
 8000d2a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2201      	movs	r2, #1
 8000d30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2200      	movs	r2, #0
 8000d38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3714      	adds	r7, #20
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b084      	sub	sp, #16
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d52:	2300      	movs	r3, #0
 8000d54:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d005      	beq.n	8000d6e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2204      	movs	r2, #4
 8000d66:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	73fb      	strb	r3, [r7, #15]
 8000d6c:	e029      	b.n	8000dc2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f022 020e 	bic.w	r2, r2, #14
 8000d7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f022 0201 	bic.w	r2, r2, #1
 8000d8c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d92:	f003 021c 	and.w	r2, r3, #28
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000da0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2201      	movs	r2, #1
 8000da6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d003      	beq.n	8000dc2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	4798      	blx	r3
    }
  }
  return status;
 8000dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dda:	e17f      	b.n	80010dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	2101      	movs	r1, #1
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	4013      	ands	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8171 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 0303 	and.w	r3, r3, #3
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d005      	beq.n	8000e0c <HAL_GPIO_Init+0x40>
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f003 0303 	and.w	r3, r3, #3
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	d130      	bne.n	8000e6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	2203      	movs	r2, #3
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	68da      	ldr	r2, [r3, #12]
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e42:	2201      	movs	r2, #1
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43db      	mvns	r3, r3
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	091b      	lsrs	r3, r3, #4
 8000e58:	f003 0201 	and.w	r2, r3, #1
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	693a      	ldr	r2, [r7, #16]
 8000e6c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f003 0303 	and.w	r3, r3, #3
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d118      	bne.n	8000eac <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e80:	2201      	movs	r2, #1
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	08db      	lsrs	r3, r3, #3
 8000e96:	f003 0201 	and.w	r2, r3, #1
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 0303 	and.w	r3, r3, #3
 8000eb4:	2b03      	cmp	r3, #3
 8000eb6:	d017      	beq.n	8000ee8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	43db      	mvns	r3, r3
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	689a      	ldr	r2, [r3, #8]
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d123      	bne.n	8000f3c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	08da      	lsrs	r2, r3, #3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3208      	adds	r2, #8
 8000efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	f003 0307 	and.w	r3, r3, #7
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	220f      	movs	r2, #15
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	691a      	ldr	r2, [r3, #16]
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	08da      	lsrs	r2, r3, #3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	3208      	adds	r2, #8
 8000f36:	6939      	ldr	r1, [r7, #16]
 8000f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	2203      	movs	r2, #3
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	4013      	ands	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 0203 	and.w	r2, r3, #3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	f000 80ac 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b5f      	ldr	r3, [pc, #380]	; (80010fc <HAL_GPIO_Init+0x330>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f82:	4a5e      	ldr	r2, [pc, #376]	; (80010fc <HAL_GPIO_Init+0x330>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6613      	str	r3, [r2, #96]	; 0x60
 8000f8a:	4b5c      	ldr	r3, [pc, #368]	; (80010fc <HAL_GPIO_Init+0x330>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f96:	4a5a      	ldr	r2, [pc, #360]	; (8001100 <HAL_GPIO_Init+0x334>)
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	220f      	movs	r2, #15
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fc0:	d025      	beq.n	800100e <HAL_GPIO_Init+0x242>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4f      	ldr	r2, [pc, #316]	; (8001104 <HAL_GPIO_Init+0x338>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d01f      	beq.n	800100a <HAL_GPIO_Init+0x23e>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4e      	ldr	r2, [pc, #312]	; (8001108 <HAL_GPIO_Init+0x33c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d019      	beq.n	8001006 <HAL_GPIO_Init+0x23a>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4d      	ldr	r2, [pc, #308]	; (800110c <HAL_GPIO_Init+0x340>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d013      	beq.n	8001002 <HAL_GPIO_Init+0x236>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4c      	ldr	r2, [pc, #304]	; (8001110 <HAL_GPIO_Init+0x344>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00d      	beq.n	8000ffe <HAL_GPIO_Init+0x232>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4b      	ldr	r2, [pc, #300]	; (8001114 <HAL_GPIO_Init+0x348>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d007      	beq.n	8000ffa <HAL_GPIO_Init+0x22e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a4a      	ldr	r2, [pc, #296]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_GPIO_Init+0x22a>
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	e00c      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	e00a      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e008      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001002:	2303      	movs	r3, #3
 8001004:	e004      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001006:	2302      	movs	r3, #2
 8001008:	e002      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100e:	2300      	movs	r3, #0
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	f002 0203 	and.w	r2, r2, #3
 8001016:	0092      	lsls	r2, r2, #2
 8001018:	4093      	lsls	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001020:	4937      	ldr	r1, [pc, #220]	; (8001100 <HAL_GPIO_Init+0x334>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	089b      	lsrs	r3, r3, #2
 8001026:	3302      	adds	r3, #2
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800102e:	4b3b      	ldr	r3, [pc, #236]	; (800111c <HAL_GPIO_Init+0x350>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	43db      	mvns	r3, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001052:	4a32      	ldr	r2, [pc, #200]	; (800111c <HAL_GPIO_Init+0x350>)
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001058:	4b30      	ldr	r3, [pc, #192]	; (800111c <HAL_GPIO_Init+0x350>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800107c:	4a27      	ldr	r2, [pc, #156]	; (800111c <HAL_GPIO_Init+0x350>)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001082:	4b26      	ldr	r3, [pc, #152]	; (800111c <HAL_GPIO_Init+0x350>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010a6:	4a1d      	ldr	r2, [pc, #116]	; (800111c <HAL_GPIO_Init+0x350>)
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80010ac:	4b1b      	ldr	r3, [pc, #108]	; (800111c <HAL_GPIO_Init+0x350>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010d0:	4a12      	ldr	r2, [pc, #72]	; (800111c <HAL_GPIO_Init+0x350>)
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	3301      	adds	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa22 f303 	lsr.w	r3, r2, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	f47f ae78 	bne.w	8000ddc <HAL_GPIO_Init+0x10>
  }
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	371c      	adds	r7, #28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40021000 	.word	0x40021000
 8001100:	40010000 	.word	0x40010000
 8001104:	48000400 	.word	0x48000400
 8001108:	48000800 	.word	0x48000800
 800110c:	48000c00 	.word	0x48000c00
 8001110:	48001000 	.word	0x48001000
 8001114:	48001400 	.word	0x48001400
 8001118:	48001800 	.word	0x48001800
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
 800112c:	4613      	mov	r3, r2
 800112e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001130:	787b      	ldrb	r3, [r7, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001136:	887a      	ldrh	r2, [r7, #2]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800113c:	e002      	b.n	8001144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800113e:	887a      	ldrh	r2, [r7, #2]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001162:	887a      	ldrh	r2, [r7, #2]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4013      	ands	r3, r2
 8001168:	041a      	lsls	r2, r3, #16
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	43d9      	mvns	r1, r3
 800116e:	887b      	ldrh	r3, [r7, #2]
 8001170:	400b      	ands	r3, r1
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	619a      	str	r2, [r3, #24]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <HAL_PWREx_GetVoltageRange+0x18>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	40007000 	.word	0x40007000

080011a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011ae:	d130      	bne.n	8001212 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b0:	4b23      	ldr	r3, [pc, #140]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011bc:	d038      	beq.n	8001230 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011be:	4b20      	ldr	r3, [pc, #128]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011c6:	4a1e      	ldr	r2, [pc, #120]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011ce:	4b1d      	ldr	r3, [pc, #116]	; (8001244 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2232      	movs	r2, #50	; 0x32
 80011d4:	fb02 f303 	mul.w	r3, r2, r3
 80011d8:	4a1b      	ldr	r2, [pc, #108]	; (8001248 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	0c9b      	lsrs	r3, r3, #18
 80011e0:	3301      	adds	r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011e4:	e002      	b.n	80011ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	3b01      	subs	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011ec:	4b14      	ldr	r3, [pc, #80]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011f8:	d102      	bne.n	8001200 <HAL_PWREx_ControlVoltageScaling+0x60>
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1f2      	bne.n	80011e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800120c:	d110      	bne.n	8001230 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e00f      	b.n	8001232 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800121a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800121e:	d007      	beq.n	8001230 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001220:	4b07      	ldr	r3, [pc, #28]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001228:	4a05      	ldr	r2, [pc, #20]	; (8001240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800122e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40007000 	.word	0x40007000
 8001244:	20000000 	.word	0x20000000
 8001248:	431bde83 	.word	0x431bde83

0800124c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e3ca      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800125e:	4b97      	ldr	r3, [pc, #604]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f003 030c 	and.w	r3, r3, #12
 8001266:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001268:	4b94      	ldr	r3, [pc, #592]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	f003 0303 	and.w	r3, r3, #3
 8001270:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0310 	and.w	r3, r3, #16
 800127a:	2b00      	cmp	r3, #0
 800127c:	f000 80e4 	beq.w	8001448 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d007      	beq.n	8001296 <HAL_RCC_OscConfig+0x4a>
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	2b0c      	cmp	r3, #12
 800128a:	f040 808b 	bne.w	80013a4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	2b01      	cmp	r3, #1
 8001292:	f040 8087 	bne.w	80013a4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001296:	4b89      	ldr	r3, [pc, #548]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d005      	beq.n	80012ae <HAL_RCC_OscConfig+0x62>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e3a2      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a1a      	ldr	r2, [r3, #32]
 80012b2:	4b82      	ldr	r3, [pc, #520]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d004      	beq.n	80012c8 <HAL_RCC_OscConfig+0x7c>
 80012be:	4b7f      	ldr	r3, [pc, #508]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012c6:	e005      	b.n	80012d4 <HAL_RCC_OscConfig+0x88>
 80012c8:	4b7c      	ldr	r3, [pc, #496]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80012ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012ce:	091b      	lsrs	r3, r3, #4
 80012d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d223      	bcs.n	8001320 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fd55 	bl	8001d8c <RCC_SetFlashLatencyFromMSIRange>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e383      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012ec:	4b73      	ldr	r3, [pc, #460]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a72      	ldr	r2, [pc, #456]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80012f2:	f043 0308 	orr.w	r3, r3, #8
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b70      	ldr	r3, [pc, #448]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	496d      	ldr	r1, [pc, #436]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001306:	4313      	orrs	r3, r2
 8001308:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800130a:	4b6c      	ldr	r3, [pc, #432]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	021b      	lsls	r3, r3, #8
 8001318:	4968      	ldr	r1, [pc, #416]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800131a:	4313      	orrs	r3, r2
 800131c:	604b      	str	r3, [r1, #4]
 800131e:	e025      	b.n	800136c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001320:	4b66      	ldr	r3, [pc, #408]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a65      	ldr	r2, [pc, #404]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001326:	f043 0308 	orr.w	r3, r3, #8
 800132a:	6013      	str	r3, [r2, #0]
 800132c:	4b63      	ldr	r3, [pc, #396]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a1b      	ldr	r3, [r3, #32]
 8001338:	4960      	ldr	r1, [pc, #384]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800133a:	4313      	orrs	r3, r2
 800133c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800133e:	4b5f      	ldr	r3, [pc, #380]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	495b      	ldr	r1, [pc, #364]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800134e:	4313      	orrs	r3, r2
 8001350:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d109      	bne.n	800136c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a1b      	ldr	r3, [r3, #32]
 800135c:	4618      	mov	r0, r3
 800135e:	f000 fd15 	bl	8001d8c <RCC_SetFlashLatencyFromMSIRange>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e343      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800136c:	f000 fc4a 	bl	8001c04 <HAL_RCC_GetSysClockFreq>
 8001370:	4602      	mov	r2, r0
 8001372:	4b52      	ldr	r3, [pc, #328]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	091b      	lsrs	r3, r3, #4
 8001378:	f003 030f 	and.w	r3, r3, #15
 800137c:	4950      	ldr	r1, [pc, #320]	; (80014c0 <HAL_RCC_OscConfig+0x274>)
 800137e:	5ccb      	ldrb	r3, [r1, r3]
 8001380:	f003 031f 	and.w	r3, r3, #31
 8001384:	fa22 f303 	lsr.w	r3, r2, r3
 8001388:	4a4e      	ldr	r2, [pc, #312]	; (80014c4 <HAL_RCC_OscConfig+0x278>)
 800138a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800138c:	4b4e      	ldr	r3, [pc, #312]	; (80014c8 <HAL_RCC_OscConfig+0x27c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fb2f 	bl	80009f4 <HAL_InitTick>
 8001396:	4603      	mov	r3, r0
 8001398:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d052      	beq.n	8001446 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	e327      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d032      	beq.n	8001412 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013ac:	4b43      	ldr	r3, [pc, #268]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a42      	ldr	r2, [pc, #264]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013b2:	f043 0301 	orr.w	r3, r3, #1
 80013b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fb6c 	bl	8000a94 <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013c0:	f7ff fb68 	bl	8000a94 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e310      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013d2:	4b3a      	ldr	r3, [pc, #232]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d0f0      	beq.n	80013c0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013de:	4b37      	ldr	r3, [pc, #220]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a36      	ldr	r2, [pc, #216]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013e4:	f043 0308 	orr.w	r3, r3, #8
 80013e8:	6013      	str	r3, [r2, #0]
 80013ea:	4b34      	ldr	r3, [pc, #208]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a1b      	ldr	r3, [r3, #32]
 80013f6:	4931      	ldr	r1, [pc, #196]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013f8:	4313      	orrs	r3, r2
 80013fa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013fc:	4b2f      	ldr	r3, [pc, #188]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	492c      	ldr	r1, [pc, #176]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800140c:	4313      	orrs	r3, r2
 800140e:	604b      	str	r3, [r1, #4]
 8001410:	e01a      	b.n	8001448 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001412:	4b2a      	ldr	r3, [pc, #168]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a29      	ldr	r2, [pc, #164]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001418:	f023 0301 	bic.w	r3, r3, #1
 800141c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800141e:	f7ff fb39 	bl	8000a94 <HAL_GetTick>
 8001422:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001426:	f7ff fb35 	bl	8000a94 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e2dd      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001438:	4b20      	ldr	r3, [pc, #128]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1f0      	bne.n	8001426 <HAL_RCC_OscConfig+0x1da>
 8001444:	e000      	b.n	8001448 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001446:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	2b00      	cmp	r3, #0
 8001452:	d074      	beq.n	800153e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	2b08      	cmp	r3, #8
 8001458:	d005      	beq.n	8001466 <HAL_RCC_OscConfig+0x21a>
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	2b0c      	cmp	r3, #12
 800145e:	d10e      	bne.n	800147e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	2b03      	cmp	r3, #3
 8001464:	d10b      	bne.n	800147e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d064      	beq.n	800153c <HAL_RCC_OscConfig+0x2f0>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d160      	bne.n	800153c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e2ba      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001486:	d106      	bne.n	8001496 <HAL_RCC_OscConfig+0x24a>
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a0b      	ldr	r2, [pc, #44]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 800148e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	e026      	b.n	80014e4 <HAL_RCC_OscConfig+0x298>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800149e:	d115      	bne.n	80014cc <HAL_RCC_OscConfig+0x280>
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a05      	ldr	r2, [pc, #20]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80014a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	4b03      	ldr	r3, [pc, #12]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a02      	ldr	r2, [pc, #8]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80014b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	e014      	b.n	80014e4 <HAL_RCC_OscConfig+0x298>
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000
 80014c0:	08004830 	.word	0x08004830
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000004 	.word	0x20000004
 80014cc:	4ba0      	ldr	r3, [pc, #640]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a9f      	ldr	r2, [pc, #636]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80014d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	4b9d      	ldr	r3, [pc, #628]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a9c      	ldr	r2, [pc, #624]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80014de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d013      	beq.n	8001514 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ec:	f7ff fad2 	bl	8000a94 <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014f2:	e008      	b.n	8001506 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014f4:	f7ff face 	bl	8000a94 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b64      	cmp	r3, #100	; 0x64
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e276      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001506:	4b92      	ldr	r3, [pc, #584]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d0f0      	beq.n	80014f4 <HAL_RCC_OscConfig+0x2a8>
 8001512:	e014      	b.n	800153e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7ff fabe 	bl	8000a94 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800151c:	f7ff faba 	bl	8000a94 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b64      	cmp	r3, #100	; 0x64
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e262      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800152e:	4b88      	ldr	r3, [pc, #544]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x2d0>
 800153a:	e000      	b.n	800153e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800153c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d060      	beq.n	800160c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b04      	cmp	r3, #4
 800154e:	d005      	beq.n	800155c <HAL_RCC_OscConfig+0x310>
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	2b0c      	cmp	r3, #12
 8001554:	d119      	bne.n	800158a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2b02      	cmp	r3, #2
 800155a:	d116      	bne.n	800158a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800155c:	4b7c      	ldr	r3, [pc, #496]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001564:	2b00      	cmp	r3, #0
 8001566:	d005      	beq.n	8001574 <HAL_RCC_OscConfig+0x328>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e23f      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001574:	4b76      	ldr	r3, [pc, #472]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	061b      	lsls	r3, r3, #24
 8001582:	4973      	ldr	r1, [pc, #460]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001584:	4313      	orrs	r3, r2
 8001586:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001588:	e040      	b.n	800160c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d023      	beq.n	80015da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001592:	4b6f      	ldr	r3, [pc, #444]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a6e      	ldr	r2, [pc, #440]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800159c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159e:	f7ff fa79 	bl	8000a94 <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015a6:	f7ff fa75 	bl	8000a94 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e21d      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015b8:	4b65      	ldr	r3, [pc, #404]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f0      	beq.n	80015a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c4:	4b62      	ldr	r3, [pc, #392]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	061b      	lsls	r3, r3, #24
 80015d2:	495f      	ldr	r1, [pc, #380]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]
 80015d8:	e018      	b.n	800160c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015da:	4b5d      	ldr	r3, [pc, #372]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a5c      	ldr	r2, [pc, #368]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80015e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e6:	f7ff fa55 	bl	8000a94 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ee:	f7ff fa51 	bl	8000a94 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e1f9      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001600:	4b53      	ldr	r3, [pc, #332]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001608:	2b00      	cmp	r3, #0
 800160a:	d1f0      	bne.n	80015ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	2b00      	cmp	r3, #0
 8001616:	d03c      	beq.n	8001692 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	695b      	ldr	r3, [r3, #20]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d01c      	beq.n	800165a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001620:	4b4b      	ldr	r3, [pc, #300]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001626:	4a4a      	ldr	r2, [pc, #296]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001630:	f7ff fa30 	bl	8000a94 <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001638:	f7ff fa2c 	bl	8000a94 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b02      	cmp	r3, #2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e1d4      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800164a:	4b41      	ldr	r3, [pc, #260]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 800164c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0ef      	beq.n	8001638 <HAL_RCC_OscConfig+0x3ec>
 8001658:	e01b      	b.n	8001692 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800165a:	4b3d      	ldr	r3, [pc, #244]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 800165c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001660:	4a3b      	ldr	r2, [pc, #236]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001662:	f023 0301 	bic.w	r3, r3, #1
 8001666:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800166a:	f7ff fa13 	bl	8000a94 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001672:	f7ff fa0f 	bl	8000a94 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e1b7      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001684:	4b32      	ldr	r3, [pc, #200]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001686:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1ef      	bne.n	8001672 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0304 	and.w	r3, r3, #4
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 80a6 	beq.w	80017ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80016a4:	4b2a      	ldr	r3, [pc, #168]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80016a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d10d      	bne.n	80016cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b0:	4b27      	ldr	r3, [pc, #156]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80016b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b4:	4a26      	ldr	r2, [pc, #152]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80016b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ba:	6593      	str	r3, [r2, #88]	; 0x58
 80016bc:	4b24      	ldr	r3, [pc, #144]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 80016be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016c8:	2301      	movs	r3, #1
 80016ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016cc:	4b21      	ldr	r3, [pc, #132]	; (8001754 <HAL_RCC_OscConfig+0x508>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d118      	bne.n	800170a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016d8:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <HAL_RCC_OscConfig+0x508>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a1d      	ldr	r2, [pc, #116]	; (8001754 <HAL_RCC_OscConfig+0x508>)
 80016de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016e4:	f7ff f9d6 	bl	8000a94 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ec:	f7ff f9d2 	bl	8000a94 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e17a      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <HAL_RCC_OscConfig+0x508>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d108      	bne.n	8001724 <HAL_RCC_OscConfig+0x4d8>
 8001712:	4b0f      	ldr	r3, [pc, #60]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001718:	4a0d      	ldr	r2, [pc, #52]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001722:	e029      	b.n	8001778 <HAL_RCC_OscConfig+0x52c>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	2b05      	cmp	r3, #5
 800172a:	d115      	bne.n	8001758 <HAL_RCC_OscConfig+0x50c>
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 800172e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001732:	4a07      	ldr	r2, [pc, #28]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 800173e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001742:	4a03      	ldr	r2, [pc, #12]	; (8001750 <HAL_RCC_OscConfig+0x504>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800174c:	e014      	b.n	8001778 <HAL_RCC_OscConfig+0x52c>
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000
 8001754:	40007000 	.word	0x40007000
 8001758:	4b9c      	ldr	r3, [pc, #624]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800175a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800175e:	4a9b      	ldr	r2, [pc, #620]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001760:	f023 0301 	bic.w	r3, r3, #1
 8001764:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001768:	4b98      	ldr	r3, [pc, #608]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800176a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800176e:	4a97      	ldr	r2, [pc, #604]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001770:	f023 0304 	bic.w	r3, r3, #4
 8001774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d016      	beq.n	80017ae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001780:	f7ff f988 	bl	8000a94 <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001786:	e00a      	b.n	800179e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001788:	f7ff f984 	bl	8000a94 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f241 3288 	movw	r2, #5000	; 0x1388
 8001796:	4293      	cmp	r3, r2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e12a      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800179e:	4b8b      	ldr	r3, [pc, #556]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80017a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0ed      	beq.n	8001788 <HAL_RCC_OscConfig+0x53c>
 80017ac:	e015      	b.n	80017da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ae:	f7ff f971 	bl	8000a94 <HAL_GetTick>
 80017b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017b4:	e00a      	b.n	80017cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017b6:	f7ff f96d 	bl	8000a94 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e113      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017cc:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80017ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d1ed      	bne.n	80017b6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017da:	7ffb      	ldrb	r3, [r7, #31]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d105      	bne.n	80017ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017e0:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	4a79      	ldr	r2, [pc, #484]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80017e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017ea:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	f000 80fe 	beq.w	80019f2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	f040 80d0 	bne.w	80019a0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001800:	4b72      	ldr	r3, [pc, #456]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	f003 0203 	and.w	r2, r3, #3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001810:	429a      	cmp	r2, r3
 8001812:	d130      	bne.n	8001876 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	3b01      	subs	r3, #1
 8001820:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001822:	429a      	cmp	r2, r3
 8001824:	d127      	bne.n	8001876 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001830:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001832:	429a      	cmp	r2, r3
 8001834:	d11f      	bne.n	8001876 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001840:	2a07      	cmp	r2, #7
 8001842:	bf14      	ite	ne
 8001844:	2201      	movne	r2, #1
 8001846:	2200      	moveq	r2, #0
 8001848:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800184a:	4293      	cmp	r3, r2
 800184c:	d113      	bne.n	8001876 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001858:	085b      	lsrs	r3, r3, #1
 800185a:	3b01      	subs	r3, #1
 800185c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800185e:	429a      	cmp	r2, r3
 8001860:	d109      	bne.n	8001876 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186c:	085b      	lsrs	r3, r3, #1
 800186e:	3b01      	subs	r3, #1
 8001870:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001872:	429a      	cmp	r2, r3
 8001874:	d06e      	beq.n	8001954 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	2b0c      	cmp	r3, #12
 800187a:	d069      	beq.n	8001950 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800187c:	4b53      	ldr	r3, [pc, #332]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d105      	bne.n	8001894 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001888:	4b50      	ldr	r3, [pc, #320]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e0ad      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001898:	4b4c      	ldr	r3, [pc, #304]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a4b      	ldr	r2, [pc, #300]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800189e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018a2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018a4:	f7ff f8f6 	bl	8000a94 <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ac:	f7ff f8f2 	bl	8000a94 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e09a      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018be:	4b43      	ldr	r3, [pc, #268]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f0      	bne.n	80018ac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018ca:	4b40      	ldr	r3, [pc, #256]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80018cc:	68da      	ldr	r2, [r3, #12]
 80018ce:	4b40      	ldr	r3, [pc, #256]	; (80019d0 <HAL_RCC_OscConfig+0x784>)
 80018d0:	4013      	ands	r3, r2
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80018da:	3a01      	subs	r2, #1
 80018dc:	0112      	lsls	r2, r2, #4
 80018de:	4311      	orrs	r1, r2
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018e4:	0212      	lsls	r2, r2, #8
 80018e6:	4311      	orrs	r1, r2
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018ec:	0852      	lsrs	r2, r2, #1
 80018ee:	3a01      	subs	r2, #1
 80018f0:	0552      	lsls	r2, r2, #21
 80018f2:	4311      	orrs	r1, r2
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018f8:	0852      	lsrs	r2, r2, #1
 80018fa:	3a01      	subs	r2, #1
 80018fc:	0652      	lsls	r2, r2, #25
 80018fe:	4311      	orrs	r1, r2
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001904:	0912      	lsrs	r2, r2, #4
 8001906:	0452      	lsls	r2, r2, #17
 8001908:	430a      	orrs	r2, r1
 800190a:	4930      	ldr	r1, [pc, #192]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800190c:	4313      	orrs	r3, r2
 800190e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001910:	4b2e      	ldr	r3, [pc, #184]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a2d      	ldr	r2, [pc, #180]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800191a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800191c:	4b2b      	ldr	r3, [pc, #172]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	4a2a      	ldr	r2, [pc, #168]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001922:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001926:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001928:	f7ff f8b4 	bl	8000a94 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001930:	f7ff f8b0 	bl	8000a94 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e058      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001942:	4b22      	ldr	r3, [pc, #136]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f0      	beq.n	8001930 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800194e:	e050      	b.n	80019f2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e04f      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001954:	4b1d      	ldr	r3, [pc, #116]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d148      	bne.n	80019f2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001960:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a19      	ldr	r2, [pc, #100]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001966:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800196a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800196c:	4b17      	ldr	r3, [pc, #92]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	4a16      	ldr	r2, [pc, #88]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001972:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001976:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001978:	f7ff f88c 	bl	8000a94 <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800197e:	e008      	b.n	8001992 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001980:	f7ff f888 	bl	8000a94 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e030      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001992:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0f0      	beq.n	8001980 <HAL_RCC_OscConfig+0x734>
 800199e:	e028      	b.n	80019f2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	2b0c      	cmp	r3, #12
 80019a4:	d023      	beq.n	80019ee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a08      	ldr	r2, [pc, #32]	; (80019cc <HAL_RCC_OscConfig+0x780>)
 80019ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b2:	f7ff f86f 	bl	8000a94 <HAL_GetTick>
 80019b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b8:	e00c      	b.n	80019d4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ba:	f7ff f86b 	bl	8000a94 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d905      	bls.n	80019d4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e013      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
 80019cc:	40021000 	.word	0x40021000
 80019d0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <HAL_RCC_OscConfig+0x7b0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1ec      	bne.n	80019ba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <HAL_RCC_OscConfig+0x7b0>)
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	4905      	ldr	r1, [pc, #20]	; (80019fc <HAL_RCC_OscConfig+0x7b0>)
 80019e6:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <HAL_RCC_OscConfig+0x7b4>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	60cb      	str	r3, [r1, #12]
 80019ec:	e001      	b.n	80019f2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3720      	adds	r7, #32
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40021000 	.word	0x40021000
 8001a00:	feeefffc 	.word	0xfeeefffc

08001a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e0e7      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a18:	4b75      	ldr	r3, [pc, #468]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d910      	bls.n	8001a48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a26:	4b72      	ldr	r3, [pc, #456]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f023 0207 	bic.w	r2, r3, #7
 8001a2e:	4970      	ldr	r1, [pc, #448]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b6e      	ldr	r3, [pc, #440]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d001      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e0cf      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d010      	beq.n	8001a76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	4b66      	ldr	r3, [pc, #408]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d908      	bls.n	8001a76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a64:	4b63      	ldr	r3, [pc, #396]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	4960      	ldr	r1, [pc, #384]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d04c      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d107      	bne.n	8001a9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8a:	4b5a      	ldr	r3, [pc, #360]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d121      	bne.n	8001ada <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e0a6      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d107      	bne.n	8001ab2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aa2:	4b54      	ldr	r3, [pc, #336]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d115      	bne.n	8001ada <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e09a      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d107      	bne.n	8001aca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001aba:	4b4e      	ldr	r3, [pc, #312]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d109      	bne.n	8001ada <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e08e      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aca:	4b4a      	ldr	r3, [pc, #296]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e086      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ada:	4b46      	ldr	r3, [pc, #280]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f023 0203 	bic.w	r2, r3, #3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4943      	ldr	r1, [pc, #268]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aec:	f7fe ffd2 	bl	8000a94 <HAL_GetTick>
 8001af0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af2:	e00a      	b.n	8001b0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af4:	f7fe ffce 	bl	8000a94 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e06e      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b0a:	4b3a      	ldr	r3, [pc, #232]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 020c 	and.w	r2, r3, #12
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d1eb      	bne.n	8001af4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d010      	beq.n	8001b4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	4b31      	ldr	r3, [pc, #196]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d208      	bcs.n	8001b4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b38:	4b2e      	ldr	r3, [pc, #184]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	492b      	ldr	r1, [pc, #172]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b4a:	4b29      	ldr	r3, [pc, #164]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d210      	bcs.n	8001b7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b58:	4b25      	ldr	r3, [pc, #148]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f023 0207 	bic.w	r2, r3, #7
 8001b60:	4923      	ldr	r1, [pc, #140]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b68:	4b21      	ldr	r3, [pc, #132]	; (8001bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d001      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e036      	b.n	8001be8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d008      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b86:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	4918      	ldr	r1, [pc, #96]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0308 	and.w	r3, r3, #8
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d009      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	4910      	ldr	r1, [pc, #64]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bb8:	f000 f824 	bl	8001c04 <HAL_RCC_GetSysClockFreq>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	091b      	lsrs	r3, r3, #4
 8001bc4:	f003 030f 	and.w	r3, r3, #15
 8001bc8:	490b      	ldr	r1, [pc, #44]	; (8001bf8 <HAL_RCC_ClockConfig+0x1f4>)
 8001bca:	5ccb      	ldrb	r3, [r1, r3]
 8001bcc:	f003 031f 	and.w	r3, r3, #31
 8001bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd4:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <HAL_RCC_ClockConfig+0x1f8>)
 8001bd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001bd8:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <HAL_RCC_ClockConfig+0x1fc>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe ff09 	bl	80009f4 <HAL_InitTick>
 8001be2:	4603      	mov	r3, r0
 8001be4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001be6:	7afb      	ldrb	r3, [r7, #11]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3710      	adds	r7, #16
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40022000 	.word	0x40022000
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	08004830 	.word	0x08004830
 8001bfc:	20000000 	.word	0x20000000
 8001c00:	20000004 	.word	0x20000004

08001c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	; 0x24
 8001c08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c12:	4b3e      	ldr	r3, [pc, #248]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c1c:	4b3b      	ldr	r3, [pc, #236]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <HAL_RCC_GetSysClockFreq+0x34>
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	2b0c      	cmp	r3, #12
 8001c30:	d121      	bne.n	8001c76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d11e      	bne.n	8001c76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c38:	4b34      	ldr	r3, [pc, #208]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0308 	and.w	r3, r3, #8
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d107      	bne.n	8001c54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c44:	4b31      	ldr	r3, [pc, #196]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c4a:	0a1b      	lsrs	r3, r3, #8
 8001c4c:	f003 030f 	and.w	r3, r3, #15
 8001c50:	61fb      	str	r3, [r7, #28]
 8001c52:	e005      	b.n	8001c60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c54:	4b2d      	ldr	r3, [pc, #180]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	091b      	lsrs	r3, r3, #4
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c60:	4a2b      	ldr	r2, [pc, #172]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10d      	bne.n	8001c8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c74:	e00a      	b.n	8001c8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	2b04      	cmp	r3, #4
 8001c7a:	d102      	bne.n	8001c82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c7c:	4b25      	ldr	r3, [pc, #148]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c7e:	61bb      	str	r3, [r7, #24]
 8001c80:	e004      	b.n	8001c8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c88:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	2b0c      	cmp	r3, #12
 8001c90:	d134      	bne.n	8001cfc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c92:	4b1e      	ldr	r3, [pc, #120]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d003      	beq.n	8001caa <HAL_RCC_GetSysClockFreq+0xa6>
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	d003      	beq.n	8001cb0 <HAL_RCC_GetSysClockFreq+0xac>
 8001ca8:	e005      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001caa:	4b1a      	ldr	r3, [pc, #104]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x110>)
 8001cac:	617b      	str	r3, [r7, #20]
      break;
 8001cae:	e005      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001cb0:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cb2:	617b      	str	r3, [r7, #20]
      break;
 8001cb4:	e002      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	617b      	str	r3, [r7, #20]
      break;
 8001cba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cbc:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001cca:	4b10      	ldr	r3, [pc, #64]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	0a1b      	lsrs	r3, r3, #8
 8001cd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	fb03 f202 	mul.w	r2, r3, r2
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	0e5b      	lsrs	r3, r3, #25
 8001ce8:	f003 0303 	and.w	r3, r3, #3
 8001cec:	3301      	adds	r3, #1
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001cfc:	69bb      	ldr	r3, [r7, #24]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3724      	adds	r7, #36	; 0x24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	08004848 	.word	0x08004848
 8001d14:	00f42400 	.word	0x00f42400
 8001d18:	007a1200 	.word	0x007a1200

08001d1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000000 	.word	0x20000000

08001d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d38:	f7ff fff0 	bl	8001d1c <HAL_RCC_GetHCLKFreq>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	0a1b      	lsrs	r3, r3, #8
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	4904      	ldr	r1, [pc, #16]	; (8001d5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d4a:	5ccb      	ldrb	r3, [r1, r3]
 8001d4c:	f003 031f 	and.w	r3, r3, #31
 8001d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08004840 	.word	0x08004840

08001d60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d64:	f7ff ffda 	bl	8001d1c <HAL_RCC_GetHCLKFreq>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	0adb      	lsrs	r3, r3, #11
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	4904      	ldr	r1, [pc, #16]	; (8001d88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d76:	5ccb      	ldrb	r3, [r1, r3]
 8001d78:	f003 031f 	and.w	r3, r3, #31
 8001d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40021000 	.word	0x40021000
 8001d88:	08004840 	.word	0x08004840

08001d8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d98:	4b2a      	ldr	r3, [pc, #168]	; (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001da4:	f7ff f9ee 	bl	8001184 <HAL_PWREx_GetVoltageRange>
 8001da8:	6178      	str	r0, [r7, #20]
 8001daa:	e014      	b.n	8001dd6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001dac:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db0:	4a24      	ldr	r2, [pc, #144]	; (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db6:	6593      	str	r3, [r2, #88]	; 0x58
 8001db8:	4b22      	ldr	r3, [pc, #136]	; (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001dc4:	f7ff f9de 	bl	8001184 <HAL_PWREx_GetVoltageRange>
 8001dc8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001dca:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dce:	4a1d      	ldr	r2, [pc, #116]	; (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dd4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ddc:	d10b      	bne.n	8001df6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b80      	cmp	r3, #128	; 0x80
 8001de2:	d919      	bls.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2ba0      	cmp	r3, #160	; 0xa0
 8001de8:	d902      	bls.n	8001df0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001dea:	2302      	movs	r3, #2
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	e013      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001df0:	2301      	movs	r3, #1
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	e010      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b80      	cmp	r3, #128	; 0x80
 8001dfa:	d902      	bls.n	8001e02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	e00a      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b80      	cmp	r3, #128	; 0x80
 8001e06:	d102      	bne.n	8001e0e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e08:	2302      	movs	r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	e004      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b70      	cmp	r3, #112	; 0x70
 8001e12:	d101      	bne.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e14:	2301      	movs	r3, #1
 8001e16:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e18:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f023 0207 	bic.w	r2, r3, #7
 8001e20:	4909      	ldr	r1, [pc, #36]	; (8001e48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e28:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d001      	beq.n	8001e3a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40022000 	.word	0x40022000

08001e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e54:	2300      	movs	r3, #0
 8001e56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e58:	2300      	movs	r3, #0
 8001e5a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d041      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e6c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e70:	d02a      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e76:	d824      	bhi.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e78:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e7c:	d008      	beq.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e82:	d81e      	bhi.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00a      	beq.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e8c:	d010      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e8e:	e018      	b.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e90:	4b86      	ldr	r3, [pc, #536]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	4a85      	ldr	r2, [pc, #532]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e9a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e9c:	e015      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 fabb 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001eae:	e00c      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3320      	adds	r3, #32
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 fba6 	bl	8002608 <RCCEx_PLLSAI2_Config>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ec0:	e003      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	74fb      	strb	r3, [r7, #19]
      break;
 8001ec6:	e000      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001ec8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001eca:	7cfb      	ldrb	r3, [r7, #19]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d10b      	bne.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ed0:	4b76      	ldr	r3, [pc, #472]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ed6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001ede:	4973      	ldr	r1, [pc, #460]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001ee6:	e001      	b.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ee8:	7cfb      	ldrb	r3, [r7, #19]
 8001eea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d041      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001efc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f00:	d02a      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001f02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f06:	d824      	bhi.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f08:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f0c:	d008      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f12:	d81e      	bhi.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00a      	beq.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f1c:	d010      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f1e:	e018      	b.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f20:	4b62      	ldr	r3, [pc, #392]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a61      	ldr	r2, [pc, #388]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f2c:	e015      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2100      	movs	r1, #0
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 fa73 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f3e:	e00c      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3320      	adds	r3, #32
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 fb5e 	bl	8002608 <RCCEx_PLLSAI2_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f50:	e003      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	74fb      	strb	r3, [r7, #19]
      break;
 8001f56:	e000      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001f58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f5a:	7cfb      	ldrb	r3, [r7, #19]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10b      	bne.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f60:	4b52      	ldr	r3, [pc, #328]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f66:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f6e:	494f      	ldr	r1, [pc, #316]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f76:	e001      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f78:	7cfb      	ldrb	r3, [r7, #19]
 8001f7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 80a0 	beq.w	80020ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f8e:	4b47      	ldr	r3, [pc, #284]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00d      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa4:	4b41      	ldr	r3, [pc, #260]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa8:	4a40      	ldr	r2, [pc, #256]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fae:	6593      	str	r3, [r2, #88]	; 0x58
 8001fb0:	4b3e      	ldr	r3, [pc, #248]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fc0:	4b3b      	ldr	r3, [pc, #236]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a3a      	ldr	r2, [pc, #232]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fcc:	f7fe fd62 	bl	8000a94 <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fd2:	e009      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd4:	f7fe fd5e 	bl	8000a94 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d902      	bls.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	74fb      	strb	r3, [r7, #19]
        break;
 8001fe6:	e005      	b.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fe8:	4b31      	ldr	r3, [pc, #196]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0ef      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001ff4:	7cfb      	ldrb	r3, [r7, #19]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d15c      	bne.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001ffa:	4b2c      	ldr	r3, [pc, #176]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002000:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002004:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01f      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	429a      	cmp	r2, r3
 8002016:	d019      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002018:	4b24      	ldr	r3, [pc, #144]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800201a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800201e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002022:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002024:	4b21      	ldr	r3, [pc, #132]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800202a:	4a20      	ldr	r2, [pc, #128]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800202c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002034:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800203a:	4a1c      	ldr	r2, [pc, #112]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002040:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002044:	4a19      	ldr	r2, [pc, #100]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d016      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002056:	f7fe fd1d 	bl	8000a94 <HAL_GetTick>
 800205a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800205c:	e00b      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205e:	f7fe fd19 	bl	8000a94 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	f241 3288 	movw	r2, #5000	; 0x1388
 800206c:	4293      	cmp	r3, r2
 800206e:	d902      	bls.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	74fb      	strb	r3, [r7, #19]
            break;
 8002074:	e006      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002076:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ec      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002084:	7cfb      	ldrb	r3, [r7, #19]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10c      	bne.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800208a:	4b08      	ldr	r3, [pc, #32]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002090:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800209a:	4904      	ldr	r1, [pc, #16]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80020a2:	e009      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80020a4:	7cfb      	ldrb	r3, [r7, #19]
 80020a6:	74bb      	strb	r3, [r7, #18]
 80020a8:	e006      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000
 80020b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020b4:	7cfb      	ldrb	r3, [r7, #19]
 80020b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020b8:	7c7b      	ldrb	r3, [r7, #17]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d105      	bne.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020be:	4b9e      	ldr	r3, [pc, #632]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c2:	4a9d      	ldr	r2, [pc, #628]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00a      	beq.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020d6:	4b98      	ldr	r3, [pc, #608]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020dc:	f023 0203 	bic.w	r2, r3, #3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e4:	4994      	ldr	r1, [pc, #592]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00a      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020f8:	4b8f      	ldr	r3, [pc, #572]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020fe:	f023 020c 	bic.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002106:	498c      	ldr	r1, [pc, #560]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002108:	4313      	orrs	r3, r2
 800210a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00a      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800211a:	4b87      	ldr	r3, [pc, #540]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800211c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002120:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	4983      	ldr	r1, [pc, #524]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800212a:	4313      	orrs	r3, r2
 800212c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0308 	and.w	r3, r3, #8
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00a      	beq.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800213c:	4b7e      	ldr	r3, [pc, #504]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800213e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002142:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	497b      	ldr	r1, [pc, #492]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800214c:	4313      	orrs	r3, r2
 800214e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0310 	and.w	r3, r3, #16
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00a      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800215e:	4b76      	ldr	r3, [pc, #472]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002164:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800216c:	4972      	ldr	r1, [pc, #456]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800216e:	4313      	orrs	r3, r2
 8002170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0320 	and.w	r3, r3, #32
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00a      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002180:	4b6d      	ldr	r3, [pc, #436]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002186:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218e:	496a      	ldr	r1, [pc, #424]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002190:	4313      	orrs	r3, r2
 8002192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00a      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021a2:	4b65      	ldr	r3, [pc, #404]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b0:	4961      	ldr	r1, [pc, #388]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d00a      	beq.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80021c4:	4b5c      	ldr	r3, [pc, #368]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021d2:	4959      	ldr	r1, [pc, #356]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00a      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021e6:	4b54      	ldr	r3, [pc, #336]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021f4:	4950      	ldr	r1, [pc, #320]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00a      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002208:	4b4b      	ldr	r3, [pc, #300]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800220e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002216:	4948      	ldr	r1, [pc, #288]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002218:	4313      	orrs	r3, r2
 800221a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00a      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800222a:	4b43      	ldr	r3, [pc, #268]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002238:	493f      	ldr	r1, [pc, #252]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223a:	4313      	orrs	r3, r2
 800223c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d028      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800224c:	4b3a      	ldr	r3, [pc, #232]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002252:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800225a:	4937      	ldr	r1, [pc, #220]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800226a:	d106      	bne.n	800227a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800226c:	4b32      	ldr	r3, [pc, #200]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4a31      	ldr	r2, [pc, #196]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002276:	60d3      	str	r3, [r2, #12]
 8002278:	e011      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800227e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002282:	d10c      	bne.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3304      	adds	r3, #4
 8002288:	2101      	movs	r1, #1
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f8c8 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8002290:	4603      	mov	r3, r0
 8002292:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002294:	7cfb      	ldrb	r3, [r7, #19]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d028      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80022aa:	4b23      	ldr	r3, [pc, #140]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b8:	491f      	ldr	r1, [pc, #124]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022c8:	d106      	bne.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022ca:	4b1b      	ldr	r3, [pc, #108]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	4a1a      	ldr	r2, [pc, #104]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022d4:	60d3      	str	r3, [r2, #12]
 80022d6:	e011      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022e0:	d10c      	bne.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3304      	adds	r3, #4
 80022e6:	2101      	movs	r1, #1
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 f899 	bl	8002420 <RCCEx_PLLSAI1_Config>
 80022ee:	4603      	mov	r3, r0
 80022f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022f2:	7cfb      	ldrb	r3, [r7, #19]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80022f8:	7cfb      	ldrb	r3, [r7, #19]
 80022fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d02b      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800230e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002316:	4908      	ldr	r1, [pc, #32]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002318:	4313      	orrs	r3, r2
 800231a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002322:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002326:	d109      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4a02      	ldr	r2, [pc, #8]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002332:	60d3      	str	r3, [r2, #12]
 8002334:	e014      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002340:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002344:	d10c      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3304      	adds	r3, #4
 800234a:	2101      	movs	r1, #1
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f867 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8002352:	4603      	mov	r3, r0
 8002354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002356:	7cfb      	ldrb	r3, [r7, #19]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d02f      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800236c:	4b2b      	ldr	r3, [pc, #172]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800236e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002372:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800237a:	4928      	ldr	r1, [pc, #160]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002386:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800238a:	d10d      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3304      	adds	r3, #4
 8002390:	2102      	movs	r1, #2
 8002392:	4618      	mov	r0, r3
 8002394:	f000 f844 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8002398:	4603      	mov	r3, r0
 800239a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800239c:	7cfb      	ldrb	r3, [r7, #19]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d014      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80023a2:	7cfb      	ldrb	r3, [r7, #19]
 80023a4:	74bb      	strb	r3, [r7, #18]
 80023a6:	e011      	b.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80023ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80023b0:	d10c      	bne.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3320      	adds	r3, #32
 80023b6:	2102      	movs	r1, #2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f925 	bl	8002608 <RCCEx_PLLSAI2_Config>
 80023be:	4603      	mov	r3, r0
 80023c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023c2:	7cfb      	ldrb	r3, [r7, #19]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80023c8:	7cfb      	ldrb	r3, [r7, #19]
 80023ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80023d8:	4b10      	ldr	r3, [pc, #64]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023de:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80023e6:	490d      	ldr	r1, [pc, #52]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00b      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023fa:	4b08      	ldr	r3, [pc, #32]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002400:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800240a:	4904      	ldr	r1, [pc, #16]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002412:	7cbb      	ldrb	r3, [r7, #18]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40021000 	.word	0x40021000

08002420 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800242e:	4b75      	ldr	r3, [pc, #468]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d018      	beq.n	800246c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800243a:	4b72      	ldr	r3, [pc, #456]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	f003 0203 	and.w	r2, r3, #3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d10d      	bne.n	8002466 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
       ||
 800244e:	2b00      	cmp	r3, #0
 8002450:	d009      	beq.n	8002466 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002452:	4b6c      	ldr	r3, [pc, #432]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	091b      	lsrs	r3, r3, #4
 8002458:	f003 0307 	and.w	r3, r3, #7
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
       ||
 8002462:	429a      	cmp	r2, r3
 8002464:	d047      	beq.n	80024f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	e044      	b.n	80024f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b03      	cmp	r3, #3
 8002472:	d018      	beq.n	80024a6 <RCCEx_PLLSAI1_Config+0x86>
 8002474:	2b03      	cmp	r3, #3
 8002476:	d825      	bhi.n	80024c4 <RCCEx_PLLSAI1_Config+0xa4>
 8002478:	2b01      	cmp	r3, #1
 800247a:	d002      	beq.n	8002482 <RCCEx_PLLSAI1_Config+0x62>
 800247c:	2b02      	cmp	r3, #2
 800247e:	d009      	beq.n	8002494 <RCCEx_PLLSAI1_Config+0x74>
 8002480:	e020      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002482:	4b60      	ldr	r3, [pc, #384]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d11d      	bne.n	80024ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002492:	e01a      	b.n	80024ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002494:	4b5b      	ldr	r3, [pc, #364]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800249c:	2b00      	cmp	r3, #0
 800249e:	d116      	bne.n	80024ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024a4:	e013      	b.n	80024ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80024a6:	4b57      	ldr	r3, [pc, #348]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10f      	bne.n	80024d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024b2:	4b54      	ldr	r3, [pc, #336]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d109      	bne.n	80024d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024c2:	e006      	b.n	80024d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
      break;
 80024c8:	e004      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ca:	bf00      	nop
 80024cc:	e002      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ce:	bf00      	nop
 80024d0:	e000      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10d      	bne.n	80024f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024da:	4b4a      	ldr	r3, [pc, #296]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6819      	ldr	r1, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	430b      	orrs	r3, r1
 80024f0:	4944      	ldr	r1, [pc, #272]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d17d      	bne.n	80025f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024fc:	4b41      	ldr	r3, [pc, #260]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a40      	ldr	r2, [pc, #256]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002502:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002506:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002508:	f7fe fac4 	bl	8000a94 <HAL_GetTick>
 800250c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800250e:	e009      	b.n	8002524 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002510:	f7fe fac0 	bl	8000a94 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d902      	bls.n	8002524 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	73fb      	strb	r3, [r7, #15]
        break;
 8002522:	e005      	b.n	8002530 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002524:	4b37      	ldr	r3, [pc, #220]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1ef      	bne.n	8002510 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002530:	7bfb      	ldrb	r3, [r7, #15]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d160      	bne.n	80025f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d111      	bne.n	8002560 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800253c:	4b31      	ldr	r3, [pc, #196]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6892      	ldr	r2, [r2, #8]
 800254c:	0211      	lsls	r1, r2, #8
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	68d2      	ldr	r2, [r2, #12]
 8002552:	0912      	lsrs	r2, r2, #4
 8002554:	0452      	lsls	r2, r2, #17
 8002556:	430a      	orrs	r2, r1
 8002558:	492a      	ldr	r1, [pc, #168]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800255a:	4313      	orrs	r3, r2
 800255c:	610b      	str	r3, [r1, #16]
 800255e:	e027      	b.n	80025b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d112      	bne.n	800258c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002566:	4b27      	ldr	r3, [pc, #156]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800256e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6892      	ldr	r2, [r2, #8]
 8002576:	0211      	lsls	r1, r2, #8
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6912      	ldr	r2, [r2, #16]
 800257c:	0852      	lsrs	r2, r2, #1
 800257e:	3a01      	subs	r2, #1
 8002580:	0552      	lsls	r2, r2, #21
 8002582:	430a      	orrs	r2, r1
 8002584:	491f      	ldr	r1, [pc, #124]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002586:	4313      	orrs	r3, r2
 8002588:	610b      	str	r3, [r1, #16]
 800258a:	e011      	b.n	80025b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800258c:	4b1d      	ldr	r3, [pc, #116]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002594:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6892      	ldr	r2, [r2, #8]
 800259c:	0211      	lsls	r1, r2, #8
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6952      	ldr	r2, [r2, #20]
 80025a2:	0852      	lsrs	r2, r2, #1
 80025a4:	3a01      	subs	r2, #1
 80025a6:	0652      	lsls	r2, r2, #25
 80025a8:	430a      	orrs	r2, r1
 80025aa:	4916      	ldr	r1, [pc, #88]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a13      	ldr	r2, [pc, #76]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80025ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025bc:	f7fe fa6a 	bl	8000a94 <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025c2:	e009      	b.n	80025d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025c4:	f7fe fa66 	bl	8000a94 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d902      	bls.n	80025d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	73fb      	strb	r3, [r7, #15]
          break;
 80025d6:	e005      	b.n	80025e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025d8:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0ef      	beq.n	80025c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80025ea:	4b06      	ldr	r3, [pc, #24]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ec:	691a      	ldr	r2, [r3, #16]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	4904      	ldr	r1, [pc, #16]	; (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000

08002608 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002612:	2300      	movs	r3, #0
 8002614:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002616:	4b6a      	ldr	r3, [pc, #424]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	f003 0303 	and.w	r3, r3, #3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d018      	beq.n	8002654 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002622:	4b67      	ldr	r3, [pc, #412]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0203 	and.w	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d10d      	bne.n	800264e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
       ||
 8002636:	2b00      	cmp	r3, #0
 8002638:	d009      	beq.n	800264e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800263a:	4b61      	ldr	r3, [pc, #388]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	091b      	lsrs	r3, r3, #4
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
       ||
 800264a:	429a      	cmp	r2, r3
 800264c:	d047      	beq.n	80026de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
 8002652:	e044      	b.n	80026de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d018      	beq.n	800268e <RCCEx_PLLSAI2_Config+0x86>
 800265c:	2b03      	cmp	r3, #3
 800265e:	d825      	bhi.n	80026ac <RCCEx_PLLSAI2_Config+0xa4>
 8002660:	2b01      	cmp	r3, #1
 8002662:	d002      	beq.n	800266a <RCCEx_PLLSAI2_Config+0x62>
 8002664:	2b02      	cmp	r3, #2
 8002666:	d009      	beq.n	800267c <RCCEx_PLLSAI2_Config+0x74>
 8002668:	e020      	b.n	80026ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800266a:	4b55      	ldr	r3, [pc, #340]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d11d      	bne.n	80026b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800267a:	e01a      	b.n	80026b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800267c:	4b50      	ldr	r3, [pc, #320]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002684:	2b00      	cmp	r3, #0
 8002686:	d116      	bne.n	80026b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800268c:	e013      	b.n	80026b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800268e:	4b4c      	ldr	r3, [pc, #304]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10f      	bne.n	80026ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800269a:	4b49      	ldr	r3, [pc, #292]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d109      	bne.n	80026ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80026aa:	e006      	b.n	80026ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
      break;
 80026b0:	e004      	b.n	80026bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80026b2:	bf00      	nop
 80026b4:	e002      	b.n	80026bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80026b6:	bf00      	nop
 80026b8:	e000      	b.n	80026bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80026ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10d      	bne.n	80026de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80026c2:	4b3f      	ldr	r3, [pc, #252]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6819      	ldr	r1, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	430b      	orrs	r3, r1
 80026d8:	4939      	ldr	r1, [pc, #228]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d167      	bne.n	80027b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80026e4:	4b36      	ldr	r3, [pc, #216]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a35      	ldr	r2, [pc, #212]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f0:	f7fe f9d0 	bl	8000a94 <HAL_GetTick>
 80026f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026f6:	e009      	b.n	800270c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026f8:	f7fe f9cc 	bl	8000a94 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d902      	bls.n	800270c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	73fb      	strb	r3, [r7, #15]
        break;
 800270a:	e005      	b.n	8002718 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800270c:	4b2c      	ldr	r3, [pc, #176]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1ef      	bne.n	80026f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d14a      	bne.n	80027b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d111      	bne.n	8002748 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002724:	4b26      	ldr	r3, [pc, #152]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800272c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6892      	ldr	r2, [r2, #8]
 8002734:	0211      	lsls	r1, r2, #8
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68d2      	ldr	r2, [r2, #12]
 800273a:	0912      	lsrs	r2, r2, #4
 800273c:	0452      	lsls	r2, r2, #17
 800273e:	430a      	orrs	r2, r1
 8002740:	491f      	ldr	r1, [pc, #124]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002742:	4313      	orrs	r3, r2
 8002744:	614b      	str	r3, [r1, #20]
 8002746:	e011      	b.n	800276c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002748:	4b1d      	ldr	r3, [pc, #116]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002750:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6892      	ldr	r2, [r2, #8]
 8002758:	0211      	lsls	r1, r2, #8
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	6912      	ldr	r2, [r2, #16]
 800275e:	0852      	lsrs	r2, r2, #1
 8002760:	3a01      	subs	r2, #1
 8002762:	0652      	lsls	r2, r2, #25
 8002764:	430a      	orrs	r2, r1
 8002766:	4916      	ldr	r1, [pc, #88]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002768:	4313      	orrs	r3, r2
 800276a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800276c:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a13      	ldr	r2, [pc, #76]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002776:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe f98c 	bl	8000a94 <HAL_GetTick>
 800277c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800277e:	e009      	b.n	8002794 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002780:	f7fe f988 	bl	8000a94 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d902      	bls.n	8002794 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	73fb      	strb	r3, [r7, #15]
          break;
 8002792:	e005      	b.n	80027a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002794:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ef      	beq.n	8002780 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d106      	bne.n	80027b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80027a6:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a8:	695a      	ldr	r2, [r3, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	4904      	ldr	r1, [pc, #16]	; (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000

080027c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e040      	b.n	8002858 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d106      	bne.n	80027ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7fd ffda 	bl	80007a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2224      	movs	r2, #36	; 0x24
 80027f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0201 	bic.w	r2, r2, #1
 8002800:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 fc18 	bl	8003038 <UART_SetConfig>
 8002808:	4603      	mov	r3, r0
 800280a:	2b01      	cmp	r3, #1
 800280c:	d101      	bne.n	8002812 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e022      	b.n	8002858 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002816:	2b00      	cmp	r3, #0
 8002818:	d002      	beq.n	8002820 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 fec4 	bl	80035a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800282e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800283e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 ff4b 	bl	80036ec <UART_CheckIdleState>
 8002856:	4603      	mov	r3, r0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	; 0x28
 8002864:	af02      	add	r7, sp, #8
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	4613      	mov	r3, r2
 800286e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002874:	2b20      	cmp	r3, #32
 8002876:	f040 8082 	bne.w	800297e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d002      	beq.n	8002886 <HAL_UART_Transmit+0x26>
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e07a      	b.n	8002980 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002890:	2b01      	cmp	r3, #1
 8002892:	d101      	bne.n	8002898 <HAL_UART_Transmit+0x38>
 8002894:	2302      	movs	r3, #2
 8002896:	e073      	b.n	8002980 <HAL_UART_Transmit+0x120>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2221      	movs	r2, #33	; 0x21
 80028ac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028ae:	f7fe f8f1 	bl	8000a94 <HAL_GetTick>
 80028b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	88fa      	ldrh	r2, [r7, #6]
 80028b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	88fa      	ldrh	r2, [r7, #6]
 80028c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028cc:	d108      	bne.n	80028e0 <HAL_UART_Transmit+0x80>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d104      	bne.n	80028e0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	61bb      	str	r3, [r7, #24]
 80028de:	e003      	b.n	80028e8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80028f0:	e02d      	b.n	800294e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	2200      	movs	r2, #0
 80028fa:	2180      	movs	r1, #128	; 0x80
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 ff3e 	bl	800377e <UART_WaitOnFlagUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e039      	b.n	8002980 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10b      	bne.n	800292a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	881a      	ldrh	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800291e:	b292      	uxth	r2, r2
 8002920:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	3302      	adds	r3, #2
 8002926:	61bb      	str	r3, [r7, #24]
 8002928:	e008      	b.n	800293c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	781a      	ldrb	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	b292      	uxth	r2, r2
 8002934:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3301      	adds	r3, #1
 800293a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002942:	b29b      	uxth	r3, r3
 8002944:	3b01      	subs	r3, #1
 8002946:	b29a      	uxth	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002954:	b29b      	uxth	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1cb      	bne.n	80028f2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2200      	movs	r2, #0
 8002962:	2140      	movs	r1, #64	; 0x40
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f000 ff0a 	bl	800377e <UART_WaitOnFlagUntilTimeout>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e005      	b.n	8002980 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2220      	movs	r2, #32
 8002978:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	e000      	b.n	8002980 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800297e:	2302      	movs	r3, #2
  }
}
 8002980:	4618      	mov	r0, r3
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	4613      	mov	r3, r2
 8002994:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800299a:	2b20      	cmp	r3, #32
 800299c:	d142      	bne.n	8002a24 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d002      	beq.n	80029aa <HAL_UART_Receive_IT+0x22>
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e03b      	b.n	8002a26 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d101      	bne.n	80029bc <HAL_UART_Receive_IT+0x34>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e034      	b.n	8002a26 <HAL_UART_Receive_IT+0x9e>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2200      	movs	r2, #0
 80029c8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a18      	ldr	r2, [pc, #96]	; (8002a30 <HAL_UART_Receive_IT+0xa8>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d01f      	beq.n	8002a14 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d018      	beq.n	8002a14 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	e853 3f00 	ldrex	r3, [r3]
 80029ee:	613b      	str	r3, [r7, #16]
   return(result);
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029f6:	627b      	str	r3, [r7, #36]	; 0x24
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	623b      	str	r3, [r7, #32]
 8002a02:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a04:	69f9      	ldr	r1, [r7, #28]
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	e841 2300 	strex	r3, r2, [r1]
 8002a0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1e6      	bne.n	80029e2 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a14:	88fb      	ldrh	r3, [r7, #6]
 8002a16:	461a      	mov	r2, r3
 8002a18:	68b9      	ldr	r1, [r7, #8]
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f000 ff74 	bl	8003908 <UART_Start_Receive_IT>
 8002a20:	4603      	mov	r3, r0
 8002a22:	e000      	b.n	8002a26 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002a24:	2302      	movs	r3, #2
  }
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3728      	adds	r7, #40	; 0x28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40008000 	.word	0x40008000

08002a34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b0ba      	sub	sp, #232	; 0xe8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002a5a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002a5e:	f640 030f 	movw	r3, #2063	; 0x80f
 8002a62:	4013      	ands	r3, r2
 8002a64:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002a68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d115      	bne.n	8002a9c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a74:	f003 0320 	and.w	r3, r3, #32
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00f      	beq.n	8002a9c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a80:	f003 0320 	and.w	r3, r3, #32
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d009      	beq.n	8002a9c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f000 82a6 	beq.w	8002fde <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	4798      	blx	r3
      }
      return;
 8002a9a:	e2a0      	b.n	8002fde <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002a9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 8117 	beq.w	8002cd4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002aa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d106      	bne.n	8002ac0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002ab2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002ab6:	4b85      	ldr	r3, [pc, #532]	; (8002ccc <HAL_UART_IRQHandler+0x298>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 810a 	beq.w	8002cd4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d011      	beq.n	8002af0 <HAL_UART_IRQHandler+0xbc>
 8002acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00b      	beq.n	8002af0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2201      	movs	r2, #1
 8002ade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ae6:	f043 0201 	orr.w	r2, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d011      	beq.n	8002b20 <HAL_UART_IRQHandler+0xec>
 8002afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00b      	beq.n	8002b20 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b16:	f043 0204 	orr.w	r2, r3, #4
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d011      	beq.n	8002b50 <HAL_UART_IRQHandler+0x11c>
 8002b2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00b      	beq.n	8002b50 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2204      	movs	r2, #4
 8002b3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b46:	f043 0202 	orr.w	r2, r3, #2
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d017      	beq.n	8002b8c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b60:	f003 0320 	and.w	r3, r3, #32
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d105      	bne.n	8002b74 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002b68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b6c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00b      	beq.n	8002b8c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2208      	movs	r2, #8
 8002b7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b82:	f043 0208 	orr.w	r2, r3, #8
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d012      	beq.n	8002bbe <HAL_UART_IRQHandler+0x18a>
 8002b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00c      	beq.n	8002bbe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bb4:	f043 0220 	orr.w	r2, r3, #32
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 820c 	beq.w	8002fe2 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bce:	f003 0320 	and.w	r3, r3, #32
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00d      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bda:	f003 0320 	and.w	r3, r3, #32
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bf8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c06:	2b40      	cmp	r3, #64	; 0x40
 8002c08:	d005      	beq.n	8002c16 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d04f      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 ff40 	bl	8003a9c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c26:	2b40      	cmp	r3, #64	; 0x40
 8002c28:	d141      	bne.n	8002cae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	3308      	adds	r3, #8
 8002c30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c38:	e853 3f00 	ldrex	r3, [r3]
 8002c3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002c40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3308      	adds	r3, #8
 8002c52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c56:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002c66:	e841 2300 	strex	r3, r2, [r1]
 8002c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002c6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1d9      	bne.n	8002c2a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d013      	beq.n	8002ca6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c82:	4a13      	ldr	r2, [pc, #76]	; (8002cd0 <HAL_UART_IRQHandler+0x29c>)
 8002c84:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe f85d 	bl	8000d4a <HAL_DMA_Abort_IT>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d017      	beq.n	8002cc6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca4:	e00f      	b.n	8002cc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f9b0 	bl	800300c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cac:	e00b      	b.n	8002cc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f9ac 	bl	800300c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cb4:	e007      	b.n	8002cc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f9a8 	bl	800300c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8002cc4:	e18d      	b.n	8002fe2 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cc6:	bf00      	nop
    return;
 8002cc8:	e18b      	b.n	8002fe2 <HAL_UART_IRQHandler+0x5ae>
 8002cca:	bf00      	nop
 8002ccc:	04000120 	.word	0x04000120
 8002cd0:	08003b63 	.word	0x08003b63

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	f040 8146 	bne.w	8002f6a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ce2:	f003 0310 	and.w	r3, r3, #16
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 813f 	beq.w	8002f6a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cf0:	f003 0310 	and.w	r3, r3, #16
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f000 8138 	beq.w	8002f6a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2210      	movs	r2, #16
 8002d00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d0c:	2b40      	cmp	r3, #64	; 0x40
 8002d0e:	f040 80b4 	bne.w	8002e7a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d1e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f000 815f 	beq.w	8002fe6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d32:	429a      	cmp	r2, r3
 8002d34:	f080 8157 	bcs.w	8002fe6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f040 8085 	bne.w	8002e5e <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d60:	e853 3f00 	ldrex	r3, [r3]
 8002d64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002d68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002d7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002d82:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d86:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002d8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d8e:	e841 2300 	strex	r3, r2, [r1]
 8002d92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002d96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1da      	bne.n	8002d54 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	3308      	adds	r3, #8
 8002da4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002da8:	e853 3f00 	ldrex	r3, [r3]
 8002dac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002dae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002db0:	f023 0301 	bic.w	r3, r3, #1
 8002db4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	3308      	adds	r3, #8
 8002dbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002dc2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002dc6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002dca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002dce:	e841 2300 	strex	r3, r2, [r1]
 8002dd2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002dd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1e1      	bne.n	8002d9e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	3308      	adds	r3, #8
 8002de0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002de4:	e853 3f00 	ldrex	r3, [r3]
 8002de8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002dea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002df0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	3308      	adds	r3, #8
 8002dfa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002dfe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002e00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002e04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e06:	e841 2300 	strex	r3, r2, [r1]
 8002e0a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002e0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1e3      	bne.n	8002dda <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e26:	e853 3f00 	ldrex	r3, [r3]
 8002e2a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e2e:	f023 0310 	bic.w	r3, r3, #16
 8002e32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e40:	65bb      	str	r3, [r7, #88]	; 0x58
 8002e42:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e44:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e46:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e48:	e841 2300 	strex	r3, r2, [r1]
 8002e4c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1e4      	bne.n	8002e1e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7fd ff38 	bl	8000cce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4619      	mov	r1, r3
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f8d4 	bl	8003020 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e78:	e0b5      	b.n	8002fe6 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 80a7 	beq.w	8002fea <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8002e9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 80a2 	beq.w	8002fea <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eae:	e853 3f00 	ldrex	r3, [r3]
 8002eb2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002eba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002ec8:	647b      	str	r3, [r7, #68]	; 0x44
 8002eca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ecc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ece:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ed0:	e841 2300 	strex	r3, r2, [r1]
 8002ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1e4      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	3308      	adds	r3, #8
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee6:	e853 3f00 	ldrex	r3, [r3]
 8002eea:	623b      	str	r3, [r7, #32]
   return(result);
 8002eec:	6a3b      	ldr	r3, [r7, #32]
 8002eee:	f023 0301 	bic.w	r3, r3, #1
 8002ef2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3308      	adds	r3, #8
 8002efc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002f00:	633a      	str	r2, [r7, #48]	; 0x30
 8002f02:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e3      	bne.n	8002edc <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2220      	movs	r2, #32
 8002f18:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	e853 3f00 	ldrex	r3, [r3]
 8002f32:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f023 0310 	bic.w	r3, r3, #16
 8002f3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	461a      	mov	r2, r3
 8002f44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f48:	61fb      	str	r3, [r7, #28]
 8002f4a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4c:	69b9      	ldr	r1, [r7, #24]
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	e841 2300 	strex	r3, r2, [r1]
 8002f54:	617b      	str	r3, [r7, #20]
   return(result);
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1e4      	bne.n	8002f26 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f60:	4619      	mov	r1, r3
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f85c 	bl	8003020 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f68:	e03f      	b.n	8002fea <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00e      	beq.n	8002f94 <HAL_UART_IRQHandler+0x560>
 8002f76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d008      	beq.n	8002f94 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f8a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 ff88 	bl	8003ea2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002f92:	e02d      	b.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00e      	beq.n	8002fbe <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d008      	beq.n	8002fbe <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d01c      	beq.n	8002fee <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4798      	blx	r3
    }
    return;
 8002fbc:	e017      	b.n	8002fee <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d012      	beq.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
 8002fca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00c      	beq.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fdd9 	bl	8003b8e <UART_EndTransmit_IT>
    return;
 8002fdc:	e008      	b.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
      return;
 8002fde:	bf00      	nop
 8002fe0:	e006      	b.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
    return;
 8002fe2:	bf00      	nop
 8002fe4:	e004      	b.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
      return;
 8002fe6:	bf00      	nop
 8002fe8:	e002      	b.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
      return;
 8002fea:	bf00      	nop
 8002fec:	e000      	b.n	8002ff0 <HAL_UART_IRQHandler+0x5bc>
    return;
 8002fee:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8002ff0:	37e8      	adds	r7, #232	; 0xe8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop

08002ff8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800303c:	b08a      	sub	sp, #40	; 0x28
 800303e:	af00      	add	r7, sp, #0
 8003040:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	431a      	orrs	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	431a      	orrs	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	4313      	orrs	r3, r2
 800305e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	4ba4      	ldr	r3, [pc, #656]	; (80032f8 <UART_SetConfig+0x2c0>)
 8003068:	4013      	ands	r3, r2
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	6812      	ldr	r2, [r2, #0]
 800306e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003070:	430b      	orrs	r3, r1
 8003072:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a99      	ldr	r2, [pc, #612]	; (80032fc <UART_SetConfig+0x2c4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d004      	beq.n	80030a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a0:	4313      	orrs	r3, r2
 80030a2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030b4:	430a      	orrs	r2, r1
 80030b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a90      	ldr	r2, [pc, #576]	; (8003300 <UART_SetConfig+0x2c8>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d126      	bne.n	8003110 <UART_SetConfig+0xd8>
 80030c2:	4b90      	ldr	r3, [pc, #576]	; (8003304 <UART_SetConfig+0x2cc>)
 80030c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	2b03      	cmp	r3, #3
 80030ce:	d81b      	bhi.n	8003108 <UART_SetConfig+0xd0>
 80030d0:	a201      	add	r2, pc, #4	; (adr r2, 80030d8 <UART_SetConfig+0xa0>)
 80030d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d6:	bf00      	nop
 80030d8:	080030e9 	.word	0x080030e9
 80030dc:	080030f9 	.word	0x080030f9
 80030e0:	080030f1 	.word	0x080030f1
 80030e4:	08003101 	.word	0x08003101
 80030e8:	2301      	movs	r3, #1
 80030ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030ee:	e116      	b.n	800331e <UART_SetConfig+0x2e6>
 80030f0:	2302      	movs	r3, #2
 80030f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030f6:	e112      	b.n	800331e <UART_SetConfig+0x2e6>
 80030f8:	2304      	movs	r3, #4
 80030fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80030fe:	e10e      	b.n	800331e <UART_SetConfig+0x2e6>
 8003100:	2308      	movs	r3, #8
 8003102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003106:	e10a      	b.n	800331e <UART_SetConfig+0x2e6>
 8003108:	2310      	movs	r3, #16
 800310a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800310e:	e106      	b.n	800331e <UART_SetConfig+0x2e6>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a7c      	ldr	r2, [pc, #496]	; (8003308 <UART_SetConfig+0x2d0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d138      	bne.n	800318c <UART_SetConfig+0x154>
 800311a:	4b7a      	ldr	r3, [pc, #488]	; (8003304 <UART_SetConfig+0x2cc>)
 800311c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003120:	f003 030c 	and.w	r3, r3, #12
 8003124:	2b0c      	cmp	r3, #12
 8003126:	d82d      	bhi.n	8003184 <UART_SetConfig+0x14c>
 8003128:	a201      	add	r2, pc, #4	; (adr r2, 8003130 <UART_SetConfig+0xf8>)
 800312a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312e:	bf00      	nop
 8003130:	08003165 	.word	0x08003165
 8003134:	08003185 	.word	0x08003185
 8003138:	08003185 	.word	0x08003185
 800313c:	08003185 	.word	0x08003185
 8003140:	08003175 	.word	0x08003175
 8003144:	08003185 	.word	0x08003185
 8003148:	08003185 	.word	0x08003185
 800314c:	08003185 	.word	0x08003185
 8003150:	0800316d 	.word	0x0800316d
 8003154:	08003185 	.word	0x08003185
 8003158:	08003185 	.word	0x08003185
 800315c:	08003185 	.word	0x08003185
 8003160:	0800317d 	.word	0x0800317d
 8003164:	2300      	movs	r3, #0
 8003166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800316a:	e0d8      	b.n	800331e <UART_SetConfig+0x2e6>
 800316c:	2302      	movs	r3, #2
 800316e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003172:	e0d4      	b.n	800331e <UART_SetConfig+0x2e6>
 8003174:	2304      	movs	r3, #4
 8003176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800317a:	e0d0      	b.n	800331e <UART_SetConfig+0x2e6>
 800317c:	2308      	movs	r3, #8
 800317e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003182:	e0cc      	b.n	800331e <UART_SetConfig+0x2e6>
 8003184:	2310      	movs	r3, #16
 8003186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800318a:	e0c8      	b.n	800331e <UART_SetConfig+0x2e6>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a5e      	ldr	r2, [pc, #376]	; (800330c <UART_SetConfig+0x2d4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d125      	bne.n	80031e2 <UART_SetConfig+0x1aa>
 8003196:	4b5b      	ldr	r3, [pc, #364]	; (8003304 <UART_SetConfig+0x2cc>)
 8003198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031a0:	2b30      	cmp	r3, #48	; 0x30
 80031a2:	d016      	beq.n	80031d2 <UART_SetConfig+0x19a>
 80031a4:	2b30      	cmp	r3, #48	; 0x30
 80031a6:	d818      	bhi.n	80031da <UART_SetConfig+0x1a2>
 80031a8:	2b20      	cmp	r3, #32
 80031aa:	d00a      	beq.n	80031c2 <UART_SetConfig+0x18a>
 80031ac:	2b20      	cmp	r3, #32
 80031ae:	d814      	bhi.n	80031da <UART_SetConfig+0x1a2>
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <UART_SetConfig+0x182>
 80031b4:	2b10      	cmp	r3, #16
 80031b6:	d008      	beq.n	80031ca <UART_SetConfig+0x192>
 80031b8:	e00f      	b.n	80031da <UART_SetConfig+0x1a2>
 80031ba:	2300      	movs	r3, #0
 80031bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031c0:	e0ad      	b.n	800331e <UART_SetConfig+0x2e6>
 80031c2:	2302      	movs	r3, #2
 80031c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031c8:	e0a9      	b.n	800331e <UART_SetConfig+0x2e6>
 80031ca:	2304      	movs	r3, #4
 80031cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031d0:	e0a5      	b.n	800331e <UART_SetConfig+0x2e6>
 80031d2:	2308      	movs	r3, #8
 80031d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031d8:	e0a1      	b.n	800331e <UART_SetConfig+0x2e6>
 80031da:	2310      	movs	r3, #16
 80031dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031e0:	e09d      	b.n	800331e <UART_SetConfig+0x2e6>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a4a      	ldr	r2, [pc, #296]	; (8003310 <UART_SetConfig+0x2d8>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d125      	bne.n	8003238 <UART_SetConfig+0x200>
 80031ec:	4b45      	ldr	r3, [pc, #276]	; (8003304 <UART_SetConfig+0x2cc>)
 80031ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80031f6:	2bc0      	cmp	r3, #192	; 0xc0
 80031f8:	d016      	beq.n	8003228 <UART_SetConfig+0x1f0>
 80031fa:	2bc0      	cmp	r3, #192	; 0xc0
 80031fc:	d818      	bhi.n	8003230 <UART_SetConfig+0x1f8>
 80031fe:	2b80      	cmp	r3, #128	; 0x80
 8003200:	d00a      	beq.n	8003218 <UART_SetConfig+0x1e0>
 8003202:	2b80      	cmp	r3, #128	; 0x80
 8003204:	d814      	bhi.n	8003230 <UART_SetConfig+0x1f8>
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <UART_SetConfig+0x1d8>
 800320a:	2b40      	cmp	r3, #64	; 0x40
 800320c:	d008      	beq.n	8003220 <UART_SetConfig+0x1e8>
 800320e:	e00f      	b.n	8003230 <UART_SetConfig+0x1f8>
 8003210:	2300      	movs	r3, #0
 8003212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003216:	e082      	b.n	800331e <UART_SetConfig+0x2e6>
 8003218:	2302      	movs	r3, #2
 800321a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800321e:	e07e      	b.n	800331e <UART_SetConfig+0x2e6>
 8003220:	2304      	movs	r3, #4
 8003222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003226:	e07a      	b.n	800331e <UART_SetConfig+0x2e6>
 8003228:	2308      	movs	r3, #8
 800322a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800322e:	e076      	b.n	800331e <UART_SetConfig+0x2e6>
 8003230:	2310      	movs	r3, #16
 8003232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003236:	e072      	b.n	800331e <UART_SetConfig+0x2e6>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a35      	ldr	r2, [pc, #212]	; (8003314 <UART_SetConfig+0x2dc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d12a      	bne.n	8003298 <UART_SetConfig+0x260>
 8003242:	4b30      	ldr	r3, [pc, #192]	; (8003304 <UART_SetConfig+0x2cc>)
 8003244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003248:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800324c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003250:	d01a      	beq.n	8003288 <UART_SetConfig+0x250>
 8003252:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003256:	d81b      	bhi.n	8003290 <UART_SetConfig+0x258>
 8003258:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800325c:	d00c      	beq.n	8003278 <UART_SetConfig+0x240>
 800325e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003262:	d815      	bhi.n	8003290 <UART_SetConfig+0x258>
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <UART_SetConfig+0x238>
 8003268:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800326c:	d008      	beq.n	8003280 <UART_SetConfig+0x248>
 800326e:	e00f      	b.n	8003290 <UART_SetConfig+0x258>
 8003270:	2300      	movs	r3, #0
 8003272:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003276:	e052      	b.n	800331e <UART_SetConfig+0x2e6>
 8003278:	2302      	movs	r3, #2
 800327a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800327e:	e04e      	b.n	800331e <UART_SetConfig+0x2e6>
 8003280:	2304      	movs	r3, #4
 8003282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003286:	e04a      	b.n	800331e <UART_SetConfig+0x2e6>
 8003288:	2308      	movs	r3, #8
 800328a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800328e:	e046      	b.n	800331e <UART_SetConfig+0x2e6>
 8003290:	2310      	movs	r3, #16
 8003292:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003296:	e042      	b.n	800331e <UART_SetConfig+0x2e6>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a17      	ldr	r2, [pc, #92]	; (80032fc <UART_SetConfig+0x2c4>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d13a      	bne.n	8003318 <UART_SetConfig+0x2e0>
 80032a2:	4b18      	ldr	r3, [pc, #96]	; (8003304 <UART_SetConfig+0x2cc>)
 80032a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032b0:	d01a      	beq.n	80032e8 <UART_SetConfig+0x2b0>
 80032b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032b6:	d81b      	bhi.n	80032f0 <UART_SetConfig+0x2b8>
 80032b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032bc:	d00c      	beq.n	80032d8 <UART_SetConfig+0x2a0>
 80032be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032c2:	d815      	bhi.n	80032f0 <UART_SetConfig+0x2b8>
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <UART_SetConfig+0x298>
 80032c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032cc:	d008      	beq.n	80032e0 <UART_SetConfig+0x2a8>
 80032ce:	e00f      	b.n	80032f0 <UART_SetConfig+0x2b8>
 80032d0:	2300      	movs	r3, #0
 80032d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032d6:	e022      	b.n	800331e <UART_SetConfig+0x2e6>
 80032d8:	2302      	movs	r3, #2
 80032da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032de:	e01e      	b.n	800331e <UART_SetConfig+0x2e6>
 80032e0:	2304      	movs	r3, #4
 80032e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032e6:	e01a      	b.n	800331e <UART_SetConfig+0x2e6>
 80032e8:	2308      	movs	r3, #8
 80032ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032ee:	e016      	b.n	800331e <UART_SetConfig+0x2e6>
 80032f0:	2310      	movs	r3, #16
 80032f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032f6:	e012      	b.n	800331e <UART_SetConfig+0x2e6>
 80032f8:	efff69f3 	.word	0xefff69f3
 80032fc:	40008000 	.word	0x40008000
 8003300:	40013800 	.word	0x40013800
 8003304:	40021000 	.word	0x40021000
 8003308:	40004400 	.word	0x40004400
 800330c:	40004800 	.word	0x40004800
 8003310:	40004c00 	.word	0x40004c00
 8003314:	40005000 	.word	0x40005000
 8003318:	2310      	movs	r3, #16
 800331a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a9f      	ldr	r2, [pc, #636]	; (80035a0 <UART_SetConfig+0x568>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d17a      	bne.n	800341e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003328:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800332c:	2b08      	cmp	r3, #8
 800332e:	d824      	bhi.n	800337a <UART_SetConfig+0x342>
 8003330:	a201      	add	r2, pc, #4	; (adr r2, 8003338 <UART_SetConfig+0x300>)
 8003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003336:	bf00      	nop
 8003338:	0800335d 	.word	0x0800335d
 800333c:	0800337b 	.word	0x0800337b
 8003340:	08003365 	.word	0x08003365
 8003344:	0800337b 	.word	0x0800337b
 8003348:	0800336b 	.word	0x0800336b
 800334c:	0800337b 	.word	0x0800337b
 8003350:	0800337b 	.word	0x0800337b
 8003354:	0800337b 	.word	0x0800337b
 8003358:	08003373 	.word	0x08003373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800335c:	f7fe fcea 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 8003360:	61f8      	str	r0, [r7, #28]
        break;
 8003362:	e010      	b.n	8003386 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003364:	4b8f      	ldr	r3, [pc, #572]	; (80035a4 <UART_SetConfig+0x56c>)
 8003366:	61fb      	str	r3, [r7, #28]
        break;
 8003368:	e00d      	b.n	8003386 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800336a:	f7fe fc4b 	bl	8001c04 <HAL_RCC_GetSysClockFreq>
 800336e:	61f8      	str	r0, [r7, #28]
        break;
 8003370:	e009      	b.n	8003386 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003376:	61fb      	str	r3, [r7, #28]
        break;
 8003378:	e005      	b.n	8003386 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003384:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 80fb 	beq.w	8003584 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4413      	add	r3, r2
 8003398:	69fa      	ldr	r2, [r7, #28]
 800339a:	429a      	cmp	r2, r3
 800339c:	d305      	bcc.n	80033aa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033a4:	69fa      	ldr	r2, [r7, #28]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d903      	bls.n	80033b2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80033b0:	e0e8      	b.n	8003584 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	2200      	movs	r2, #0
 80033b6:	461c      	mov	r4, r3
 80033b8:	4615      	mov	r5, r2
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	022b      	lsls	r3, r5, #8
 80033c4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80033c8:	0222      	lsls	r2, r4, #8
 80033ca:	68f9      	ldr	r1, [r7, #12]
 80033cc:	6849      	ldr	r1, [r1, #4]
 80033ce:	0849      	lsrs	r1, r1, #1
 80033d0:	2000      	movs	r0, #0
 80033d2:	4688      	mov	r8, r1
 80033d4:	4681      	mov	r9, r0
 80033d6:	eb12 0a08 	adds.w	sl, r2, r8
 80033da:	eb43 0b09 	adc.w	fp, r3, r9
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	603b      	str	r3, [r7, #0]
 80033e6:	607a      	str	r2, [r7, #4]
 80033e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033ec:	4650      	mov	r0, sl
 80033ee:	4659      	mov	r1, fp
 80033f0:	f7fc ff3e 	bl	8000270 <__aeabi_uldivmod>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4613      	mov	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003402:	d308      	bcc.n	8003416 <UART_SetConfig+0x3de>
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800340a:	d204      	bcs.n	8003416 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	60da      	str	r2, [r3, #12]
 8003414:	e0b6      	b.n	8003584 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800341c:	e0b2      	b.n	8003584 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003426:	d15e      	bne.n	80034e6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800342c:	2b08      	cmp	r3, #8
 800342e:	d828      	bhi.n	8003482 <UART_SetConfig+0x44a>
 8003430:	a201      	add	r2, pc, #4	; (adr r2, 8003438 <UART_SetConfig+0x400>)
 8003432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003436:	bf00      	nop
 8003438:	0800345d 	.word	0x0800345d
 800343c:	08003465 	.word	0x08003465
 8003440:	0800346d 	.word	0x0800346d
 8003444:	08003483 	.word	0x08003483
 8003448:	08003473 	.word	0x08003473
 800344c:	08003483 	.word	0x08003483
 8003450:	08003483 	.word	0x08003483
 8003454:	08003483 	.word	0x08003483
 8003458:	0800347b 	.word	0x0800347b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800345c:	f7fe fc6a 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 8003460:	61f8      	str	r0, [r7, #28]
        break;
 8003462:	e014      	b.n	800348e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003464:	f7fe fc7c 	bl	8001d60 <HAL_RCC_GetPCLK2Freq>
 8003468:	61f8      	str	r0, [r7, #28]
        break;
 800346a:	e010      	b.n	800348e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800346c:	4b4d      	ldr	r3, [pc, #308]	; (80035a4 <UART_SetConfig+0x56c>)
 800346e:	61fb      	str	r3, [r7, #28]
        break;
 8003470:	e00d      	b.n	800348e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003472:	f7fe fbc7 	bl	8001c04 <HAL_RCC_GetSysClockFreq>
 8003476:	61f8      	str	r0, [r7, #28]
        break;
 8003478:	e009      	b.n	800348e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800347a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800347e:	61fb      	str	r3, [r7, #28]
        break;
 8003480:	e005      	b.n	800348e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800348c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d077      	beq.n	8003584 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	005a      	lsls	r2, r3, #1
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	085b      	lsrs	r3, r3, #1
 800349e:	441a      	add	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	2b0f      	cmp	r3, #15
 80034ae:	d916      	bls.n	80034de <UART_SetConfig+0x4a6>
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b6:	d212      	bcs.n	80034de <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	f023 030f 	bic.w	r3, r3, #15
 80034c0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	085b      	lsrs	r3, r3, #1
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	8afb      	ldrh	r3, [r7, #22]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	8afa      	ldrh	r2, [r7, #22]
 80034da:	60da      	str	r2, [r3, #12]
 80034dc:	e052      	b.n	8003584 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80034e4:	e04e      	b.n	8003584 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d827      	bhi.n	800353e <UART_SetConfig+0x506>
 80034ee:	a201      	add	r2, pc, #4	; (adr r2, 80034f4 <UART_SetConfig+0x4bc>)
 80034f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f4:	08003519 	.word	0x08003519
 80034f8:	08003521 	.word	0x08003521
 80034fc:	08003529 	.word	0x08003529
 8003500:	0800353f 	.word	0x0800353f
 8003504:	0800352f 	.word	0x0800352f
 8003508:	0800353f 	.word	0x0800353f
 800350c:	0800353f 	.word	0x0800353f
 8003510:	0800353f 	.word	0x0800353f
 8003514:	08003537 	.word	0x08003537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003518:	f7fe fc0c 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 800351c:	61f8      	str	r0, [r7, #28]
        break;
 800351e:	e014      	b.n	800354a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003520:	f7fe fc1e 	bl	8001d60 <HAL_RCC_GetPCLK2Freq>
 8003524:	61f8      	str	r0, [r7, #28]
        break;
 8003526:	e010      	b.n	800354a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003528:	4b1e      	ldr	r3, [pc, #120]	; (80035a4 <UART_SetConfig+0x56c>)
 800352a:	61fb      	str	r3, [r7, #28]
        break;
 800352c:	e00d      	b.n	800354a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800352e:	f7fe fb69 	bl	8001c04 <HAL_RCC_GetSysClockFreq>
 8003532:	61f8      	str	r0, [r7, #28]
        break;
 8003534:	e009      	b.n	800354a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003536:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800353a:	61fb      	str	r3, [r7, #28]
        break;
 800353c:	e005      	b.n	800354a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800353e:	2300      	movs	r3, #0
 8003540:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003548:	bf00      	nop
    }

    if (pclk != 0U)
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d019      	beq.n	8003584 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	085a      	lsrs	r2, r3, #1
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	441a      	add	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003562:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	2b0f      	cmp	r3, #15
 8003568:	d909      	bls.n	800357e <UART_SetConfig+0x546>
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003570:	d205      	bcs.n	800357e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60da      	str	r2, [r3, #12]
 800357c:	e002      	b.n	8003584 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003590:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003594:	4618      	mov	r0, r3
 8003596:	3728      	adds	r7, #40	; 0x28
 8003598:	46bd      	mov	sp, r7
 800359a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800359e:	bf00      	nop
 80035a0:	40008000 	.word	0x40008000
 80035a4:	00f42400 	.word	0x00f42400

080035a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00a      	beq.n	8003616 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363c:	f003 0310 	and.w	r3, r3, #16
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00a      	beq.n	800365a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003684:	2b00      	cmp	r3, #0
 8003686:	d01a      	beq.n	80036be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036a6:	d10a      	bne.n	80036be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00a      	beq.n	80036e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	605a      	str	r2, [r3, #4]
  }
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036fc:	f7fd f9ca 	bl	8000a94 <HAL_GetTick>
 8003700:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0308 	and.w	r3, r3, #8
 800370c:	2b08      	cmp	r3, #8
 800370e:	d10e      	bne.n	800372e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003710:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f82d 	bl	800377e <UART_WaitOnFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e023      	b.n	8003776 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b04      	cmp	r3, #4
 800373a:	d10e      	bne.n	800375a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800373c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f817 	bl	800377e <UART_WaitOnFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e00d      	b.n	8003776 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2220      	movs	r2, #32
 8003764:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b09c      	sub	sp, #112	; 0x70
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	603b      	str	r3, [r7, #0]
 800378a:	4613      	mov	r3, r2
 800378c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800378e:	e0a5      	b.n	80038dc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003790:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003796:	f000 80a1 	beq.w	80038dc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800379a:	f7fd f97b 	bl	8000a94 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d302      	bcc.n	80037b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80037aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d13e      	bne.n	800382e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037b8:	e853 3f00 	ldrex	r3, [r3]
 80037bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80037be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037c4:	667b      	str	r3, [r7, #100]	; 0x64
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037d0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80037d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80037d6:	e841 2300 	strex	r3, r2, [r1]
 80037da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80037dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1e6      	bne.n	80037b0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3308      	adds	r3, #8
 80037e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037ec:	e853 3f00 	ldrex	r3, [r3]
 80037f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80037f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	663b      	str	r3, [r7, #96]	; 0x60
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	3308      	adds	r3, #8
 8003800:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003802:	64ba      	str	r2, [r7, #72]	; 0x48
 8003804:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003806:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003808:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800380a:	e841 2300 	strex	r3, r2, [r1]
 800380e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003810:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1e5      	bne.n	80037e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2220      	movs	r2, #32
 800381a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2220      	movs	r2, #32
 8003820:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e067      	b.n	80038fe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d04f      	beq.n	80038dc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800384a:	d147      	bne.n	80038dc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003854:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385e:	e853 3f00 	ldrex	r3, [r3]
 8003862:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003866:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800386a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	461a      	mov	r2, r3
 8003872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003874:	637b      	str	r3, [r7, #52]	; 0x34
 8003876:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003878:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800387a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800387c:	e841 2300 	strex	r3, r2, [r1]
 8003880:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1e6      	bne.n	8003856 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	3308      	adds	r3, #8
 800388e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	e853 3f00 	ldrex	r3, [r3]
 8003896:	613b      	str	r3, [r7, #16]
   return(result);
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	f023 0301 	bic.w	r3, r3, #1
 800389e:	66bb      	str	r3, [r7, #104]	; 0x68
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3308      	adds	r3, #8
 80038a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80038a8:	623a      	str	r2, [r7, #32]
 80038aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ac:	69f9      	ldr	r1, [r7, #28]
 80038ae:	6a3a      	ldr	r2, [r7, #32]
 80038b0:	e841 2300 	strex	r3, r2, [r1]
 80038b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e5      	bne.n	8003888 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2220      	movs	r2, #32
 80038c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e010      	b.n	80038fe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	69da      	ldr	r2, [r3, #28]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4013      	ands	r3, r2
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	461a      	mov	r2, r3
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	f43f af4a 	beq.w	8003790 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3770      	adds	r7, #112	; 0x70
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003908:	b480      	push	{r7}
 800390a:	b097      	sub	sp, #92	; 0x5c
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	4613      	mov	r3, r2
 8003914:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	88fa      	ldrh	r2, [r7, #6]
 8003920:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	88fa      	ldrh	r2, [r7, #6]
 8003928:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800393a:	d10e      	bne.n	800395a <UART_Start_Receive_IT+0x52>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d105      	bne.n	8003950 <UART_Start_Receive_IT+0x48>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f240 12ff 	movw	r2, #511	; 0x1ff
 800394a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800394e:	e02d      	b.n	80039ac <UART_Start_Receive_IT+0xa4>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	22ff      	movs	r2, #255	; 0xff
 8003954:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003958:	e028      	b.n	80039ac <UART_Start_Receive_IT+0xa4>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10d      	bne.n	800397e <UART_Start_Receive_IT+0x76>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <UART_Start_Receive_IT+0x6c>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	22ff      	movs	r2, #255	; 0xff
 800396e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003972:	e01b      	b.n	80039ac <UART_Start_Receive_IT+0xa4>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	227f      	movs	r2, #127	; 0x7f
 8003978:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800397c:	e016      	b.n	80039ac <UART_Start_Receive_IT+0xa4>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003986:	d10d      	bne.n	80039a4 <UART_Start_Receive_IT+0x9c>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d104      	bne.n	800399a <UART_Start_Receive_IT+0x92>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	227f      	movs	r2, #127	; 0x7f
 8003994:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003998:	e008      	b.n	80039ac <UART_Start_Receive_IT+0xa4>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	223f      	movs	r2, #63	; 0x3f
 800399e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80039a2:	e003      	b.n	80039ac <UART_Start_Receive_IT+0xa4>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2222      	movs	r2, #34	; 0x22
 80039b8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3308      	adds	r3, #8
 80039c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039c4:	e853 3f00 	ldrex	r3, [r3]
 80039c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80039ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	657b      	str	r3, [r7, #84]	; 0x54
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3308      	adds	r3, #8
 80039d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80039da:	64ba      	str	r2, [r7, #72]	; 0x48
 80039dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80039e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039e2:	e841 2300 	strex	r3, r2, [r1]
 80039e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80039e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1e5      	bne.n	80039ba <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039f6:	d107      	bne.n	8003a08 <UART_Start_Receive_IT+0x100>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d103      	bne.n	8003a08 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4a24      	ldr	r2, [pc, #144]	; (8003a94 <UART_Start_Receive_IT+0x18c>)
 8003a04:	665a      	str	r2, [r3, #100]	; 0x64
 8003a06:	e002      	b.n	8003a0e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4a23      	ldr	r2, [pc, #140]	; (8003a98 <UART_Start_Receive_IT+0x190>)
 8003a0c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d019      	beq.n	8003a52 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a26:	e853 3f00 	ldrex	r3, [r3]
 8003a2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003a32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a3c:	637b      	str	r3, [r7, #52]	; 0x34
 8003a3e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a44:	e841 2300 	strex	r3, r2, [r1]
 8003a48:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e6      	bne.n	8003a1e <UART_Start_Receive_IT+0x116>
 8003a50:	e018      	b.n	8003a84 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	e853 3f00 	ldrex	r3, [r3]
 8003a5e:	613b      	str	r3, [r7, #16]
   return(result);
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	f043 0320 	orr.w	r3, r3, #32
 8003a66:	653b      	str	r3, [r7, #80]	; 0x50
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a70:	623b      	str	r3, [r7, #32]
 8003a72:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a74:	69f9      	ldr	r1, [r7, #28]
 8003a76:	6a3a      	ldr	r2, [r7, #32]
 8003a78:	e841 2300 	strex	r3, r2, [r1]
 8003a7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1e6      	bne.n	8003a52 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	375c      	adds	r7, #92	; 0x5c
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	08003d43 	.word	0x08003d43
 8003a98:	08003be3 	.word	0x08003be3

08003a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b095      	sub	sp, #84	; 0x54
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ab8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac2:	643b      	str	r3, [r7, #64]	; 0x40
 8003ac4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003ac8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003aca:	e841 2300 	strex	r3, r2, [r1]
 8003ace:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1e6      	bne.n	8003aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3308      	adds	r3, #8
 8003adc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ade:	6a3b      	ldr	r3, [r7, #32]
 8003ae0:	e853 3f00 	ldrex	r3, [r3]
 8003ae4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	f023 0301 	bic.w	r3, r3, #1
 8003aec:	64bb      	str	r3, [r7, #72]	; 0x48
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	3308      	adds	r3, #8
 8003af4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003af6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003af8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003afc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003afe:	e841 2300 	strex	r3, r2, [r1]
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1e5      	bne.n	8003ad6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d118      	bne.n	8003b44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	e853 3f00 	ldrex	r3, [r3]
 8003b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f023 0310 	bic.w	r3, r3, #16
 8003b26:	647b      	str	r3, [r7, #68]	; 0x44
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b30:	61bb      	str	r3, [r7, #24]
 8003b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b34:	6979      	ldr	r1, [r7, #20]
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	e841 2300 	strex	r3, r2, [r1]
 8003b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1e6      	bne.n	8003b12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003b56:	bf00      	nop
 8003b58:	3754      	adds	r7, #84	; 0x54
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b084      	sub	sp, #16
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f7ff fa43 	bl	800300c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b088      	sub	sp, #32
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	e853 3f00 	ldrex	r3, [r3]
 8003ba2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003baa:	61fb      	str	r3, [r7, #28]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb8:	6979      	ldr	r1, [r7, #20]
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	e841 2300 	strex	r3, r2, [r1]
 8003bc0:	613b      	str	r3, [r7, #16]
   return(result);
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1e6      	bne.n	8003b96 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff fa0f 	bl	8002ff8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bda:	bf00      	nop
 8003bdc:	3720      	adds	r7, #32
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b096      	sub	sp, #88	; 0x58
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003bf0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bf8:	2b22      	cmp	r3, #34	; 0x22
 8003bfa:	f040 8094 	bne.w	8003d26 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003c04:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003c08:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003c0c:	b2d9      	uxtb	r1, r3
 8003c0e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c18:	400a      	ands	r2, r1
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d179      	bne.n	8003d3a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c4e:	e853 3f00 	ldrex	r3, [r3]
 8003c52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c5a:	653b      	str	r3, [r7, #80]	; 0x50
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c64:	647b      	str	r3, [r7, #68]	; 0x44
 8003c66:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003c6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003c72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e6      	bne.n	8003c46 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3308      	adds	r3, #8
 8003c7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	e853 3f00 	ldrex	r3, [r3]
 8003c86:	623b      	str	r3, [r7, #32]
   return(result);
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	f023 0301 	bic.w	r3, r3, #1
 8003c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3308      	adds	r3, #8
 8003c96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c98:	633a      	str	r2, [r7, #48]	; 0x30
 8003c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ca0:	e841 2300 	strex	r3, r2, [r1]
 8003ca4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1e5      	bne.n	8003c78 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2220      	movs	r2, #32
 8003cb0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d12e      	bne.n	8003d1e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	e853 3f00 	ldrex	r3, [r3]
 8003cd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f023 0310 	bic.w	r3, r3, #16
 8003cda:	64bb      	str	r3, [r7, #72]	; 0x48
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce8:	69b9      	ldr	r1, [r7, #24]
 8003cea:	69fa      	ldr	r2, [r7, #28]
 8003cec:	e841 2300 	strex	r3, r2, [r1]
 8003cf0:	617b      	str	r3, [r7, #20]
   return(result);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e6      	bne.n	8003cc6 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	f003 0310 	and.w	r3, r3, #16
 8003d02:	2b10      	cmp	r3, #16
 8003d04:	d103      	bne.n	8003d0e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2210      	movs	r2, #16
 8003d0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003d14:	4619      	mov	r1, r3
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff f982 	bl	8003020 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003d1c:	e00d      	b.n	8003d3a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fc fcea 	bl	80006f8 <HAL_UART_RxCpltCallback>
}
 8003d24:	e009      	b.n	8003d3a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	8b1b      	ldrh	r3, [r3, #24]
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0208 	orr.w	r2, r2, #8
 8003d36:	b292      	uxth	r2, r2
 8003d38:	831a      	strh	r2, [r3, #24]
}
 8003d3a:	bf00      	nop
 8003d3c:	3758      	adds	r7, #88	; 0x58
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b096      	sub	sp, #88	; 0x58
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003d50:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d58:	2b22      	cmp	r3, #34	; 0x22
 8003d5a:	f040 8094 	bne.w	8003e86 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003d64:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d6c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8003d6e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8003d72:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003d76:	4013      	ands	r3, r2
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d7c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d82:	1c9a      	adds	r2, r3, #2
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	3b01      	subs	r3, #1
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d179      	bne.n	8003e9a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8003dc6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003dca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e6      	bne.n	8003da6 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3308      	adds	r3, #8
 8003dde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de0:	6a3b      	ldr	r3, [r7, #32]
 8003de2:	e853 3f00 	ldrex	r3, [r3]
 8003de6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f023 0301 	bic.w	r3, r3, #1
 8003dee:	64bb      	str	r3, [r7, #72]	; 0x48
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	3308      	adds	r3, #8
 8003df6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003df8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e00:	e841 2300 	strex	r3, r2, [r1]
 8003e04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1e5      	bne.n	8003dd8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d12e      	bne.n	8003e7e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	e853 3f00 	ldrex	r3, [r3]
 8003e32:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f023 0310 	bic.w	r3, r3, #16
 8003e3a:	647b      	str	r3, [r7, #68]	; 0x44
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	461a      	mov	r2, r3
 8003e42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e44:	61bb      	str	r3, [r7, #24]
 8003e46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e48:	6979      	ldr	r1, [r7, #20]
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	e841 2300 	strex	r3, r2, [r1]
 8003e50:	613b      	str	r3, [r7, #16]
   return(result);
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1e6      	bne.n	8003e26 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f003 0310 	and.w	r3, r3, #16
 8003e62:	2b10      	cmp	r3, #16
 8003e64:	d103      	bne.n	8003e6e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2210      	movs	r2, #16
 8003e6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003e74:	4619      	mov	r1, r3
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff f8d2 	bl	8003020 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003e7c:	e00d      	b.n	8003e9a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7fc fc3a 	bl	80006f8 <HAL_UART_RxCpltCallback>
}
 8003e84:	e009      	b.n	8003e9a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	8b1b      	ldrh	r3, [r3, #24]
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f042 0208 	orr.w	r2, r2, #8
 8003e96:	b292      	uxth	r2, r2
 8003e98:	831a      	strh	r2, [r3, #24]
}
 8003e9a:	bf00      	nop
 8003e9c:	3758      	adds	r7, #88	; 0x58
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b083      	sub	sp, #12
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003eaa:	bf00      	nop
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <siprintf>:
 8003eb8:	b40e      	push	{r1, r2, r3}
 8003eba:	b500      	push	{lr}
 8003ebc:	b09c      	sub	sp, #112	; 0x70
 8003ebe:	ab1d      	add	r3, sp, #116	; 0x74
 8003ec0:	9002      	str	r0, [sp, #8]
 8003ec2:	9006      	str	r0, [sp, #24]
 8003ec4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ec8:	4809      	ldr	r0, [pc, #36]	; (8003ef0 <siprintf+0x38>)
 8003eca:	9107      	str	r1, [sp, #28]
 8003ecc:	9104      	str	r1, [sp, #16]
 8003ece:	4909      	ldr	r1, [pc, #36]	; (8003ef4 <siprintf+0x3c>)
 8003ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ed4:	9105      	str	r1, [sp, #20]
 8003ed6:	6800      	ldr	r0, [r0, #0]
 8003ed8:	9301      	str	r3, [sp, #4]
 8003eda:	a902      	add	r1, sp, #8
 8003edc:	f000 f992 	bl	8004204 <_svfiprintf_r>
 8003ee0:	9b02      	ldr	r3, [sp, #8]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	701a      	strb	r2, [r3, #0]
 8003ee6:	b01c      	add	sp, #112	; 0x70
 8003ee8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003eec:	b003      	add	sp, #12
 8003eee:	4770      	bx	lr
 8003ef0:	20000058 	.word	0x20000058
 8003ef4:	ffff0208 	.word	0xffff0208

08003ef8 <memset>:
 8003ef8:	4402      	add	r2, r0
 8003efa:	4603      	mov	r3, r0
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d100      	bne.n	8003f02 <memset+0xa>
 8003f00:	4770      	bx	lr
 8003f02:	f803 1b01 	strb.w	r1, [r3], #1
 8003f06:	e7f9      	b.n	8003efc <memset+0x4>

08003f08 <__errno>:
 8003f08:	4b01      	ldr	r3, [pc, #4]	; (8003f10 <__errno+0x8>)
 8003f0a:	6818      	ldr	r0, [r3, #0]
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000058 	.word	0x20000058

08003f14 <__libc_init_array>:
 8003f14:	b570      	push	{r4, r5, r6, lr}
 8003f16:	4d0d      	ldr	r5, [pc, #52]	; (8003f4c <__libc_init_array+0x38>)
 8003f18:	4c0d      	ldr	r4, [pc, #52]	; (8003f50 <__libc_init_array+0x3c>)
 8003f1a:	1b64      	subs	r4, r4, r5
 8003f1c:	10a4      	asrs	r4, r4, #2
 8003f1e:	2600      	movs	r6, #0
 8003f20:	42a6      	cmp	r6, r4
 8003f22:	d109      	bne.n	8003f38 <__libc_init_array+0x24>
 8003f24:	4d0b      	ldr	r5, [pc, #44]	; (8003f54 <__libc_init_array+0x40>)
 8003f26:	4c0c      	ldr	r4, [pc, #48]	; (8003f58 <__libc_init_array+0x44>)
 8003f28:	f000 fc6a 	bl	8004800 <_init>
 8003f2c:	1b64      	subs	r4, r4, r5
 8003f2e:	10a4      	asrs	r4, r4, #2
 8003f30:	2600      	movs	r6, #0
 8003f32:	42a6      	cmp	r6, r4
 8003f34:	d105      	bne.n	8003f42 <__libc_init_array+0x2e>
 8003f36:	bd70      	pop	{r4, r5, r6, pc}
 8003f38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f3c:	4798      	blx	r3
 8003f3e:	3601      	adds	r6, #1
 8003f40:	e7ee      	b.n	8003f20 <__libc_init_array+0xc>
 8003f42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f46:	4798      	blx	r3
 8003f48:	3601      	adds	r6, #1
 8003f4a:	e7f2      	b.n	8003f32 <__libc_init_array+0x1e>
 8003f4c:	080048b4 	.word	0x080048b4
 8003f50:	080048b4 	.word	0x080048b4
 8003f54:	080048b4 	.word	0x080048b4
 8003f58:	080048b8 	.word	0x080048b8

08003f5c <__retarget_lock_acquire_recursive>:
 8003f5c:	4770      	bx	lr

08003f5e <__retarget_lock_release_recursive>:
 8003f5e:	4770      	bx	lr

08003f60 <_free_r>:
 8003f60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003f62:	2900      	cmp	r1, #0
 8003f64:	d044      	beq.n	8003ff0 <_free_r+0x90>
 8003f66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f6a:	9001      	str	r0, [sp, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f1a1 0404 	sub.w	r4, r1, #4
 8003f72:	bfb8      	it	lt
 8003f74:	18e4      	addlt	r4, r4, r3
 8003f76:	f000 f8df 	bl	8004138 <__malloc_lock>
 8003f7a:	4a1e      	ldr	r2, [pc, #120]	; (8003ff4 <_free_r+0x94>)
 8003f7c:	9801      	ldr	r0, [sp, #4]
 8003f7e:	6813      	ldr	r3, [r2, #0]
 8003f80:	b933      	cbnz	r3, 8003f90 <_free_r+0x30>
 8003f82:	6063      	str	r3, [r4, #4]
 8003f84:	6014      	str	r4, [r2, #0]
 8003f86:	b003      	add	sp, #12
 8003f88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f8c:	f000 b8da 	b.w	8004144 <__malloc_unlock>
 8003f90:	42a3      	cmp	r3, r4
 8003f92:	d908      	bls.n	8003fa6 <_free_r+0x46>
 8003f94:	6825      	ldr	r5, [r4, #0]
 8003f96:	1961      	adds	r1, r4, r5
 8003f98:	428b      	cmp	r3, r1
 8003f9a:	bf01      	itttt	eq
 8003f9c:	6819      	ldreq	r1, [r3, #0]
 8003f9e:	685b      	ldreq	r3, [r3, #4]
 8003fa0:	1949      	addeq	r1, r1, r5
 8003fa2:	6021      	streq	r1, [r4, #0]
 8003fa4:	e7ed      	b.n	8003f82 <_free_r+0x22>
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	b10b      	cbz	r3, 8003fb0 <_free_r+0x50>
 8003fac:	42a3      	cmp	r3, r4
 8003fae:	d9fa      	bls.n	8003fa6 <_free_r+0x46>
 8003fb0:	6811      	ldr	r1, [r2, #0]
 8003fb2:	1855      	adds	r5, r2, r1
 8003fb4:	42a5      	cmp	r5, r4
 8003fb6:	d10b      	bne.n	8003fd0 <_free_r+0x70>
 8003fb8:	6824      	ldr	r4, [r4, #0]
 8003fba:	4421      	add	r1, r4
 8003fbc:	1854      	adds	r4, r2, r1
 8003fbe:	42a3      	cmp	r3, r4
 8003fc0:	6011      	str	r1, [r2, #0]
 8003fc2:	d1e0      	bne.n	8003f86 <_free_r+0x26>
 8003fc4:	681c      	ldr	r4, [r3, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	6053      	str	r3, [r2, #4]
 8003fca:	440c      	add	r4, r1
 8003fcc:	6014      	str	r4, [r2, #0]
 8003fce:	e7da      	b.n	8003f86 <_free_r+0x26>
 8003fd0:	d902      	bls.n	8003fd8 <_free_r+0x78>
 8003fd2:	230c      	movs	r3, #12
 8003fd4:	6003      	str	r3, [r0, #0]
 8003fd6:	e7d6      	b.n	8003f86 <_free_r+0x26>
 8003fd8:	6825      	ldr	r5, [r4, #0]
 8003fda:	1961      	adds	r1, r4, r5
 8003fdc:	428b      	cmp	r3, r1
 8003fde:	bf04      	itt	eq
 8003fe0:	6819      	ldreq	r1, [r3, #0]
 8003fe2:	685b      	ldreq	r3, [r3, #4]
 8003fe4:	6063      	str	r3, [r4, #4]
 8003fe6:	bf04      	itt	eq
 8003fe8:	1949      	addeq	r1, r1, r5
 8003fea:	6021      	streq	r1, [r4, #0]
 8003fec:	6054      	str	r4, [r2, #4]
 8003fee:	e7ca      	b.n	8003f86 <_free_r+0x26>
 8003ff0:	b003      	add	sp, #12
 8003ff2:	bd30      	pop	{r4, r5, pc}
 8003ff4:	2000025c 	.word	0x2000025c

08003ff8 <sbrk_aligned>:
 8003ff8:	b570      	push	{r4, r5, r6, lr}
 8003ffa:	4e0e      	ldr	r6, [pc, #56]	; (8004034 <sbrk_aligned+0x3c>)
 8003ffc:	460c      	mov	r4, r1
 8003ffe:	6831      	ldr	r1, [r6, #0]
 8004000:	4605      	mov	r5, r0
 8004002:	b911      	cbnz	r1, 800400a <sbrk_aligned+0x12>
 8004004:	f000 fba6 	bl	8004754 <_sbrk_r>
 8004008:	6030      	str	r0, [r6, #0]
 800400a:	4621      	mov	r1, r4
 800400c:	4628      	mov	r0, r5
 800400e:	f000 fba1 	bl	8004754 <_sbrk_r>
 8004012:	1c43      	adds	r3, r0, #1
 8004014:	d00a      	beq.n	800402c <sbrk_aligned+0x34>
 8004016:	1cc4      	adds	r4, r0, #3
 8004018:	f024 0403 	bic.w	r4, r4, #3
 800401c:	42a0      	cmp	r0, r4
 800401e:	d007      	beq.n	8004030 <sbrk_aligned+0x38>
 8004020:	1a21      	subs	r1, r4, r0
 8004022:	4628      	mov	r0, r5
 8004024:	f000 fb96 	bl	8004754 <_sbrk_r>
 8004028:	3001      	adds	r0, #1
 800402a:	d101      	bne.n	8004030 <sbrk_aligned+0x38>
 800402c:	f04f 34ff 	mov.w	r4, #4294967295
 8004030:	4620      	mov	r0, r4
 8004032:	bd70      	pop	{r4, r5, r6, pc}
 8004034:	20000260 	.word	0x20000260

08004038 <_malloc_r>:
 8004038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800403c:	1ccd      	adds	r5, r1, #3
 800403e:	f025 0503 	bic.w	r5, r5, #3
 8004042:	3508      	adds	r5, #8
 8004044:	2d0c      	cmp	r5, #12
 8004046:	bf38      	it	cc
 8004048:	250c      	movcc	r5, #12
 800404a:	2d00      	cmp	r5, #0
 800404c:	4607      	mov	r7, r0
 800404e:	db01      	blt.n	8004054 <_malloc_r+0x1c>
 8004050:	42a9      	cmp	r1, r5
 8004052:	d905      	bls.n	8004060 <_malloc_r+0x28>
 8004054:	230c      	movs	r3, #12
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	2600      	movs	r6, #0
 800405a:	4630      	mov	r0, r6
 800405c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004060:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004134 <_malloc_r+0xfc>
 8004064:	f000 f868 	bl	8004138 <__malloc_lock>
 8004068:	f8d8 3000 	ldr.w	r3, [r8]
 800406c:	461c      	mov	r4, r3
 800406e:	bb5c      	cbnz	r4, 80040c8 <_malloc_r+0x90>
 8004070:	4629      	mov	r1, r5
 8004072:	4638      	mov	r0, r7
 8004074:	f7ff ffc0 	bl	8003ff8 <sbrk_aligned>
 8004078:	1c43      	adds	r3, r0, #1
 800407a:	4604      	mov	r4, r0
 800407c:	d155      	bne.n	800412a <_malloc_r+0xf2>
 800407e:	f8d8 4000 	ldr.w	r4, [r8]
 8004082:	4626      	mov	r6, r4
 8004084:	2e00      	cmp	r6, #0
 8004086:	d145      	bne.n	8004114 <_malloc_r+0xdc>
 8004088:	2c00      	cmp	r4, #0
 800408a:	d048      	beq.n	800411e <_malloc_r+0xe6>
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	4631      	mov	r1, r6
 8004090:	4638      	mov	r0, r7
 8004092:	eb04 0903 	add.w	r9, r4, r3
 8004096:	f000 fb5d 	bl	8004754 <_sbrk_r>
 800409a:	4581      	cmp	r9, r0
 800409c:	d13f      	bne.n	800411e <_malloc_r+0xe6>
 800409e:	6821      	ldr	r1, [r4, #0]
 80040a0:	1a6d      	subs	r5, r5, r1
 80040a2:	4629      	mov	r1, r5
 80040a4:	4638      	mov	r0, r7
 80040a6:	f7ff ffa7 	bl	8003ff8 <sbrk_aligned>
 80040aa:	3001      	adds	r0, #1
 80040ac:	d037      	beq.n	800411e <_malloc_r+0xe6>
 80040ae:	6823      	ldr	r3, [r4, #0]
 80040b0:	442b      	add	r3, r5
 80040b2:	6023      	str	r3, [r4, #0]
 80040b4:	f8d8 3000 	ldr.w	r3, [r8]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d038      	beq.n	800412e <_malloc_r+0xf6>
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	42a2      	cmp	r2, r4
 80040c0:	d12b      	bne.n	800411a <_malloc_r+0xe2>
 80040c2:	2200      	movs	r2, #0
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	e00f      	b.n	80040e8 <_malloc_r+0xb0>
 80040c8:	6822      	ldr	r2, [r4, #0]
 80040ca:	1b52      	subs	r2, r2, r5
 80040cc:	d41f      	bmi.n	800410e <_malloc_r+0xd6>
 80040ce:	2a0b      	cmp	r2, #11
 80040d0:	d917      	bls.n	8004102 <_malloc_r+0xca>
 80040d2:	1961      	adds	r1, r4, r5
 80040d4:	42a3      	cmp	r3, r4
 80040d6:	6025      	str	r5, [r4, #0]
 80040d8:	bf18      	it	ne
 80040da:	6059      	strne	r1, [r3, #4]
 80040dc:	6863      	ldr	r3, [r4, #4]
 80040de:	bf08      	it	eq
 80040e0:	f8c8 1000 	streq.w	r1, [r8]
 80040e4:	5162      	str	r2, [r4, r5]
 80040e6:	604b      	str	r3, [r1, #4]
 80040e8:	4638      	mov	r0, r7
 80040ea:	f104 060b 	add.w	r6, r4, #11
 80040ee:	f000 f829 	bl	8004144 <__malloc_unlock>
 80040f2:	f026 0607 	bic.w	r6, r6, #7
 80040f6:	1d23      	adds	r3, r4, #4
 80040f8:	1af2      	subs	r2, r6, r3
 80040fa:	d0ae      	beq.n	800405a <_malloc_r+0x22>
 80040fc:	1b9b      	subs	r3, r3, r6
 80040fe:	50a3      	str	r3, [r4, r2]
 8004100:	e7ab      	b.n	800405a <_malloc_r+0x22>
 8004102:	42a3      	cmp	r3, r4
 8004104:	6862      	ldr	r2, [r4, #4]
 8004106:	d1dd      	bne.n	80040c4 <_malloc_r+0x8c>
 8004108:	f8c8 2000 	str.w	r2, [r8]
 800410c:	e7ec      	b.n	80040e8 <_malloc_r+0xb0>
 800410e:	4623      	mov	r3, r4
 8004110:	6864      	ldr	r4, [r4, #4]
 8004112:	e7ac      	b.n	800406e <_malloc_r+0x36>
 8004114:	4634      	mov	r4, r6
 8004116:	6876      	ldr	r6, [r6, #4]
 8004118:	e7b4      	b.n	8004084 <_malloc_r+0x4c>
 800411a:	4613      	mov	r3, r2
 800411c:	e7cc      	b.n	80040b8 <_malloc_r+0x80>
 800411e:	230c      	movs	r3, #12
 8004120:	603b      	str	r3, [r7, #0]
 8004122:	4638      	mov	r0, r7
 8004124:	f000 f80e 	bl	8004144 <__malloc_unlock>
 8004128:	e797      	b.n	800405a <_malloc_r+0x22>
 800412a:	6025      	str	r5, [r4, #0]
 800412c:	e7dc      	b.n	80040e8 <_malloc_r+0xb0>
 800412e:	605b      	str	r3, [r3, #4]
 8004130:	deff      	udf	#255	; 0xff
 8004132:	bf00      	nop
 8004134:	2000025c 	.word	0x2000025c

08004138 <__malloc_lock>:
 8004138:	4801      	ldr	r0, [pc, #4]	; (8004140 <__malloc_lock+0x8>)
 800413a:	f7ff bf0f 	b.w	8003f5c <__retarget_lock_acquire_recursive>
 800413e:	bf00      	nop
 8004140:	20000258 	.word	0x20000258

08004144 <__malloc_unlock>:
 8004144:	4801      	ldr	r0, [pc, #4]	; (800414c <__malloc_unlock+0x8>)
 8004146:	f7ff bf0a 	b.w	8003f5e <__retarget_lock_release_recursive>
 800414a:	bf00      	nop
 800414c:	20000258 	.word	0x20000258

08004150 <__ssputs_r>:
 8004150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004154:	688e      	ldr	r6, [r1, #8]
 8004156:	461f      	mov	r7, r3
 8004158:	42be      	cmp	r6, r7
 800415a:	680b      	ldr	r3, [r1, #0]
 800415c:	4682      	mov	sl, r0
 800415e:	460c      	mov	r4, r1
 8004160:	4690      	mov	r8, r2
 8004162:	d82c      	bhi.n	80041be <__ssputs_r+0x6e>
 8004164:	898a      	ldrh	r2, [r1, #12]
 8004166:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800416a:	d026      	beq.n	80041ba <__ssputs_r+0x6a>
 800416c:	6965      	ldr	r5, [r4, #20]
 800416e:	6909      	ldr	r1, [r1, #16]
 8004170:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004174:	eba3 0901 	sub.w	r9, r3, r1
 8004178:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800417c:	1c7b      	adds	r3, r7, #1
 800417e:	444b      	add	r3, r9
 8004180:	106d      	asrs	r5, r5, #1
 8004182:	429d      	cmp	r5, r3
 8004184:	bf38      	it	cc
 8004186:	461d      	movcc	r5, r3
 8004188:	0553      	lsls	r3, r2, #21
 800418a:	d527      	bpl.n	80041dc <__ssputs_r+0x8c>
 800418c:	4629      	mov	r1, r5
 800418e:	f7ff ff53 	bl	8004038 <_malloc_r>
 8004192:	4606      	mov	r6, r0
 8004194:	b360      	cbz	r0, 80041f0 <__ssputs_r+0xa0>
 8004196:	6921      	ldr	r1, [r4, #16]
 8004198:	464a      	mov	r2, r9
 800419a:	f000 faeb 	bl	8004774 <memcpy>
 800419e:	89a3      	ldrh	r3, [r4, #12]
 80041a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80041a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041a8:	81a3      	strh	r3, [r4, #12]
 80041aa:	6126      	str	r6, [r4, #16]
 80041ac:	6165      	str	r5, [r4, #20]
 80041ae:	444e      	add	r6, r9
 80041b0:	eba5 0509 	sub.w	r5, r5, r9
 80041b4:	6026      	str	r6, [r4, #0]
 80041b6:	60a5      	str	r5, [r4, #8]
 80041b8:	463e      	mov	r6, r7
 80041ba:	42be      	cmp	r6, r7
 80041bc:	d900      	bls.n	80041c0 <__ssputs_r+0x70>
 80041be:	463e      	mov	r6, r7
 80041c0:	6820      	ldr	r0, [r4, #0]
 80041c2:	4632      	mov	r2, r6
 80041c4:	4641      	mov	r1, r8
 80041c6:	f000 faab 	bl	8004720 <memmove>
 80041ca:	68a3      	ldr	r3, [r4, #8]
 80041cc:	1b9b      	subs	r3, r3, r6
 80041ce:	60a3      	str	r3, [r4, #8]
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	4433      	add	r3, r6
 80041d4:	6023      	str	r3, [r4, #0]
 80041d6:	2000      	movs	r0, #0
 80041d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041dc:	462a      	mov	r2, r5
 80041de:	f000 fad7 	bl	8004790 <_realloc_r>
 80041e2:	4606      	mov	r6, r0
 80041e4:	2800      	cmp	r0, #0
 80041e6:	d1e0      	bne.n	80041aa <__ssputs_r+0x5a>
 80041e8:	6921      	ldr	r1, [r4, #16]
 80041ea:	4650      	mov	r0, sl
 80041ec:	f7ff feb8 	bl	8003f60 <_free_r>
 80041f0:	230c      	movs	r3, #12
 80041f2:	f8ca 3000 	str.w	r3, [sl]
 80041f6:	89a3      	ldrh	r3, [r4, #12]
 80041f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041fc:	81a3      	strh	r3, [r4, #12]
 80041fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004202:	e7e9      	b.n	80041d8 <__ssputs_r+0x88>

08004204 <_svfiprintf_r>:
 8004204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004208:	4698      	mov	r8, r3
 800420a:	898b      	ldrh	r3, [r1, #12]
 800420c:	061b      	lsls	r3, r3, #24
 800420e:	b09d      	sub	sp, #116	; 0x74
 8004210:	4607      	mov	r7, r0
 8004212:	460d      	mov	r5, r1
 8004214:	4614      	mov	r4, r2
 8004216:	d50e      	bpl.n	8004236 <_svfiprintf_r+0x32>
 8004218:	690b      	ldr	r3, [r1, #16]
 800421a:	b963      	cbnz	r3, 8004236 <_svfiprintf_r+0x32>
 800421c:	2140      	movs	r1, #64	; 0x40
 800421e:	f7ff ff0b 	bl	8004038 <_malloc_r>
 8004222:	6028      	str	r0, [r5, #0]
 8004224:	6128      	str	r0, [r5, #16]
 8004226:	b920      	cbnz	r0, 8004232 <_svfiprintf_r+0x2e>
 8004228:	230c      	movs	r3, #12
 800422a:	603b      	str	r3, [r7, #0]
 800422c:	f04f 30ff 	mov.w	r0, #4294967295
 8004230:	e0d0      	b.n	80043d4 <_svfiprintf_r+0x1d0>
 8004232:	2340      	movs	r3, #64	; 0x40
 8004234:	616b      	str	r3, [r5, #20]
 8004236:	2300      	movs	r3, #0
 8004238:	9309      	str	r3, [sp, #36]	; 0x24
 800423a:	2320      	movs	r3, #32
 800423c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004240:	f8cd 800c 	str.w	r8, [sp, #12]
 8004244:	2330      	movs	r3, #48	; 0x30
 8004246:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80043ec <_svfiprintf_r+0x1e8>
 800424a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800424e:	f04f 0901 	mov.w	r9, #1
 8004252:	4623      	mov	r3, r4
 8004254:	469a      	mov	sl, r3
 8004256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800425a:	b10a      	cbz	r2, 8004260 <_svfiprintf_r+0x5c>
 800425c:	2a25      	cmp	r2, #37	; 0x25
 800425e:	d1f9      	bne.n	8004254 <_svfiprintf_r+0x50>
 8004260:	ebba 0b04 	subs.w	fp, sl, r4
 8004264:	d00b      	beq.n	800427e <_svfiprintf_r+0x7a>
 8004266:	465b      	mov	r3, fp
 8004268:	4622      	mov	r2, r4
 800426a:	4629      	mov	r1, r5
 800426c:	4638      	mov	r0, r7
 800426e:	f7ff ff6f 	bl	8004150 <__ssputs_r>
 8004272:	3001      	adds	r0, #1
 8004274:	f000 80a9 	beq.w	80043ca <_svfiprintf_r+0x1c6>
 8004278:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800427a:	445a      	add	r2, fp
 800427c:	9209      	str	r2, [sp, #36]	; 0x24
 800427e:	f89a 3000 	ldrb.w	r3, [sl]
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 80a1 	beq.w	80043ca <_svfiprintf_r+0x1c6>
 8004288:	2300      	movs	r3, #0
 800428a:	f04f 32ff 	mov.w	r2, #4294967295
 800428e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004292:	f10a 0a01 	add.w	sl, sl, #1
 8004296:	9304      	str	r3, [sp, #16]
 8004298:	9307      	str	r3, [sp, #28]
 800429a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800429e:	931a      	str	r3, [sp, #104]	; 0x68
 80042a0:	4654      	mov	r4, sl
 80042a2:	2205      	movs	r2, #5
 80042a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042a8:	4850      	ldr	r0, [pc, #320]	; (80043ec <_svfiprintf_r+0x1e8>)
 80042aa:	f7fb ff91 	bl	80001d0 <memchr>
 80042ae:	9a04      	ldr	r2, [sp, #16]
 80042b0:	b9d8      	cbnz	r0, 80042ea <_svfiprintf_r+0xe6>
 80042b2:	06d0      	lsls	r0, r2, #27
 80042b4:	bf44      	itt	mi
 80042b6:	2320      	movmi	r3, #32
 80042b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042bc:	0711      	lsls	r1, r2, #28
 80042be:	bf44      	itt	mi
 80042c0:	232b      	movmi	r3, #43	; 0x2b
 80042c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042c6:	f89a 3000 	ldrb.w	r3, [sl]
 80042ca:	2b2a      	cmp	r3, #42	; 0x2a
 80042cc:	d015      	beq.n	80042fa <_svfiprintf_r+0xf6>
 80042ce:	9a07      	ldr	r2, [sp, #28]
 80042d0:	4654      	mov	r4, sl
 80042d2:	2000      	movs	r0, #0
 80042d4:	f04f 0c0a 	mov.w	ip, #10
 80042d8:	4621      	mov	r1, r4
 80042da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042de:	3b30      	subs	r3, #48	; 0x30
 80042e0:	2b09      	cmp	r3, #9
 80042e2:	d94d      	bls.n	8004380 <_svfiprintf_r+0x17c>
 80042e4:	b1b0      	cbz	r0, 8004314 <_svfiprintf_r+0x110>
 80042e6:	9207      	str	r2, [sp, #28]
 80042e8:	e014      	b.n	8004314 <_svfiprintf_r+0x110>
 80042ea:	eba0 0308 	sub.w	r3, r0, r8
 80042ee:	fa09 f303 	lsl.w	r3, r9, r3
 80042f2:	4313      	orrs	r3, r2
 80042f4:	9304      	str	r3, [sp, #16]
 80042f6:	46a2      	mov	sl, r4
 80042f8:	e7d2      	b.n	80042a0 <_svfiprintf_r+0x9c>
 80042fa:	9b03      	ldr	r3, [sp, #12]
 80042fc:	1d19      	adds	r1, r3, #4
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	9103      	str	r1, [sp, #12]
 8004302:	2b00      	cmp	r3, #0
 8004304:	bfbb      	ittet	lt
 8004306:	425b      	neglt	r3, r3
 8004308:	f042 0202 	orrlt.w	r2, r2, #2
 800430c:	9307      	strge	r3, [sp, #28]
 800430e:	9307      	strlt	r3, [sp, #28]
 8004310:	bfb8      	it	lt
 8004312:	9204      	strlt	r2, [sp, #16]
 8004314:	7823      	ldrb	r3, [r4, #0]
 8004316:	2b2e      	cmp	r3, #46	; 0x2e
 8004318:	d10c      	bne.n	8004334 <_svfiprintf_r+0x130>
 800431a:	7863      	ldrb	r3, [r4, #1]
 800431c:	2b2a      	cmp	r3, #42	; 0x2a
 800431e:	d134      	bne.n	800438a <_svfiprintf_r+0x186>
 8004320:	9b03      	ldr	r3, [sp, #12]
 8004322:	1d1a      	adds	r2, r3, #4
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	9203      	str	r2, [sp, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	bfb8      	it	lt
 800432c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004330:	3402      	adds	r4, #2
 8004332:	9305      	str	r3, [sp, #20]
 8004334:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80043fc <_svfiprintf_r+0x1f8>
 8004338:	7821      	ldrb	r1, [r4, #0]
 800433a:	2203      	movs	r2, #3
 800433c:	4650      	mov	r0, sl
 800433e:	f7fb ff47 	bl	80001d0 <memchr>
 8004342:	b138      	cbz	r0, 8004354 <_svfiprintf_r+0x150>
 8004344:	9b04      	ldr	r3, [sp, #16]
 8004346:	eba0 000a 	sub.w	r0, r0, sl
 800434a:	2240      	movs	r2, #64	; 0x40
 800434c:	4082      	lsls	r2, r0
 800434e:	4313      	orrs	r3, r2
 8004350:	3401      	adds	r4, #1
 8004352:	9304      	str	r3, [sp, #16]
 8004354:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004358:	4825      	ldr	r0, [pc, #148]	; (80043f0 <_svfiprintf_r+0x1ec>)
 800435a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800435e:	2206      	movs	r2, #6
 8004360:	f7fb ff36 	bl	80001d0 <memchr>
 8004364:	2800      	cmp	r0, #0
 8004366:	d038      	beq.n	80043da <_svfiprintf_r+0x1d6>
 8004368:	4b22      	ldr	r3, [pc, #136]	; (80043f4 <_svfiprintf_r+0x1f0>)
 800436a:	bb1b      	cbnz	r3, 80043b4 <_svfiprintf_r+0x1b0>
 800436c:	9b03      	ldr	r3, [sp, #12]
 800436e:	3307      	adds	r3, #7
 8004370:	f023 0307 	bic.w	r3, r3, #7
 8004374:	3308      	adds	r3, #8
 8004376:	9303      	str	r3, [sp, #12]
 8004378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800437a:	4433      	add	r3, r6
 800437c:	9309      	str	r3, [sp, #36]	; 0x24
 800437e:	e768      	b.n	8004252 <_svfiprintf_r+0x4e>
 8004380:	fb0c 3202 	mla	r2, ip, r2, r3
 8004384:	460c      	mov	r4, r1
 8004386:	2001      	movs	r0, #1
 8004388:	e7a6      	b.n	80042d8 <_svfiprintf_r+0xd4>
 800438a:	2300      	movs	r3, #0
 800438c:	3401      	adds	r4, #1
 800438e:	9305      	str	r3, [sp, #20]
 8004390:	4619      	mov	r1, r3
 8004392:	f04f 0c0a 	mov.w	ip, #10
 8004396:	4620      	mov	r0, r4
 8004398:	f810 2b01 	ldrb.w	r2, [r0], #1
 800439c:	3a30      	subs	r2, #48	; 0x30
 800439e:	2a09      	cmp	r2, #9
 80043a0:	d903      	bls.n	80043aa <_svfiprintf_r+0x1a6>
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d0c6      	beq.n	8004334 <_svfiprintf_r+0x130>
 80043a6:	9105      	str	r1, [sp, #20]
 80043a8:	e7c4      	b.n	8004334 <_svfiprintf_r+0x130>
 80043aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80043ae:	4604      	mov	r4, r0
 80043b0:	2301      	movs	r3, #1
 80043b2:	e7f0      	b.n	8004396 <_svfiprintf_r+0x192>
 80043b4:	ab03      	add	r3, sp, #12
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	462a      	mov	r2, r5
 80043ba:	4b0f      	ldr	r3, [pc, #60]	; (80043f8 <_svfiprintf_r+0x1f4>)
 80043bc:	a904      	add	r1, sp, #16
 80043be:	4638      	mov	r0, r7
 80043c0:	f3af 8000 	nop.w
 80043c4:	1c42      	adds	r2, r0, #1
 80043c6:	4606      	mov	r6, r0
 80043c8:	d1d6      	bne.n	8004378 <_svfiprintf_r+0x174>
 80043ca:	89ab      	ldrh	r3, [r5, #12]
 80043cc:	065b      	lsls	r3, r3, #25
 80043ce:	f53f af2d 	bmi.w	800422c <_svfiprintf_r+0x28>
 80043d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043d4:	b01d      	add	sp, #116	; 0x74
 80043d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043da:	ab03      	add	r3, sp, #12
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	462a      	mov	r2, r5
 80043e0:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <_svfiprintf_r+0x1f4>)
 80043e2:	a904      	add	r1, sp, #16
 80043e4:	4638      	mov	r0, r7
 80043e6:	f000 f879 	bl	80044dc <_printf_i>
 80043ea:	e7eb      	b.n	80043c4 <_svfiprintf_r+0x1c0>
 80043ec:	08004878 	.word	0x08004878
 80043f0:	08004882 	.word	0x08004882
 80043f4:	00000000 	.word	0x00000000
 80043f8:	08004151 	.word	0x08004151
 80043fc:	0800487e 	.word	0x0800487e

08004400 <_printf_common>:
 8004400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004404:	4616      	mov	r6, r2
 8004406:	4699      	mov	r9, r3
 8004408:	688a      	ldr	r2, [r1, #8]
 800440a:	690b      	ldr	r3, [r1, #16]
 800440c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004410:	4293      	cmp	r3, r2
 8004412:	bfb8      	it	lt
 8004414:	4613      	movlt	r3, r2
 8004416:	6033      	str	r3, [r6, #0]
 8004418:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800441c:	4607      	mov	r7, r0
 800441e:	460c      	mov	r4, r1
 8004420:	b10a      	cbz	r2, 8004426 <_printf_common+0x26>
 8004422:	3301      	adds	r3, #1
 8004424:	6033      	str	r3, [r6, #0]
 8004426:	6823      	ldr	r3, [r4, #0]
 8004428:	0699      	lsls	r1, r3, #26
 800442a:	bf42      	ittt	mi
 800442c:	6833      	ldrmi	r3, [r6, #0]
 800442e:	3302      	addmi	r3, #2
 8004430:	6033      	strmi	r3, [r6, #0]
 8004432:	6825      	ldr	r5, [r4, #0]
 8004434:	f015 0506 	ands.w	r5, r5, #6
 8004438:	d106      	bne.n	8004448 <_printf_common+0x48>
 800443a:	f104 0a19 	add.w	sl, r4, #25
 800443e:	68e3      	ldr	r3, [r4, #12]
 8004440:	6832      	ldr	r2, [r6, #0]
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	42ab      	cmp	r3, r5
 8004446:	dc26      	bgt.n	8004496 <_printf_common+0x96>
 8004448:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800444c:	1e13      	subs	r3, r2, #0
 800444e:	6822      	ldr	r2, [r4, #0]
 8004450:	bf18      	it	ne
 8004452:	2301      	movne	r3, #1
 8004454:	0692      	lsls	r2, r2, #26
 8004456:	d42b      	bmi.n	80044b0 <_printf_common+0xb0>
 8004458:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800445c:	4649      	mov	r1, r9
 800445e:	4638      	mov	r0, r7
 8004460:	47c0      	blx	r8
 8004462:	3001      	adds	r0, #1
 8004464:	d01e      	beq.n	80044a4 <_printf_common+0xa4>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	6922      	ldr	r2, [r4, #16]
 800446a:	f003 0306 	and.w	r3, r3, #6
 800446e:	2b04      	cmp	r3, #4
 8004470:	bf02      	ittt	eq
 8004472:	68e5      	ldreq	r5, [r4, #12]
 8004474:	6833      	ldreq	r3, [r6, #0]
 8004476:	1aed      	subeq	r5, r5, r3
 8004478:	68a3      	ldr	r3, [r4, #8]
 800447a:	bf0c      	ite	eq
 800447c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004480:	2500      	movne	r5, #0
 8004482:	4293      	cmp	r3, r2
 8004484:	bfc4      	itt	gt
 8004486:	1a9b      	subgt	r3, r3, r2
 8004488:	18ed      	addgt	r5, r5, r3
 800448a:	2600      	movs	r6, #0
 800448c:	341a      	adds	r4, #26
 800448e:	42b5      	cmp	r5, r6
 8004490:	d11a      	bne.n	80044c8 <_printf_common+0xc8>
 8004492:	2000      	movs	r0, #0
 8004494:	e008      	b.n	80044a8 <_printf_common+0xa8>
 8004496:	2301      	movs	r3, #1
 8004498:	4652      	mov	r2, sl
 800449a:	4649      	mov	r1, r9
 800449c:	4638      	mov	r0, r7
 800449e:	47c0      	blx	r8
 80044a0:	3001      	adds	r0, #1
 80044a2:	d103      	bne.n	80044ac <_printf_common+0xac>
 80044a4:	f04f 30ff 	mov.w	r0, #4294967295
 80044a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ac:	3501      	adds	r5, #1
 80044ae:	e7c6      	b.n	800443e <_printf_common+0x3e>
 80044b0:	18e1      	adds	r1, r4, r3
 80044b2:	1c5a      	adds	r2, r3, #1
 80044b4:	2030      	movs	r0, #48	; 0x30
 80044b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044ba:	4422      	add	r2, r4
 80044bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044c4:	3302      	adds	r3, #2
 80044c6:	e7c7      	b.n	8004458 <_printf_common+0x58>
 80044c8:	2301      	movs	r3, #1
 80044ca:	4622      	mov	r2, r4
 80044cc:	4649      	mov	r1, r9
 80044ce:	4638      	mov	r0, r7
 80044d0:	47c0      	blx	r8
 80044d2:	3001      	adds	r0, #1
 80044d4:	d0e6      	beq.n	80044a4 <_printf_common+0xa4>
 80044d6:	3601      	adds	r6, #1
 80044d8:	e7d9      	b.n	800448e <_printf_common+0x8e>
	...

080044dc <_printf_i>:
 80044dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044e0:	7e0f      	ldrb	r7, [r1, #24]
 80044e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044e4:	2f78      	cmp	r7, #120	; 0x78
 80044e6:	4691      	mov	r9, r2
 80044e8:	4680      	mov	r8, r0
 80044ea:	460c      	mov	r4, r1
 80044ec:	469a      	mov	sl, r3
 80044ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044f2:	d807      	bhi.n	8004504 <_printf_i+0x28>
 80044f4:	2f62      	cmp	r7, #98	; 0x62
 80044f6:	d80a      	bhi.n	800450e <_printf_i+0x32>
 80044f8:	2f00      	cmp	r7, #0
 80044fa:	f000 80d4 	beq.w	80046a6 <_printf_i+0x1ca>
 80044fe:	2f58      	cmp	r7, #88	; 0x58
 8004500:	f000 80c0 	beq.w	8004684 <_printf_i+0x1a8>
 8004504:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004508:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800450c:	e03a      	b.n	8004584 <_printf_i+0xa8>
 800450e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004512:	2b15      	cmp	r3, #21
 8004514:	d8f6      	bhi.n	8004504 <_printf_i+0x28>
 8004516:	a101      	add	r1, pc, #4	; (adr r1, 800451c <_printf_i+0x40>)
 8004518:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800451c:	08004575 	.word	0x08004575
 8004520:	08004589 	.word	0x08004589
 8004524:	08004505 	.word	0x08004505
 8004528:	08004505 	.word	0x08004505
 800452c:	08004505 	.word	0x08004505
 8004530:	08004505 	.word	0x08004505
 8004534:	08004589 	.word	0x08004589
 8004538:	08004505 	.word	0x08004505
 800453c:	08004505 	.word	0x08004505
 8004540:	08004505 	.word	0x08004505
 8004544:	08004505 	.word	0x08004505
 8004548:	0800468d 	.word	0x0800468d
 800454c:	080045b5 	.word	0x080045b5
 8004550:	08004647 	.word	0x08004647
 8004554:	08004505 	.word	0x08004505
 8004558:	08004505 	.word	0x08004505
 800455c:	080046af 	.word	0x080046af
 8004560:	08004505 	.word	0x08004505
 8004564:	080045b5 	.word	0x080045b5
 8004568:	08004505 	.word	0x08004505
 800456c:	08004505 	.word	0x08004505
 8004570:	0800464f 	.word	0x0800464f
 8004574:	682b      	ldr	r3, [r5, #0]
 8004576:	1d1a      	adds	r2, r3, #4
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	602a      	str	r2, [r5, #0]
 800457c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004580:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004584:	2301      	movs	r3, #1
 8004586:	e09f      	b.n	80046c8 <_printf_i+0x1ec>
 8004588:	6820      	ldr	r0, [r4, #0]
 800458a:	682b      	ldr	r3, [r5, #0]
 800458c:	0607      	lsls	r7, r0, #24
 800458e:	f103 0104 	add.w	r1, r3, #4
 8004592:	6029      	str	r1, [r5, #0]
 8004594:	d501      	bpl.n	800459a <_printf_i+0xbe>
 8004596:	681e      	ldr	r6, [r3, #0]
 8004598:	e003      	b.n	80045a2 <_printf_i+0xc6>
 800459a:	0646      	lsls	r6, r0, #25
 800459c:	d5fb      	bpl.n	8004596 <_printf_i+0xba>
 800459e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80045a2:	2e00      	cmp	r6, #0
 80045a4:	da03      	bge.n	80045ae <_printf_i+0xd2>
 80045a6:	232d      	movs	r3, #45	; 0x2d
 80045a8:	4276      	negs	r6, r6
 80045aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045ae:	485a      	ldr	r0, [pc, #360]	; (8004718 <_printf_i+0x23c>)
 80045b0:	230a      	movs	r3, #10
 80045b2:	e012      	b.n	80045da <_printf_i+0xfe>
 80045b4:	682b      	ldr	r3, [r5, #0]
 80045b6:	6820      	ldr	r0, [r4, #0]
 80045b8:	1d19      	adds	r1, r3, #4
 80045ba:	6029      	str	r1, [r5, #0]
 80045bc:	0605      	lsls	r5, r0, #24
 80045be:	d501      	bpl.n	80045c4 <_printf_i+0xe8>
 80045c0:	681e      	ldr	r6, [r3, #0]
 80045c2:	e002      	b.n	80045ca <_printf_i+0xee>
 80045c4:	0641      	lsls	r1, r0, #25
 80045c6:	d5fb      	bpl.n	80045c0 <_printf_i+0xe4>
 80045c8:	881e      	ldrh	r6, [r3, #0]
 80045ca:	4853      	ldr	r0, [pc, #332]	; (8004718 <_printf_i+0x23c>)
 80045cc:	2f6f      	cmp	r7, #111	; 0x6f
 80045ce:	bf0c      	ite	eq
 80045d0:	2308      	moveq	r3, #8
 80045d2:	230a      	movne	r3, #10
 80045d4:	2100      	movs	r1, #0
 80045d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045da:	6865      	ldr	r5, [r4, #4]
 80045dc:	60a5      	str	r5, [r4, #8]
 80045de:	2d00      	cmp	r5, #0
 80045e0:	bfa2      	ittt	ge
 80045e2:	6821      	ldrge	r1, [r4, #0]
 80045e4:	f021 0104 	bicge.w	r1, r1, #4
 80045e8:	6021      	strge	r1, [r4, #0]
 80045ea:	b90e      	cbnz	r6, 80045f0 <_printf_i+0x114>
 80045ec:	2d00      	cmp	r5, #0
 80045ee:	d04b      	beq.n	8004688 <_printf_i+0x1ac>
 80045f0:	4615      	mov	r5, r2
 80045f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80045f6:	fb03 6711 	mls	r7, r3, r1, r6
 80045fa:	5dc7      	ldrb	r7, [r0, r7]
 80045fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004600:	4637      	mov	r7, r6
 8004602:	42bb      	cmp	r3, r7
 8004604:	460e      	mov	r6, r1
 8004606:	d9f4      	bls.n	80045f2 <_printf_i+0x116>
 8004608:	2b08      	cmp	r3, #8
 800460a:	d10b      	bne.n	8004624 <_printf_i+0x148>
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	07de      	lsls	r6, r3, #31
 8004610:	d508      	bpl.n	8004624 <_printf_i+0x148>
 8004612:	6923      	ldr	r3, [r4, #16]
 8004614:	6861      	ldr	r1, [r4, #4]
 8004616:	4299      	cmp	r1, r3
 8004618:	bfde      	ittt	le
 800461a:	2330      	movle	r3, #48	; 0x30
 800461c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004620:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004624:	1b52      	subs	r2, r2, r5
 8004626:	6122      	str	r2, [r4, #16]
 8004628:	f8cd a000 	str.w	sl, [sp]
 800462c:	464b      	mov	r3, r9
 800462e:	aa03      	add	r2, sp, #12
 8004630:	4621      	mov	r1, r4
 8004632:	4640      	mov	r0, r8
 8004634:	f7ff fee4 	bl	8004400 <_printf_common>
 8004638:	3001      	adds	r0, #1
 800463a:	d14a      	bne.n	80046d2 <_printf_i+0x1f6>
 800463c:	f04f 30ff 	mov.w	r0, #4294967295
 8004640:	b004      	add	sp, #16
 8004642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004646:	6823      	ldr	r3, [r4, #0]
 8004648:	f043 0320 	orr.w	r3, r3, #32
 800464c:	6023      	str	r3, [r4, #0]
 800464e:	4833      	ldr	r0, [pc, #204]	; (800471c <_printf_i+0x240>)
 8004650:	2778      	movs	r7, #120	; 0x78
 8004652:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004656:	6823      	ldr	r3, [r4, #0]
 8004658:	6829      	ldr	r1, [r5, #0]
 800465a:	061f      	lsls	r7, r3, #24
 800465c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004660:	d402      	bmi.n	8004668 <_printf_i+0x18c>
 8004662:	065f      	lsls	r7, r3, #25
 8004664:	bf48      	it	mi
 8004666:	b2b6      	uxthmi	r6, r6
 8004668:	07df      	lsls	r7, r3, #31
 800466a:	bf48      	it	mi
 800466c:	f043 0320 	orrmi.w	r3, r3, #32
 8004670:	6029      	str	r1, [r5, #0]
 8004672:	bf48      	it	mi
 8004674:	6023      	strmi	r3, [r4, #0]
 8004676:	b91e      	cbnz	r6, 8004680 <_printf_i+0x1a4>
 8004678:	6823      	ldr	r3, [r4, #0]
 800467a:	f023 0320 	bic.w	r3, r3, #32
 800467e:	6023      	str	r3, [r4, #0]
 8004680:	2310      	movs	r3, #16
 8004682:	e7a7      	b.n	80045d4 <_printf_i+0xf8>
 8004684:	4824      	ldr	r0, [pc, #144]	; (8004718 <_printf_i+0x23c>)
 8004686:	e7e4      	b.n	8004652 <_printf_i+0x176>
 8004688:	4615      	mov	r5, r2
 800468a:	e7bd      	b.n	8004608 <_printf_i+0x12c>
 800468c:	682b      	ldr	r3, [r5, #0]
 800468e:	6826      	ldr	r6, [r4, #0]
 8004690:	6961      	ldr	r1, [r4, #20]
 8004692:	1d18      	adds	r0, r3, #4
 8004694:	6028      	str	r0, [r5, #0]
 8004696:	0635      	lsls	r5, r6, #24
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	d501      	bpl.n	80046a0 <_printf_i+0x1c4>
 800469c:	6019      	str	r1, [r3, #0]
 800469e:	e002      	b.n	80046a6 <_printf_i+0x1ca>
 80046a0:	0670      	lsls	r0, r6, #25
 80046a2:	d5fb      	bpl.n	800469c <_printf_i+0x1c0>
 80046a4:	8019      	strh	r1, [r3, #0]
 80046a6:	2300      	movs	r3, #0
 80046a8:	6123      	str	r3, [r4, #16]
 80046aa:	4615      	mov	r5, r2
 80046ac:	e7bc      	b.n	8004628 <_printf_i+0x14c>
 80046ae:	682b      	ldr	r3, [r5, #0]
 80046b0:	1d1a      	adds	r2, r3, #4
 80046b2:	602a      	str	r2, [r5, #0]
 80046b4:	681d      	ldr	r5, [r3, #0]
 80046b6:	6862      	ldr	r2, [r4, #4]
 80046b8:	2100      	movs	r1, #0
 80046ba:	4628      	mov	r0, r5
 80046bc:	f7fb fd88 	bl	80001d0 <memchr>
 80046c0:	b108      	cbz	r0, 80046c6 <_printf_i+0x1ea>
 80046c2:	1b40      	subs	r0, r0, r5
 80046c4:	6060      	str	r0, [r4, #4]
 80046c6:	6863      	ldr	r3, [r4, #4]
 80046c8:	6123      	str	r3, [r4, #16]
 80046ca:	2300      	movs	r3, #0
 80046cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046d0:	e7aa      	b.n	8004628 <_printf_i+0x14c>
 80046d2:	6923      	ldr	r3, [r4, #16]
 80046d4:	462a      	mov	r2, r5
 80046d6:	4649      	mov	r1, r9
 80046d8:	4640      	mov	r0, r8
 80046da:	47d0      	blx	sl
 80046dc:	3001      	adds	r0, #1
 80046de:	d0ad      	beq.n	800463c <_printf_i+0x160>
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	079b      	lsls	r3, r3, #30
 80046e4:	d413      	bmi.n	800470e <_printf_i+0x232>
 80046e6:	68e0      	ldr	r0, [r4, #12]
 80046e8:	9b03      	ldr	r3, [sp, #12]
 80046ea:	4298      	cmp	r0, r3
 80046ec:	bfb8      	it	lt
 80046ee:	4618      	movlt	r0, r3
 80046f0:	e7a6      	b.n	8004640 <_printf_i+0x164>
 80046f2:	2301      	movs	r3, #1
 80046f4:	4632      	mov	r2, r6
 80046f6:	4649      	mov	r1, r9
 80046f8:	4640      	mov	r0, r8
 80046fa:	47d0      	blx	sl
 80046fc:	3001      	adds	r0, #1
 80046fe:	d09d      	beq.n	800463c <_printf_i+0x160>
 8004700:	3501      	adds	r5, #1
 8004702:	68e3      	ldr	r3, [r4, #12]
 8004704:	9903      	ldr	r1, [sp, #12]
 8004706:	1a5b      	subs	r3, r3, r1
 8004708:	42ab      	cmp	r3, r5
 800470a:	dcf2      	bgt.n	80046f2 <_printf_i+0x216>
 800470c:	e7eb      	b.n	80046e6 <_printf_i+0x20a>
 800470e:	2500      	movs	r5, #0
 8004710:	f104 0619 	add.w	r6, r4, #25
 8004714:	e7f5      	b.n	8004702 <_printf_i+0x226>
 8004716:	bf00      	nop
 8004718:	08004889 	.word	0x08004889
 800471c:	0800489a 	.word	0x0800489a

08004720 <memmove>:
 8004720:	4288      	cmp	r0, r1
 8004722:	b510      	push	{r4, lr}
 8004724:	eb01 0402 	add.w	r4, r1, r2
 8004728:	d902      	bls.n	8004730 <memmove+0x10>
 800472a:	4284      	cmp	r4, r0
 800472c:	4623      	mov	r3, r4
 800472e:	d807      	bhi.n	8004740 <memmove+0x20>
 8004730:	1e43      	subs	r3, r0, #1
 8004732:	42a1      	cmp	r1, r4
 8004734:	d008      	beq.n	8004748 <memmove+0x28>
 8004736:	f811 2b01 	ldrb.w	r2, [r1], #1
 800473a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800473e:	e7f8      	b.n	8004732 <memmove+0x12>
 8004740:	4402      	add	r2, r0
 8004742:	4601      	mov	r1, r0
 8004744:	428a      	cmp	r2, r1
 8004746:	d100      	bne.n	800474a <memmove+0x2a>
 8004748:	bd10      	pop	{r4, pc}
 800474a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800474e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004752:	e7f7      	b.n	8004744 <memmove+0x24>

08004754 <_sbrk_r>:
 8004754:	b538      	push	{r3, r4, r5, lr}
 8004756:	4d06      	ldr	r5, [pc, #24]	; (8004770 <_sbrk_r+0x1c>)
 8004758:	2300      	movs	r3, #0
 800475a:	4604      	mov	r4, r0
 800475c:	4608      	mov	r0, r1
 800475e:	602b      	str	r3, [r5, #0]
 8004760:	f7fc f8b6 	bl	80008d0 <_sbrk>
 8004764:	1c43      	adds	r3, r0, #1
 8004766:	d102      	bne.n	800476e <_sbrk_r+0x1a>
 8004768:	682b      	ldr	r3, [r5, #0]
 800476a:	b103      	cbz	r3, 800476e <_sbrk_r+0x1a>
 800476c:	6023      	str	r3, [r4, #0]
 800476e:	bd38      	pop	{r3, r4, r5, pc}
 8004770:	20000254 	.word	0x20000254

08004774 <memcpy>:
 8004774:	440a      	add	r2, r1
 8004776:	4291      	cmp	r1, r2
 8004778:	f100 33ff 	add.w	r3, r0, #4294967295
 800477c:	d100      	bne.n	8004780 <memcpy+0xc>
 800477e:	4770      	bx	lr
 8004780:	b510      	push	{r4, lr}
 8004782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004786:	f803 4f01 	strb.w	r4, [r3, #1]!
 800478a:	4291      	cmp	r1, r2
 800478c:	d1f9      	bne.n	8004782 <memcpy+0xe>
 800478e:	bd10      	pop	{r4, pc}

08004790 <_realloc_r>:
 8004790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004794:	4680      	mov	r8, r0
 8004796:	4614      	mov	r4, r2
 8004798:	460e      	mov	r6, r1
 800479a:	b921      	cbnz	r1, 80047a6 <_realloc_r+0x16>
 800479c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047a0:	4611      	mov	r1, r2
 80047a2:	f7ff bc49 	b.w	8004038 <_malloc_r>
 80047a6:	b92a      	cbnz	r2, 80047b4 <_realloc_r+0x24>
 80047a8:	f7ff fbda 	bl	8003f60 <_free_r>
 80047ac:	4625      	mov	r5, r4
 80047ae:	4628      	mov	r0, r5
 80047b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047b4:	f000 f81b 	bl	80047ee <_malloc_usable_size_r>
 80047b8:	4284      	cmp	r4, r0
 80047ba:	4607      	mov	r7, r0
 80047bc:	d802      	bhi.n	80047c4 <_realloc_r+0x34>
 80047be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80047c2:	d812      	bhi.n	80047ea <_realloc_r+0x5a>
 80047c4:	4621      	mov	r1, r4
 80047c6:	4640      	mov	r0, r8
 80047c8:	f7ff fc36 	bl	8004038 <_malloc_r>
 80047cc:	4605      	mov	r5, r0
 80047ce:	2800      	cmp	r0, #0
 80047d0:	d0ed      	beq.n	80047ae <_realloc_r+0x1e>
 80047d2:	42bc      	cmp	r4, r7
 80047d4:	4622      	mov	r2, r4
 80047d6:	4631      	mov	r1, r6
 80047d8:	bf28      	it	cs
 80047da:	463a      	movcs	r2, r7
 80047dc:	f7ff ffca 	bl	8004774 <memcpy>
 80047e0:	4631      	mov	r1, r6
 80047e2:	4640      	mov	r0, r8
 80047e4:	f7ff fbbc 	bl	8003f60 <_free_r>
 80047e8:	e7e1      	b.n	80047ae <_realloc_r+0x1e>
 80047ea:	4635      	mov	r5, r6
 80047ec:	e7df      	b.n	80047ae <_realloc_r+0x1e>

080047ee <_malloc_usable_size_r>:
 80047ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047f2:	1f18      	subs	r0, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	bfbc      	itt	lt
 80047f8:	580b      	ldrlt	r3, [r1, r0]
 80047fa:	18c0      	addlt	r0, r0, r3
 80047fc:	4770      	bx	lr
	...

08004800 <_init>:
 8004800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004802:	bf00      	nop
 8004804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004806:	bc08      	pop	{r3}
 8004808:	469e      	mov	lr, r3
 800480a:	4770      	bx	lr

0800480c <_fini>:
 800480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480e:	bf00      	nop
 8004810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004812:	bc08      	pop	{r3}
 8004814:	469e      	mov	lr, r3
 8004816:	4770      	bx	lr
