Analysis & Elaboration report for Processador
Wed Jun 15 08:51:51 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "controlCircuit:ControleCircuito"
  6. Port Connectivity Checks: "ULA:UnidadeLogicaAritmetica"
  7. Port Connectivity Checks: "RG:RegG"
  8. Port Connectivity Checks: "RA:RegA"
  9. Port Connectivity Checks: "R3:Reg3"
 10. Port Connectivity Checks: "R2:Reg2"
 11. Port Connectivity Checks: "R1:Reg1"
 12. Port Connectivity Checks: "R0:Reg0"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Jun 15 08:51:51 2022       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Processador                                 ;
; Top-level Entity Name         ; Processador                                 ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Processador        ; Processador        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlCircuit:ControleCircuito"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; addsub ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; extern ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA:UnidadeLogicaAritmetica"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; aluout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RG:RegG"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dadogout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RA:RegA"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R3:Reg3"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dado3out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R2:Reg2"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dado2out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R1:Reg1"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dado1out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R0:Reg0"                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; dado0out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dadoarmazenado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 15 08:51:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: Processador-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 10
    Info (12023): Found entity 1: Processador File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data.vhd
    Info (12022): Found design unit 1: Data-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 12
    Info (12023): Found entity 1: Data File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlcircuit.vhd
    Info (12022): Found design unit 1: controlCircuit-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/controlCircuit.vhd Line: 14
    Info (12023): Found entity 1: controlCircuit File: C:/Users/Alcides/Documents/GitHub/Processador/controlCircuit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/ULA.vhd Line: 18
    Info (12023): Found entity 1: ULA File: C:/Users/Alcides/Documents/GitHub/Processador/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file r0.vhd
    Info (12022): Found design unit 1: R0-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/R0.vhd Line: 16
    Info (12023): Found entity 1: R0 File: C:/Users/Alcides/Documents/GitHub/Processador/R0.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file r1.vhd
    Info (12022): Found design unit 1: R1-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/R1.vhd Line: 16
    Info (12023): Found entity 1: R1 File: C:/Users/Alcides/Documents/GitHub/Processador/R1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file r2.vhd
    Info (12022): Found design unit 1: R2-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/R2.vhd Line: 16
    Info (12023): Found entity 1: R2 File: C:/Users/Alcides/Documents/GitHub/Processador/R2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file r3.vhd
    Info (12022): Found design unit 1: R3-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/R3.vhd Line: 16
    Info (12023): Found entity 1: R3 File: C:/Users/Alcides/Documents/GitHub/Processador/R3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ra.vhd
    Info (12022): Found design unit 1: RA-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd Line: 15
    Info (12023): Found entity 1: RA File: C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rg.vhd
    Info (12022): Found design unit 1: RG-Behavior File: C:/Users/Alcides/Documents/GitHub/Processador/RG.vhd Line: 16
    Info (12023): Found entity 1: RG File: C:/Users/Alcides/Documents/GitHub/Processador/RG.vhd Line: 4
Info (12127): Elaborating entity "Processador" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Processador.vhd(121): used implicit default value for signal "R2_Out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 121
Warning (10541): VHDL Signal Declaration warning at Processador.vhd(121): used implicit default value for signal "R3_In" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at Processador.vhd(121): object "done" assigned a value but never read File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 121
Warning (10541): VHDL Signal Declaration warning at Processador.vhd(122): used implicit default value for signal "w" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at Processador.vhd(122): used implicit default value for signal "func" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at Processador.vhd(123): used implicit default value for signal "Dado_In" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at Processador.vhd(123): object "Dado0_Out" assigned a value but never read File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at Processador.vhd(123): object "Dado1_Out" assigned a value but never read File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at Processador.vhd(123): object "Dado2_Out" assigned a value but never read File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at Processador.vhd(123): object "Dado3_Out" assigned a value but never read File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at Processador.vhd(123): object "DadoG_Out" assigned a value but never read File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 123
Info (12128): Elaborating entity "Data" for hierarchy "Data:Dado" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 126
Warning (10631): VHDL Process Statement warning at Data.vhd(14): inferring latch(es) for signal or variable "DadoOut", which holds its previous value in one or more paths through the process File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[0]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[1]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[2]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[3]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[4]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[5]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[6]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (10041): Inferred latch for "DadoOut[7]" at Data.vhd(14) File: C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd Line: 14
Info (12128): Elaborating entity "R0" for hierarchy "R0:Reg0" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 128
Info (12128): Elaborating entity "R1" for hierarchy "R1:Reg1" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 130
Info (12128): Elaborating entity "R2" for hierarchy "R2:Reg2" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 132
Info (12128): Elaborating entity "R3" for hierarchy "R3:Reg3" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 134
Info (12128): Elaborating entity "RA" for hierarchy "RA:RegA" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 136
Info (12128): Elaborating entity "RG" for hierarchy "RG:RegG" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 138
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:UnidadeLogicaAritmetica" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 140
Info (12128): Elaborating entity "controlCircuit" for hierarchy "controlCircuit:ControleCircuito" File: C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd Line: 142
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Wed Jun 15 08:51:51 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


