Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec 11 12:08:01 2024
| Host         : LAPTOP-LQO9JEFF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SequenceDetector_control_sets_placed.rpt
| Design       : SequenceDetector
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------+---------------------------+------------------+----------------+--------------+
|     Clock Signal    |    Enable Signal   |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG      |                    |                           |                1 |              1 |         1.00 |
|  delay1_reg_i_1_n_0 | Debouncer_u/E[0]   | Debouncer_c/AR[0]         |                1 |              4 |         4.00 |
|  delay1_reg_i_1_n_0 |                    | Debouncer_c/AR[0]         |                2 |              7 |         3.50 |
|  delay1_reg_i_1_n_0 | led_reg[7]_i_1_n_0 | Debouncer_c/AR[0]         |                1 |              8 |         8.00 |
|  delay1_reg_i_1_n_0 |                    |                           |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG      |                    | ClockDivider_inst/clk_div |                7 |             23 |         3.29 |
+---------------------+--------------------+---------------------------+------------------+----------------+--------------+


