

================================================================
== Vitis HLS Report for 'circular_shift_reg_Pipeline_WRITE'
================================================================
* Date:           Mon Jun  3 14:48:28 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.106 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 5 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %regs_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln70_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln70"   --->   Operation 8 'read' 'add_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i512 0, i512 %shiftreg"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14circular_shiftIiLi16EEixE7ap_uintILi21EE.exit"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.72ns)   --->   "%icmp_ln13 = icmp_eq  i5 %i_1, i5 16" [../src/shift_reg.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%i_2 = add i5 %i_1, i5 1" [../src/shift_reg.cpp:13]   --->   Operation 16 'add' 'i_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %_ZN14circular_shiftIiLi16EEixE7ap_uintILi21EE.exit.split, void %.exitStub" [../src/shift_reg.cpp:13]   --->   Operation 17 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%idx_V = trunc i5 %i_1"   --->   Operation 18 'trunc' 'idx_V' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%sub_ln1072 = sub i4 %add_ln70_read, i4 %idx_V"   --->   Operation 19 'sub' 'sub_ln1072' <Predicate = (!icmp_ln13)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i4 %sub_ln1072"   --->   Operation 20 'zext' 'zext_ln587' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%regs_mem_addr = getelementptr i32 %regs_mem, i64 0, i64 %zext_ln587" [../src/./circular_shift.h:37]   --->   Operation 21 'getelementptr' 'regs_mem_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.29ns)   --->   "%regs_mem_load = load i4 %regs_mem_addr" [../src/./circular_shift.h:37]   --->   Operation 22 'load' 'regs_mem_load' <Predicate = (!icmp_ln13)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln13 = store i5 %i_2, i5 %i" [../src/shift_reg.cpp:13]   --->   Operation 23 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg_load = load i512 %shiftreg"   --->   Operation 31 'load' 'shiftreg_load' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %shiftreg_out, i512 %shiftreg_load"   --->   Operation 32 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shiftreg_load_1 = load i512 %shiftreg" [../src/shift_reg.cpp:14]   --->   Operation 24 'load' 'shiftreg_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 25 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.29ns)   --->   "%regs_mem_load = load i4 %regs_mem_addr" [../src/./circular_shift.h:37]   --->   Operation 26 'load' 'regs_mem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %shiftreg_load_1, i32 32, i32 511" [../src/shift_reg.cpp:14]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %regs_mem_load, i480 %lshr_ln" [../src/shift_reg.cpp:14]   --->   Operation 28 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln14 = store i512 %or_ln, i512 %shiftreg" [../src/shift_reg.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14circular_shiftIiLi16EEixE7ap_uintILi21EE.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.11ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('val') on local variable 'i' [12]  (0 ns)
	'sub' operation ('sub_ln1072') [22]  (0.809 ns)
	'getelementptr' operation ('regs_mem_addr', ../src/./circular_shift.h:37) [24]  (0 ns)
	'load' operation ('regs_mem_load', ../src/./circular_shift.h:37) on array 'regs_mem' [25]  (1.3 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('regs_mem_load', ../src/./circular_shift.h:37) on array 'regs_mem' [25]  (1.3 ns)
	'store' operation ('store_ln14', ../src/shift_reg.cpp:14) of variable 'or_ln', ../src/shift_reg.cpp:14 on local variable 'shiftreg' [29]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
