ARM GAS  /tmp/ccu0Aahs.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tx_thread_terminate.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Middlewares/ST/threadx/common/src/tx_thread_terminate.c"
  20              		.section	.text._tx_thread_terminate,"ax",%progbits
  21              		.align	1
  22              		.global	_tx_thread_terminate
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	_tx_thread_terminate:
  28              	.LVL0:
  29              	.LFB8:
   1:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
   2:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
   3:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
   5:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  10:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  11:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  12:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  13:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  14:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  15:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**                                                                       */
  16:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**                                                                       */
  18:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**   Thread                                                              */
  19:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**                                                                       */
  20:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  21:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  22:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  23:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #define TX_SOURCE_CODE
  24:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  25:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  26:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /* Include necessary system files.  */
  27:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  28:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_api.h"
  29:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_trace.h"
ARM GAS  /tmp/ccu0Aahs.s 			page 2


  30:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_thread.h"
  31:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #include "tx_timer.h"
  32:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  33:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  34:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  35:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  36:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  FUNCTION                                               RELEASE        */
  37:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  38:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_terminate                                PORTABLE C      */
  39:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                           6.1          */
  40:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  AUTHOR                                                                */
  41:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  42:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    William E. Lamie, Microsoft Corporation                             */
  43:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  44:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  DESCRIPTION                                                           */
  45:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  46:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    This function handles application thread terminate requests.  Once  */
  47:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    a thread is terminated, it cannot be executed again unless it is    */
  48:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    deleted and recreated.                                              */
  49:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  50:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  INPUT                                                                 */
  51:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  52:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    thread_ptr                            Pointer to thread to suspend  */
  53:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  54:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  OUTPUT                                                                */
  55:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  56:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    status                                Return completion status      */
  57:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  58:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  CALLS                                                                 */
  59:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  60:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_timer_system_deactivate           Timer deactivate function     */
  61:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_system_suspend             Actual thread suspension      */
  62:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_system_ni_suspend          Non-interruptable suspend     */
  63:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                            thread                      */
  64:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    _tx_thread_system_preempt_check       Check for preemption          */
  65:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    Suspend Cleanup Routine               Suspension cleanup function   */
  66:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  67:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  CALLED BY                                                             */
  68:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  69:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    Application code                                                    */
  70:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  71:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  RELEASE HISTORY                                                       */
  72:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  73:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*    DATE              NAME                      DESCRIPTION             */
  74:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  75:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  76:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  77:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                            resulting in version 6.1    */
  78:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /*                                                                        */
  79:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** /**************************************************************************/
  80:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
  81:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** {
  30              		.loc 1 81 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 81 1 is_stmt 0 view .LVU1
ARM GAS  /tmp/ccu0Aahs.s 			page 3


  35 0000 38B5     		push	{r3, r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 3, -16
  39              		.cfi_offset 4, -12
  40              		.cfi_offset 5, -8
  41              		.cfi_offset 14, -4
  42 0002 0446     		mov	r4, r0
  82:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  83:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** TX_INTERRUPT_SAVE_AREA
  43              		.loc 1 83 1 is_stmt 1 view .LVU2
  84:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  85:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** VOID        (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequen
  44              		.loc 1 85 1 view .LVU3
  86:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
  87:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** VOID        (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT id);
  88:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
  89:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** UINT        status;
  45              		.loc 1 89 1 view .LVU4
  90:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** ULONG       suspension_sequence;
  46              		.loc 1 90 1 view .LVU5
  91:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  92:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  93:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Default to successful completion.  */
  94:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     status =  TX_SUCCESS;
  47              		.loc 1 94 5 view .LVU6
  48              	.LVL1:
  95:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  96:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Lockout interrupts while the thread is being terminated.  */
  97:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     TX_DISABLE
  49              		.loc 1 97 5 view .LVU7
  50              	.LBB70:
  51              	.LBI70:
  52              		.file 2 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
   1:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
   2:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   3:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   5:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  10:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  11:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  12:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  13:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  14:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  15:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  16:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  18:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  20:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  21:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  22:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  23:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccu0Aahs.s 			page 4


  24:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  25:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  26:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  28:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M4/GNU     */
  29:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                           6.1.10       */
  30:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  31:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  33:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  35:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  37:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  46:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  49:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  51:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  53:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  60:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  61:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  62:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  63:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_H
  64:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  65:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  66:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  67:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  68:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  69:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  70:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  71:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  72:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  73:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_user.h"
  74:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  75:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  76:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  77:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  78:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  79:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <stdlib.h>
  80:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <string.h>
ARM GAS  /tmp/ccu0Aahs.s 			page 5


  81:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  82:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  83:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  84:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  85:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  86:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <yvals.h>
  87:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  88:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  89:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  90:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
  91:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  92:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  93:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
  94:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  95:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  96:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
  97:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
  98:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
  99:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 100:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 101:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef __GNUC__
 102:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 103:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 104:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 105:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 106:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 107:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define VOID                                    void
 108:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 109:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 110:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef int                                     INT;
 111:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 112:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef long                                    LONG;
 113:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 114:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 115:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 116:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 117:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 118:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 119:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 120:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 121:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 122:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 123:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 124:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 125:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 126:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 127:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 128:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 129:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 130:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 131:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 132:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 133:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 134:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 135:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 136:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 137:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccu0Aahs.s 			page 6


 138:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 139:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 140:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 141:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 142:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 143:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 144:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 145:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 146:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 147:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 148:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 149:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 150:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 151:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 152:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 153:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 154:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 155:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    source constants would be:
 156:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 157:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0x0a800024)
 158:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 159:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 160:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** */
 161:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 162:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 163:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 164:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0xE0001004)
 165:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 166:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 167:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 168:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 169:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 170:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 171:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 172:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 173:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 174:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 175:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
 176:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 177:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 178:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 179:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 180:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 181:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 182:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 183:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 184:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 185:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 186:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 187:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 188:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 189:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 190:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 191:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 192:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 193:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 194:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccu0Aahs.s 			page 7


 195:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 196:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 197:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 198:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    a function call.  */
 199:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 200:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 201:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 202:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 203:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 204:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 205:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 206:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 207:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 208:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 209:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 210:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 211:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    logic.  */
 212:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 213:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 214:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 215:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 216:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 217:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 218:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 219:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 220:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 221:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 222:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 223:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 224:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 225:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 226:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 227:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 228:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 229:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 230:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 231:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 232:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 233:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 234:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 235:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 236:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 237:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 238:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 239:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 240:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 241:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 242:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 243:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 244:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 245:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 246:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 247:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 248:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 249:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 250:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 251:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccu0Aahs.s 			page 8


 252:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 253:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 254:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 255:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 256:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 257:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 258:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 259:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 260:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 261:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 262:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 263:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 264:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 265:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 266:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 267:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 268:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 269:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 270:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 271:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 272:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 273:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 274:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 275:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 276:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 277:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 278:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 279:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 280:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 281:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 282:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 283:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 284:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 285:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 286:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 287:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 288:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 289:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 290:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 291:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 292:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 293:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 294:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 295:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 296:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 297:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 298:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 300:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 302:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 305:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 306:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 308:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
ARM GAS  /tmp/ccu0Aahs.s 			page 9


 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 311:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 312:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 313:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 314:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 315:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 316:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 317:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 318:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 319:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 320:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 321:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 322:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 323:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 324:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 325:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 326:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 327:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 328:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 329:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 330:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 331:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 332:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 333:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 334:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 335:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 336:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 337:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 338:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 339:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 340:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 341:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 342:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 343:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 344:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 345:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 346:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 347:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 348:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 349:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 350:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 351:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 352:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 353:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 354:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 355:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 356:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 357:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 358:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 359:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 360:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 361:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 362:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 363:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 364:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 365:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccu0Aahs.s 			page 10


 366:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 367:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 368:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 369:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 370:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 371:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 372:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 373:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 374:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 375:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 376:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 377:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 378:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 379:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 380:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 381:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((ULONG *) 0xE000EF34);  
 382:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 383:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 384:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 385:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 386:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 387:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 388:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 389:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 390:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 391:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 392:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 393:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 394:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 395:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 396:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 397:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 398:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 399:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 400:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 401:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 402:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 403:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 404:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 405:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 406:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 407:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 408:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 409:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 410:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 411:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 412:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 413:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 414:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 415:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 416:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 417:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 418:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 419:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 420:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 421:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 422:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
ARM GAS  /tmp/ccu0Aahs.s 			page 11


 423:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 424:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 425:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 426:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 427:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 428:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 429:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 430:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 431:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 432:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 433:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 434:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 435:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 436:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 437:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 438:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 439:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 440:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 441:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 442:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 443:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 444:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 445:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 446:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 447:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 448:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 449:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 450:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 451:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 452:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 453:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 454:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 455:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 456:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 457:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 458:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 459:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 460:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 461:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 462:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 463:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 464:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 465:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 466:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 467:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 468:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 469:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 470:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 471:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 472:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 473:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 475:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 479:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
ARM GAS  /tmp/ccu0Aahs.s 			page 12


 480:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 481:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 482:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 483:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 484:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 485:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 486:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 487:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 488:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 489:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 490:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 491:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 492:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 493:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 494:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 495:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 496:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 497:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 498:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 499:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 500:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 501:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 502:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 503:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 504:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 505:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 506:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 507:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 508:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 509:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 510:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 511:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 512:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 513:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 514:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 515:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 516:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 517:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 518:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 519:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 520:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 521:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 522:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 523:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 524:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 525:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 526:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 527:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 528:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 529:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 530:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 531:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 532:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 534:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int posture;
 536:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
ARM GAS  /tmp/ccu0Aahs.s 			page 13


 537:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 538:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 540:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(posture);
 542:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 543:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 544:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 545:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 546:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 547:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 548:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 549:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 550:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 551:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 552:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 553:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 554:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 555:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 557:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 558:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 559:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 560:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 561:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 563:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 565:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  53              		.loc 2 566 63 view .LVU8
  54              	.LBB71:
 567:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int int_posture;
  55              		.loc 2 568 1 view .LVU9
 569:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  56              		.loc 2 570 5 view .LVU10
  57              	.LBB72:
  58              	.LBI72:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
  59              		.loc 2 533 63 view .LVU11
  60              	.LBB73:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  61              		.loc 2 535 1 view .LVU12
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  62              		.loc 2 539 5 view .LVU13
  63              		.syntax unified
  64              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
  65 0004 EFF31085 		MRS  r5, PRIMASK 
  66              	@ 0 "" 2
  67              	.LVL2:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
  68              		.loc 2 541 5 view .LVU14
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
  69              		.loc 2 541 5 is_stmt 0 view .LVU15
  70              		.thumb
ARM GAS  /tmp/ccu0Aahs.s 			page 14


  71              		.syntax unified
  72              	.LBE73:
  73              	.LBE72:
 571:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 572:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 573:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 574:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  74              		.loc 2 575 5 is_stmt 1 view .LVU16
  75              		.syntax unified
  76              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
  77 0008 72B6     		CPSID i
  78              	@ 0 "" 2
 576:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 577:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(int_posture);
  79              		.loc 2 577 5 view .LVU17
  80              	.LVL3:
  81              		.loc 2 577 5 is_stmt 0 view .LVU18
  82              		.thumb
  83              		.syntax unified
  84              	.LBE71:
  85              	.LBE70:
  98:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
  99:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Deactivate thread timer, if active.  */
 100:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
  86              		.loc 1 100 5 is_stmt 1 view .LVU19
  87 000a 4C30     		adds	r0, r0, #76
  88              	.LVL4:
  89              		.loc 1 100 5 is_stmt 0 view .LVU20
  90 000c FFF7FEFF 		bl	_tx_timer_system_deactivate
  91              	.LVL5:
 101:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 102:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* If trace is enabled, insert this event into the trace buffer.  */
 103:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_TERMINATE, thread_ptr, thread_ptr -> tx_thread_state, T
 104:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 105:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Log this kernel call.  */
 106:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     TX_EL_THREAD_TERMINATE_INSERT
 107:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 108:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Is the thread already terminated?  */
 109:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     if (thread_ptr -> tx_thread_state == TX_TERMINATED)
  92              		.loc 1 109 5 is_stmt 1 view .LVU21
  93              		.loc 1 109 20 is_stmt 0 view .LVU22
  94 0010 236B     		ldr	r3, [r4, #48]
  95              		.loc 1 109 8 view .LVU23
  96 0012 022B     		cmp	r3, #2
  97 0014 4BD0     		beq	.L14
 110:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     {
 111:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 112:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 113:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 114:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 115:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Return success since thread is already terminated.  */
 116:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         status =  TX_SUCCESS;
 117:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 118:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 119:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Check the specified thread's current status.  */
 120:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
ARM GAS  /tmp/ccu0Aahs.s 			page 15


  98              		.loc 1 120 10 is_stmt 1 view .LVU24
  99              		.loc 1 120 13 is_stmt 0 view .LVU25
 100 0016 012B     		cmp	r3, #1
 101 0018 00F08F80 		beq	.L4
 121:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     {
 122:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 123:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Disable preemption.  */
 124:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         _tx_thread_preempt_disable++;
 102              		.loc 1 124 9 is_stmt 1 view .LVU26
 103              		.loc 1 124 35 is_stmt 0 view .LVU27
 104 001c 4849     		ldr	r1, .L17
 105 001e 0A68     		ldr	r2, [r1]
 106 0020 0132     		adds	r2, r2, #1
 107 0022 0A60     		str	r2, [r1]
 125:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 126:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 127:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 128:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Pickup the entry/exit application callback routine.  */
 129:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
 130:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 131:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 132:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Check to see if the thread is currently ready.  */
 133:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         if (thread_ptr -> tx_thread_state == TX_READY)
 108              		.loc 1 133 9 is_stmt 1 view .LVU28
 109              		.loc 1 133 12 is_stmt 0 view .LVU29
 110 0024 002B     		cmp	r3, #0
 111 0026 4CD1     		bne	.L5
 134:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         {
 135:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 136:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Set the state to terminated.  */
 137:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_state =  TX_TERMINATED;
 112              		.loc 1 137 13 is_stmt 1 view .LVU30
 113              		.loc 1 137 43 is_stmt 0 view .LVU31
 114 0028 0223     		movs	r3, #2
 115 002a 2363     		str	r3, [r4, #48]
 138:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 139:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Thread state change.  */
 140:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)
 141:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 142:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifdef TX_NOT_INTERRUPTABLE
 143:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 144:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 145:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 146:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Determine if an application callback routine is specified.  */
 147:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (entry_exit_notify != TX_NULL)
 148:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 149:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 150:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, notify application that this thread has exited!  */
 151:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 152:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 153:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 154:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 155:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Call actual non-interruptable thread suspension routine.  */
 156:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
 157:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 158:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 159:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Set the suspending flag.  */
ARM GAS  /tmp/ccu0Aahs.s 			page 16


 160:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_suspending =  TX_TRUE;
 116              		.loc 1 160 13 is_stmt 1 view .LVU32
 117              		.loc 1 160 48 is_stmt 0 view .LVU33
 118 002c 0123     		movs	r3, #1
 119 002e A363     		str	r3, [r4, #56]
 161:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 162:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Setup for no timeout period.  */
 163:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 120              		.loc 1 163 13 is_stmt 1 view .LVU34
 121              		.loc 1 163 77 is_stmt 0 view .LVU35
 122 0030 0023     		movs	r3, #0
 123 0032 E364     		str	r3, [r4, #76]
 164:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 165:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable preemption.  */
 166:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             _tx_thread_preempt_disable++;
 124              		.loc 1 166 13 is_stmt 1 view .LVU36
 125              		.loc 1 166 39 is_stmt 0 view .LVU37
 126 0034 0B68     		ldr	r3, [r1]
 127 0036 0133     		adds	r3, r3, #1
 128 0038 0B60     		str	r3, [r1]
 167:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 168:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Since the thread is currently ready, we don't need to
 169:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                worry about calling the suspend cleanup routine!  */
 170:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 171:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Restore interrupts.  */
 172:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_RESTORE
 129              		.loc 1 172 13 is_stmt 1 view .LVU38
 130              	.LVL6:
 131              	.LBB74:
 132              	.LBI74:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 133              		.loc 2 556 55 view .LVU39
 134              	.LBB75:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 135              		.loc 2 562 5 view .LVU40
 136              		.syntax unified
 137              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 138 003a 85F31088 		MSR  PRIMASK,r5
 139              	@ 0 "" 2
 140              	.LVL7:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 141              		.loc 2 562 5 is_stmt 0 view .LVU41
 142              		.thumb
 143              		.syntax unified
 144              	.LBE75:
 145              	.LBE74:
 146              	.LBB76:
 173:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 174:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Perform any additional activities for tool or user purpose.  */
 175:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 147              		.loc 1 175 13 is_stmt 1 view .LVU42
 148              		.loc 1 175 13 view .LVU43
 149              	.LBB77:
 150              	.LBI77:
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 151              		.loc 2 474 63 view .LVU44
 152              	.LBB78:
ARM GAS  /tmp/ccu0Aahs.s 			page 17


 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 153              		.loc 2 476 1 view .LVU45
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 154              		.loc 2 477 5 view .LVU46
 155              		.syntax unified
 156              	@ 477 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 157 003e EFF30582 		 MRS  r2,IPSR 
 158              	@ 0 "" 2
 159              	.LVL8:
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 160              		.loc 2 478 5 view .LVU47
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 161              		.loc 2 478 5 is_stmt 0 view .LVU48
 162              		.thumb
 163              		.syntax unified
 164              	.LBE78:
 165              	.LBE77:
 166              		.loc 1 175 13 discriminator 1 view .LVU49
 167 0042 404B     		ldr	r3, .L17+4
 168 0044 1B68     		ldr	r3, [r3]
 169              	.LVL9:
 170              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU50
 171 0046 1343     		orrs	r3, r3, r2
 172              	.LVL10:
 173              		.loc 1 175 13 is_stmt 0 discriminator 1 view .LVU51
 174 0048 03D1     		bne	.L6
 175 004a 3F4B     		ldr	r3, .L17+8
 176 004c 1B68     		ldr	r3, [r3]
 177 004e A342     		cmp	r3, r4
 178 0050 30D0     		beq	.L15
 179              	.L6:
 180              	.LBB79:
 181              		.loc 1 175 13 is_stmt 1 discriminator 4 view .LVU52
 182              		.loc 1 175 13 discriminator 4 view .LVU53
 183 0052 4FF0E023 		mov	r3, #-536813568
 184 0056 D3F8343F 		ldr	r3, [r3, #3892]
 185              	.LVL11:
 186              		.loc 1 175 13 discriminator 4 view .LVU54
 187              		.loc 1 175 13 discriminator 4 view .LVU55
 188 005a 13F0010F 		tst	r3, #1
 189 005e 0CD0     		beq	.L7
 190              	.LBB80:
 191              		.loc 1 175 13 discriminator 5 view .LVU56
 192              		.loc 1 175 13 discriminator 5 view .LVU57
 193              	.LBB81:
 194              	.LBI81:
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 195              		.loc 2 299 56 view .LVU58
 196              	.LBB82:
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 197              		.loc 2 301 1 view .LVU59
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 198              		.loc 2 303 5 view .LVU60
 199              		.syntax unified
 200              	@ 303 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 201 0060 EFF31483 		 MRS  r3,CONTROL 
 202              	@ 0 "" 2
ARM GAS  /tmp/ccu0Aahs.s 			page 18


 203              	.LVL12:
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 204              		.loc 2 304 5 view .LVU61
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 205              		.loc 2 304 5 is_stmt 0 view .LVU62
 206              		.thumb
 207              		.syntax unified
 208              	.LBE82:
 209              	.LBE81:
 210              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU63
 211 0064 03F00403 		and	r3, r3, #4
 212              	.LVL13:
 213              		.loc 1 175 13 discriminator 1 view .LVU64
 214              		.syntax unified
 215              	@ 175 "./Middlewares/ST/threadx/common/src/tx_thread_terminate.c" 1
 216 0068 B0EE400A 		VMOV.F32 s0, s0
 217              	@ 0 "" 2
 218              		.loc 1 175 13 discriminator 1 view .LVU65
 219              		.loc 1 175 13 discriminator 1 view .LVU66
 220              		.thumb
 221              		.syntax unified
 222 006c 2BB9     		cbnz	r3, .L7
 223              		.loc 1 175 13 discriminator 6 view .LVU67
 224              	.LBB83:
 225              	.LBI83:
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 226              		.loc 2 299 56 view .LVU68
 227              	.LBB84:
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 228              		.loc 2 301 1 view .LVU69
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 229              		.loc 2 303 5 view .LVU70
 230              		.syntax unified
 231              	@ 303 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 232 006e EFF31483 		 MRS  r3,CONTROL 
 233              	@ 0 "" 2
 234              	.LVL14:
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 235              		.loc 2 304 5 view .LVU71
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 236              		.loc 2 304 5 is_stmt 0 view .LVU72
 237              		.thumb
 238              		.syntax unified
 239              	.LBE84:
 240              	.LBE83:
 241              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU73
 242 0072 23F00403 		bic	r3, r3, #4
 243              	.LVL15:
 244              		.loc 1 175 13 discriminator 1 view .LVU74
 245              	.LBB85:
 246              	.LBI85:
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 247              		.loc 2 307 55 view .LVU75
 248              	.LBB86:
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 249              		.loc 2 309 5 view .LVU76
 250              		.syntax unified
ARM GAS  /tmp/ccu0Aahs.s 			page 19


 251              	@ 309 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 252 0076 83F31488 		 MSR  CONTROL,r3
 253              	@ 0 "" 2
 254              	.LVL16:
 255              		.thumb
 256              		.syntax unified
 257              	.L7:
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 258              		.loc 2 309 5 is_stmt 0 view .LVU77
 259              	.LBE86:
 260              	.LBE85:
 261              	.LBE80:
 262              	.LBE79:
 263              	.LBE76:
 176:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 177:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 178:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 179:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Determine if an application callback routine is specified.  */
 180:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (entry_exit_notify != TX_NULL)
 181:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 182:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 183:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, notify application that this thread has exited!  */
 184:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 185:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 186:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 187:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 188:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Call actual thread suspension routine.  */
 189:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             _tx_thread_system_suspend(thread_ptr);
 264              		.loc 1 189 13 is_stmt 1 view .LVU78
 265 007a 2046     		mov	r0, r4
 266 007c FFF7FEFF 		bl	_tx_thread_system_suspend
 267              	.LVL17:
 190:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 191:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable interrupts.  */
 192:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_DISABLE
 268              		.loc 1 192 13 view .LVU79
 269              	.LBB92:
 270              	.LBI92:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 271              		.loc 2 566 63 view .LVU80
 272              	.LBB93:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 273              		.loc 2 568 1 view .LVU81
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 274              		.loc 2 570 5 view .LVU82
 275              	.LBB94:
 276              	.LBI94:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 277              		.loc 2 533 63 view .LVU83
 278              	.LBB95:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 279              		.loc 2 535 1 view .LVU84
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 280              		.loc 2 539 5 view .LVU85
 281              		.syntax unified
 282              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 283 0080 EFF31083 		MRS  r3, PRIMASK 
ARM GAS  /tmp/ccu0Aahs.s 			page 20


 284              	@ 0 "" 2
 285              	.LVL18:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 286              		.loc 2 541 5 view .LVU86
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 287              		.loc 2 541 5 is_stmt 0 view .LVU87
 288              		.thumb
 289              		.syntax unified
 290              	.LBE95:
 291              	.LBE94:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 292              		.loc 2 575 5 is_stmt 1 view .LVU88
 293              		.syntax unified
 294              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 295 0084 72B6     		CPSID i
 296              	@ 0 "" 2
 297              		.loc 2 577 5 view .LVU89
 298              	.LVL19:
 299              		.thumb
 300              		.syntax unified
 301              	.L8:
 302              		.loc 2 577 5 is_stmt 0 view .LVU90
 303              	.LBE93:
 304              	.LBE92:
 193:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 194:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         }
 195:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         else
 196:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         {
 197:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 198:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Change the state to terminated.  */
 199:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_state =    TX_TERMINATED;
 200:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 201:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Thread state change.  */
 202:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)
 203:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 204:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Set the suspending flag.  This prevents the thread from being
 205:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                resumed before the cleanup routine is executed.  */
 206:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_suspending =  TX_TRUE;
 207:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 208:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Pickup the cleanup routine address.  */
 209:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 210:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 211:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 212:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 213:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Pickup the suspension sequence number that is used later to verify that the
 214:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                cleanup is still necessary.  */
 215:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 216:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 217:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 218:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* When not interruptable is selected, the suspension sequence is not used - just set t
 219:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             suspension_sequence =  ((ULONG) 0);
 220:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 221:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 222:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 223:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 224:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Restore interrupts.  */
 225:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_RESTORE
ARM GAS  /tmp/ccu0Aahs.s 			page 21


 226:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 227:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 228:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Call any cleanup routines.  */
 229:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (suspend_cleanup != TX_NULL)
 230:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 231:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 232:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, there is a function to call.  */
 233:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (suspend_cleanup)(thread_ptr, suspension_sequence);
 234:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 235:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 236:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 237:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 238:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable interrupts.  */
 239:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_DISABLE
 240:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 241:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 242:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Clear the suspending flag.  */
 243:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             thread_ptr -> tx_thread_suspending =  TX_FALSE;
 244:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 245:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 246:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 247:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Restore interrupts.  */
 248:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_RESTORE
 249:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 250:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 251:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Perform any additional activities for tool or user purpose.  */
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 253:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 254:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_DISABLE_NOTIFY_CALLBACKS
 255:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 256:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Determine if an application callback routine is specified.  */
 257:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             if (entry_exit_notify != TX_NULL)
 258:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 259:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 260:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 /* Yes, notify application that this thread has exited!  */
 261:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                 (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
 262:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 263:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 264:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 265:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 266:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 267:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Disable interrupts.  */
 268:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             TX_DISABLE
 269:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 270:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         }
 271:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 272:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 273:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 274:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 275:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 305              		.loc 1 275 9 is_stmt 1 view .LVU91
 306              	.LBB96:
 307              	.LBI96:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 308              		.loc 2 556 55 view .LVU92
 309              	.LBB97:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccu0Aahs.s 			page 22


 310              		.loc 2 562 5 view .LVU93
 311              		.syntax unified
 312              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 313 0086 83F31088 		MSR  PRIMASK,r3
 314              	@ 0 "" 2
 315              	.LVL20:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 316              		.loc 2 562 5 is_stmt 0 view .LVU94
 317              		.thumb
 318              		.syntax unified
 319              	.LBE97:
 320              	.LBE96:
 276:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 277:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 278:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Determine if the application is using mutexes.  */
 279:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         if (_tx_thread_mutex_release != TX_NULL)
 321              		.loc 1 279 9 is_stmt 1 view .LVU95
 322              		.loc 1 279 38 is_stmt 0 view .LVU96
 323 008a 304B     		ldr	r3, .L17+12
 324              	.LVL21:
 325              		.loc 1 279 38 view .LVU97
 326 008c 1B68     		ldr	r3, [r3]
 327              		.loc 1 279 12 view .LVU98
 328 008e 0BB1     		cbz	r3, .L12
 280:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         {
 281:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 282:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             /* Yes, call the mutex release function via a function pointer that
 283:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****                is setup during initialization.  */
 284:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             (_tx_thread_mutex_release)(thread_ptr);
 329              		.loc 1 284 13 is_stmt 1 view .LVU99
 330 0090 2046     		mov	r0, r4
 331 0092 9847     		blx	r3
 332              	.LVL22:
 333              	.L12:
 285:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         }
 286:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 287:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #ifndef TX_NOT_INTERRUPTABLE
 288:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 289:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Disable interrupts.  */
 290:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_DISABLE
 334              		.loc 1 290 9 view .LVU100
 335              	.LBB98:
 336              	.LBI98:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 337              		.loc 2 566 63 view .LVU101
 338              	.LBB99:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 339              		.loc 2 568 1 view .LVU102
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 340              		.loc 2 570 5 view .LVU103
 341              	.LBB100:
 342              	.LBI100:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 343              		.loc 2 533 63 view .LVU104
 344              	.LBB101:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 345              		.loc 2 535 1 view .LVU105
ARM GAS  /tmp/ccu0Aahs.s 			page 23


 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 346              		.loc 2 539 5 view .LVU106
 347              		.syntax unified
 348              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 349 0094 EFF31081 		MRS  r1, PRIMASK 
 350              	@ 0 "" 2
 351              	.LVL23:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 352              		.loc 2 541 5 view .LVU107
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 353              		.loc 2 541 5 is_stmt 0 view .LVU108
 354              		.thumb
 355              		.syntax unified
 356              	.LBE101:
 357              	.LBE100:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 358              		.loc 2 575 5 is_stmt 1 view .LVU109
 359              		.syntax unified
 360              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 361 0098 72B6     		CPSID i
 362              	@ 0 "" 2
 363              		.loc 2 577 5 view .LVU110
 364              	.LVL24:
 365              		.loc 2 577 5 is_stmt 0 view .LVU111
 366              		.thumb
 367              		.syntax unified
 368              	.LBE99:
 369              	.LBE98:
 291:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 292:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 293:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Enable preemption.  */
 294:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         _tx_thread_preempt_disable--;
 370              		.loc 1 294 9 is_stmt 1 view .LVU112
 371              		.loc 1 294 35 is_stmt 0 view .LVU113
 372 009a 294A     		ldr	r2, .L17
 373 009c 1368     		ldr	r3, [r2]
 374 009e 013B     		subs	r3, r3, #1
 375 00a0 1360     		str	r3, [r2]
 295:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 296:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 297:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 376              		.loc 1 297 9 is_stmt 1 view .LVU114
 377              	.LVL25:
 378              	.LBB102:
 379              	.LBI102:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 380              		.loc 2 556 55 view .LVU115
 381              	.LBB103:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 382              		.loc 2 562 5 view .LVU116
 383              		.syntax unified
 384              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 385 00a2 81F31088 		MSR  PRIMASK,r1
 386              	@ 0 "" 2
 387              	.LVL26:
 388              		.thumb
 389              		.syntax unified
ARM GAS  /tmp/ccu0Aahs.s 			page 24


 390              	.L3:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 391              		.loc 2 562 5 is_stmt 0 view .LVU117
 392              	.LBE103:
 393              	.LBE102:
 298:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 299:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     else
 300:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     {
 301:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 302:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         /* Restore interrupts.  */
 303:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****         TX_RESTORE
 304:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 305:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 306:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Check for preemption.  */
 307:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     _tx_thread_system_preempt_check();
 394              		.loc 1 307 5 is_stmt 1 view .LVU118
 395 00a6 FFF7FEFF 		bl	_tx_thread_system_preempt_check
 396              	.LVL27:
 308:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 309:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     /* Return completion status.  */
 310:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     return(status);
 397              		.loc 1 310 5 view .LVU119
 311:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** }
 398              		.loc 1 311 1 is_stmt 0 view .LVU120
 399 00aa 0020     		movs	r0, #0
 400 00ac 38BD     		pop	{r3, r4, r5, pc}
 401              	.LVL28:
 402              	.L14:
 113:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 403              		.loc 1 113 9 is_stmt 1 view .LVU121
 404              	.LBB104:
 405              	.LBI104:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 406              		.loc 2 556 55 view .LVU122
 407              	.LBB105:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 408              		.loc 2 562 5 view .LVU123
 409              		.syntax unified
 410              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 411 00ae 85F31088 		MSR  PRIMASK,r5
 412              	@ 0 "" 2
 413              	.LVL29:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 414              		.loc 2 562 5 is_stmt 0 view .LVU124
 415              		.thumb
 416              		.syntax unified
 417              	.LBE105:
 418              	.LBE104:
 116:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 419              		.loc 1 116 9 is_stmt 1 view .LVU125
 116:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 420              		.loc 1 116 9 is_stmt 0 view .LVU126
 421 00b2 F8E7     		b	.L3
 422              	.LVL30:
 423              	.L15:
 424              	.LBB106:
 425              	.LBB87:
ARM GAS  /tmp/ccu0Aahs.s 			page 25


 175:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 426              		.loc 1 175 13 is_stmt 1 discriminator 3 view .LVU127
 175:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 427              		.loc 1 175 13 discriminator 3 view .LVU128
 428              	.LBB88:
 429              	.LBI88:
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 430              		.loc 2 299 56 view .LVU129
 431              	.LBB89:
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 432              		.loc 2 301 1 view .LVU130
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 433              		.loc 2 303 5 view .LVU131
 434              		.syntax unified
 435              	@ 303 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 436 00b4 EFF31483 		 MRS  r3,CONTROL 
 437              	@ 0 "" 2
 438              	.LVL31:
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 439              		.loc 2 304 5 view .LVU132
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 440              		.loc 2 304 5 is_stmt 0 view .LVU133
 441              		.thumb
 442              		.syntax unified
 443              	.LBE89:
 444              	.LBE88:
 175:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 445              		.loc 1 175 13 is_stmt 1 discriminator 1 view .LVU134
 446 00b8 23F00403 		bic	r3, r3, #4
 447              	.LVL32:
 175:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 448              		.loc 1 175 13 discriminator 1 view .LVU135
 449              	.LBB90:
 450              	.LBI90:
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 451              		.loc 2 307 55 view .LVU136
 452              	.LBB91:
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 453              		.loc 2 309 5 view .LVU137
 454              		.syntax unified
 455              	@ 309 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 456 00bc 83F31488 		 MSR  CONTROL,r3
 457              	@ 0 "" 2
 458              	.LVL33:
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 459              		.loc 2 310 1 is_stmt 0 view .LVU138
 460              		.thumb
 461              		.syntax unified
 462 00c0 DBE7     		b	.L7
 463              	.LVL34:
 464              	.L5:
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 465              		.loc 2 310 1 view .LVU139
 466              	.LBE91:
 467              	.LBE90:
 468              	.LBE87:
 469              	.LBE106:
ARM GAS  /tmp/ccu0Aahs.s 			page 26


 199:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 470              		.loc 1 199 13 is_stmt 1 view .LVU140
 199:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 471              		.loc 1 199 43 is_stmt 0 view .LVU141
 472 00c2 0223     		movs	r3, #2
 473 00c4 2363     		str	r3, [r4, #48]
 206:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 474              		.loc 1 206 13 is_stmt 1 view .LVU142
 206:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 475              		.loc 1 206 48 is_stmt 0 view .LVU143
 476 00c6 0123     		movs	r3, #1
 477 00c8 A363     		str	r3, [r4, #56]
 209:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 478              		.loc 1 209 13 is_stmt 1 view .LVU144
 209:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 479              		.loc 1 209 29 is_stmt 0 view .LVU145
 480 00ca A36E     		ldr	r3, [r4, #104]
 481              	.LVL35:
 215:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 482              		.loc 1 215 13 is_stmt 1 view .LVU146
 215:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #else
 483              		.loc 1 215 33 is_stmt 0 view .LVU147
 484 00cc D4F8AC10 		ldr	r1, [r4, #172]
 485              	.LVL36:
 225:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 486              		.loc 1 225 13 is_stmt 1 view .LVU148
 487              	.LBB107:
 488              	.LBI107:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 489              		.loc 2 556 55 view .LVU149
 490              	.LBB108:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 491              		.loc 2 562 5 view .LVU150
 492              		.syntax unified
 493              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 494 00d0 85F31088 		MSR  PRIMASK,r5
 495              	@ 0 "" 2
 496              	.LVL37:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 497              		.loc 2 562 5 is_stmt 0 view .LVU151
 498              		.thumb
 499              		.syntax unified
 500              	.LBE108:
 501              	.LBE107:
 229:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 502              		.loc 1 229 13 is_stmt 1 view .LVU152
 229:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             {
 503              		.loc 1 229 16 is_stmt 0 view .LVU153
 504 00d4 0BB1     		cbz	r3, .L9
 233:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****             }
 505              		.loc 1 233 17 is_stmt 1 view .LVU154
 506 00d6 2046     		mov	r0, r4
 507 00d8 9847     		blx	r3
 508              	.LVL38:
 509              	.L9:
 239:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 510              		.loc 1 239 13 view .LVU155
ARM GAS  /tmp/ccu0Aahs.s 			page 27


 511              	.LBB109:
 512              	.LBI109:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 513              		.loc 2 566 63 view .LVU156
 514              	.LBB110:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 515              		.loc 2 568 1 view .LVU157
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 516              		.loc 2 570 5 view .LVU158
 517              	.LBB111:
 518              	.LBI111:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 519              		.loc 2 533 63 view .LVU159
 520              	.LBB112:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 521              		.loc 2 535 1 view .LVU160
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 522              		.loc 2 539 5 view .LVU161
 523              		.syntax unified
 524              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 525 00da EFF31083 		MRS  r3, PRIMASK 
 526              	@ 0 "" 2
 527              	.LVL39:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 528              		.loc 2 541 5 view .LVU162
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 529              		.loc 2 541 5 is_stmt 0 view .LVU163
 530              		.thumb
 531              		.syntax unified
 532              	.LBE112:
 533              	.LBE111:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 534              		.loc 2 575 5 is_stmt 1 view .LVU164
 535              		.syntax unified
 536              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 537 00de 72B6     		CPSID i
 538              	@ 0 "" 2
 539              		.loc 2 577 5 view .LVU165
 540              	.LVL40:
 541              		.loc 2 577 5 is_stmt 0 view .LVU166
 542              		.thumb
 543              		.syntax unified
 544              	.LBE110:
 545              	.LBE109:
 243:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 546              		.loc 1 243 13 is_stmt 1 view .LVU167
 243:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 547              		.loc 1 243 48 is_stmt 0 view .LVU168
 548 00e0 0022     		movs	r2, #0
 549 00e2 A263     		str	r2, [r4, #56]
 248:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 550              		.loc 1 248 13 is_stmt 1 view .LVU169
 551              	.LVL41:
 552              	.LBB113:
 553              	.LBI113:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 554              		.loc 2 556 55 view .LVU170
ARM GAS  /tmp/ccu0Aahs.s 			page 28


 555              	.LBB114:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 556              		.loc 2 562 5 view .LVU171
 557              		.syntax unified
 558              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 559 00e4 83F31088 		MSR  PRIMASK,r3
 560              	@ 0 "" 2
 561              	.LVL42:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 562              		.loc 2 562 5 is_stmt 0 view .LVU172
 563              		.thumb
 564              		.syntax unified
 565              	.LBE114:
 566              	.LBE113:
 567              	.LBB115:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 568              		.loc 1 252 13 is_stmt 1 view .LVU173
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 569              		.loc 1 252 13 view .LVU174
 570              	.LBB116:
 571              	.LBI116:
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 572              		.loc 2 474 63 view .LVU175
 573              	.LBB117:
 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 574              		.loc 2 476 1 view .LVU176
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 575              		.loc 2 477 5 view .LVU177
 576              		.syntax unified
 577              	@ 477 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 578 00e8 EFF30582 		 MRS  r2,IPSR 
 579              	@ 0 "" 2
 580              	.LVL43:
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 581              		.loc 2 478 5 view .LVU178
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 582              		.loc 2 478 5 is_stmt 0 view .LVU179
 583              		.thumb
 584              		.syntax unified
 585              	.LBE117:
 586              	.LBE116:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 587              		.loc 1 252 13 discriminator 1 view .LVU180
 588 00ec 154B     		ldr	r3, .L17+4
 589              	.LVL44:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 590              		.loc 1 252 13 discriminator 1 view .LVU181
 591 00ee 1B68     		ldr	r3, [r3]
 592              	.LVL45:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 593              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU182
 594 00f0 1343     		orrs	r3, r3, r2
 595              	.LVL46:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 596              		.loc 1 252 13 is_stmt 0 discriminator 1 view .LVU183
 597 00f2 03D1     		bne	.L10
 598 00f4 144B     		ldr	r3, .L17+8
ARM GAS  /tmp/ccu0Aahs.s 			page 29


 599 00f6 1B68     		ldr	r3, [r3]
 600 00f8 A342     		cmp	r3, r4
 601 00fa 17D0     		beq	.L16
 602              	.L10:
 603              	.LBB118:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 604              		.loc 1 252 13 is_stmt 1 discriminator 4 view .LVU184
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 605              		.loc 1 252 13 discriminator 4 view .LVU185
 606 00fc 4FF0E023 		mov	r3, #-536813568
 607 0100 D3F8343F 		ldr	r3, [r3, #3892]
 608              	.LVL47:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 609              		.loc 1 252 13 discriminator 4 view .LVU186
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 610              		.loc 1 252 13 discriminator 4 view .LVU187
 611 0104 13F0010F 		tst	r3, #1
 612 0108 0CD0     		beq	.L11
 613              	.LBB119:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 614              		.loc 1 252 13 discriminator 5 view .LVU188
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 615              		.loc 1 252 13 discriminator 5 view .LVU189
 616              	.LBB120:
 617              	.LBI120:
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 618              		.loc 2 299 56 view .LVU190
 619              	.LBB121:
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 620              		.loc 2 301 1 view .LVU191
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 621              		.loc 2 303 5 view .LVU192
 622              		.syntax unified
 623              	@ 303 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 624 010a EFF31483 		 MRS  r3,CONTROL 
 625              	@ 0 "" 2
 626              	.LVL48:
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 627              		.loc 2 304 5 view .LVU193
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 628              		.loc 2 304 5 is_stmt 0 view .LVU194
 629              		.thumb
 630              		.syntax unified
 631              	.LBE121:
 632              	.LBE120:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 633              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU195
 634 010e 03F00403 		and	r3, r3, #4
 635              	.LVL49:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 636              		.loc 1 252 13 discriminator 1 view .LVU196
 637              		.syntax unified
 638              	@ 252 "./Middlewares/ST/threadx/common/src/tx_thread_terminate.c" 1
 639 0112 B0EE400A 		VMOV.F32 s0, s0
 640              	@ 0 "" 2
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 641              		.loc 1 252 13 discriminator 1 view .LVU197
ARM GAS  /tmp/ccu0Aahs.s 			page 30


 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 642              		.loc 1 252 13 discriminator 1 view .LVU198
 643              		.thumb
 644              		.syntax unified
 645 0116 2BB9     		cbnz	r3, .L11
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 646              		.loc 1 252 13 discriminator 6 view .LVU199
 647              	.LBB122:
 648              	.LBI122:
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 649              		.loc 2 299 56 view .LVU200
 650              	.LBB123:
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 651              		.loc 2 301 1 view .LVU201
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 652              		.loc 2 303 5 view .LVU202
 653              		.syntax unified
 654              	@ 303 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 655 0118 EFF31483 		 MRS  r3,CONTROL 
 656              	@ 0 "" 2
 657              	.LVL50:
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 658              		.loc 2 304 5 view .LVU203
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 659              		.loc 2 304 5 is_stmt 0 view .LVU204
 660              		.thumb
 661              		.syntax unified
 662              	.LBE123:
 663              	.LBE122:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 664              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU205
 665 011c 23F00403 		bic	r3, r3, #4
 666              	.LVL51:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 667              		.loc 1 252 13 discriminator 1 view .LVU206
 668              	.LBB124:
 669              	.LBI124:
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 670              		.loc 2 307 55 view .LVU207
 671              	.LBB125:
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 672              		.loc 2 309 5 view .LVU208
 673              		.syntax unified
 674              	@ 309 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 675 0120 83F31488 		 MSR  CONTROL,r3
 676              	@ 0 "" 2
 677              	.LVL52:
 678              		.thumb
 679              		.syntax unified
 680              	.L11:
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 681              		.loc 2 309 5 is_stmt 0 view .LVU209
 682              	.LBE125:
 683              	.LBE124:
 684              	.LBE119:
 685              	.LBE118:
 686              	.LBE115:
ARM GAS  /tmp/ccu0Aahs.s 			page 31


 268:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** #endif
 687              		.loc 1 268 13 is_stmt 1 view .LVU210
 688              	.LBB131:
 689              	.LBI131:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 690              		.loc 2 566 63 view .LVU211
 691              	.LBB132:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 692              		.loc 2 568 1 view .LVU212
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 693              		.loc 2 570 5 view .LVU213
 694              	.LBB133:
 695              	.LBI133:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 696              		.loc 2 533 63 view .LVU214
 697              	.LBB134:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 698              		.loc 2 535 1 view .LVU215
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 699              		.loc 2 539 5 view .LVU216
 700              		.syntax unified
 701              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 702 0124 EFF31083 		MRS  r3, PRIMASK 
 703              	@ 0 "" 2
 704              	.LVL53:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 705              		.loc 2 541 5 view .LVU217
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 706              		.loc 2 541 5 is_stmt 0 view .LVU218
 707              		.thumb
 708              		.syntax unified
 709              	.LBE134:
 710              	.LBE133:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 711              		.loc 2 575 5 is_stmt 1 view .LVU219
 712              		.syntax unified
 713              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 714 0128 72B6     		CPSID i
 715              	@ 0 "" 2
 716              		.loc 2 577 5 view .LVU220
 717              	.LVL54:
 718              		.loc 2 577 5 is_stmt 0 view .LVU221
 719              		.thumb
 720              		.syntax unified
 721 012a ACE7     		b	.L8
 722              	.LVL55:
 723              	.L16:
 724              		.loc 2 577 5 view .LVU222
 725              	.LBE132:
 726              	.LBE131:
 727              	.LBB135:
 728              	.LBB126:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 729              		.loc 1 252 13 is_stmt 1 discriminator 3 view .LVU223
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 730              		.loc 1 252 13 discriminator 3 view .LVU224
 731              	.LBB127:
ARM GAS  /tmp/ccu0Aahs.s 			page 32


 732              	.LBI127:
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 733              		.loc 2 299 56 view .LVU225
 734              	.LBB128:
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 735              		.loc 2 301 1 view .LVU226
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 736              		.loc 2 303 5 view .LVU227
 737              		.syntax unified
 738              	@ 303 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 739 012c EFF31483 		 MRS  r3,CONTROL 
 740              	@ 0 "" 2
 741              	.LVL56:
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 742              		.loc 2 304 5 view .LVU228
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 743              		.loc 2 304 5 is_stmt 0 view .LVU229
 744              		.thumb
 745              		.syntax unified
 746              	.LBE128:
 747              	.LBE127:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 748              		.loc 1 252 13 is_stmt 1 discriminator 1 view .LVU230
 749 0130 23F00403 		bic	r3, r3, #4
 750              	.LVL57:
 252:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c **** 
 751              		.loc 1 252 13 discriminator 1 view .LVU231
 752              	.LBB129:
 753              	.LBI129:
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 754              		.loc 2 307 55 view .LVU232
 755              	.LBB130:
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 756              		.loc 2 309 5 view .LVU233
 757              		.syntax unified
 758              	@ 309 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 759 0134 83F31488 		 MSR  CONTROL,r3
 760              	@ 0 "" 2
 761              	.LVL58:
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 762              		.loc 2 310 1 is_stmt 0 view .LVU234
 763              		.thumb
 764              		.syntax unified
 765 0138 F4E7     		b	.L11
 766              	.LVL59:
 767              	.L4:
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 768              		.loc 2 310 1 view .LVU235
 769              	.LBE130:
 770              	.LBE129:
 771              	.LBE126:
 772              	.LBE135:
 303:./Middlewares/ST/threadx/common/src/tx_thread_terminate.c ****     }
 773              		.loc 1 303 9 is_stmt 1 view .LVU236
 774              	.LBB136:
 775              	.LBI136:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
ARM GAS  /tmp/ccu0Aahs.s 			page 33


 776              		.loc 2 556 55 view .LVU237
 777              	.LBB137:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 778              		.loc 2 562 5 view .LVU238
 779              		.syntax unified
 780              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 781 013a 85F31088 		MSR  PRIMASK,r5
 782              	@ 0 "" 2
 783              	.LVL60:
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 784              		.loc 2 564 1 is_stmt 0 view .LVU239
 785              		.thumb
 786              		.syntax unified
 787 013e B2E7     		b	.L3
 788              	.L18:
 789              		.align	2
 790              	.L17:
 791 0140 00000000 		.word	_tx_thread_preempt_disable
 792 0144 00000000 		.word	_tx_thread_system_state
 793 0148 00000000 		.word	_tx_thread_current_ptr
 794 014c 00000000 		.word	_tx_thread_mutex_release
 795              	.LBE137:
 796              	.LBE136:
 797              		.cfi_endproc
 798              	.LFE8:
 800              		.text
 801              	.Letext0:
 802              		.file 3 "./Middlewares/ST/threadx/common/inc/tx_api.h"
 803              		.file 4 "./Middlewares/ST/threadx/common/inc/tx_thread.h"
 804              		.file 5 "./Middlewares/ST/threadx/common/inc/tx_timer.h"
ARM GAS  /tmp/ccu0Aahs.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 tx_thread_terminate.c
     /tmp/ccu0Aahs.s:21     .text._tx_thread_terminate:00000000 $t
     /tmp/ccu0Aahs.s:27     .text._tx_thread_terminate:00000000 _tx_thread_terminate
     /tmp/ccu0Aahs.s:791    .text._tx_thread_terminate:00000140 $d

UNDEFINED SYMBOLS
_tx_timer_system_deactivate
_tx_thread_system_suspend
_tx_thread_system_preempt_check
_tx_thread_preempt_disable
_tx_thread_system_state
_tx_thread_current_ptr
_tx_thread_mutex_release
