Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mips.v" in library work
Compiling verilog include file "cpu.v"
Compiling verilog include file "IFU.v"
Compiling verilog include file "Reg_PC.v"
WARNING:HDLCompilers:301 - "Reg_PC.v" line 37 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "Reg_PC.v" line 41 Too many digits specified in hex constant
Compiling verilog include file "InstructionMemory.v"
Module <Reg_PC> compiled
Module <InstructionMemory> compiled
Compiling verilog include file "Reg_IF_to_D.v"
Module <IFU> compiled
Compiling verilog include file "Level_Decode.v"
Compiling verilog include file "GRF.v"
Module <Reg_IF_to_D> compiled
Compiling verilog include file "EXT.v"
Module <GRF> compiled
WARNING:HDLCompilers:301 - "EXT.v" line 32 Too many digits specified in hex constant
Compiling verilog include file "CMP.v"
Module <EXT> compiled
Module <CMP> compiled
Compiling verilog include file "Reg_D_to_E.v"
Module <Level_Decode> compiled
Compiling verilog include file "Level_Execute.v"
Compiling verilog include file "ALU.v"
Module <Reg_D_to_E> compiled
Compiling verilog include file "mult_and_div.v"
Module <ALU> compiled
Module <mult_and_div> compiled
Compiling verilog include file "Reg_E_to_M.v"
Module <Level_Execute> compiled
Compiling verilog include file "Level_Memory.v"
Compiling verilog include file "DataMemory.v"
Module <Reg_E_to_M> compiled
WARNING:HDLCompilers:301 - "DataMemory.v" line 94 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "DataMemory.v" line 107 Too many digits specified in hex constant
Module <DataMemory> compiled
ERROR:HDLCompilers:27 - "Level_Memory.v" line 44 Illegal redeclaration of 'WriteData'
ERROR:HDLCompilers:28 - "Level_Memory.v" line 51 'judge_timer' has not been declared
Compiling verilog include file "Reg_M_to_W.v"
Module <Level_Memory> compiled
Compiling verilog include file "Level_WriteBack.v"
Module <Reg_M_to_W> compiled
Compiling verilog include file "Hizzard.v"
Module <Level_WriteBack> compiled
Compiling verilog include file "CP0.v"
Module <Hizzard> compiled
Module <CP0> compiled
ERROR:HDLCompilers:27 - "cpu.v" line 43 Illegal redeclaration of 'Instruction_M'
ERROR:HDLCompilers:27 - "cpu.v" line 45 Illegal redeclaration of 'MemAddr_M'
ERROR:HDLCompilers:27 - "cpu.v" line 59 Illegal redeclaration of 'IRQ_E_and_M'
Compiling verilog include file "timer1.v"
Module <cpu> compiled
Compiling verilog include file "timer2.v"
Module <timer1> compiled
Compiling verilog include file "bridge.v"
Module <timer2> compiled
Module <bridge> compiled
Module <mips> compiled
Analysis of file <"mips.prj"> failed.
--> 

Total memory usage is 4502856 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

