
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104079                       # Number of seconds simulated
sim_ticks                                104079209727                       # Number of ticks simulated
final_tick                               631854586272                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173711                       # Simulator instruction rate (inst/s)
host_op_rate                                   218104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2040550                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338188                       # Number of bytes of host memory used
host_seconds                                 51005.48                       # Real time elapsed on the host
sim_insts                                  8860196607                       # Number of instructions simulated
sim_ops                                   11124515871                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1157888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2769280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1700224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1684096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       955648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       934656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       936832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1179264                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11357952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5444224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5444224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9046                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21635                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13283                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13157                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7466                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7319                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9213                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 88734                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42533                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42533                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11125065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26607427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16335866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16180907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9181930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8980237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9001144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11330447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109127962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47963                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47963                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45504                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             384938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52308468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52308468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52308468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11125065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26607427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16335866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16180907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9181930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8980237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9001144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11330447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161436429                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20647790                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16893885                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024955                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8683456                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142073                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136450                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92358                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199146640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115395600                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20647790                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10278523                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24107045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5502743                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4168019                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12184534                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2026616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230873249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206766204     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1129319      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1788312      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421364      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2488236      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2105975      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1176556      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1752060      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245223      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230873249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082727                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462340                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197126286                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6205461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24064441                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25885                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451171                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398859                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141631773                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1968                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451171                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197665680                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1324850                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3645663                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23557960                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1227920                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141581477                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167662                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       535348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197576618                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658620398                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658620398                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545501                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26031094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35458                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18591                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3672414                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13269137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7184387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84746                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1682665                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141414385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134420674                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18370                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15447255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36803899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1573                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230873249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173982201     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23399044     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11858684      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8935043      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7017285      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2835663      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1789686      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931582      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124061      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230873249                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25167     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81850     36.64%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116397     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113056676     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001426      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12184425      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161285      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134420674                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538565                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223414                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499956380                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156897763                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134644088                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271554                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2124857                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94785                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451171                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1048171                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119000                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141450111                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        44587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13269137                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7184387                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18596                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        100563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          544                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2313767                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132553466                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11463048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867207                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18624043                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18843241                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160995                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.531084                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392653                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392428                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75999369                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204780110                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530439                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371127                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048942                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18401194                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34007                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2050460                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227422078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541060                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176961428     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25002965     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9453750      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4501976      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3792164      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2177810      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1910068      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       860901      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2761016      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227422078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048942                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233882                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144280                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743910                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865555                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2761016                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366110509                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286351503                       # The number of ROB writes
system.switch_cpus0.timesIdled                3020191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18717183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.495904                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.495904                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400656                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400656                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596605924                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430754                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131283084                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33976                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19514245                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17607811                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1023571                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7278746                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6972599                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1078485                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45213                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    206768946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122818239                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19514245                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8051084                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24281995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3213814                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4464724                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11869921                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1028986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237680396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.935161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       213398401     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          865684      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1772298      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          739224      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4037961      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3588732      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          692817      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1459133      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11126146      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237680396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078185                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492079                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205673692                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5572811                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24191992                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77668                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2164228                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1713730                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          503                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144035375                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2763                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2164228                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205878910                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3872863                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1050575                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24074659                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       639154                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143960512                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271524                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       233019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2302                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    169018026                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    678105121                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    678105121                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149985381                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19032607                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16689                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8414                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1620203                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     33974638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17185481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       156434                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       835218                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143675566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16743                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138174696                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70467                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11030859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26436502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237680396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.379097                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    188641560     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14635429      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12062056      5.07%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5216501      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6608001      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6412550      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3638471      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       286552      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179276      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237680396                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         349777     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2732342     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        79126      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86678290     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1207743      0.87%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8274      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33132077     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17148312     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138174696                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553606                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3161245                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022879                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517261498                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154726669                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136996112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141335941                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       248296                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1303511                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          554                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3506                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102702                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12235                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2164228                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3520486                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       177071                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143692396                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     33974638                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17185481                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8415                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        120797                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3506                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       594286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       607228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1201514                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137204596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     33019526                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       970098                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50166462                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17978459                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17146936                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549719                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137000553                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136996112                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73986917                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145774672                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548884                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507543                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    111327235                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130827810                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12878514                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16682                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1046019                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235516168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188108880     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17274778      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8114491      3.45%     90.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8026370      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2183931      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9347616      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       700226      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       509228      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1250648      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235516168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    111327235                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130827810                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              49753906                       # Number of memory references committed
system.switch_cpus1.commit.loads             32671127                       # Number of loads committed
system.switch_cpus1.commit.membars               8328                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17276455                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116337418                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1267218                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1250648                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377971506                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289577107                       # The number of ROB writes
system.switch_cpus1.timesIdled                4540717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               11910036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          111327235                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130827810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    111327235                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.241953                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.241953                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.446040                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.446040                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678302528                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      159087526                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171516550                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16656                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20423191                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16745525                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2001058                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8449926                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7976257                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2095672                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89632                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    194944525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116100366                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20423191                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10071929                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25541767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5686096                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5809091                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12010061                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1985732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229949406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204407639     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2770371      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3207485      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1760129      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2021732      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1116334      0.49%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          753491      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1977087      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11935138      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229949406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081827                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465164                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       193360589                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7423007                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25327937                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       202511                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3635361                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3317734                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18662                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141748576                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        92437                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3635361                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       193670639                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2733051                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3822319                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25233090                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       854937                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141661648                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          225                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        218304                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       399162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    196874096                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    659610353                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    659610353                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168088283                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28785809                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37119                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20725                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2283438                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13531665                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7370713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       194524                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1634909                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141452984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37199                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133676183                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       188111                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17698497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40914857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229949406                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581329                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270734                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173635400     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22640976      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12173048      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8426913      3.66%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7365225      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3767599      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       913375      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       585733      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       441137      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229949406                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35559     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125557     43.19%     55.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       129592     44.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111887975     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2090127      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16370      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12364135      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7317576      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133676183                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535582                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             290708                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    497780591                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159189946                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131448021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133966891                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       336947                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2393787                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          852                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       164213                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8183                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3635361                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2242915                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       145564                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141490302                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        55897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13531665                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7370713                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20707                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1267                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1158755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1124739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2283494                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131698220                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11608155                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1977963                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18924028                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18427328                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7315873                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527657                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131450153                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131448021                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78123317                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204648765                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526655                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381743                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98706635                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121101093                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20390381                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33015                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2012606                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226314045                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354312                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176848139     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22938755     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9612506      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5775498      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3998675      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2582127      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1341135      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1078993      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2138217      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226314045                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98706635                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121101093                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18344378                       # Number of memory references committed
system.switch_cpus2.commit.loads             11137878                       # Number of loads committed
system.switch_cpus2.commit.membars              16472                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17331666                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109177497                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2463813                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2138217                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           365666639                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          286618379                       # The number of ROB writes
system.switch_cpus2.timesIdled                2986878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19641026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98706635                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121101093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98706635                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.528608                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.528608                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395474                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395474                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       594074321                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182434018                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132275696                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32984                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               249590429                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20425621                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16745649                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1999228                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8422026                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7976118                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2097227                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89997                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    194985863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116147592                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20425621                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10073345                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25542682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5681065                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5808656                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12011801                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1984458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    229987955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204445273     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2770955      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3201827      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1759481      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2021578      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1114419      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          757830      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1981487      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11935105      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    229987955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081837                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465353                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193399287                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7424815                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25329557                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       202227                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3632068                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3319813                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18688                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141782969                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        92649                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3632068                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193709139                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2680709                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3877640                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25234513                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       853877                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141699624                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        216314                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399335                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    196938888                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    659799652                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    659799652                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168172220                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28766668                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37051                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20640                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2280092                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13518225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7374679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       193909                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1637711                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141493697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133719864                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       186498                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17682764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40874801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4083                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    229987955                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581421                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173655379     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22650430      9.85%     85.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12175245      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8430234      3.67%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7366068      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3768658      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       914199      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       586450      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       441292      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    229987955                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35415     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        123654     42.85%     55.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129535     44.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111924540     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2092459      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16378      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12364335      9.25%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7322152      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133719864                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535757                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             288604                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    497902785                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159214838                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131500466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134008468                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       337180                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2374773                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          796                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1265                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       164582                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8187                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3632068                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2190844                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       144040                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141530934                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56894                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13518225                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7374679                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20616                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1265                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1158161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123108                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2281269                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131748128                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11610350                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1971736                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18930917                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18433520                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7320567                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527857                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131502558                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131500466                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78151748                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204696752                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526865                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381793                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98755906                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121161571                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20370531                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2010814                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226355887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354466                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176866436     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22947102     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9616625      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5782843      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3997684      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2587012      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1339563      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1079460      0.48%     99.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2139162      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226355887                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98755906                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121161571                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18353549                       # Number of memory references committed
system.switch_cpus3.commit.loads             11143452                       # Number of loads committed
system.switch_cpus3.commit.membars              16480                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17340338                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109232003                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2465042                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2139162                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365748164                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286696348                       # The number of ROB writes
system.switch_cpus3.timesIdled                2985559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19602474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98755906                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121161571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98755906                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.527347                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.527347                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395672                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395672                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594319099                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182506537                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132331039                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33000                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22666401                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18875101                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2063849                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8942662                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8312033                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2441841                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        96499                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197464421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             124368031                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22666401                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10753874                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25932689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5726955                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6183501                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12259947                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1972599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233225080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.030302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207292391     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1589814      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2017086      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3199277      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1332450      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1719818      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2010081      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          915456      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13148707      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233225080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090814                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498288                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       196307848                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7451497                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25809509                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12193                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3644026                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3446281                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          443                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     151988289                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2456                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3644026                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       196505805                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         634022                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6266717                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25623914                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       550590                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     151051173                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         80117                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       383813                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    211029742                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    702495415                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    702495415                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    176775840                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34253896                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37249                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19716                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1937826                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14122498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7393001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        83000                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1672298                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         147500756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        141590783                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       138796                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17765020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36022128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         2013                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233225080                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607099                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327759                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    173210801     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27391206     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11185788      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6264648      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8495918      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2610845      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2573346      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1384140      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       108388      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233225080                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         976078     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        130096     10.56%     89.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       126262     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    119291022     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1936794      1.37%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17532      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12975209      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7370226      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     141590783                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567293                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1232436                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008704                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    517777878                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    165303838                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    137912664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     142823219                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       104958                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2632757                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        91773                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3644026                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         483056                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        61319                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    147538139                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       114400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14122498                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7393001                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19717                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         53615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1229306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1149439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2378745                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    139126830                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12763897                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2463953                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20133663                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19677882                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7369766                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557421                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             137912956                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            137912664                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         82637075                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        221983682                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552556                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372266                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    102844807                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126729077                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20809677                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2081542                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    229581054                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552001                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372379                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    175940698     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     27183421     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9872226      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4918718      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4495574      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1891638      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1867634      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       890400      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2520745      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    229581054                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    102844807                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126729077                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18790965                       # Number of memory references committed
system.switch_cpus4.commit.loads             11489737                       # Number of loads committed
system.switch_cpus4.commit.membars              17642                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18369289                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        114097324                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2616990                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2520745                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           374598348                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          298721560                       # The number of ROB writes
system.switch_cpus4.timesIdled                2994347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16365352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          102844807                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126729077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    102844807                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.426865                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.426865                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412054                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412054                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       626047888                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      192735007                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      140601572                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35334                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus5.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22679946                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18882697                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2063730                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8897201                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8309627                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2442192                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        96564                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197485721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             124438008                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22679946                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10751819                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25940319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5729912                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6146532                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12262449                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1973023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    233220112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207279793     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1591666      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2006390      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3198117      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1337258      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1723113      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2009957      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          919814      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13154004      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    233220112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090869                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498569                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       196330054                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7413100                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25817800                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12057                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3647094                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3452197                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     152077049                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2081                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3647094                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196527405                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         631821                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6231481                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25632807                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       549498                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     151143941                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         79486                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       383484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    211129002                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    702889493                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    702889493                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    176811532                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        34317464                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37261                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19725                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1936237                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14129118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7399331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        83317                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1674098                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         147583662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        141655594                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       140828                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17798303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36106248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         2023                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    233220112                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607390                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328107                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    173188826     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27391481     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11192535      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6264388      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8497357      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2616417      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2577612      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1383274      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       108222      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    233220112                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         976134     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        130843     10.61%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       126298     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    119344768     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1936681      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17535      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12980193      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7376417      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     141655594                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567552                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1233275                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008706                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    517905403                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    165420033                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    137972397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     142888869                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       105127                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2637057                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        96652                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3647094                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         481192                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        61504                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    147621059                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       113442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14129118                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7399331                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19725                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         53923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1226818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1151708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2378526                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139187713                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12767502                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2467881                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20143473                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19687766                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7375971                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557664                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             137972681                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            137972397                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         82654441                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        222032983                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552795                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372262                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    102865488                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    126754621                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20866999                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        35368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2081429                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229573018                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552132                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372553                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    175923894     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27187024     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9874174      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4919368      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4496163      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1892063      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1868018      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       890442      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2521872      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229573018                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    102865488                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     126754621                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18794739                       # Number of memory references committed
system.switch_cpus5.commit.loads             11492060                       # Number of loads committed
system.switch_cpus5.commit.membars              17644                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18373021                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        114120284                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2617513                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2521872                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           374672051                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          298890353                       # The number of ROB writes
system.switch_cpus5.timesIdled                2993588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16370320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          102865488                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            126754621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    102865488                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.426377                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.426377                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412137                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412137                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       626306328                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      192801600                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      140679630                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         35338                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22669737                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18877600                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2063921                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8919634                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8312427                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2442000                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96494                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    197500321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             124388706                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22669737                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10754427                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25936513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5726775                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6145467                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12261714                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1972516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    233226518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       207290005     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1590974      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2013839      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3199308      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1336533      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1720998      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2010377      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          916054      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13148430      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    233226518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090828                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498371                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       196343903                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7413227                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25813532                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12077                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3643772                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3447048                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152008685                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2426                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3643772                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       196541718                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         631738                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6232040                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25627989                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       549255                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     151071463                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         79510                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       383274                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    211050212                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    702582289                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    702582289                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    176791242                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34258964                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37302                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19768                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1934459                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14120519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7394549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        82545                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1672332                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         147512775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        141606445                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       138493                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17760669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36005455                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2070                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    233226518                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607163                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327840                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    173206874     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27393305     11.75%     86.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11187402      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6263939      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8497496      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2609401      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2575525      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1384228      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108348      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    233226518                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         975963     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        130039     10.55%     89.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       126301     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    119303568     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1936537      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17533      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12977214      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7371593      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     141606445                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567355                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1232303                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    517810204                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    165311554                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    137927719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     142838748                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104225                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2629765                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        92692                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3643772                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         481078                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        61475                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    147550218                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       113630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14120519                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7394549                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19769                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1229546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1148382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2377928                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139141901                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12764973                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2464544                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20136126                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19679756                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7371153                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557481                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             137927995                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            137927719                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         82638284                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        221987044                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552616                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372266                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    102853719                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    126740125                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20810703                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2081612                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    229582746                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.552046                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372393                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    175937005     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27185584     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9873554      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4919145      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4496820      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1892870      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1866600      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       890576      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2520592      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    229582746                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    102853719                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     126740125                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18792607                       # Number of memory references committed
system.switch_cpus6.commit.loads             11490750                       # Number of loads committed
system.switch_cpus6.commit.membars              17642                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18370912                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114107242                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2617216                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2520592                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           374612267                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          298745452                       # The number of ROB writes
system.switch_cpus6.timesIdled                2993728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16363914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          102853719                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            126740125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    102853719                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.426654                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.426654                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.412090                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.412090                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       626116325                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      192751333                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      140624429                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               249590432                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20647072                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16894043                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2023717                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8706383                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8143227                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2135522                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92353                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199108778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115387390                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20647072                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10278749                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24105633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5499253                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4172674                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12181231                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2025235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230836378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206730745     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1129661      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1790223      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2418677      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2488919      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2104399      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1177977      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1750463      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11245314      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230836378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082724                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462307                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197086827                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6211644                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24062777                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26203                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3448922                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3397973                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141620910                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1958                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3448922                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197627743                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1326346                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3648739                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23554852                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1229771                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141569242                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167297                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       536531                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197550620                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658567529                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658567529                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171524571                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26026043                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35503                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3676644                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13268464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7182942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84493                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1692175                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141400265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134397838                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18364                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15454447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36836065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1622                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230836378                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582221                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272970                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    173949504     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23401281     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11856496      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8932198      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7019168      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2834785      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1787399      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       932396      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       123151      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230836378                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25149     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81844     36.62%     47.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116520     52.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113038080     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2000706      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16860      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12182214      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7159978      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134397838                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538474                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223513                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    499873931                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156890883                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132374791                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134621351                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       271301                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2125544                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94195                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3448922                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1048924                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119553                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141436030                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        49172                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13268464                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7182942                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        101208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          548                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1180977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1131565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2312542                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132536058                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11462206                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1861780                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18621902                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18840025                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7159696                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531014                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132375017                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132374791                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         75989151                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204754917                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530368                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371122                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     99987813                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123033939                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18402136                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2049221                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227387456                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541076                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390139                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    176930340     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25002540     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9450851      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4500396      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3796536      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2178273      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1907661      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       861838      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2759021      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227387456                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     99987813                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123033939                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18231667                       # Number of memory references committed
system.switch_cpus7.commit.loads             11142920                       # Number of loads committed
system.switch_cpus7.commit.membars              16964                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17741734                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110852052                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2533527                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2759021                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           366063821                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286321128                       # The number of ROB writes
system.switch_cpus7.timesIdled                3018121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18754054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           99987813                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123033939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     99987813                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.496209                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.496209                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400608                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400608                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596533996                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184402523                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131272833                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33974                       # number of misc regfile writes
system.l2.replacements                          88746                       # number of replacements
system.l2.tagsinuse                      32763.251831                       # Cycle average of tags in use
system.l2.total_refs                          2655426                       # Total number of references to valid blocks.
system.l2.sampled_refs                         121513                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.853020                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           326.980410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.803461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2257.166655                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.249991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5362.236269                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.091911                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3240.727324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.983088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3197.298209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.497639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1769.112112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.574340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1768.295771                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.705125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1769.858801                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.373558                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2299.107335                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1321.643734                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2028.897493                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1583.070288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1621.879480                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            943.148057                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            966.261089                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            968.999745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1260.289948                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009979                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068883                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.163642                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.098899                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.097574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.053989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.053964                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.054012                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000317                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.070163                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.040333                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.061917                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.048311                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.049496                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.028783                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.029488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.029572                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.038461                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999855                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        31677                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57916                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        42130                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        28557                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        28746                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        28699                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31505                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  291395                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           115585                       # number of Writeback hits
system.l2.Writeback_hits::total                115585                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1316                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        31831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57994                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        42282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        28763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        28957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        28911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31655                       # number of demand (read+write) hits
system.l2.demand_hits::total                   292711                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        31831                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57994                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        42282                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42304                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        28763                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        28957                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        28911                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31655                       # number of overall hits
system.l2.overall_hits::total                  292711                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9046                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21635                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13277                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13153                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         7466                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7302                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7319                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9213                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 88724                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13283                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13157                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         7466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7319                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9213                       # number of demand (read+write) misses
system.l2.demand_misses::total                  88734                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9046                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21635                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13283                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13157                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         7466                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7302                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7319                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9213                       # number of overall misses
system.l2.overall_misses::total                 88734                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6177455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1488412215                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6275468                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3530546108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5944231                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2201123437                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5886583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2176709975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5886702                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1234793904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5681371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1208854661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5439897                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1207710503                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6230703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1517805717                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14613478930                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       905850                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       631025                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1536875                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6177455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1488412215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6275468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3530546108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5944231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2202029287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5886583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2177341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5886702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1234793904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5681371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1208854661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5439897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1207710503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6230703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1517805717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14615015805                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6177455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1488412215                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6275468                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3530546108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5944231                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2202029287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5886583                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2177341000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5886702                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1234793904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5681371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1208854661                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5439897                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1207710503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6230703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1517805717                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14615015805                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        79551                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        55407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        36023                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        36048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        36018                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        40718                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              380119                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       115585                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            115585                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1326                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40877                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        79629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        55565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        36229                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        36259                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        36230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        40868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               381445                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40877                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        79629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        55565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        36229                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        36259                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        36230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        40868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              381445                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.222135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.271964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.239627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.237831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.207256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.202563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.203204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.226264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.233411                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.037975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.025478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007541                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.271697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.239053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.237230                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.206078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.201384                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.202015                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.225433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.232626                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.271697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.239053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.237230                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.206078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.201384                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.202015                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.225433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.232626                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150669.634146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164538.162171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153060.195122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163186.785671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152416.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165784.698125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154910.078947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165491.520946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150941.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165388.950442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149509.763158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165551.172419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147024.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165010.316027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155767.575000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164746.088896                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164707.169762                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       150975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 157756.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153687.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150669.634146                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164538.162171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153060.195122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163186.785671                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152416.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165778.008507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154910.078947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165489.169264                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150941.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165388.950442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149509.763158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165551.172419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147024.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165010.316027                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155767.575000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164746.088896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164705.927886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150669.634146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164538.162171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153060.195122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163186.785671                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152416.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165778.008507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154910.078947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165489.169264                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150941.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165388.950442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149509.763158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165551.172419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147024.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165010.316027                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155767.575000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164746.088896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164705.927886                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42533                       # number of writebacks
system.l2.writebacks::total                     42533                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9046                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         7466                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7302                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7319                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            88724                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         7466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             88734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         7466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            88734                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3795008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    961553787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3886834                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2270759000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3675646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1427638404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3671831                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1410449455                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3617279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    799999080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3472196                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    783604538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3285069                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    781485768                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3906332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    981230932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9446031159                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       555405                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       398858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       954263                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3795008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    961553787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3886834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2270759000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3675646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1428193809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3671831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1410848313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3617279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    799999080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3472196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    783604538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3285069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    781485768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3906332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    981230932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9446985422                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3795008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    961553787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3886834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2270759000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3675646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1428193809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3671831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1410848313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3617279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    799999080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3472196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    783604538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3285069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    781485768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3906332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    981230932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9446985422                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.222135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.237831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.207256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.202563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.203204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.226264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.233411                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.037975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.025478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007541                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.271697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.239053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.237230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.206078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.201384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.202015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.225433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.232626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.271697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.239053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.237230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.206078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.201384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.202015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.225433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232626                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92561.170732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106296.018903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94800.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104957.661197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94247.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107527.182647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96627.131579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107234.049646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92750.743590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107152.301098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91373.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107313.686387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 88785.648649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106774.937560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 97658.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106505.039835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106465.343751                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 92567.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 99714.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95426.300000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92561.170732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106296.018903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94800.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104957.661197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94247.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107520.425280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96627.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107231.763548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92750.743590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107152.301098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91373.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 107313.686387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 88785.648649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106774.937560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 97658.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106505.039835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106464.099691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92561.170732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106296.018903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94800.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104957.661197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94247.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107520.425280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96627.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107231.763548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92750.743590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107152.301098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91373.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 107313.686387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 88785.648649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106774.937560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 97658.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106505.039835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106464.099691                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.069310                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012192577                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950274.714836                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.069310                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830239                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12184481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12184481                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12184481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12184481                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12184481                       # number of overall hits
system.cpu0.icache.overall_hits::total       12184481                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8348780                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8348780                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8348780                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8348780                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8348780                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8348780                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12184534                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12184534                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12184534                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12184534                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12184534                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12184534                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157524.150943                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157524.150943                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157524.150943                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157524.150943                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157524.150943                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157524.150943                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6959627                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6959627                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6959627                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6959627                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6959627                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6959627                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158173.340909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158173.340909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158173.340909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158173.340909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158173.340909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158173.340909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40877                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166569269                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41133                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4049.528821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.145679                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.854321                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910725                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089275                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8383380                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8383380                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056048                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056048                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18460                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16988                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16988                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15439428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15439428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15439428                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15439428                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130787                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          914                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131701                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131701                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131701                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131701                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14647726327                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14647726327                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77319487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77319487                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14725045814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14725045814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14725045814                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14725045814                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8514167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8514167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15571129                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15571129                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15571129                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15571129                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015361                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015361                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008458                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008458                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008458                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008458                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111996.806464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111996.806464                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84594.624726                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84594.624726                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111806.636351                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111806.636351                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111806.636351                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111806.636351                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8830                       # number of writebacks
system.cpu0.dcache.writebacks::total             8830                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90064                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90064                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          760                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          760                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90824                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90824                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40723                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40723                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          154                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40877                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40877                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40877                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40877                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3661602119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3661602119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10045033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10045033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3671647152                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3671647152                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3671647152                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3671647152                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89914.842202                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89914.842202                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65227.487013                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65227.487013                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89821.835066                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89821.835066                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89821.835066                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89821.835066                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               580.285366                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1042826633                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1782609.629060                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.842016                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.443350                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063849                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.866095                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.929944                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11869868                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11869868                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11869868                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11869868                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11869868                       # number of overall hits
system.cpu1.icache.overall_hits::total       11869868                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8383564                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8383564                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8383564                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8383564                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8383564                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8383564                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11869921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11869921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11869921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11869921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11869921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11869921                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158180.452830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158180.452830                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158180.452830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158180.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158180.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158180.452830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6820895                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6820895                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6820895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6820895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6820895                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6820895                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162402.261905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162402.261905                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162402.261905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162402.261905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162402.261905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162402.261905                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 79629                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               450388296                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 79885                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5637.958265                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.894916                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.105084                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437090                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562910                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31167532                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31167532                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17065623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17065623                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8337                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8328                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48233155                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48233155                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48233155                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48233155                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       278223                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       278223                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       278482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        278482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       278482                       # number of overall misses
system.cpu1.dcache.overall_misses::total       278482                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29953595582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29953595582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22412356                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22412356                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29976007938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29976007938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29976007938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29976007938                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31445755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31445755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17065882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17065882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48511637                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48511637                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48511637                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48511637                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008848                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008848                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005741                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107660.386028                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107660.386028                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86534.193050                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86534.193050                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107640.737778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107640.737778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107640.737778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107640.737778                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25975                       # number of writebacks
system.cpu1.dcache.writebacks::total            25975                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       198672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       198672                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       198853                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       198853                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       198853                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       198853                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        79551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        79551                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        79629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        79629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        79629                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        79629                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7742440205                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7742440205                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5408904                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5408904                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7747849109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7747849109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7747849109                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7747849109                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001641                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001641                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001641                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001641                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97326.748941                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97326.748941                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69344.923077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69344.923077                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97299.339550                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97299.339550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97299.339550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97299.339550                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               519.827223                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013334165                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1941253.189655                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.752929                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   481.074294                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062104                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.770952                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.833056                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12010014                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12010014                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12010014                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12010014                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12010014                       # number of overall hits
system.cpu2.icache.overall_hits::total       12010014                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7739850                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7739850                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7739850                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7739850                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7739850                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7739850                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12010061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12010061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12010061                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12010061                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12010061                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12010061                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164677.659574                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164677.659574                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164677.659574                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164677.659574                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164677.659574                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164677.659574                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6602510                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6602510                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6602510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6602510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6602510                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6602510                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165062.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165062.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165062.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165062.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165062.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165062.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172663854                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3093.170205                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.031879                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.968121                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914187                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085813                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8474353                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8474353                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7167384                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7167384                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17585                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17585                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16492                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15641737                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15641737                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15641737                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15641737                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       189762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       189762                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3781                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3781                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       193543                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        193543                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       193543                       # number of overall misses
system.cpu2.dcache.overall_misses::total       193543                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22480783966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22480783966                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    474552173                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    474552173                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22955336139                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22955336139                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22955336139                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22955336139                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8664115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8664115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7171165                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7171165                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15835280                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15835280                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15835280                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15835280                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021902                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021902                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000527                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012222                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012222                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012222                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118468.312760                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118468.312760                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 125509.699286                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 125509.699286                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 118605.871248                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 118605.871248                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 118605.871248                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 118605.871248                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22270                       # number of writebacks
system.cpu2.dcache.writebacks::total            22270                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       134355                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       134355                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3623                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3623                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       137978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       137978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       137978                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       137978                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55407                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55407                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5119974120                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5119974120                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10905997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10905997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5130880117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5130880117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5130880117                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5130880117                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003509                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003509                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003509                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003509                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92406.629487                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92406.629487                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69025.297468                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69025.297468                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92340.144281                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92340.144281                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92340.144281                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92340.144281                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.919181                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013335903                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1944982.539347                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.919181                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059165                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831601                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12011752                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12011752                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12011752                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12011752                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12011752                       # number of overall hits
system.cpu3.icache.overall_hits::total       12011752                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7919467                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7919467                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7919467                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7919467                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7919467                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7919467                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12011801                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12011801                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12011801                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12011801                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12011801                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12011801                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161621.775510                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161621.775510                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161621.775510                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161621.775510                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161621.775510                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161621.775510                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6436922                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6436922                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6436922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6436922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6436922                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6436922                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165049.282051                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165049.282051                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165049.282051                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165049.282051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165049.282051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165049.282051                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55461                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172668222                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55717                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3099.022237                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.033112                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.966888                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914192                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085808                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8475269                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8475269                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7170951                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7170951                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17462                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17462                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16500                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16500                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15646220                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15646220                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15646220                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15646220                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189619                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189619                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3793                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3793                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       193412                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        193412                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       193412                       # number of overall misses
system.cpu3.dcache.overall_misses::total       193412                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22487835210                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22487835210                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    477414996                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    477414996                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22965250206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22965250206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22965250206                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22965250206                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8664888                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8664888                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7174744                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7174744                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15839632                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15839632                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15839632                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15839632                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021884                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021884                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000529                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000529                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012211                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012211                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012211                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012211                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 118594.841287                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118594.841287                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 125867.386238                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 125867.386238                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 118737.463063                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118737.463063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 118737.463063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118737.463063                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22683                       # number of writebacks
system.cpu3.dcache.writebacks::total            22683                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134315                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134315                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3636                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3636                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137951                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137951                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55304                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55304                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55461                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55461                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5095444503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5095444503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10736757                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10736757                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5106181260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5106181260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5106181260                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5106181260                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003501                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003501                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92135.189191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92135.189191                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68386.987261                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68386.987261                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92067.962352                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92067.962352                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92067.962352                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92067.962352                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.009378                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1015359333                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2047095.429435                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.009378                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064118                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.793284                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12259893                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12259893                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12259893                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12259893                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12259893                       # number of overall hits
system.cpu4.icache.overall_hits::total       12259893                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8456454                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8456454                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8456454                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8456454                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8456454                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8456454                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12259947                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12259947                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12259947                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12259947                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12259947                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12259947                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       156601                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       156601                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       156601                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       156601                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       156601                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       156601                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6519418                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6519418                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6519418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6519418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6519418                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6519418                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159010.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159010.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159010.195122                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159010.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159010.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159010.195122                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36229                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164308617                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 36485                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4503.456681                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.430275                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.569725                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911837                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088163                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9771994                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9771994                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7263437                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7263437                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19438                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19438                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17667                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17667                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17035431                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17035431                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17035431                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17035431                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        93101                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        93101                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2097                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2097                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        95198                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         95198                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        95198                       # number of overall misses
system.cpu4.dcache.overall_misses::total        95198                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   9125146865                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9125146865                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    138181741                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    138181741                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   9263328606                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9263328606                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   9263328606                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9263328606                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9865095                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9865095                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7265534                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7265534                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17667                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17667                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17130629                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17130629                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17130629                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17130629                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009437                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009437                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000289                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005557                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005557                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 98013.414088                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 98013.414088                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 65894.964711                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65894.964711                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97305.916154                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97305.916154                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97305.916154                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97305.916154                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       131375                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 13137.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9015                       # number of writebacks
system.cpu4.dcache.writebacks::total             9015                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        57078                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        57078                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1891                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1891                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        58969                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        58969                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        58969                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        58969                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36023                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36023                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          206                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36229                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36229                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36229                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36229                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3183349518                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3183349518                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15446033                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15446033                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3198795551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3198795551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3198795551                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3198795551                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002115                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002115                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88369.916942                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88369.916942                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 74980.742718                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 74980.742718                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88293.785393                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88293.785393                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88293.785393                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88293.785393                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               494.291609                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1015361836                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2051236.032323                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.291609                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.062967                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.792134                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12262396                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12262396                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12262396                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12262396                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12262396                       # number of overall hits
system.cpu5.icache.overall_hits::total       12262396                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8190571                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8190571                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8190571                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8190571                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8190571                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8190571                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12262449                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12262449                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12262449                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12262449                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12262449                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12262449                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154539.075472                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154539.075472                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154539.075472                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154539.075472                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154539.075472                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154539.075472                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6352963                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6352963                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6352963                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6352963                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6352963                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6352963                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158824.075000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158824.075000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36259                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164312912                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 36515                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4499.874353                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.429849                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.570151                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911835                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088165                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9774899                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9774899                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7264825                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7264825                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19438                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19438                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17669                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17669                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17039724                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17039724                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17039724                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17039724                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        93036                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        93036                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2155                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2155                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        95191                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         95191                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        95191                       # number of overall misses
system.cpu5.dcache.overall_misses::total        95191                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   9094196002                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   9094196002                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    139988407                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    139988407                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   9234184409                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9234184409                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   9234184409                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9234184409                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9867935                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9867935                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7266980                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7266980                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17669                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17669                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17134915                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17134915                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17134915                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17134915                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009428                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009428                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000297                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005555                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005555                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97749.215379                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97749.215379                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64959.817633                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64959.817633                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97006.906210                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97006.906210                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97006.906210                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97006.906210                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       114479                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 19079.833333                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9072                       # number of writebacks
system.cpu5.dcache.writebacks::total             9072                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        56988                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        56988                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1944                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1944                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        58932                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        58932                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        58932                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        58932                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36048                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36048                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          211                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36259                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36259                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36259                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36259                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3167983111                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3167983111                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15666938                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15666938                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3183650049                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3183650049                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3183650049                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3183650049                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002116                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002116                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87882.354389                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87882.354389                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74250.890995                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74250.890995                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87803.029565                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87803.029565                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87803.029565                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87803.029565                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.246130                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015361102                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2055386.846154                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.246130                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061292                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790459                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12261662                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12261662                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12261662                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12261662                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12261662                       # number of overall hits
system.cpu6.icache.overall_hits::total       12261662                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7952816                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7952816                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7952816                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7952816                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7952816                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7952816                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12261714                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12261714                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12261714                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12261714                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12261714                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12261714                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152938.769231                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152938.769231                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152938.769231                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152938.769231                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152938.769231                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152938.769231                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6073648                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6073648                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6073648                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6073648                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6073648                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6073648                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155734.564103                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155734.564103                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155734.564103                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155734.564103                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155734.564103                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155734.564103                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36230                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164310954                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36486                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4503.397303                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.429695                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.570305                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911835                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088165                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9773692                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9773692                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7264026                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7264026                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19488                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19488                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17667                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17667                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17037718                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17037718                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17037718                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17037718                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        92893                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        92893                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2136                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95029                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95029                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95029                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95029                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   9090595503                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9090595503                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    143618186                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    143618186                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   9234213689                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9234213689                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   9234213689                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9234213689                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9866585                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9866585                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7266162                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7266162                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17667                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17667                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17132747                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17132747                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17132747                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17132747                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009415                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009415                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000294                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000294                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005547                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005547                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005547                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005547                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97860.931426                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97860.931426                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 67236.978464                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 67236.978464                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97172.586147                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97172.586147                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97172.586147                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97172.586147                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       165708                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        41427                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9054                       # number of writebacks
system.cpu6.dcache.writebacks::total             9054                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        56875                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        56875                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1924                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1924                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        58799                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        58799                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        58799                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        58799                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36018                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36018                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          212                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36230                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36230                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36230                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36230                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3164208451                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3164208451                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     16095204                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     16095204                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3180303655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3180303655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3180303655                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3180303655                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87850.753818                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87850.753818                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 75920.773585                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 75920.773585                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87780.945487                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87780.945487                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87780.945487                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87780.945487                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.049398                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012189274                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1957812.909091                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.049398                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.065784                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.827002                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12181178                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12181178                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12181178                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12181178                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12181178                       # number of overall hits
system.cpu7.icache.overall_hits::total       12181178                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8252839                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8252839                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8252839                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8252839                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8252839                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8252839                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12181231                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12181231                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12181231                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12181231                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12181231                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12181231                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155713.943396                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155713.943396                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155713.943396                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155713.943396                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155713.943396                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155713.943396                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6899136                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6899136                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6899136                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6899136                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6899136                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6899136                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 164265.142857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 164265.142857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 164265.142857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 164265.142857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 164265.142857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 164265.142857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40868                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166568195                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41124                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4050.388946                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.145958                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.854042                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910726                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089274                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8383061                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8383061                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7055229                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7055229                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18525                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18525                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16987                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16987                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15438290                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15438290                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15438290                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15438290                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130791                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130791                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          878                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          878                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131669                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131669                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131669                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131669                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  14701485597                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14701485597                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     74941059                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     74941059                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  14776426656                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  14776426656                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  14776426656                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  14776426656                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8513852                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8513852                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7056107                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7056107                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16987                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16987                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15569959                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15569959                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15569959                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15569959                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015362                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015362                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008457                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008457                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008457                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008457                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112404.413125                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112404.413125                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85354.281321                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85354.281321                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112224.036455                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112224.036455                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112224.036455                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112224.036455                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8686                       # number of writebacks
system.cpu7.dcache.writebacks::total             8686                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        90073                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        90073                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          728                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          728                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90801                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90801                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90801                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90801                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40718                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40718                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          150                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40868                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40868                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40868                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40868                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3681933422                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3681933422                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9864015                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9864015                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3691797437                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3691797437                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3691797437                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3691797437                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90425.203153                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90425.203153                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65760.100000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65760.100000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90334.673510                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90334.673510                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90334.673510                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90334.673510                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
