set a(0-2746) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-17 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3254 {}}} SUCCS {{258 0 0 0-2743 {}} {256 0 0 0-3254 {}}} CYCLES {}}
set a(0-2747) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3251 {}}} SUCCS {{130 0 0 0-2743 {}} {256 0 0 0-3251 {}}} CYCLES {}}
set a(0-2748) {AREA_SCORE {} NAME STAGE_LOOP:c:asn(STAGE_LOOP:c(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2743 {}}} SUCCS {{259 0 0 0-2743 {}}} CYCLES {}}
set a(0-2749) {AREA_SCORE {} NAME operator>=<20,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-20 LOC {0 1.0 1 0.60125 1 0.60125 1 0.60125 1 0.60125} PREDS {{774 0 0 0-3225 {}}} SUCCS {{259 0 0 0-2750 {}} {130 0 0 0-2752 {}} {256 0 0 0-3225 {}}} CYCLES {}}
set a(0-2750) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 2 NAME operator>=<20,false>:acc TYPE ACCU DELAY {1.04 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-21 LOC {1 0.0 1 0.60125 1 0.60125 1 0.8599997500000001 1 0.8599997500000001} PREDS {{259 0 0 0-2749 {}}} SUCCS {{259 0 0 0-2751 {}} {130 0 0 0-2752 {}} {258 0 0 0-2753 {}}} CYCLES {}}
set a(0-2751) {AREA_SCORE {} NAME operator>=<20,false>:slc(operator>=<20,false>:acc.psp)(4) TYPE READSLICE PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-22 LOC {1 0.25875 1 0.86 1 0.86 1 1.0} PREDS {{259 0 0 0-2750 {}}} SUCCS {{259 0 0 0-2752 {}}} CYCLES {}}
set a(0-2752) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-23 LOC {1 0.25875 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2751 {}} {130 0 0 0-2750 {}} {130 0 0 0-2749 {}}} SUCCS {{128 0 0 0-2755 {}} {64 0 0 0-2744 {}}} CYCLES {}}
set a(0-2753) {AREA_SCORE {} NAME operator>=<20,false>:slc(operator>=<20,false>:acc.psp)(3-0) TYPE READSLICE PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-24 LOC {1 0.25875 1 0.86 1 0.86 1 0.86} PREDS {{258 0 0 0-2750 {}}} SUCCS {{259 0 0 0-2754 {}} {130 0 0 0-2744 {}}} CYCLES {}}
set a(0-2754) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_shift_l(1,1,4,13) QUANTITY 1 NAME operator<<<33,true>:lshift TYPE SHIFTLEFT DELAY {0.56 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-25 LOC {1 0.25875 1 0.86 1 0.86 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-2753 {}}} SUCCS {{258 0 0 0-2744 {}}} CYCLES {}}
set a(0-2755) {AREA_SCORE {} NAME INNER_LOOP:r:asn(INNER_LOOP:r(13:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-26 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0 0-2752 {}} {772 0 0 0-2744 {}}} SUCCS {{259 0 0 0-2744 {}}} CYCLES {}}
set a(0-2756) {AREA_SCORE {} NAME INNER_LOOP:asn(exit:INNER_LOOP) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 2 1.0} PREDS {{132 0 0 0-3074 {}} {260 0 0 0-3073 {}} {260 0 0 0-3070 {}} {260 0 0 0-3069 {}}} SUCCS {{256 0 0 0-3069 {}}} CYCLES {}}
set a(0-2757) {AREA_SCORE {} NAME modulo_sub#3:qelse:asn(modulo_sub#3:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-28 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3052 {}}} CYCLES {}}
set a(0-2758) {AREA_SCORE {} NAME modulo_sub#3:qelse:asn(modulo_sub#3:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-29 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3055 {}}} CYCLES {}}
set a(0-2759) {AREA_SCORE {} NAME modulo_add#3:qelse:asn(modulo_add#3:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-30 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3033 {}}} CYCLES {}}
set a(0-2760) {AREA_SCORE {} NAME mult#3:res:asn(mult#3:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-31 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-3024 {}}} CYCLES {}}
set a(0-2761) {AREA_SCORE {} NAME butterFly#3:tw_h:asn(tmp#23.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-32 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2762) {AREA_SCORE {} NAME butterFly#3:tw:asn(tmp#19.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-33 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-3009 {}}} CYCLES {}}
set a(0-2763) {AREA_SCORE {} NAME modulo_sub#2:qelse:asn(modulo_sub#2:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-34 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2972 {}}} CYCLES {}}
set a(0-2764) {AREA_SCORE {} NAME modulo_sub#2:qelse:asn(modulo_sub#2:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-35 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2975 {}}} CYCLES {}}
set a(0-2765) {AREA_SCORE {} NAME modulo_add#2:qelse:asn(modulo_add#2:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-36 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2953 {}}} CYCLES {}}
set a(0-2766) {AREA_SCORE {} NAME mult#2:res:asn(mult#2:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-37 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-2944 {}}} CYCLES {}}
set a(0-2767) {AREA_SCORE {} NAME butterFly#2:tw_h:asn(butterFly#2:tw_h:read_mem(twiddle_h:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-38 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2931 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2768) {AREA_SCORE {} NAME butterFly#2:tw:asn(butterFly#2:tw:read_mem(twiddle:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-39 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2928 {}} {258 0 0 0-3009 {}}} CYCLES {}}
set a(0-2769) {AREA_SCORE {} NAME modulo_sub#1:qelse:asn(modulo_sub#1:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-40 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2902 {}}} CYCLES {}}
set a(0-2770) {AREA_SCORE {} NAME modulo_sub#1:qelse:asn(modulo_sub#1:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-41 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2905 {}}} CYCLES {}}
set a(0-2771) {AREA_SCORE {} NAME modulo_add#1:qelse:asn(modulo_add#1:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-42 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2883 {}}} CYCLES {}}
set a(0-2772) {AREA_SCORE {} NAME mult#1:res:asn(mult#1:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-43 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-2874 {}}} CYCLES {}}
set a(0-2773) {AREA_SCORE {} NAME butterFly#1:tw_h:asn(butterFly#1:tw_h:read_mem(twiddle_h:rsc(0)(1).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-44 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2861 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2774) {AREA_SCORE {} NAME butterFly#1:tw:asn(butterFly#1:tw:read_mem(twiddle:rsc(0)(1).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-45 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2858 {}} {258 0 0 0-3009 {}}} CYCLES {}}
set a(0-2775) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-46 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2832 {}}} CYCLES {}}
set a(0-2776) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-47 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2835 {}}} CYCLES {}}
set a(0-2777) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-48 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2813 {}}} CYCLES {}}
set a(0-2778) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-49 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-2804 {}}} CYCLES {}}
set a(0-2779) {AREA_SCORE {} NAME INNER_LOOP:r:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2780 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2780) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-51 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2779 {}}} SUCCS {{259 0 0 0-2781 {}}} CYCLES {}}
set a(0-2781) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(23,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly:f1:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-52 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2780 {}} {80 0 0 0-2990 {}} {80 0 0 0-2987 {}} {80 0 0 0-2920 {}} {80 0 0 0-2917 {}} {80 0 0 0-2850 {}} {80 0 0 0-2847 {}} {80 0 0 0-2784 {}}} SUCCS {{80 0 0 0-2784 {}} {258 0 0 0-2805 {}} {258 0 0 0-2824 {}} {80 0 0 0-2847 {}} {80 0 0 0-2850 {}} {80 0 0 0-2917 {}} {80 0 0 0-2920 {}} {80 0 0 0-2987 {}} {80 0 0 0-2990 {}}} CYCLES {}}
set a(0-2782) {AREA_SCORE {} NAME INNER_LOOP:r:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-53 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2783 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2783) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#1 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-54 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2782 {}}} SUCCS {{259 0 0 0-2784 {}}} CYCLES {}}
set a(0-2784) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(24,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly:f2:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-55 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2783 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-2791 {}} {258 0 0 0-2792 {}}} CYCLES {}}
set a(0-2785) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(12-2) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-56 LOC {0 1.0 1 0.86 1 0.86 1 0.86} PREDS {} SUCCS {{258 0 0 0-2788 {}}} CYCLES {}}
set a(0-2786) {AREA_SCORE {} NAME INNER_LOOP:r:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.86} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2787 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2787) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#2 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-58 LOC {0 1.0 1 0.0 1 0.0 1 0.86} PREDS {{259 0 0 0-2786 {}}} SUCCS {{259 0 0 0-2788 {}}} CYCLES {}}
set a(0-2788) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_and(11,2) QUANTITY 1 NAME butterFly:tw:and TYPE AND DELAY {0.56 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-59 LOC {1 0.0 1 0.86 1 0.86 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-2787 {}} {258 0 0 0-2785 {}}} SUCCS {{259 0 0 0-2789 {}} {258 0 0 0-2790 {}} {258 0 0 0-2853 {}} {258 0 0 0-2856 {}} {258 0 0 0-2923 {}} {258 0 0 0-2926 {}} {258 0 0 0-3007 {}} {258 0 0 0-3008 {}}} CYCLES {}}
set a(0-2789) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(31,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly:tw:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-60 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{259 0 0 0-2788 {}} {80 0 0 0-3008 {}} {80 0 0 0-3007 {}} {80 0 0 0-2926 {}} {80 0 0 0-2923 {}} {80 0 0 0-2856 {}} {80 0 0 0-2853 {}} {80 0 0 0-2790 {}}} SUCCS {{80 0 0 0-2790 {}} {258 0 0 0-2791 {}} {80 0 0 0-2853 {}} {80 0 0 0-2856 {}} {258 0 0 0-2858 {}} {80 0 0 0-2923 {}} {80 0 0 0-2926 {}} {258 0 0 0-2928 {}} {80 0 0 0-3007 {}} {80 0 0 0-3008 {}} {258 0 0 0-3009 {}}} CYCLES {}}
set a(0-2790) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(35,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly:tw_h:read_mem(twiddle_h:rsc(0)(0).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-61 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-2792 {}} {258 0 0 0-2861 {}} {258 0 0 0-2931 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2791) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-62 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{258 0 0 0-2789 {}} {258 0 0 0-2784 {}}} SUCCS {{258 0 0 0-2796 {}}} CYCLES {}}
set a(0-2792) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-63 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{258 0 0 0-2790 {}} {258 0 0 0-2784 {}}} SUCCS {{259 0 0 0-2793 {}}} CYCLES {}}
set a(0-2793) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-64 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-2792 {}}} SUCCS {{259 0 0 0-2794 {}}} CYCLES {}}
set a(0-2794) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-65 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2793 {}}} SUCCS {{259 0 0 0-2795 {}}} CYCLES {}}
set a(0-2795) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-66 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-2794 {}}} SUCCS {{259 0 0 0-2796 {}}} CYCLES {}}
set a(0-2796) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-67 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-2795 {}} {258 0 0 0-2791 {}}} SUCCS {{259 0 0 0-2797 {}} {258 0 0 0-2803 {}} {258 0 0 0-2804 {}}} CYCLES {}}
set a(0-2797) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-68 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-2796 {}}} SUCCS {{258 0 0 0-2799 {}}} CYCLES {}}
set a(0-2798) {AREA_SCORE {} NAME butterFly:f2:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-69 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-2799 {}}} CYCLES {}}
set a(0-2799) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-70 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-2798 {}} {258 0 0 0-2797 {}}} SUCCS {{259 0 0 0-2800 {}}} CYCLES {}}
set a(0-2800) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-71 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2799 {}}} SUCCS {{259 0 0 0-2801 {}} {258 0 0 0-2804 {}}} CYCLES {}}
set a(0-2801) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-72 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2800 {}}} SUCCS {{146 0 0 0-2802 {}} {146 0 0 0-2803 {}}} CYCLES {}}
set a(0-2802) {AREA_SCORE {} NAME butterFly:f2:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-73 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-2801 {}}} SUCCS {{259 0 0 0-2803 {}}} CYCLES {}}
set a(0-2803) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-74 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-2802 {}} {146 0 0 0-2801 {}} {258 0 0 0-2796 {}}} SUCCS {{259 0 0 0-2804 {}}} CYCLES {}}
set a(0-2804) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-75 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-2803 {}} {258 0 0 0-2800 {}} {258 0 0 0-2796 {}} {258 0 0 0-2778 {}}} SUCCS {{259 0 0 0-2805 {}} {258 0 0 0-2823 {}}} CYCLES {}}
set a(0-2805) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-76 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-2804 {}} {258 0 0 0-2781 {}}} SUCCS {{258 0 0 0-2807 {}} {258 0 0 0-2812 {}} {258 0 0 0-2813 {}}} CYCLES {}}
set a(0-2806) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-77 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-2808 {}}} CYCLES {}}
set a(0-2807) {AREA_SCORE {} NAME butterFly:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-78 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-2805 {}}} SUCCS {{259 0 0 0-2808 {}}} CYCLES {}}
set a(0-2808) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-79 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-2807 {}} {258 0 0 0-2806 {}}} SUCCS {{259 0 0 0-2809 {}}} CYCLES {}}
set a(0-2809) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-80 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2808 {}}} SUCCS {{259 0 0 0-2810 {}} {258 0 0 0-2813 {}}} CYCLES {}}
set a(0-2810) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-81 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2809 {}}} SUCCS {{146 0 0 0-2811 {}} {146 0 0 0-2812 {}}} CYCLES {}}
set a(0-2811) {AREA_SCORE {} NAME butterFly:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-82 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-2810 {}}} SUCCS {{259 0 0 0-2812 {}}} CYCLES {}}
set a(0-2812) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-83 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2811 {}} {146 0 0 0-2810 {}} {258 0 0 0-2805 {}}} SUCCS {{259 0 0 0-2813 {}}} CYCLES {}}
set a(0-2813) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-84 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2812 {}} {258 0 0 0-2809 {}} {258 0 0 0-2805 {}} {258 0 0 0-2777 {}}} SUCCS {{258 0 0 0-2819 {}} {258 0 0 0-2822 {}}} CYCLES {}}
set a(0-2814) {AREA_SCORE {} NAME INNER_LOOP:r:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-85 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2815 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2815) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#21 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-86 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2814 {}}} SUCCS {{259 0 0 0-2816 {}}} CYCLES {}}
set a(0-2816) {AREA_SCORE {} NAME butterFly:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-87 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2815 {}}} SUCCS {{146 0 0 0-2817 {}} {146 0 0 0-2818 {}} {130 0 0 0-2819 {}} {146 0 0 0-2820 {}} {146 0 0 0-2821 {}} {130 0 0 0-2822 {}}} CYCLES {}}
set a(0-2817) {AREA_SCORE {} NAME INNER_LOOP:r:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-88 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2816 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2818 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2818) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#29 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-89 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2817 {}} {146 0 0 0-2816 {}}} SUCCS {{259 0 0 0-2819 {}}} CYCLES {}}
set a(0-2819) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-90 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2819 {}} {259 0 0 0-2818 {}} {130 0 0 0-2816 {}} {258 0 0 0-2813 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2819 {}}} CYCLES {}}
set a(0-2820) {AREA_SCORE {} NAME INNER_LOOP:r:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-91 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2816 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2821 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2821) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#33 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-92 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2820 {}} {146 0 0 0-2816 {}}} SUCCS {{259 0 0 0-2822 {}}} CYCLES {}}
set a(0-2822) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-93 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2822 {}} {259 0 0 0-2821 {}} {130 0 0 0-2816 {}} {258 0 0 0-2813 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2822 {}}} CYCLES {}}
set a(0-2823) {AREA_SCORE {} NAME butterFly:f2:not#2 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-94 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-2804 {}}} SUCCS {{259 0 0 0-2824 {}}} CYCLES {}}
set a(0-2824) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-95 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-2823 {}} {258 0 0 0-2781 {}}} SUCCS {{259 0 0 0-2825 {}} {258 0 0 0-2827 {}} {258 0 0 0-2830 {}} {258 0 0 0-2834 {}}} CYCLES {}}
set a(0-2825) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-96 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2824 {}}} SUCCS {{259 0 0 0-2826 {}}} CYCLES {}}
set a(0-2826) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-97 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2825 {}}} SUCCS {{146 0 0 0-2827 {}} {146 0 0 0-2828 {}} {146 0 0 0-2829 {}} {146 0 0 0-2830 {}} {146 0 0 0-2831 {}}} CYCLES {}}
set a(0-2827) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-98 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-2826 {}} {258 0 0 0-2824 {}}} SUCCS {{259 0 0 0-2828 {}}} CYCLES {}}
set a(0-2828) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-99 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2827 {}} {146 0 0 0-2826 {}}} SUCCS {{259 0 0 0-2829 {}}} CYCLES {}}
set a(0-2829) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-100 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2828 {}} {146 0 0 0-2826 {}}} SUCCS {{258 0 0 0-2835 {}}} CYCLES {}}
set a(0-2830) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-101 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-2826 {}} {258 0 0 0-2824 {}}} SUCCS {{259 0 0 0-2831 {}}} CYCLES {}}
set a(0-2831) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-102 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2830 {}} {146 0 0 0-2826 {}}} SUCCS {{259 0 0 0-2832 {}}} CYCLES {}}
set a(0-2832) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-103 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2831 {}} {258 0 0 0-2775 {}}} SUCCS {{259 0 0 0-2833 {}}} CYCLES {}}
set a(0-2833) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-104 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-2832 {}}} SUCCS {{258 0 0 0-2835 {}}} CYCLES {}}
set a(0-2834) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-105 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-2824 {}}} SUCCS {{259 0 0 0-2835 {}}} CYCLES {}}
set a(0-2835) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-106 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2834 {}} {258 0 0 0-2833 {}} {258 0 0 0-2829 {}} {258 0 0 0-2776 {}}} SUCCS {{258 0 0 0-2841 {}} {258 0 0 0-2844 {}}} CYCLES {}}
set a(0-2836) {AREA_SCORE {} NAME INNER_LOOP:r:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-107 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2837 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2837) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#22 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-108 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2836 {}}} SUCCS {{259 0 0 0-2838 {}}} CYCLES {}}
set a(0-2838) {AREA_SCORE {} NAME butterFly:switch#1 TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-109 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2837 {}}} SUCCS {{146 0 0 0-2839 {}} {146 0 0 0-2840 {}} {130 0 0 0-2841 {}} {146 0 0 0-2842 {}} {146 0 0 0-2843 {}} {130 0 0 0-2844 {}}} CYCLES {}}
set a(0-2839) {AREA_SCORE {} NAME INNER_LOOP:r:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2838 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2840 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2840) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#52 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-111 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2839 {}} {146 0 0 0-2838 {}}} SUCCS {{259 0 0 0-2841 {}}} CYCLES {}}
set a(0-2841) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(15,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(1)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-112 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2841 {}} {259 0 0 0-2840 {}} {130 0 0 0-2838 {}} {258 0 0 0-2835 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2841 {}}} CYCLES {}}
set a(0-2842) {AREA_SCORE {} NAME INNER_LOOP:r:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2838 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2843 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2843) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#56 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-114 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2842 {}} {146 0 0 0-2838 {}}} SUCCS {{259 0 0 0-2844 {}}} CYCLES {}}
set a(0-2844) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(19,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(1)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-115 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2844 {}} {259 0 0 0-2843 {}} {130 0 0 0-2838 {}} {258 0 0 0-2835 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2844 {}}} CYCLES {}}
set a(0-2845) {AREA_SCORE {} NAME INNER_LOOP:r:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2846 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2846) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#9 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-117 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2845 {}}} SUCCS {{259 0 0 0-2847 {}}} CYCLES {}}
set a(0-2847) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(25,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly#1:f1:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-118 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2846 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-2875 {}} {258 0 0 0-2894 {}}} CYCLES {}}
set a(0-2848) {AREA_SCORE {} NAME INNER_LOOP:r:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-119 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2849 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2849) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#10 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-120 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2848 {}}} SUCCS {{259 0 0 0-2850 {}}} CYCLES {}}
set a(0-2850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(26,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly#1:f2:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-121 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2849 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-2859 {}} {258 0 0 0-2862 {}}} CYCLES {}}
set a(0-2851) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(0)#5 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-122 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2852 {}}} CYCLES {}}
set a(0-2852) {AREA_SCORE {} NAME butterFly#1:tw:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-123 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2851 {}}} SUCCS {{146 0 0 0-2853 {}}} CYCLES {}}
set a(0-2853) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(32,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#1:tw:read_mem(twiddle:rsc(0)(1).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-124 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2852 {}} {80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-2858 {}} {258 0 0 0-3009 {}}} CYCLES {}}
set a(0-2854) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(0)#8 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-125 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2855 {}}} CYCLES {}}
set a(0-2855) {AREA_SCORE {} NAME butterFly#1:tw_h:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-126 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2854 {}}} SUCCS {{146 0 0 0-2856 {}}} CYCLES {}}
set a(0-2856) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(36,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#1:tw_h:read_mem(twiddle_h:rsc(0)(1).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-127 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2855 {}} {80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-2861 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2857) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(0)#6 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-128 LOC {0 1.0 2 0.8095 2 0.8095 5 0.8095} PREDS {} SUCCS {{259 0 0 0-2858 {}}} CYCLES {}}
set a(0-2858) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#1:tw:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-129 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 5 0.83199975} PREDS {{259 0 0 0-2857 {}} {258 0 0 0-2853 {}} {258 0 0 0-2789 {}} {258 0 0 0-2774 {}}} SUCCS {{259 0 0 0-2859 {}}} CYCLES {}}
set a(0-2859) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-130 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2858 {}} {258 0 0 0-2850 {}}} SUCCS {{258 0 0 0-2866 {}}} CYCLES {}}
set a(0-2860) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(0)#9 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-131 LOC {0 1.0 2 0.8095 2 0.8095 2 0.8095} PREDS {} SUCCS {{259 0 0 0-2861 {}}} CYCLES {}}
set a(0-2861) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#1:tw_h:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-132 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 2 0.83199975} PREDS {{259 0 0 0-2860 {}} {258 0 0 0-2856 {}} {258 0 0 0-2790 {}} {258 0 0 0-2773 {}}} SUCCS {{259 0 0 0-2862 {}}} CYCLES {}}
set a(0-2862) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-133 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-2861 {}} {258 0 0 0-2850 {}}} SUCCS {{259 0 0 0-2863 {}}} CYCLES {}}
set a(0-2863) {AREA_SCORE {} NAME operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-134 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-2862 {}}} SUCCS {{259 0 0 0-2864 {}}} CYCLES {}}
set a(0-2864) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-135 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2863 {}}} SUCCS {{259 0 0 0-2865 {}}} CYCLES {}}
set a(0-2865) {AREA_SCORE {} NAME mult#1:z_:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-136 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-2864 {}}} SUCCS {{259 0 0 0-2866 {}}} CYCLES {}}
set a(0-2866) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#1:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-137 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-2865 {}} {258 0 0 0-2859 {}}} SUCCS {{259 0 0 0-2867 {}} {258 0 0 0-2873 {}} {258 0 0 0-2874 {}}} CYCLES {}}
set a(0-2867) {AREA_SCORE {} NAME mult#1:if:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-138 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-2866 {}}} SUCCS {{258 0 0 0-2869 {}}} CYCLES {}}
set a(0-2868) {AREA_SCORE {} NAME butterFly#1:f2:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-139 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-2869 {}}} CYCLES {}}
set a(0-2869) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#1:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-140 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-2868 {}} {258 0 0 0-2867 {}}} SUCCS {{259 0 0 0-2870 {}}} CYCLES {}}
set a(0-2870) {AREA_SCORE {} NAME mult#1:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-141 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2869 {}}} SUCCS {{259 0 0 0-2871 {}} {258 0 0 0-2874 {}}} CYCLES {}}
set a(0-2871) {AREA_SCORE {} NAME mult#1:sel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-142 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2870 {}}} SUCCS {{146 0 0 0-2872 {}} {146 0 0 0-2873 {}}} CYCLES {}}
set a(0-2872) {AREA_SCORE {} NAME butterFly#1:f2:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-143 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-2871 {}}} SUCCS {{259 0 0 0-2873 {}}} CYCLES {}}
set a(0-2873) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#1:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-144 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-2872 {}} {146 0 0 0-2871 {}} {258 0 0 0-2866 {}}} SUCCS {{259 0 0 0-2874 {}}} CYCLES {}}
set a(0-2874) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-145 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-2873 {}} {258 0 0 0-2870 {}} {258 0 0 0-2866 {}} {258 0 0 0-2772 {}}} SUCCS {{259 0 0 0-2875 {}} {258 0 0 0-2893 {}}} CYCLES {}}
set a(0-2875) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#1:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-146 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-2874 {}} {258 0 0 0-2847 {}}} SUCCS {{258 0 0 0-2877 {}} {258 0 0 0-2882 {}} {258 0 0 0-2883 {}}} CYCLES {}}
set a(0-2876) {AREA_SCORE {} NAME modulo_add#1:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-147 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-2878 {}}} CYCLES {}}
set a(0-2877) {AREA_SCORE {} NAME butterFly#1:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-148 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-2875 {}}} SUCCS {{259 0 0 0-2878 {}}} CYCLES {}}
set a(0-2878) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#1:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-149 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-2877 {}} {258 0 0 0-2876 {}}} SUCCS {{259 0 0 0-2879 {}}} CYCLES {}}
set a(0-2879) {AREA_SCORE {} NAME modulo_add#1:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-150 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2878 {}}} SUCCS {{259 0 0 0-2880 {}} {258 0 0 0-2883 {}}} CYCLES {}}
set a(0-2880) {AREA_SCORE {} NAME modulo_add#1:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-151 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2879 {}}} SUCCS {{146 0 0 0-2881 {}} {146 0 0 0-2882 {}}} CYCLES {}}
set a(0-2881) {AREA_SCORE {} NAME butterFly#1:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-152 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-2880 {}}} SUCCS {{259 0 0 0-2882 {}}} CYCLES {}}
set a(0-2882) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#1:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-153 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2881 {}} {146 0 0 0-2880 {}} {258 0 0 0-2875 {}}} SUCCS {{259 0 0 0-2883 {}}} CYCLES {}}
set a(0-2883) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-154 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2882 {}} {258 0 0 0-2879 {}} {258 0 0 0-2875 {}} {258 0 0 0-2771 {}}} SUCCS {{258 0 0 0-2889 {}} {258 0 0 0-2892 {}}} CYCLES {}}
set a(0-2884) {AREA_SCORE {} NAME INNER_LOOP:r:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-155 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2885 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2885) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#23 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-156 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2884 {}}} SUCCS {{259 0 0 0-2886 {}}} CYCLES {}}
set a(0-2886) {AREA_SCORE {} NAME butterFly#1:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-157 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2885 {}}} SUCCS {{146 0 0 0-2887 {}} {146 0 0 0-2888 {}} {130 0 0 0-2889 {}} {146 0 0 0-2890 {}} {146 0 0 0-2891 {}} {130 0 0 0-2892 {}}} CYCLES {}}
set a(0-2887) {AREA_SCORE {} NAME INNER_LOOP:r:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-158 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2886 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2888 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2888) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#60 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-159 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2887 {}} {146 0 0 0-2886 {}}} SUCCS {{259 0 0 0-2889 {}}} CYCLES {}}
set a(0-2889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-160 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2889 {}} {259 0 0 0-2888 {}} {130 0 0 0-2886 {}} {258 0 0 0-2883 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2889 {}}} CYCLES {}}
set a(0-2890) {AREA_SCORE {} NAME INNER_LOOP:r:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-161 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2886 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2891 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2891) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#64 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-162 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2890 {}} {146 0 0 0-2886 {}}} SUCCS {{259 0 0 0-2892 {}}} CYCLES {}}
set a(0-2892) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-163 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2892 {}} {259 0 0 0-2891 {}} {130 0 0 0-2886 {}} {258 0 0 0-2883 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2892 {}}} CYCLES {}}
set a(0-2893) {AREA_SCORE {} NAME butterFly#1:f2:not#2 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-164 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-2874 {}}} SUCCS {{259 0 0 0-2894 {}}} CYCLES {}}
set a(0-2894) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#1:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-165 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-2893 {}} {258 0 0 0-2847 {}}} SUCCS {{259 0 0 0-2895 {}} {258 0 0 0-2897 {}} {258 0 0 0-2900 {}} {258 0 0 0-2904 {}}} CYCLES {}}
set a(0-2895) {AREA_SCORE {} NAME operator<<32,true>#1:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-166 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2894 {}}} SUCCS {{259 0 0 0-2896 {}}} CYCLES {}}
set a(0-2896) {AREA_SCORE {} NAME modulo_sub#1:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-167 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2895 {}}} SUCCS {{146 0 0 0-2897 {}} {146 0 0 0-2898 {}} {146 0 0 0-2899 {}} {146 0 0 0-2900 {}} {146 0 0 0-2901 {}}} CYCLES {}}
set a(0-2897) {AREA_SCORE {} NAME modulo_sub#1:qif:slc(modulo_sub:base#1)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-168 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-2896 {}} {258 0 0 0-2894 {}}} SUCCS {{259 0 0 0-2898 {}}} CYCLES {}}
set a(0-2898) {AREA_SCORE {} NAME modulo_sub#1:qif:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-169 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2897 {}} {146 0 0 0-2896 {}}} SUCCS {{259 0 0 0-2899 {}}} CYCLES {}}
set a(0-2899) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#1:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-170 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2898 {}} {146 0 0 0-2896 {}}} SUCCS {{258 0 0 0-2905 {}}} CYCLES {}}
set a(0-2900) {AREA_SCORE {} NAME modulo_sub#1:qelse:slc(modulo_sub:base#1)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-171 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-2896 {}} {258 0 0 0-2894 {}}} SUCCS {{259 0 0 0-2901 {}}} CYCLES {}}
set a(0-2901) {AREA_SCORE {} NAME modulo_sub#1:qelse:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-172 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2900 {}} {146 0 0 0-2896 {}}} SUCCS {{259 0 0 0-2902 {}}} CYCLES {}}
set a(0-2902) {AREA_SCORE {} NAME modulo_sub#1:slc(modulo_sub#1:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-173 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2901 {}} {258 0 0 0-2769 {}}} SUCCS {{259 0 0 0-2903 {}}} CYCLES {}}
set a(0-2903) {AREA_SCORE {} NAME modulo_sub#1:exu TYPE PADZEROES PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-174 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-2902 {}}} SUCCS {{258 0 0 0-2905 {}}} CYCLES {}}
set a(0-2904) {AREA_SCORE {} NAME operator<<32,true>#1:slc()(32)#1 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-175 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-2894 {}}} SUCCS {{259 0 0 0-2905 {}}} CYCLES {}}
set a(0-2905) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-176 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2904 {}} {258 0 0 0-2903 {}} {258 0 0 0-2899 {}} {258 0 0 0-2770 {}}} SUCCS {{258 0 0 0-2911 {}} {258 0 0 0-2914 {}}} CYCLES {}}
set a(0-2906) {AREA_SCORE {} NAME INNER_LOOP:r:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-177 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2907 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2907) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#24 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-178 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2906 {}}} SUCCS {{259 0 0 0-2908 {}}} CYCLES {}}
set a(0-2908) {AREA_SCORE {} NAME butterFly#1:switch#1 TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-179 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2907 {}}} SUCCS {{146 0 0 0-2909 {}} {146 0 0 0-2910 {}} {130 0 0 0-2911 {}} {146 0 0 0-2912 {}} {146 0 0 0-2913 {}} {130 0 0 0-2914 {}}} CYCLES {}}
set a(0-2909) {AREA_SCORE {} NAME INNER_LOOP:r:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2908 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2910 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2910) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#83 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-181 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2909 {}} {146 0 0 0-2908 {}}} SUCCS {{259 0 0 0-2911 {}}} CYCLES {}}
set a(0-2911) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(16,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(1)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-182 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2911 {}} {259 0 0 0-2910 {}} {130 0 0 0-2908 {}} {258 0 0 0-2905 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2911 {}}} CYCLES {}}
set a(0-2912) {AREA_SCORE {} NAME INNER_LOOP:r:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2908 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2913 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2913) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#87 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-184 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2912 {}} {146 0 0 0-2908 {}}} SUCCS {{259 0 0 0-2914 {}}} CYCLES {}}
set a(0-2914) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(20,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(1)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-185 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2914 {}} {259 0 0 0-2913 {}} {130 0 0 0-2908 {}} {258 0 0 0-2905 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2914 {}}} CYCLES {}}
set a(0-2915) {AREA_SCORE {} NAME INNER_LOOP:r:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-186 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2916 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2916) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#13 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-187 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2915 {}}} SUCCS {{259 0 0 0-2917 {}}} CYCLES {}}
set a(0-2917) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(27,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly#2:f1:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-188 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2916 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-2945 {}} {258 0 0 0-2964 {}}} CYCLES {}}
set a(0-2918) {AREA_SCORE {} NAME INNER_LOOP:r:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2919 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2919) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#14 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-190 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2918 {}}} SUCCS {{259 0 0 0-2920 {}}} CYCLES {}}
set a(0-2920) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(28,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly#2:f2:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-191 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2919 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-2929 {}} {258 0 0 0-2932 {}}} CYCLES {}}
set a(0-2921) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#9 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-192 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2922 {}}} CYCLES {}}
set a(0-2922) {AREA_SCORE {} NAME butterFly#2:tw:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-193 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2921 {}}} SUCCS {{146 0 0 0-2923 {}}} CYCLES {}}
set a(0-2923) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(33,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#2:tw:read_mem(twiddle:rsc(0)(2).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-194 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2922 {}} {80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-2928 {}} {258 0 0 0-3009 {}}} CYCLES {}}
set a(0-2924) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#12 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-195 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2925 {}}} CYCLES {}}
set a(0-2925) {AREA_SCORE {} NAME butterFly#2:tw_h:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-196 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2924 {}}} SUCCS {{146 0 0 0-2926 {}}} CYCLES {}}
set a(0-2926) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(37,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#2:tw_h:read_mem(twiddle_h:rsc(0)(2).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-197 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2925 {}} {80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-2931 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2927) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#10 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-198 LOC {0 1.0 2 0.8095 2 0.8095 5 0.8095} PREDS {} SUCCS {{259 0 0 0-2928 {}}} CYCLES {}}
set a(0-2928) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#2:tw:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-199 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 5 0.83199975} PREDS {{259 0 0 0-2927 {}} {258 0 0 0-2923 {}} {258 0 0 0-2789 {}} {258 0 0 0-2768 {}}} SUCCS {{259 0 0 0-2929 {}}} CYCLES {}}
set a(0-2929) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-200 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2928 {}} {258 0 0 0-2920 {}}} SUCCS {{258 0 0 0-2936 {}}} CYCLES {}}
set a(0-2930) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#13 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-201 LOC {0 1.0 2 0.8095 2 0.8095 2 0.8095} PREDS {} SUCCS {{259 0 0 0-2931 {}}} CYCLES {}}
set a(0-2931) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#2:tw_h:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-202 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 2 0.83199975} PREDS {{259 0 0 0-2930 {}} {258 0 0 0-2926 {}} {258 0 0 0-2790 {}} {258 0 0 0-2767 {}}} SUCCS {{259 0 0 0-2932 {}}} CYCLES {}}
set a(0-2932) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-203 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-2931 {}} {258 0 0 0-2920 {}}} SUCCS {{259 0 0 0-2933 {}}} CYCLES {}}
set a(0-2933) {AREA_SCORE {} NAME operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-204 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-2932 {}}} SUCCS {{259 0 0 0-2934 {}}} CYCLES {}}
set a(0-2934) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-205 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2933 {}}} SUCCS {{259 0 0 0-2935 {}}} CYCLES {}}
set a(0-2935) {AREA_SCORE {} NAME mult#2:z_:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-206 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-2934 {}}} SUCCS {{259 0 0 0-2936 {}}} CYCLES {}}
set a(0-2936) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#2:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-207 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-2935 {}} {258 0 0 0-2929 {}}} SUCCS {{259 0 0 0-2937 {}} {258 0 0 0-2943 {}} {258 0 0 0-2944 {}}} CYCLES {}}
set a(0-2937) {AREA_SCORE {} NAME mult#2:if:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-208 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-2936 {}}} SUCCS {{258 0 0 0-2939 {}}} CYCLES {}}
set a(0-2938) {AREA_SCORE {} NAME butterFly#2:f2:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-209 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-2939 {}}} CYCLES {}}
set a(0-2939) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#2:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-210 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-2938 {}} {258 0 0 0-2937 {}}} SUCCS {{259 0 0 0-2940 {}}} CYCLES {}}
set a(0-2940) {AREA_SCORE {} NAME mult#2:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-211 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2939 {}}} SUCCS {{259 0 0 0-2941 {}} {258 0 0 0-2944 {}}} CYCLES {}}
set a(0-2941) {AREA_SCORE {} NAME mult#2:sel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-212 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2940 {}}} SUCCS {{146 0 0 0-2942 {}} {146 0 0 0-2943 {}}} CYCLES {}}
set a(0-2942) {AREA_SCORE {} NAME butterFly#2:f2:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-213 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-2941 {}}} SUCCS {{259 0 0 0-2943 {}}} CYCLES {}}
set a(0-2943) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#2:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-214 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-2942 {}} {146 0 0 0-2941 {}} {258 0 0 0-2936 {}}} SUCCS {{259 0 0 0-2944 {}}} CYCLES {}}
set a(0-2944) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-215 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-2943 {}} {258 0 0 0-2940 {}} {258 0 0 0-2936 {}} {258 0 0 0-2766 {}}} SUCCS {{259 0 0 0-2945 {}} {258 0 0 0-2963 {}}} CYCLES {}}
set a(0-2945) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#2:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-216 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-2944 {}} {258 0 0 0-2917 {}}} SUCCS {{258 0 0 0-2947 {}} {258 0 0 0-2952 {}} {258 0 0 0-2953 {}}} CYCLES {}}
set a(0-2946) {AREA_SCORE {} NAME modulo_add#2:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-217 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-2948 {}}} CYCLES {}}
set a(0-2947) {AREA_SCORE {} NAME butterFly#2:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-218 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-2945 {}}} SUCCS {{259 0 0 0-2948 {}}} CYCLES {}}
set a(0-2948) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#2:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-219 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-2947 {}} {258 0 0 0-2946 {}}} SUCCS {{259 0 0 0-2949 {}}} CYCLES {}}
set a(0-2949) {AREA_SCORE {} NAME modulo_add#2:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-220 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2948 {}}} SUCCS {{259 0 0 0-2950 {}} {258 0 0 0-2953 {}}} CYCLES {}}
set a(0-2950) {AREA_SCORE {} NAME modulo_add#2:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-221 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2949 {}}} SUCCS {{146 0 0 0-2951 {}} {146 0 0 0-2952 {}}} CYCLES {}}
set a(0-2951) {AREA_SCORE {} NAME butterFly#2:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-222 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-2950 {}}} SUCCS {{259 0 0 0-2952 {}}} CYCLES {}}
set a(0-2952) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#2:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-223 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2951 {}} {146 0 0 0-2950 {}} {258 0 0 0-2945 {}}} SUCCS {{259 0 0 0-2953 {}}} CYCLES {}}
set a(0-2953) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-224 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2952 {}} {258 0 0 0-2949 {}} {258 0 0 0-2945 {}} {258 0 0 0-2765 {}}} SUCCS {{258 0 0 0-2959 {}} {258 0 0 0-2962 {}}} CYCLES {}}
set a(0-2954) {AREA_SCORE {} NAME INNER_LOOP:r:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-225 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2955 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2955) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#25 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-226 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2954 {}}} SUCCS {{259 0 0 0-2956 {}}} CYCLES {}}
set a(0-2956) {AREA_SCORE {} NAME butterFly#2:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-227 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2955 {}}} SUCCS {{146 0 0 0-2957 {}} {146 0 0 0-2958 {}} {130 0 0 0-2959 {}} {146 0 0 0-2960 {}} {146 0 0 0-2961 {}} {130 0 0 0-2962 {}}} CYCLES {}}
set a(0-2957) {AREA_SCORE {} NAME INNER_LOOP:r:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-228 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2956 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2958 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2958) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#91 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-229 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2957 {}} {146 0 0 0-2956 {}}} SUCCS {{259 0 0 0-2959 {}}} CYCLES {}}
set a(0-2959) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-230 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2959 {}} {259 0 0 0-2958 {}} {130 0 0 0-2956 {}} {258 0 0 0-2953 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2959 {}}} CYCLES {}}
set a(0-2960) {AREA_SCORE {} NAME INNER_LOOP:r:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-231 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2956 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2961 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2961) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#95 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-232 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2960 {}} {146 0 0 0-2956 {}}} SUCCS {{259 0 0 0-2962 {}}} CYCLES {}}
set a(0-2962) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-233 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2962 {}} {259 0 0 0-2961 {}} {130 0 0 0-2956 {}} {258 0 0 0-2953 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2962 {}}} CYCLES {}}
set a(0-2963) {AREA_SCORE {} NAME butterFly#2:f2:not#2 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-234 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-2944 {}}} SUCCS {{259 0 0 0-2964 {}}} CYCLES {}}
set a(0-2964) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#2:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-235 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-2963 {}} {258 0 0 0-2917 {}}} SUCCS {{259 0 0 0-2965 {}} {258 0 0 0-2967 {}} {258 0 0 0-2970 {}} {258 0 0 0-2974 {}}} CYCLES {}}
set a(0-2965) {AREA_SCORE {} NAME operator<<32,true>#2:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-236 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2964 {}}} SUCCS {{259 0 0 0-2966 {}}} CYCLES {}}
set a(0-2966) {AREA_SCORE {} NAME modulo_sub#2:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-237 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2965 {}}} SUCCS {{146 0 0 0-2967 {}} {146 0 0 0-2968 {}} {146 0 0 0-2969 {}} {146 0 0 0-2970 {}} {146 0 0 0-2971 {}}} CYCLES {}}
set a(0-2967) {AREA_SCORE {} NAME modulo_sub#2:qif:slc(modulo_sub:base#2)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-238 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-2966 {}} {258 0 0 0-2964 {}}} SUCCS {{259 0 0 0-2968 {}}} CYCLES {}}
set a(0-2968) {AREA_SCORE {} NAME modulo_sub#2:qif:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-239 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2967 {}} {146 0 0 0-2966 {}}} SUCCS {{259 0 0 0-2969 {}}} CYCLES {}}
set a(0-2969) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#2:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-240 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2968 {}} {146 0 0 0-2966 {}}} SUCCS {{258 0 0 0-2975 {}}} CYCLES {}}
set a(0-2970) {AREA_SCORE {} NAME modulo_sub#2:qelse:slc(modulo_sub:base#2)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-241 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-2966 {}} {258 0 0 0-2964 {}}} SUCCS {{259 0 0 0-2971 {}}} CYCLES {}}
set a(0-2971) {AREA_SCORE {} NAME modulo_sub#2:qelse:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-242 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2970 {}} {146 0 0 0-2966 {}}} SUCCS {{259 0 0 0-2972 {}}} CYCLES {}}
set a(0-2972) {AREA_SCORE {} NAME modulo_sub#2:slc(modulo_sub#2:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-243 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2971 {}} {258 0 0 0-2763 {}}} SUCCS {{259 0 0 0-2973 {}}} CYCLES {}}
set a(0-2973) {AREA_SCORE {} NAME modulo_sub#2:exu TYPE PADZEROES PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-244 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-2972 {}}} SUCCS {{258 0 0 0-2975 {}}} CYCLES {}}
set a(0-2974) {AREA_SCORE {} NAME operator<<32,true>#2:slc()(32)#1 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-245 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-2964 {}}} SUCCS {{259 0 0 0-2975 {}}} CYCLES {}}
set a(0-2975) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-246 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2974 {}} {258 0 0 0-2973 {}} {258 0 0 0-2969 {}} {258 0 0 0-2764 {}}} SUCCS {{258 0 0 0-2981 {}} {258 0 0 0-2984 {}}} CYCLES {}}
set a(0-2976) {AREA_SCORE {} NAME INNER_LOOP:r:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-247 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2977 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2977) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#26 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-248 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2976 {}}} SUCCS {{259 0 0 0-2978 {}}} CYCLES {}}
set a(0-2978) {AREA_SCORE {} NAME butterFly#2:switch#1 TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-249 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2977 {}}} SUCCS {{146 0 0 0-2979 {}} {146 0 0 0-2980 {}} {130 0 0 0-2981 {}} {146 0 0 0-2982 {}} {146 0 0 0-2983 {}} {130 0 0 0-2984 {}}} CYCLES {}}
set a(0-2979) {AREA_SCORE {} NAME INNER_LOOP:r:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2978 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2980 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2980) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#114 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-251 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2979 {}} {146 0 0 0-2978 {}}} SUCCS {{259 0 0 0-2981 {}}} CYCLES {}}
set a(0-2981) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(17,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(1)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-252 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2981 {}} {259 0 0 0-2980 {}} {130 0 0 0-2978 {}} {258 0 0 0-2975 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2981 {}}} CYCLES {}}
set a(0-2982) {AREA_SCORE {} NAME INNER_LOOP:r:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-253 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2978 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2983 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2983) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#118 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-254 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2982 {}} {146 0 0 0-2978 {}}} SUCCS {{259 0 0 0-2984 {}}} CYCLES {}}
set a(0-2984) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(21,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(1)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-255 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2984 {}} {259 0 0 0-2983 {}} {130 0 0 0-2978 {}} {258 0 0 0-2975 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2984 {}}} CYCLES {}}
set a(0-2985) {AREA_SCORE {} NAME INNER_LOOP:r:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-256 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2986 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2986) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#17 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-257 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2985 {}}} SUCCS {{259 0 0 0-2987 {}}} CYCLES {}}
set a(0-2987) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(29,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly#3:f1:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-258 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2986 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-3025 {}} {258 0 0 0-3044 {}}} CYCLES {}}
set a(0-2988) {AREA_SCORE {} NAME INNER_LOOP:r:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-2989 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-2989) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#18 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-260 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2988 {}}} SUCCS {{259 0 0 0-2990 {}}} CYCLES {}}
set a(0-2990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(30,11,32,2048,2048,32,1) QUANTITY 1 NAME butterFly#3:f2:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-261 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2989 {}} {80 0 0 0-2781 {}}} SUCCS {{80 0 0 0-2781 {}} {258 0 0 0-3010 {}} {258 0 0 0-3012 {}}} CYCLES {}}
set a(0-2991) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#14 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-262 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2993 {}}} CYCLES {}}
set a(0-2992) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#15 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-263 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-2993 {}}} CYCLES {}}
set a(0-2993) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:nor TYPE NOR PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-264 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2992 {}} {258 0 0 0-2991 {}}} SUCCS {{258 0 0 0-3009 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2994) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#16 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-265 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2997 {}}} CYCLES {}}
set a(0-2995) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#17 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-266 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-2996 {}}} CYCLES {}}
set a(0-2996) {AREA_SCORE {} NAME butterFly#3:tw:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-267 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2995 {}}} SUCCS {{259 0 0 0-2997 {}}} CYCLES {}}
set a(0-2997) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and TYPE AND PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-268 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2996 {}} {258 0 0 0-2994 {}}} SUCCS {{258 0 0 0-3009 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-2998) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#18 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-269 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-3001 {}}} CYCLES {}}
set a(0-2999) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#19 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-270 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-3000 {}}} CYCLES {}}
set a(0-3000) {AREA_SCORE {} NAME butterFly#3:tw:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-271 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2999 {}}} SUCCS {{259 0 0 0-3001 {}}} CYCLES {}}
set a(0-3001) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and#1 TYPE AND PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-272 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-3000 {}} {258 0 0 0-2998 {}}} SUCCS {{258 0 0 0-3009 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-3002) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#20 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-273 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-3004 {}}} CYCLES {}}
set a(0-3003) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#21 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-274 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-3004 {}}} CYCLES {}}
set a(0-3004) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and#2 TYPE AND PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-275 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-3003 {}} {258 0 0 0-3002 {}}} SUCCS {{258 0 0 0-3009 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-3005) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(12:0))(1)#4 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-276 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-3006 {}}} CYCLES {}}
set a(0-3006) {AREA_SCORE {} NAME butterFly#3:tw:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-277 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-3005 {}}} SUCCS {{146 0 0 0-3007 {}} {146 0 0 0-3008 {}}} CYCLES {}}
set a(0-3007) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(34,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#3:tw:read_mem(twiddle:rsc(0)(3).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-278 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-3006 {}} {80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-3009 {}}} CYCLES {}}
set a(0-3008) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(38,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#3:tw_h:read_mem(twiddle_h:rsc(0)(3).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-279 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-3006 {}} {80 0 0 0-2789 {}} {258 0 0 0-2788 {}}} SUCCS {{80 0 0 0-2789 {}} {258 0 0 0-3011 {}}} CYCLES {}}
set a(0-3009) {AREA_SCORE 58.57 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux1hot(32,4) QUANTITY 2 NAME butterFly#3:tw:mux1h TYPE MUX1HOT DELAY {1.52 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-280 LOC {2 0.4275 2 0.45199999999999996 2 0.45199999999999996 2 0.83199975 5 0.83199975} PREDS {{258 0 0 0-3007 {}} {258 0 0 0-3004 {}} {258 0 0 0-3001 {}} {258 0 0 0-2997 {}} {258 0 0 0-2993 {}} {258 0 0 0-2923 {}} {258 0 0 0-2853 {}} {258 0 0 0-2789 {}} {258 0 0 0-2774 {}} {258 0 0 0-2768 {}} {258 0 0 0-2762 {}}} SUCCS {{259 0 0 0-3010 {}}} CYCLES {}}
set a(0-3010) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-281 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-3009 {}} {258 0 0 0-2990 {}}} SUCCS {{258 0 0 0-3016 {}}} CYCLES {}}
set a(0-3011) {AREA_SCORE 58.57 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux1hot(32,4) QUANTITY 2 NAME butterFly#3:tw:mux1h#1 TYPE MUX1HOT DELAY {1.52 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-282 LOC {2 0.4275 2 0.45199999999999996 2 0.45199999999999996 2 0.83199975 2 0.83199975} PREDS {{258 0 0 0-3008 {}} {258 0 0 0-3004 {}} {258 0 0 0-3001 {}} {258 0 0 0-2997 {}} {258 0 0 0-2993 {}} {258 0 0 0-2926 {}} {258 0 0 0-2856 {}} {258 0 0 0-2790 {}} {258 0 0 0-2773 {}} {258 0 0 0-2767 {}} {258 0 0 0-2761 {}}} SUCCS {{259 0 0 0-3012 {}}} CYCLES {}}
set a(0-3012) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-283 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-3011 {}} {258 0 0 0-2990 {}}} SUCCS {{259 0 0 0-3013 {}}} CYCLES {}}
set a(0-3013) {AREA_SCORE {} NAME operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-284 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-3012 {}}} SUCCS {{259 0 0 0-3014 {}}} CYCLES {}}
set a(0-3014) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-285 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-3013 {}}} SUCCS {{259 0 0 0-3015 {}}} CYCLES {}}
set a(0-3015) {AREA_SCORE {} NAME mult#3:z_:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-286 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-3014 {}}} SUCCS {{259 0 0 0-3016 {}}} CYCLES {}}
set a(0-3016) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#3:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-287 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-3015 {}} {258 0 0 0-3010 {}}} SUCCS {{259 0 0 0-3017 {}} {258 0 0 0-3023 {}} {258 0 0 0-3024 {}}} CYCLES {}}
set a(0-3017) {AREA_SCORE {} NAME mult#3:if:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-288 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-3016 {}}} SUCCS {{258 0 0 0-3019 {}}} CYCLES {}}
set a(0-3018) {AREA_SCORE {} NAME butterFly#3:f2:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-289 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-3019 {}}} CYCLES {}}
set a(0-3019) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#3:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-290 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-3018 {}} {258 0 0 0-3017 {}}} SUCCS {{259 0 0 0-3020 {}}} CYCLES {}}
set a(0-3020) {AREA_SCORE {} NAME mult#3:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-291 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-3019 {}}} SUCCS {{259 0 0 0-3021 {}} {258 0 0 0-3024 {}}} CYCLES {}}
set a(0-3021) {AREA_SCORE {} NAME mult#3:sel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-292 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-3020 {}}} SUCCS {{146 0 0 0-3022 {}} {146 0 0 0-3023 {}}} CYCLES {}}
set a(0-3022) {AREA_SCORE {} NAME butterFly#3:f2:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-293 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-3021 {}}} SUCCS {{259 0 0 0-3023 {}}} CYCLES {}}
set a(0-3023) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#3:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-294 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-3022 {}} {146 0 0 0-3021 {}} {258 0 0 0-3016 {}}} SUCCS {{259 0 0 0-3024 {}}} CYCLES {}}
set a(0-3024) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-295 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-3023 {}} {258 0 0 0-3020 {}} {258 0 0 0-3016 {}} {258 0 0 0-2760 {}}} SUCCS {{259 0 0 0-3025 {}} {258 0 0 0-3043 {}}} CYCLES {}}
set a(0-3025) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#3:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-296 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-3024 {}} {258 0 0 0-2987 {}}} SUCCS {{258 0 0 0-3027 {}} {258 0 0 0-3032 {}} {258 0 0 0-3033 {}}} CYCLES {}}
set a(0-3026) {AREA_SCORE {} NAME modulo_add#3:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-297 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-3028 {}}} CYCLES {}}
set a(0-3027) {AREA_SCORE {} NAME butterFly#3:not TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-298 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-3025 {}}} SUCCS {{259 0 0 0-3028 {}}} CYCLES {}}
set a(0-3028) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#3:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-299 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-3027 {}} {258 0 0 0-3026 {}}} SUCCS {{259 0 0 0-3029 {}}} CYCLES {}}
set a(0-3029) {AREA_SCORE {} NAME modulo_add#3:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-300 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-3028 {}}} SUCCS {{259 0 0 0-3030 {}} {258 0 0 0-3033 {}}} CYCLES {}}
set a(0-3030) {AREA_SCORE {} NAME modulo_add#3:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-301 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-3029 {}}} SUCCS {{146 0 0 0-3031 {}} {146 0 0 0-3032 {}}} CYCLES {}}
set a(0-3031) {AREA_SCORE {} NAME butterFly#3:not#1 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-302 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-3030 {}}} SUCCS {{259 0 0 0-3032 {}}} CYCLES {}}
set a(0-3032) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#3:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-303 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-3031 {}} {146 0 0 0-3030 {}} {258 0 0 0-3025 {}}} SUCCS {{259 0 0 0-3033 {}}} CYCLES {}}
set a(0-3033) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-304 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-3032 {}} {258 0 0 0-3029 {}} {258 0 0 0-3025 {}} {258 0 0 0-2759 {}}} SUCCS {{258 0 0 0-3039 {}} {258 0 0 0-3042 {}}} CYCLES {}}
set a(0-3034) {AREA_SCORE {} NAME INNER_LOOP:r:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-305 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3035 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3035) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#27 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-306 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-3034 {}}} SUCCS {{259 0 0 0-3036 {}}} CYCLES {}}
set a(0-3036) {AREA_SCORE {} NAME butterFly#3:switch TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-307 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-3035 {}}} SUCCS {{146 0 0 0-3037 {}} {146 0 0 0-3038 {}} {130 0 0 0-3039 {}} {146 0 0 0-3040 {}} {146 0 0 0-3041 {}} {130 0 0 0-3042 {}}} CYCLES {}}
set a(0-3037) {AREA_SCORE {} NAME INNER_LOOP:r:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-308 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-3036 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3038 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3038) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#122 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-309 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-3037 {}} {146 0 0 0-3036 {}}} SUCCS {{259 0 0 0-3039 {}}} CYCLES {}}
set a(0-3039) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-310 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-3039 {}} {259 0 0 0-3038 {}} {130 0 0 0-3036 {}} {258 0 0 0-3033 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-3039 {}}} CYCLES {}}
set a(0-3040) {AREA_SCORE {} NAME INNER_LOOP:r:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-311 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-3036 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3041 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3041) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#126 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-312 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-3040 {}} {146 0 0 0-3036 {}}} SUCCS {{259 0 0 0-3042 {}}} CYCLES {}}
set a(0-3042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-313 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-3042 {}} {259 0 0 0-3041 {}} {130 0 0 0-3036 {}} {258 0 0 0-3033 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-3042 {}}} CYCLES {}}
set a(0-3043) {AREA_SCORE {} NAME butterFly#3:f2:not#2 TYPE NOT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-314 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-3024 {}}} SUCCS {{259 0 0 0-3044 {}}} CYCLES {}}
set a(0-3044) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#3:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-315 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-3043 {}} {258 0 0 0-2987 {}}} SUCCS {{259 0 0 0-3045 {}} {258 0 0 0-3047 {}} {258 0 0 0-3050 {}} {258 0 0 0-3054 {}}} CYCLES {}}
set a(0-3045) {AREA_SCORE {} NAME operator<<32,true>#3:slc()(32) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-316 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-3044 {}}} SUCCS {{259 0 0 0-3046 {}}} CYCLES {}}
set a(0-3046) {AREA_SCORE {} NAME modulo_sub#3:qsel TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-317 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-3045 {}}} SUCCS {{146 0 0 0-3047 {}} {146 0 0 0-3048 {}} {146 0 0 0-3049 {}} {146 0 0 0-3050 {}} {146 0 0 0-3051 {}}} CYCLES {}}
set a(0-3047) {AREA_SCORE {} NAME modulo_sub#3:qif:slc(modulo_sub:base#3)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-318 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-3046 {}} {258 0 0 0-3044 {}}} SUCCS {{259 0 0 0-3048 {}}} CYCLES {}}
set a(0-3048) {AREA_SCORE {} NAME modulo_sub#3:qif:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-319 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-3047 {}} {146 0 0 0-3046 {}}} SUCCS {{259 0 0 0-3049 {}}} CYCLES {}}
set a(0-3049) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#3:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-320 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-3048 {}} {146 0 0 0-3046 {}}} SUCCS {{258 0 0 0-3055 {}}} CYCLES {}}
set a(0-3050) {AREA_SCORE {} NAME modulo_sub#3:qelse:slc(modulo_sub:base#3)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-321 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-3046 {}} {258 0 0 0-3044 {}}} SUCCS {{259 0 0 0-3051 {}}} CYCLES {}}
set a(0-3051) {AREA_SCORE {} NAME modulo_sub#3:qelse:conc TYPE CONCATENATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-322 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-3050 {}} {146 0 0 0-3046 {}}} SUCCS {{259 0 0 0-3052 {}}} CYCLES {}}
set a(0-3052) {AREA_SCORE {} NAME modulo_sub#3:slc(modulo_sub#3:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-323 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-3051 {}} {258 0 0 0-2757 {}}} SUCCS {{259 0 0 0-3053 {}}} CYCLES {}}
set a(0-3053) {AREA_SCORE {} NAME modulo_sub#3:exu TYPE PADZEROES PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-324 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-3052 {}}} SUCCS {{258 0 0 0-3055 {}}} CYCLES {}}
set a(0-3054) {AREA_SCORE {} NAME operator<<32,true>#3:slc()(32)#1 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-325 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-3044 {}}} SUCCS {{259 0 0 0-3055 {}}} CYCLES {}}
set a(0-3055) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-326 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-3054 {}} {258 0 0 0-3053 {}} {258 0 0 0-3049 {}} {258 0 0 0-2758 {}}} SUCCS {{258 0 0 0-3061 {}} {258 0 0 0-3064 {}}} CYCLES {}}
set a(0-3056) {AREA_SCORE {} NAME INNER_LOOP:r:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-327 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3057 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3057) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#28 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-328 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-3056 {}}} SUCCS {{259 0 0 0-3058 {}}} CYCLES {}}
set a(0-3058) {AREA_SCORE {} NAME butterFly#3:switch#1 TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-329 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-3057 {}}} SUCCS {{146 0 0 0-3059 {}} {146 0 0 0-3060 {}} {130 0 0 0-3061 {}} {146 0 0 0-3062 {}} {146 0 0 0-3063 {}} {130 0 0 0-3064 {}}} CYCLES {}}
set a(0-3059) {AREA_SCORE {} NAME INNER_LOOP:r:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-330 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-3058 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3060 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3060) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#145 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-331 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-3059 {}} {146 0 0 0-3058 {}}} SUCCS {{259 0 0 0-3061 {}}} CYCLES {}}
set a(0-3061) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(18,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(1)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-332 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-3061 {}} {259 0 0 0-3060 {}} {130 0 0 0-3058 {}} {258 0 0 0-3055 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-3061 {}}} CYCLES {}}
set a(0-3062) {AREA_SCORE {} NAME INNER_LOOP:r:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-3058 {}} {262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3063 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3063) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#8 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-334 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-3062 {}} {146 0 0 0-3058 {}}} SUCCS {{259 0 0 0-3064 {}}} CYCLES {}}
set a(0-3064) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(22,10,32,1024,1024,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(1)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-335 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-3064 {}} {259 0 0 0-3063 {}} {130 0 0 0-3058 {}} {258 0 0 0-3055 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-3064 {}}} CYCLES {}}
set a(0-3065) {AREA_SCORE {} NAME INNER_LOOP:r:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-336 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.575} PREDS {{262 0 0 0-3072 {}}} SUCCS {{259 0 0 0-3066 {}} {256 0 0 0-3072 {}}} CYCLES {}}
set a(0-3066) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(10-0)#4 TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-337 LOC {0 1.0 1 0.0 1 0.0 2 0.575} PREDS {{259 0 0 0-3065 {}}} SUCCS {{259 0 0 0-3067 {}}} CYCLES {}}
set a(0-3067) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(11,0,2,1,12) QUANTITY 1 NAME operator+=<20,false>:acc TYPE ACCU DELAY {1.14 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-338 LOC {1 0.0 1 0.715 1 0.715 1 0.99999975 2 0.8599997500000001} PREDS {{259 0 0 0-3066 {}}} SUCCS {{259 0 0 0-3068 {}} {258 0 0 0-3072 {}}} CYCLES {}}
set a(0-3068) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(13:2))(11) TYPE READSLICE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-339 LOC {1 0.285 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-3067 {}}} SUCCS {{259 0 0 0-3069 {}}} CYCLES {}}
set a(0-3069) {AREA_SCORE {} NAME INNER_LOOP:r:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-340 LOC {1 0.285 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-3068 {}} {256 0 0 0-2756 {}} {132 0 0 0-3074 {}}} SUCCS {{260 0 0 0-2756 {}} {259 0 0 0-3070 {}} {258 0 0 0-3073 {}}} CYCLES {}}
set a(0-3070) {AREA_SCORE {} NAME INNER_LOOP:r:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-341 LOC {1 0.285 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-3069 {}}} SUCCS {{260 0 0 0-2756 {}} {259 0 0 0-3071 {}}} CYCLES {}}
set a(0-3071) {AREA_SCORE {} NAME INNER_LOOP:r:select TYPE SELECT PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-342 LOC {1 0.285 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-3070 {}}} SUCCS {{131 0 0 0-3072 {}}} CYCLES {}}
set a(0-3072) {AREA_SCORE {} NAME asn(INNER_LOOP:r(13:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 LOC {1 0.285 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{260 0 0 0-3072 {}} {131 0 0 0-3071 {}} {258 0 0 0-3067 {}} {256 0 0 0-3065 {}} {256 0 0 0-3062 {}} {256 0 0 0-3059 {}} {256 0 0 0-3056 {}} {256 0 0 0-3040 {}} {256 0 0 0-3037 {}} {256 0 0 0-3034 {}} {256 0 0 0-2988 {}} {256 0 0 0-2985 {}} {256 0 0 0-2982 {}} {256 0 0 0-2979 {}} {256 0 0 0-2976 {}} {256 0 0 0-2960 {}} {256 0 0 0-2957 {}} {256 0 0 0-2954 {}} {256 0 0 0-2918 {}} {256 0 0 0-2915 {}} {256 0 0 0-2912 {}} {256 0 0 0-2909 {}} {256 0 0 0-2906 {}} {256 0 0 0-2890 {}} {256 0 0 0-2887 {}} {256 0 0 0-2884 {}} {256 0 0 0-2848 {}} {256 0 0 0-2845 {}} {256 0 0 0-2842 {}} {256 0 0 0-2839 {}} {256 0 0 0-2836 {}} {256 0 0 0-2820 {}} {256 0 0 0-2817 {}} {256 0 0 0-2814 {}} {256 0 0 0-2786 {}} {256 0 0 0-2782 {}} {256 0 0 0-2779 {}} {132 0 0 0-3074 {}}} SUCCS {{262 0 0 0-2779 {}} {262 0 0 0-2782 {}} {262 0 0 0-2786 {}} {262 0 0 0-2814 {}} {262 0 0 0-2817 {}} {262 0 0 0-2820 {}} {262 0 0 0-2836 {}} {262 0 0 0-2839 {}} {262 0 0 0-2842 {}} {262 0 0 0-2845 {}} {262 0 0 0-2848 {}} {262 0 0 0-2884 {}} {262 0 0 0-2887 {}} {262 0 0 0-2890 {}} {262 0 0 0-2906 {}} {262 0 0 0-2909 {}} {262 0 0 0-2912 {}} {262 0 0 0-2915 {}} {262 0 0 0-2918 {}} {262 0 0 0-2954 {}} {262 0 0 0-2957 {}} {262 0 0 0-2960 {}} {262 0 0 0-2976 {}} {262 0 0 0-2979 {}} {262 0 0 0-2982 {}} {262 0 0 0-2985 {}} {262 0 0 0-2988 {}} {262 0 0 0-3034 {}} {262 0 0 0-3037 {}} {262 0 0 0-3040 {}} {262 0 0 0-3056 {}} {262 0 0 0-3059 {}} {262 0 0 0-3062 {}} {262 0 0 0-3065 {}} {260 0 0 0-3072 {}}} CYCLES {}}
set a(0-3073) {AREA_SCORE {} NAME INNER_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-343 LOC {1 0.285 1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0 0-3069 {}}} SUCCS {{260 0 0 0-2756 {}} {259 0 0 0-3074 {}}} CYCLES {}}
set a(0-3074) {AREA_SCORE {} NAME INNER_LOOP:break(INNER_LOOP) TYPE TERMINATE PAR 0-2744 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-344 LOC {1 0.285 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-3073 {}}} SUCCS {{132 0 0 0-2756 {}} {132 0 0 0-2819 {}} {132 0 0 0-2822 {}} {132 0 0 0-2841 {}} {132 0 0 0-2844 {}} {132 0 0 0-2889 {}} {132 0 0 0-2892 {}} {132 0 0 0-2911 {}} {132 0 0 0-2914 {}} {132 0 0 0-2959 {}} {132 0 0 0-2962 {}} {132 0 0 0-2981 {}} {132 0 0 0-2984 {}} {132 0 0 0-3039 {}} {132 0 0 0-3042 {}} {132 0 0 0-3061 {}} {132 0 0 0-3064 {}} {132 0 0 0-3069 {}} {132 0 0 0-3072 {}}} CYCLES {}}
set a(0-2744) {CHI {0-2756 0-2757 0-2758 0-2759 0-2760 0-2761 0-2762 0-2763 0-2764 0-2765 0-2766 0-2767 0-2768 0-2769 0-2770 0-2771 0-2772 0-2773 0-2774 0-2775 0-2776 0-2777 0-2778 0-2779 0-2780 0-2781 0-2782 0-2783 0-2784 0-2785 0-2786 0-2787 0-2788 0-2789 0-2790 0-2791 0-2792 0-2793 0-2794 0-2795 0-2796 0-2797 0-2798 0-2799 0-2800 0-2801 0-2802 0-2803 0-2804 0-2805 0-2806 0-2807 0-2808 0-2809 0-2810 0-2811 0-2812 0-2813 0-2814 0-2815 0-2816 0-2817 0-2818 0-2819 0-2820 0-2821 0-2822 0-2823 0-2824 0-2825 0-2826 0-2827 0-2828 0-2829 0-2830 0-2831 0-2832 0-2833 0-2834 0-2835 0-2836 0-2837 0-2838 0-2839 0-2840 0-2841 0-2842 0-2843 0-2844 0-2845 0-2846 0-2847 0-2848 0-2849 0-2850 0-2851 0-2852 0-2853 0-2854 0-2855 0-2856 0-2857 0-2858 0-2859 0-2860 0-2861 0-2862 0-2863 0-2864 0-2865 0-2866 0-2867 0-2868 0-2869 0-2870 0-2871 0-2872 0-2873 0-2874 0-2875 0-2876 0-2877 0-2878 0-2879 0-2880 0-2881 0-2882 0-2883 0-2884 0-2885 0-2886 0-2887 0-2888 0-2889 0-2890 0-2891 0-2892 0-2893 0-2894 0-2895 0-2896 0-2897 0-2898 0-2899 0-2900 0-2901 0-2902 0-2903 0-2904 0-2905 0-2906 0-2907 0-2908 0-2909 0-2910 0-2911 0-2912 0-2913 0-2914 0-2915 0-2916 0-2917 0-2918 0-2919 0-2920 0-2921 0-2922 0-2923 0-2924 0-2925 0-2926 0-2927 0-2928 0-2929 0-2930 0-2931 0-2932 0-2933 0-2934 0-2935 0-2936 0-2937 0-2938 0-2939 0-2940 0-2941 0-2942 0-2943 0-2944 0-2945 0-2946 0-2947 0-2948 0-2949 0-2950 0-2951 0-2952 0-2953 0-2954 0-2955 0-2956 0-2957 0-2958 0-2959 0-2960 0-2961 0-2962 0-2963 0-2964 0-2965 0-2966 0-2967 0-2968 0-2969 0-2970 0-2971 0-2972 0-2973 0-2974 0-2975 0-2976 0-2977 0-2978 0-2979 0-2980 0-2981 0-2982 0-2983 0-2984 0-2985 0-2986 0-2987 0-2988 0-2989 0-2990 0-2991 0-2992 0-2993 0-2994 0-2995 0-2996 0-2997 0-2998 0-2999 0-3000 0-3001 0-3002 0-3003 0-3004 0-3005 0-3006 0-3007 0-3008 0-3009 0-3010 0-3011 0-3012 0-3013 0-3014 0-3015 0-3016 0-3017 0-3018 0-3019 0-3020 0-3021 0-3022 0-3023 0-3024 0-3025 0-3026 0-3027 0-3028 0-3029 0-3030 0-3031 0-3032 0-3033 0-3034 0-3035 0-3036 0-3037 0-3038 0-3039 0-3040 0-3041 0-3042 0-3043 0-3044 0-3045 0-3046 0-3047 0-3048 0-3049 0-3050 0-3051 0-3052 0-3053 0-3054 0-3055 0-3056 0-3057 0-3058 0-3059 0-3060 0-3061 0-3062 0-3063 0-3064 0-3065 0-3066 0-3067 0-3068 0-3069 0-3070 0-3071 0-3072 0-3073 0-3074} ITERATIONS 2048 RESET_LATENCY 0 CSTEPS 12 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 12.0 CYCLES_IN 2059 TOTAL_CYCLES_IN 30885 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30885 NAME INNER_LOOP TYPE LOOP DELAY {154430.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-345 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2755 {}} {258 0 0 0-2754 {}} {130 0 0 0-2753 {}} {64 0 0 0-2752 {}}} SUCCS {{772 0 0 0-2755 {}} {131 0 0 0-3075 {}} {258 0 0 0-2745 {}}} CYCLES {}}
set a(0-3075) {AREA_SCORE {} NAME cpyVec:for:i:asn(cpyVec:for:i(14:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-346 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2744 {}} {772 0 0 0-2745 {}}} SUCCS {{259 0 0 0-2745 {}}} CYCLES {}}
set a(0-3076) {AREA_SCORE {} NAME cpyVec:for:asn(exit:cpyVec:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-347 LOC {0 1.0 1 1.0 1 1.0 1 1.0 2 1.0} PREDS {{132 0 0 0-3222 {}} {260 0 0 0-3221 {}} {260 0 0 0-3218 {}} {260 0 0 0-3217 {}}} SUCCS {{256 0 0 0-3217 {}}} CYCLES {}}
set a(0-3077) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-348 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3078) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-349 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3079) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-350 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3194 {}}} CYCLES {}}
set a(0-3080) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-351 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3194 {}}} CYCLES {}}
set a(0-3081) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-352 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3179 {}}} CYCLES {}}
set a(0-3082) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-353 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3179 {}}} CYCLES {}}
set a(0-3083) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-354 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3164 {}}} CYCLES {}}
set a(0-3084) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-355 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3164 {}}} CYCLES {}}
set a(0-3085) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-356 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3149 {}}} CYCLES {}}
set a(0-3086) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-357 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3149 {}}} CYCLES {}}
set a(0-3087) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-358 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3134 {}}} CYCLES {}}
set a(0-3088) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-359 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3134 {}}} CYCLES {}}
set a(0-3089) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-360 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3119 {}}} CYCLES {}}
set a(0-3090) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-361 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3119 {}}} CYCLES {}}
set a(0-3091) {AREA_SCORE {} NAME cpyVec:for:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-362 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3104 {}}} CYCLES {}}
set a(0-3092) {AREA_SCORE {} NAME cpyVec:for:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-363 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-3104 {}}} CYCLES {}}
set a(0-3093) {AREA_SCORE {} NAME cpyVec:for:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-364 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3094 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3094) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#161 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-365 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3093 {}}} SUCCS {{259 0 0 0-3095 {}}} CYCLES {}}
set a(0-3095) {AREA_SCORE {} NAME cpyVec:for:switch TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-366 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3094 {}}} SUCCS {{146 0 0 0-3096 {}} {146 0 0 0-3097 {}} {146 0 0 0-3098 {}} {146 0 0 0-3099 {}} {146 0 0 0-3100 {}} {146 0 0 0-3101 {}}} CYCLES {}}
set a(0-3096) {AREA_SCORE {} NAME cpyVec:for:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-367 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3095 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3097 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3097) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#34 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-368 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3096 {}} {146 0 0 0-3095 {}}} SUCCS {{259 0 0 0-3098 {}}} CYCLES {}}
set a(0-3098) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-369 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3097 {}} {146 0 0 0-3095 {}}} SUCCS {{258 0 0 0-3104 {}}} CYCLES {}}
set a(0-3099) {AREA_SCORE {} NAME cpyVec:for:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3095 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3100 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3100) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#42 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-371 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3099 {}} {146 0 0 0-3095 {}}} SUCCS {{259 0 0 0-3101 {}}} CYCLES {}}
set a(0-3101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(15,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-372 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3100 {}} {146 0 0 0-3095 {}}} SUCCS {{258 0 0 0-3104 {}}} CYCLES {}}
set a(0-3102) {AREA_SCORE {} NAME cpyVec:for:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-373 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3103 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3103) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0) TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-374 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3102 {}}} SUCCS {{259 0 0 0-3104 {}}} CYCLES {}}
set a(0-3104) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-375 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3103 {}} {258 0 0 0-3101 {}} {258 0 0 0-3098 {}} {258 0 0 0-3092 {}} {258 0 0 0-3091 {}}} SUCCS {{258 0 0 0-3107 {}}} CYCLES {}}
set a(0-3105) {AREA_SCORE {} NAME cpyVec:for:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3106 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3106) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#1 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-377 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3105 {}}} SUCCS {{259 0 0 0-3107 {}}} CYCLES {}}
set a(0-3107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(23,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-378 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3107 {}} {259 0 0 0-3106 {}} {258 0 0 0-3104 {}} {132 0 0 0-3222 {}} {80 0 0 0-3212 {}} {80 0 0 0-3197 {}} {80 0 0 0-3182 {}} {80 0 0 0-3167 {}} {80 0 0 0-3152 {}} {80 0 0 0-3137 {}} {80 0 0 0-3122 {}}} SUCCS {{262 0 0 0-3107 {}} {80 0 0 0-3122 {}} {80 0 0 0-3137 {}} {80 0 0 0-3152 {}} {80 0 0 0-3167 {}} {80 0 0 0-3182 {}} {80 0 0 0-3197 {}} {80 0 0 0-3212 {}}} CYCLES {}}
set a(0-3108) {AREA_SCORE {} NAME cpyVec:for:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-379 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3109 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3109) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#162 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-380 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3108 {}}} SUCCS {{259 0 0 0-3110 {}}} CYCLES {}}
set a(0-3110) {AREA_SCORE {} NAME cpyVec:for:switch#1 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-381 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3109 {}}} SUCCS {{146 0 0 0-3111 {}} {146 0 0 0-3112 {}} {146 0 0 0-3113 {}} {146 0 0 0-3114 {}} {146 0 0 0-3115 {}} {146 0 0 0-3116 {}}} CYCLES {}}
set a(0-3111) {AREA_SCORE {} NAME cpyVec:for:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-382 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3110 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3112 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3112) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#51 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-383 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3111 {}} {146 0 0 0-3110 {}}} SUCCS {{259 0 0 0-3113 {}}} CYCLES {}}
set a(0-3113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-384 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3112 {}} {146 0 0 0-3110 {}}} SUCCS {{258 0 0 0-3119 {}}} CYCLES {}}
set a(0-3114) {AREA_SCORE {} NAME cpyVec:for:i:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-385 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3110 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3115 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3115) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#59 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-386 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3114 {}} {146 0 0 0-3110 {}}} SUCCS {{259 0 0 0-3116 {}}} CYCLES {}}
set a(0-3116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(16,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(1).@)#1 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-387 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3115 {}} {146 0 0 0-3110 {}}} SUCCS {{258 0 0 0-3119 {}}} CYCLES {}}
set a(0-3117) {AREA_SCORE {} NAME cpyVec:for:i:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3118 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3118) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#10 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-389 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3117 {}}} SUCCS {{259 0 0 0-3119 {}}} CYCLES {}}
set a(0-3119) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#1 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-390 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3118 {}} {258 0 0 0-3116 {}} {258 0 0 0-3113 {}} {258 0 0 0-3090 {}} {258 0 0 0-3089 {}}} SUCCS {{258 0 0 0-3122 {}}} CYCLES {}}
set a(0-3120) {AREA_SCORE {} NAME cpyVec:for:i:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-391 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3121 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3121) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#3 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-392 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3120 {}}} SUCCS {{259 0 0 0-3122 {}}} CYCLES {}}
set a(0-3122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(24,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-393 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3122 {}} {259 0 0 0-3121 {}} {258 0 0 0-3119 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3122 {}}} CYCLES {}}
set a(0-3123) {AREA_SCORE {} NAME cpyVec:for:i:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-394 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3124 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3124) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#163 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-395 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3123 {}}} SUCCS {{259 0 0 0-3125 {}}} CYCLES {}}
set a(0-3125) {AREA_SCORE {} NAME cpyVec:for:switch#2 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-396 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3124 {}}} SUCCS {{146 0 0 0-3126 {}} {146 0 0 0-3127 {}} {146 0 0 0-3128 {}} {146 0 0 0-3129 {}} {146 0 0 0-3130 {}} {146 0 0 0-3131 {}}} CYCLES {}}
set a(0-3126) {AREA_SCORE {} NAME cpyVec:for:i:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-397 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3125 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3127 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3127) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#68 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-398 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3126 {}} {146 0 0 0-3125 {}}} SUCCS {{259 0 0 0-3128 {}}} CYCLES {}}
set a(0-3128) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-399 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3127 {}} {146 0 0 0-3125 {}}} SUCCS {{258 0 0 0-3134 {}}} CYCLES {}}
set a(0-3129) {AREA_SCORE {} NAME cpyVec:for:i:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-400 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3125 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3130 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3130) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#76 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-401 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3129 {}} {146 0 0 0-3125 {}}} SUCCS {{259 0 0 0-3131 {}}} CYCLES {}}
set a(0-3131) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(17,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(2).@)#2 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-402 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3130 {}} {146 0 0 0-3125 {}}} SUCCS {{258 0 0 0-3134 {}}} CYCLES {}}
set a(0-3132) {AREA_SCORE {} NAME cpyVec:for:i:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-403 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3133 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3133) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#11 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-404 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3132 {}}} SUCCS {{259 0 0 0-3134 {}}} CYCLES {}}
set a(0-3134) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#2 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-405 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3133 {}} {258 0 0 0-3131 {}} {258 0 0 0-3128 {}} {258 0 0 0-3088 {}} {258 0 0 0-3087 {}}} SUCCS {{258 0 0 0-3137 {}}} CYCLES {}}
set a(0-3135) {AREA_SCORE {} NAME cpyVec:for:i:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-406 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3136 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3136) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#4 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-407 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3135 {}}} SUCCS {{259 0 0 0-3137 {}}} CYCLES {}}
set a(0-3137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(25,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-408 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3137 {}} {259 0 0 0-3136 {}} {258 0 0 0-3134 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3137 {}}} CYCLES {}}
set a(0-3138) {AREA_SCORE {} NAME cpyVec:for:i:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-409 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3139 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3139) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#164 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-410 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3138 {}}} SUCCS {{259 0 0 0-3140 {}}} CYCLES {}}
set a(0-3140) {AREA_SCORE {} NAME cpyVec:for:switch#3 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-411 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3139 {}}} SUCCS {{146 0 0 0-3141 {}} {146 0 0 0-3142 {}} {146 0 0 0-3143 {}} {146 0 0 0-3144 {}} {146 0 0 0-3145 {}} {146 0 0 0-3146 {}}} CYCLES {}}
set a(0-3141) {AREA_SCORE {} NAME cpyVec:for:i:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-412 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3140 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3142 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3142) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#85 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-413 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3141 {}} {146 0 0 0-3140 {}}} SUCCS {{259 0 0 0-3143 {}}} CYCLES {}}
set a(0-3143) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-414 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3142 {}} {146 0 0 0-3140 {}}} SUCCS {{258 0 0 0-3149 {}}} CYCLES {}}
set a(0-3144) {AREA_SCORE {} NAME cpyVec:for:i:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-415 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3140 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3145 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3145) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#93 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-416 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3144 {}} {146 0 0 0-3140 {}}} SUCCS {{259 0 0 0-3146 {}}} CYCLES {}}
set a(0-3146) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(18,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(3).@)#3 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-417 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3145 {}} {146 0 0 0-3140 {}}} SUCCS {{258 0 0 0-3149 {}}} CYCLES {}}
set a(0-3147) {AREA_SCORE {} NAME cpyVec:for:i:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3148 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3148) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#12 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-419 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3147 {}}} SUCCS {{259 0 0 0-3149 {}}} CYCLES {}}
set a(0-3149) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#3 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-420 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3148 {}} {258 0 0 0-3146 {}} {258 0 0 0-3143 {}} {258 0 0 0-3086 {}} {258 0 0 0-3085 {}}} SUCCS {{258 0 0 0-3152 {}}} CYCLES {}}
set a(0-3150) {AREA_SCORE {} NAME cpyVec:for:i:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-421 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3151 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3151) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#5 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-422 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3150 {}}} SUCCS {{259 0 0 0-3152 {}}} CYCLES {}}
set a(0-3152) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(26,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-423 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3152 {}} {259 0 0 0-3151 {}} {258 0 0 0-3149 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3152 {}}} CYCLES {}}
set a(0-3153) {AREA_SCORE {} NAME cpyVec:for:i:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-424 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3154 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3154) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#165 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-425 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3153 {}}} SUCCS {{259 0 0 0-3155 {}}} CYCLES {}}
set a(0-3155) {AREA_SCORE {} NAME cpyVec:for:switch#4 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-426 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3154 {}}} SUCCS {{146 0 0 0-3156 {}} {146 0 0 0-3157 {}} {146 0 0 0-3158 {}} {146 0 0 0-3159 {}} {146 0 0 0-3160 {}} {146 0 0 0-3161 {}}} CYCLES {}}
set a(0-3156) {AREA_SCORE {} NAME cpyVec:for:i:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-427 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3155 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3157 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3157) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#102 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-428 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3156 {}} {146 0 0 0-3155 {}}} SUCCS {{259 0 0 0-3158 {}}} CYCLES {}}
set a(0-3158) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-429 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3157 {}} {146 0 0 0-3155 {}}} SUCCS {{258 0 0 0-3164 {}}} CYCLES {}}
set a(0-3159) {AREA_SCORE {} NAME cpyVec:for:i:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-430 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3155 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3160 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3160) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#110 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-431 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3159 {}} {146 0 0 0-3155 {}}} SUCCS {{259 0 0 0-3161 {}}} CYCLES {}}
set a(0-3161) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(19,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(4).@)#4 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-432 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3160 {}} {146 0 0 0-3155 {}}} SUCCS {{258 0 0 0-3164 {}}} CYCLES {}}
set a(0-3162) {AREA_SCORE {} NAME cpyVec:for:i:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3163 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3163) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#13 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-434 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3162 {}}} SUCCS {{259 0 0 0-3164 {}}} CYCLES {}}
set a(0-3164) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#4 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-435 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3163 {}} {258 0 0 0-3161 {}} {258 0 0 0-3158 {}} {258 0 0 0-3084 {}} {258 0 0 0-3083 {}}} SUCCS {{258 0 0 0-3167 {}}} CYCLES {}}
set a(0-3165) {AREA_SCORE {} NAME cpyVec:for:i:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-436 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3166 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3166) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#6 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-437 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3165 {}}} SUCCS {{259 0 0 0-3167 {}}} CYCLES {}}
set a(0-3167) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(27,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(4).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-438 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3167 {}} {259 0 0 0-3166 {}} {258 0 0 0-3164 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3167 {}}} CYCLES {}}
set a(0-3168) {AREA_SCORE {} NAME cpyVec:for:i:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-439 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3169 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3169) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#166 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-440 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3168 {}}} SUCCS {{259 0 0 0-3170 {}}} CYCLES {}}
set a(0-3170) {AREA_SCORE {} NAME cpyVec:for:switch#5 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-441 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3169 {}}} SUCCS {{146 0 0 0-3171 {}} {146 0 0 0-3172 {}} {146 0 0 0-3173 {}} {146 0 0 0-3174 {}} {146 0 0 0-3175 {}} {146 0 0 0-3176 {}}} CYCLES {}}
set a(0-3171) {AREA_SCORE {} NAME cpyVec:for:i:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-442 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3170 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3172 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3172) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#119 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-443 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3171 {}} {146 0 0 0-3170 {}}} SUCCS {{259 0 0 0-3173 {}}} CYCLES {}}
set a(0-3173) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-444 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3172 {}} {146 0 0 0-3170 {}}} SUCCS {{258 0 0 0-3179 {}}} CYCLES {}}
set a(0-3174) {AREA_SCORE {} NAME cpyVec:for:i:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-445 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3170 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3175 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3175) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#127 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-446 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3174 {}} {146 0 0 0-3170 {}}} SUCCS {{259 0 0 0-3176 {}}} CYCLES {}}
set a(0-3176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(20,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(5).@)#5 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-447 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3175 {}} {146 0 0 0-3170 {}}} SUCCS {{258 0 0 0-3179 {}}} CYCLES {}}
set a(0-3177) {AREA_SCORE {} NAME cpyVec:for:i:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-448 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3178 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3178) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#14 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-449 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3177 {}}} SUCCS {{259 0 0 0-3179 {}}} CYCLES {}}
set a(0-3179) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#5 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-450 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3178 {}} {258 0 0 0-3176 {}} {258 0 0 0-3173 {}} {258 0 0 0-3082 {}} {258 0 0 0-3081 {}}} SUCCS {{258 0 0 0-3182 {}}} CYCLES {}}
set a(0-3180) {AREA_SCORE {} NAME cpyVec:for:i:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3181 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3181) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#7 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-452 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3180 {}}} SUCCS {{259 0 0 0-3182 {}}} CYCLES {}}
set a(0-3182) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(28,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(5).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-453 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3182 {}} {259 0 0 0-3181 {}} {258 0 0 0-3179 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3182 {}}} CYCLES {}}
set a(0-3183) {AREA_SCORE {} NAME cpyVec:for:i:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-454 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3184 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3184) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#167 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-455 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3183 {}}} SUCCS {{259 0 0 0-3185 {}}} CYCLES {}}
set a(0-3185) {AREA_SCORE {} NAME cpyVec:for:switch#6 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-456 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3184 {}}} SUCCS {{146 0 0 0-3186 {}} {146 0 0 0-3187 {}} {146 0 0 0-3188 {}} {146 0 0 0-3189 {}} {146 0 0 0-3190 {}} {146 0 0 0-3191 {}}} CYCLES {}}
set a(0-3186) {AREA_SCORE {} NAME cpyVec:for:i:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3185 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3187 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3187) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#136 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-458 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3186 {}} {146 0 0 0-3185 {}}} SUCCS {{259 0 0 0-3188 {}}} CYCLES {}}
set a(0-3188) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-459 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3187 {}} {146 0 0 0-3185 {}}} SUCCS {{258 0 0 0-3194 {}}} CYCLES {}}
set a(0-3189) {AREA_SCORE {} NAME cpyVec:for:i:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-460 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3185 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3190 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3190) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#144 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-461 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3189 {}} {146 0 0 0-3185 {}}} SUCCS {{259 0 0 0-3191 {}}} CYCLES {}}
set a(0-3191) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(21,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(6).@)#6 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-462 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3190 {}} {146 0 0 0-3185 {}}} SUCCS {{258 0 0 0-3194 {}}} CYCLES {}}
set a(0-3192) {AREA_SCORE {} NAME cpyVec:for:i:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-463 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3193 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3193) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#15 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-464 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3192 {}}} SUCCS {{259 0 0 0-3194 {}}} CYCLES {}}
set a(0-3194) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#6 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-465 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3193 {}} {258 0 0 0-3191 {}} {258 0 0 0-3188 {}} {258 0 0 0-3080 {}} {258 0 0 0-3079 {}}} SUCCS {{258 0 0 0-3197 {}}} CYCLES {}}
set a(0-3195) {AREA_SCORE {} NAME cpyVec:for:i:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-466 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3196 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3196) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#8 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-467 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3195 {}}} SUCCS {{259 0 0 0-3197 {}}} CYCLES {}}
set a(0-3197) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(29,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(6).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-468 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3197 {}} {259 0 0 0-3196 {}} {258 0 0 0-3194 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3197 {}}} CYCLES {}}
set a(0-3198) {AREA_SCORE {} NAME cpyVec:for:i:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-469 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3199 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3199) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#168 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-470 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3198 {}}} SUCCS {{259 0 0 0-3200 {}}} CYCLES {}}
set a(0-3200) {AREA_SCORE {} NAME cpyVec:for:switch#7 TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-471 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-3199 {}}} SUCCS {{146 0 0 0-3201 {}} {146 0 0 0-3202 {}} {146 0 0 0-3203 {}} {146 0 0 0-3204 {}} {146 0 0 0-3205 {}} {146 0 0 0-3206 {}}} CYCLES {}}
set a(0-3201) {AREA_SCORE {} NAME cpyVec:for:i:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-472 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3200 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3202 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3202) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#153 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-473 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3201 {}} {146 0 0 0-3200 {}}} SUCCS {{259 0 0 0-3203 {}}} CYCLES {}}
set a(0-3203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-474 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3202 {}} {146 0 0 0-3200 {}}} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3204) {AREA_SCORE {} NAME cpyVec:for:i:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-475 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-3200 {}} {262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3205 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3205) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#31 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-476 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-3204 {}} {146 0 0 0-3200 {}}} SUCCS {{259 0 0 0-3206 {}}} CYCLES {}}
set a(0-3206) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(22,10,32,1024,1024,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(7).@)#7 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-477 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-3205 {}} {146 0 0 0-3200 {}}} SUCCS {{258 0 0 0-3209 {}}} CYCLES {}}
set a(0-3207) {AREA_SCORE {} NAME cpyVec:for:i:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-478 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3208 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3208) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#16 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-479 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-3207 {}}} SUCCS {{259 0 0 0-3209 {}}} CYCLES {}}
set a(0-3209) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#7 TYPE MUX DELAY {0.09 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-480 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-3208 {}} {258 0 0 0-3206 {}} {258 0 0 0-3203 {}} {258 0 0 0-3078 {}} {258 0 0 0-3077 {}}} SUCCS {{258 0 0 0-3212 {}}} CYCLES {}}
set a(0-3210) {AREA_SCORE {} NAME cpyVec:for:i:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-481 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3211 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3211) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#9 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-482 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-3210 {}}} SUCCS {{259 0 0 0-3212 {}}} CYCLES {}}
set a(0-3212) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(30,11,32,2048,2048,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-483 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-3212 {}} {259 0 0 0-3211 {}} {258 0 0 0-3209 {}} {80 0 0 0-3107 {}} {132 0 0 0-3222 {}}} SUCCS {{80 0 0 0-3107 {}} {262 0 0 0-3212 {}}} CYCLES {}}
set a(0-3213) {AREA_SCORE {} NAME cpyVec:for:i:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-484 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.59} PREDS {{262 0 0 0-3220 {}}} SUCCS {{259 0 0 0-3214 {}} {256 0 0 0-3220 {}}} CYCLES {}}
set a(0-3214) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(10-0)#2 TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-485 LOC {0 1.0 1 0.0 1 0.0 2 0.59} PREDS {{259 0 0 0-3213 {}}} SUCCS {{259 0 0 0-3215 {}}} CYCLES {}}
set a(0-3215) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(11,0,2,1,12) QUANTITY 1 NAME operator+=<20,false>#1:acc TYPE ACCU DELAY {1.14 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-486 LOC {1 0.0 1 0.715 1 0.715 1 0.99999975 2 0.87499975} PREDS {{259 0 0 0-3214 {}}} SUCCS {{259 0 0 0-3216 {}} {258 0 0 0-3220 {}}} CYCLES {}}
set a(0-3216) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(14:3))(11) TYPE READSLICE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-487 LOC {1 0.285 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-3215 {}}} SUCCS {{259 0 0 0-3217 {}}} CYCLES {}}
set a(0-3217) {AREA_SCORE {} NAME cpyVec:for:i:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-488 LOC {1 0.285 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-3216 {}} {256 0 0 0-3076 {}} {132 0 0 0-3222 {}}} SUCCS {{260 0 0 0-3076 {}} {259 0 0 0-3218 {}} {258 0 0 0-3221 {}}} CYCLES {}}
set a(0-3218) {AREA_SCORE {} NAME cpyVec:for:i:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-489 LOC {1 0.285 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-3217 {}}} SUCCS {{260 0 0 0-3076 {}} {259 0 0 0-3219 {}}} CYCLES {}}
set a(0-3219) {AREA_SCORE {} NAME cpyVec:for:i:select TYPE SELECT PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-490 LOC {1 0.285 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-3218 {}}} SUCCS {{131 0 0 0-3220 {}}} CYCLES {}}
set a(0-3220) {AREA_SCORE {} NAME asn(cpyVec:for:i(14:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 LOC {1 0.285 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{260 0 0 0-3220 {}} {131 0 0 0-3219 {}} {258 0 0 0-3215 {}} {256 0 0 0-3213 {}} {256 0 0 0-3210 {}} {256 0 0 0-3207 {}} {256 0 0 0-3204 {}} {256 0 0 0-3201 {}} {256 0 0 0-3198 {}} {256 0 0 0-3195 {}} {256 0 0 0-3192 {}} {256 0 0 0-3189 {}} {256 0 0 0-3186 {}} {256 0 0 0-3183 {}} {256 0 0 0-3180 {}} {256 0 0 0-3177 {}} {256 0 0 0-3174 {}} {256 0 0 0-3171 {}} {256 0 0 0-3168 {}} {256 0 0 0-3165 {}} {256 0 0 0-3162 {}} {256 0 0 0-3159 {}} {256 0 0 0-3156 {}} {256 0 0 0-3153 {}} {256 0 0 0-3150 {}} {256 0 0 0-3147 {}} {256 0 0 0-3144 {}} {256 0 0 0-3141 {}} {256 0 0 0-3138 {}} {256 0 0 0-3135 {}} {256 0 0 0-3132 {}} {256 0 0 0-3129 {}} {256 0 0 0-3126 {}} {256 0 0 0-3123 {}} {256 0 0 0-3120 {}} {256 0 0 0-3117 {}} {256 0 0 0-3114 {}} {256 0 0 0-3111 {}} {256 0 0 0-3108 {}} {256 0 0 0-3105 {}} {256 0 0 0-3102 {}} {256 0 0 0-3099 {}} {256 0 0 0-3096 {}} {256 0 0 0-3093 {}} {132 0 0 0-3222 {}}} SUCCS {{262 0 0 0-3093 {}} {262 0 0 0-3096 {}} {262 0 0 0-3099 {}} {262 0 0 0-3102 {}} {262 0 0 0-3105 {}} {262 0 0 0-3108 {}} {262 0 0 0-3111 {}} {262 0 0 0-3114 {}} {262 0 0 0-3117 {}} {262 0 0 0-3120 {}} {262 0 0 0-3123 {}} {262 0 0 0-3126 {}} {262 0 0 0-3129 {}} {262 0 0 0-3132 {}} {262 0 0 0-3135 {}} {262 0 0 0-3138 {}} {262 0 0 0-3141 {}} {262 0 0 0-3144 {}} {262 0 0 0-3147 {}} {262 0 0 0-3150 {}} {262 0 0 0-3153 {}} {262 0 0 0-3156 {}} {262 0 0 0-3159 {}} {262 0 0 0-3162 {}} {262 0 0 0-3165 {}} {262 0 0 0-3168 {}} {262 0 0 0-3171 {}} {262 0 0 0-3174 {}} {262 0 0 0-3177 {}} {262 0 0 0-3180 {}} {262 0 0 0-3183 {}} {262 0 0 0-3186 {}} {262 0 0 0-3189 {}} {262 0 0 0-3192 {}} {262 0 0 0-3195 {}} {262 0 0 0-3198 {}} {262 0 0 0-3201 {}} {262 0 0 0-3204 {}} {262 0 0 0-3207 {}} {262 0 0 0-3210 {}} {262 0 0 0-3213 {}} {260 0 0 0-3220 {}}} CYCLES {}}
set a(0-3221) {AREA_SCORE {} NAME cpyVec:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-491 LOC {1 0.285 1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0 0-3217 {}}} SUCCS {{260 0 0 0-3076 {}} {259 0 0 0-3222 {}}} CYCLES {}}
set a(0-3222) {AREA_SCORE {} NAME cpyVec:for:break(cpyVec:for) TYPE TERMINATE PAR 0-2745 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-492 LOC {1 0.285 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-3221 {}}} SUCCS {{132 0 0 0-3076 {}} {132 0 0 0-3107 {}} {132 0 0 0-3122 {}} {132 0 0 0-3137 {}} {132 0 0 0-3152 {}} {132 0 0 0-3167 {}} {132 0 0 0-3182 {}} {132 0 0 0-3197 {}} {132 0 0 0-3212 {}} {132 0 0 0-3217 {}} {132 0 0 0-3220 {}}} CYCLES {}}
set a(0-2745) {CHI {0-3076 0-3077 0-3078 0-3079 0-3080 0-3081 0-3082 0-3083 0-3084 0-3085 0-3086 0-3087 0-3088 0-3089 0-3090 0-3091 0-3092 0-3093 0-3094 0-3095 0-3096 0-3097 0-3098 0-3099 0-3100 0-3101 0-3102 0-3103 0-3104 0-3105 0-3106 0-3107 0-3108 0-3109 0-3110 0-3111 0-3112 0-3113 0-3114 0-3115 0-3116 0-3117 0-3118 0-3119 0-3120 0-3121 0-3122 0-3123 0-3124 0-3125 0-3126 0-3127 0-3128 0-3129 0-3130 0-3131 0-3132 0-3133 0-3134 0-3135 0-3136 0-3137 0-3138 0-3139 0-3140 0-3141 0-3142 0-3143 0-3144 0-3145 0-3146 0-3147 0-3148 0-3149 0-3150 0-3151 0-3152 0-3153 0-3154 0-3155 0-3156 0-3157 0-3158 0-3159 0-3160 0-3161 0-3162 0-3163 0-3164 0-3165 0-3166 0-3167 0-3168 0-3169 0-3170 0-3171 0-3172 0-3173 0-3174 0-3175 0-3176 0-3177 0-3178 0-3179 0-3180 0-3181 0-3182 0-3183 0-3184 0-3185 0-3186 0-3187 0-3188 0-3189 0-3190 0-3191 0-3192 0-3193 0-3194 0-3195 0-3196 0-3197 0-3198 0-3199 0-3200 0-3201 0-3202 0-3203 0-3204 0-3205 0-3206 0-3207 0-3208 0-3209 0-3210 0-3211 0-3212 0-3213 0-3214 0-3215 0-3216 0-3217 0-3218 0-3219 0-3220 0-3221 0-3222} ITERATIONS 2048 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 2050 TOTAL_CYCLES_IN 30750 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30750 NAME cpyVec:for TYPE LOOP DELAY {153755.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-493 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3075 {}} {258 0 0 0-2744 {}}} SUCCS {{772 0 0 0-3075 {}} {131 0 0 0-3223 {}} {130 0 0 0-3224 {}} {130 0 0 0-3225 {}}} CYCLES {}}
set a(0-3223) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-494 LOC {1 1.0 2 0.74125 2 0.74125 2 0.74125 2 0.74125} PREDS {{131 0 0 0-2745 {}} {774 0 0 0-3225 {}}} SUCCS {{259 0 0 0-3224 {}} {256 0 0 0-3225 {}}} CYCLES {}}
set a(0-3224) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 2 NAME STAGE_LOOP:acc TYPE ACCU DELAY {1.04 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-495 LOC {2 0.0 2 0.74125 2 0.74125 2 0.99999975 2 0.99999975} PREDS {{259 0 0 0-3223 {}} {130 0 0 0-2745 {}}} SUCCS {{259 0 0 0-3225 {}}} CYCLES {}}
set a(0-3225) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2743 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-496 LOC {2 0.25875 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-3225 {}} {259 0 0 0-3224 {}} {256 0 0 0-3223 {}} {130 0 0 0-2745 {}} {256 0 0 0-2749 {}}} SUCCS {{774 0 0 0-2749 {}} {774 0 0 0-3223 {}} {772 0 0 0-3225 {}}} CYCLES {}}
set a(0-2743) {CHI {0-2749 0-2750 0-2751 0-2752 0-2753 0-2754 0-2755 0-2744 0-3075 0-2745 0-3223 0-3224 0-3225} ITERATIONS 15 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 61665 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 30 TOTAL_CYCLES_IN 30 TOTAL_CYCLES_UNDER 61635 TOTAL_CYCLES 61665 NAME STAGE_LOOP TYPE LOOP DELAY {308330.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-497 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2743 {}} {259 0 0 0-2748 {}} {130 0 0 0-2747 {}} {258 0 0 0-2746 {}}} SUCCS {{772 0 0 0-2748 {}} {774 0 0 0-2743 {}} {131 0 0 0-3226 {}} {130 0 0 0-3227 {}} {130 0 0 0-3228 {}} {130 0 0 0-3229 {}} {130 0 0 0-3230 {}} {130 0 0 0-3231 {}} {130 0 0 0-3232 {}} {130 0 0 0-3233 {}} {130 0 0 0-3234 {}} {130 0 0 0-3235 {}} {130 0 0 0-3236 {}} {130 0 0 0-3237 {}} {130 0 0 0-3238 {}} {130 0 0 0-3239 {}} {130 0 0 0-3240 {}} {130 0 0 0-3241 {}} {130 0 0 0-3242 {}} {130 0 0 0-3243 {}} {130 0 0 0-3244 {}} {130 0 0 0-3245 {}} {130 0 0 0-3246 {}} {130 0 0 0-3247 {}} {130 0 0 0-3248 {}} {130 0 0 0-3249 {}} {130 0 0 0-3250 {}} {130 0 0 0-3251 {}} {130 0 0 0-3252 {}} {130 0 0 0-3253 {}} {130 0 0 0-3254 {}} {130 0 0 0-3255 {}} {130 0 0 0-3256 {}} {130 0 0 0-3257 {}} {130 0 0 0-3258 {}} {130 0 0 0-3259 {}} {130 0 0 0-3260 {}} {130 0 0 0-3261 {}} {130 0 0 0-3262 {}} {130 0 0 0-3263 {}} {130 0 0 0-3264 {}} {130 0 0 0-3265 {}} {130 0 0 0-3266 {}} {130 0 0 0-3267 {}} {130 0 0 0-3268 {}} {130 0 0 0-3269 {}} {130 0 0 0-3270 {}} {130 0 0 0-3271 {}} {130 0 0 0-3272 {}} {130 0 0 0-3273 {}} {130 0 0 0-3274 {}} {130 0 0 0-3275 {}} {130 0 0 0-3276 {}} {130 0 0 0-3277 {}} {130 0 0 0-3278 {}} {130 0 0 0-3279 {}}} CYCLES {}}
set a(0-3226) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-498 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2743 {}} {128 0 0 0-3227 {}}} SUCCS {{259 0 0 0-3227 {}}} CYCLES {}}
set a(0-3227) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-499 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3227 {}} {259 0 0 0-3226 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3226 {}} {772 0 0 0-3227 {}} {259 0 0 0-3228 {}}} CYCLES {}}
set a(0-3228) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-500 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3227 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3229) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-501 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3230 {}}} SUCCS {{259 0 0 0-3230 {}}} CYCLES {}}
set a(0-3230) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-502 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3230 {}} {259 0 0 0-3229 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3229 {}} {772 0 0 0-3230 {}} {259 0 0 0-3231 {}}} CYCLES {}}
set a(0-3231) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-503 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3230 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3232) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-504 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3233 {}}} SUCCS {{259 0 0 0-3233 {}}} CYCLES {}}
set a(0-3233) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-505 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3233 {}} {259 0 0 0-3232 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3232 {}} {772 0 0 0-3233 {}} {259 0 0 0-3234 {}}} CYCLES {}}
set a(0-3234) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-506 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3233 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3235) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-507 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3236 {}}} SUCCS {{259 0 0 0-3236 {}}} CYCLES {}}
set a(0-3236) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-508 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3236 {}} {259 0 0 0-3235 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3235 {}} {772 0 0 0-3236 {}} {259 0 0 0-3237 {}}} CYCLES {}}
set a(0-3237) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-509 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3236 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3238) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-510 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3239 {}}} SUCCS {{259 0 0 0-3239 {}}} CYCLES {}}
set a(0-3239) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-511 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3239 {}} {259 0 0 0-3238 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3238 {}} {772 0 0 0-3239 {}} {259 0 0 0-3240 {}}} CYCLES {}}
set a(0-3240) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-512 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3239 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3241) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-513 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3242 {}}} SUCCS {{259 0 0 0-3242 {}}} CYCLES {}}
set a(0-3242) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-514 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3242 {}} {259 0 0 0-3241 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3241 {}} {772 0 0 0-3242 {}} {259 0 0 0-3243 {}}} CYCLES {}}
set a(0-3243) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-515 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3242 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3244) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-516 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3245 {}}} SUCCS {{259 0 0 0-3245 {}}} CYCLES {}}
set a(0-3245) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-517 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3245 {}} {259 0 0 0-3244 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3244 {}} {772 0 0 0-3245 {}} {259 0 0 0-3246 {}}} CYCLES {}}
set a(0-3246) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-518 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3245 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3247) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-519 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3248 {}}} SUCCS {{259 0 0 0-3248 {}}} CYCLES {}}
set a(0-3248) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-520 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3248 {}} {259 0 0 0-3247 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3247 {}} {772 0 0 0-3248 {}} {259 0 0 0-3249 {}}} CYCLES {}}
set a(0-3249) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-521 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3248 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3250) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-522 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3251 {}}} SUCCS {{259 0 0 0-3251 {}}} CYCLES {}}
set a(0-3251) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-523 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3251 {}} {259 0 0 0-3250 {}} {130 0 0 0-2743 {}} {256 0 0 0-2747 {}}} SUCCS {{774 0 0 0-2747 {}} {128 0 0 0-3250 {}} {772 0 0 0-3251 {}} {259 0 0 0-3252 {}}} CYCLES {}}
set a(0-3252) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-524 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3251 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3253) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-525 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3254 {}}} SUCCS {{259 0 0 0-3254 {}}} CYCLES {}}
set a(0-3254) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-526 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3254 {}} {259 0 0 0-3253 {}} {130 0 0 0-2743 {}} {256 0 0 0-2746 {}}} SUCCS {{774 0 0 0-2746 {}} {128 0 0 0-3253 {}} {772 0 0 0-3254 {}} {259 0 0 0-3255 {}}} CYCLES {}}
set a(0-3255) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-527 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3254 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3256) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-528 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3257 {}}} SUCCS {{259 0 0 0-3257 {}}} CYCLES {}}
set a(0-3257) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-529 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3257 {}} {259 0 0 0-3256 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3256 {}} {772 0 0 0-3257 {}} {259 0 0 0-3258 {}}} CYCLES {}}
set a(0-3258) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-530 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3257 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3259) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-531 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3260 {}}} SUCCS {{259 0 0 0-3260 {}}} CYCLES {}}
set a(0-3260) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-532 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3260 {}} {259 0 0 0-3259 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3259 {}} {772 0 0 0-3260 {}} {259 0 0 0-3261 {}}} CYCLES {}}
set a(0-3261) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-533 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3260 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3262) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3263 {}}} SUCCS {{259 0 0 0-3263 {}}} CYCLES {}}
set a(0-3263) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-535 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3263 {}} {259 0 0 0-3262 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3262 {}} {772 0 0 0-3263 {}} {259 0 0 0-3264 {}}} CYCLES {}}
set a(0-3264) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-536 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3263 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3265) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-537 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3266 {}}} SUCCS {{259 0 0 0-3266 {}}} CYCLES {}}
set a(0-3266) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-538 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3266 {}} {259 0 0 0-3265 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3265 {}} {772 0 0 0-3266 {}} {259 0 0 0-3267 {}}} CYCLES {}}
set a(0-3267) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-539 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3266 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3268) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-540 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3269 {}}} SUCCS {{259 0 0 0-3269 {}}} CYCLES {}}
set a(0-3269) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-541 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3269 {}} {259 0 0 0-3268 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3268 {}} {772 0 0 0-3269 {}} {259 0 0 0-3270 {}}} CYCLES {}}
set a(0-3270) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-542 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3269 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3271) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-543 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3272 {}}} SUCCS {{259 0 0 0-3272 {}}} CYCLES {}}
set a(0-3272) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-544 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3272 {}} {259 0 0 0-3271 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3271 {}} {772 0 0 0-3272 {}} {259 0 0 0-3273 {}}} CYCLES {}}
set a(0-3273) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-545 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3272 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3274) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-546 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3275 {}}} SUCCS {{259 0 0 0-3275 {}}} CYCLES {}}
set a(0-3275) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-547 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3275 {}} {259 0 0 0-3274 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3274 {}} {772 0 0 0-3275 {}} {259 0 0 0-3276 {}}} CYCLES {}}
set a(0-3276) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-548 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3275 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-3277) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-549 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2743 {}} {128 0 0 0-3278 {}}} SUCCS {{259 0 0 0-3278 {}}} CYCLES {}}
set a(0-3278) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3278 {}} {259 0 0 0-3277 {}} {130 0 0 0-2743 {}}} SUCCS {{128 0 0 0-3277 {}} {772 0 0 0-3278 {}} {259 0 0 0-3279 {}}} CYCLES {}}
set a(0-3279) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-2742 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-551 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3278 {}} {130 0 0 0-2743 {}}} SUCCS {} CYCLES {}}
set a(0-2742) {CHI {0-2746 0-2747 0-2748 0-2743 0-3226 0-3227 0-3228 0-3229 0-3230 0-3231 0-3232 0-3233 0-3234 0-3235 0-3236 0-3237 0-3238 0-3239 0-3240 0-3241 0-3242 0-3243 0-3244 0-3245 0-3246 0-3247 0-3248 0-3249 0-3250 0-3251 0-3252 0-3253 0-3254 0-3255 0-3256 0-3257 0-3258 0-3259 0-3260 0-3261 0-3262 0-3263 0-3264 0-3265 0-3266 0-3267 0-3268 0-3269 0-3270 0-3271 0-3272 0-3273 0-3274 0-3275 0-3276 0-3277 0-3278 0-3279} ITERATIONS Infinite LATENCY 61663 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 61667 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 61665 TOTAL_CYCLES 61667 NAME main TYPE LOOP DELAY {308340.00 ns} PAR 0-2741 XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-552 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-2742 {}}} SUCCS {{774 0 0 0-2742 {}}} CYCLES {}}
set a(0-2741) {CHI 0-2742 ITERATIONS Infinite LATENCY 61663 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 61667 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 61667 TOTAL_CYCLES 61667 NAME core:rlp TYPE LOOP DELAY {308340.00 ns} PAR {} XREFS 508b0c35-ebd6-4da6-a3ee-0f0453645474-553 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2741-TOTALCYCLES) {61667}
set a(0-2741-QMOD) {ccs_in(2,32) 0-2746 ccs_in(3,32) 0-2747 mgc_add(4,0,1,1,5) {0-2750 0-3224} mgc_shift_l(1,1,4,13) 0-2754 BLOCK_DPRAM_RBW_DUAL_rwport(23,11,32,2048,2048,32,1) {0-2781 0-3107} BLOCK_DPRAM_RBW_DUAL_rwport(24,11,32,2048,2048,32,1) {0-2784 0-3122} mgc_and(11,2) 0-2788 ccs_axi4_slave_mem(31,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-2789 ccs_axi4_slave_mem(35,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-2790 mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) {0-2791 0-2794 0-2859 0-2864 0-2929 0-2934 0-3010 0-3014} mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) {0-2792 0-2862 0-2932 0-3012} mgc_add(32,0,32,0,32) {0-2796 0-2803 0-2805 0-2812 0-2824 0-2829 0-2866 0-2873 0-2875 0-2882 0-2894 0-2899 0-2936 0-2943 0-2945 0-2952 0-2964 0-2969 0-3016 0-3023 0-3025 0-3032 0-3044 0-3049} mgc_add(33,0,32,0,33) {0-2799 0-2808 0-2869 0-2878 0-2939 0-2948 0-3019 0-3028} mgc_mux(32,1,2) {0-2804 0-2813 0-2835 0-2858 0-2861 0-2874 0-2883 0-2905 0-2928 0-2931 0-2944 0-2953 0-2975 0-3024 0-3033 0-3055 0-3104 0-3119 0-3134 0-3149 0-3164 0-3179 0-3194 0-3209} BLOCK_1R1W_RBW_rwport_en(7,10,32,1024,1024,32,1) {0-2819 0-3098} BLOCK_1R1W_RBW_rwport_en(11,10,32,1024,1024,32,1) {0-2822 0-3158} BLOCK_1R1W_RBW_rwport_en(15,10,32,1024,1024,32,1) {0-2841 0-3101} BLOCK_1R1W_RBW_rwport_en(19,10,32,1024,1024,32,1) {0-2844 0-3161} BLOCK_DPRAM_RBW_DUAL_rwport(25,11,32,2048,2048,32,1) {0-2847 0-3137} BLOCK_DPRAM_RBW_DUAL_rwport(26,11,32,2048,2048,32,1) {0-2850 0-3152} ccs_axi4_slave_mem(32,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-2853 ccs_axi4_slave_mem(36,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-2856 BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1) {0-2889 0-3113} BLOCK_1R1W_RBW_rwport_en(12,10,32,1024,1024,32,1) {0-2892 0-3173} BLOCK_1R1W_RBW_rwport_en(16,10,32,1024,1024,32,1) {0-2911 0-3116} BLOCK_1R1W_RBW_rwport_en(20,10,32,1024,1024,32,1) {0-2914 0-3176} BLOCK_DPRAM_RBW_DUAL_rwport(27,11,32,2048,2048,32,1) {0-2917 0-3167} BLOCK_DPRAM_RBW_DUAL_rwport(28,11,32,2048,2048,32,1) {0-2920 0-3182} ccs_axi4_slave_mem(33,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-2923 ccs_axi4_slave_mem(37,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-2926 BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1) {0-2959 0-3128} BLOCK_1R1W_RBW_rwport_en(13,10,32,1024,1024,32,1) {0-2962 0-3188} BLOCK_1R1W_RBW_rwport_en(17,10,32,1024,1024,32,1) {0-2981 0-3131} BLOCK_1R1W_RBW_rwport_en(21,10,32,1024,1024,32,1) {0-2984 0-3191} BLOCK_DPRAM_RBW_DUAL_rwport(29,11,32,2048,2048,32,1) {0-2987 0-3197} BLOCK_DPRAM_RBW_DUAL_rwport(30,11,32,2048,2048,32,1) {0-2990 0-3212} ccs_axi4_slave_mem(34,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-3007 ccs_axi4_slave_mem(38,0,4096,32,32,12,0,0,12,32,1,1,1,0,0) 0-3008 mgc_mux1hot(32,4) {0-3009 0-3011} BLOCK_1R1W_RBW_rwport_en(10,10,32,1024,1024,32,1) {0-3039 0-3143} BLOCK_1R1W_RBW_rwport_en(14,10,32,1024,1024,32,1) {0-3042 0-3203} BLOCK_1R1W_RBW_rwport_en(18,10,32,1024,1024,32,1) {0-3061 0-3146} BLOCK_1R1W_RBW_rwport_en(22,10,32,1024,1024,32,1) {0-3064 0-3206} mgc_add(11,0,2,1,12) {0-3067 0-3215} mgc_io_sync(0) {0-3227 0-3230 0-3233 0-3236 0-3239 0-3242 0-3245 0-3248 0-3251 0-3254 0-3257 0-3260 0-3263 0-3266 0-3269 0-3272 0-3275 0-3278}}
set a(0-2741-PROC_NAME) {core}
set a(0-2741-HIER_NAME) {/peaseNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-2741}

