{
  "questions": [
    {
      "question": "What is the primary purpose of Hardware Description Languages (HDLs) like Verilog or VHDL in digital IC design?",
      "options": [
        "To compile high-level programming languages into machine code for microcontrollers.",
        "To describe the behavior, structure, and connectivity of digital circuits at various levels of abstraction.",
        "To manage project dependencies and automate the software build process.",
        "To simulate analog circuit behavior at the transistor level for precise current and voltage analysis.",
        "To generate physical layouts directly from high-level specifications without intermediate synthesis steps."
      ],
      "correct": 1
    },
    {
      "question": "In a set-associative cache, when a cache miss occurs and the target set is already full, which mechanism determines which existing cache block is replaced to make space for the new data block?",
      "options": [
        "The Memory Management Unit (MMU) policy for virtual-to-physical address translation.",
        "The cache coherence protocol that ensures data consistency across multiple processors.",
        "The Instruction Set Architecture (ISA) specification that defines processor operations.",
        "The cache eviction policy (e.g., Least Recently Used (LRU), First-In-First-Out (FIFO), Random).",
        "The branch prediction unit's accuracy for future instruction fetches."
      ],
      "correct": 3
    },
    {
      "question": "Dynamic Voltage and Frequency Scaling (DVFS) is a widely used power management technique in modern processors. What is its primary mechanism for achieving power reduction?",
      "options": [
        "Temporarily turning off entire unused functional blocks (power gating) to eliminate static and dynamic power.",
        "Reducing the supply voltage and simultaneously lowering the clock frequency of a circuit.",
        "Increasing the clock frequency to complete tasks faster, allowing the processor to enter a low-power idle state sooner.",
        "Using advanced transistor architectures like FinFETs, which inherently reduce leakage currents.",
        "Implementing complex error correction codes (ECC) in memory to reduce re-computations."
      ],
      "correct": 1
    },
    {
      "question": "After the physical layout of an integrated circuit is completed, what crucial verification steps are performed to ensure that the layout adheres to manufacturing rules and accurately represents the logical design?",
      "options": [
        "Logic Synthesis and Technology Mapping to optimize the gate-level netlist.",
        "Static Timing Analysis (STA) to check for timing violations like setup and hold.",
        "Design Rule Check (DRC) and Layout Versus Schematic (LVS).",
        "Behavioral simulation using Hardware Description Languages (HDLs).",
        "Architectural design exploration and microarchitecture definition."
      ],
      "correct": 2
    },
    {
      "question": "In a typical pipelined processor, which functional unit is primarily responsible for interpreting the fetched instruction and generating the necessary control signals to direct other components (such as the ALU, register file, and memory) to perform the specified operation?",
      "options": [
        "The Arithmetic Logic Unit (ALU) which performs arithmetic and logical operations.",
        "The Memory Management Unit (MMU) which handles virtual-to-physical address translation.",
        "The Program Counter (PC) which stores the address of the next instruction.",
        "The Control Unit.",
        "The Data Cache, which stores frequently accessed data."
      ],
      "correct": 3
    }
  ]
}