# Notes

This folder contains RTLs of baseline systolic array and PRAccel for logic synthesis to get area and power estimates. SRAM power and area are characterized with ARM memeory compiler and not included here.
