var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[53.8503, 28.7784, 26.9263, 34.2794, 11.9895], "total":[227923, 460116, 930, 182, 898], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[5312, 8995, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 11 global loads and 7 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 11 global loads and 7 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20", "compute_units":1, "type":"function", "total_percent":[0.644314, 0.377224, 0.296992, 0, 0.0658762], "total_kernel_resources":[2263, 5075, 0, 1, 48], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (main.cpp:149)", "type":"resource", "data":[31, 138, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":149}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"main.cpp:149", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:149", "type":"resource", "data":[86, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 105, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[26, 105, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[36, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:149", "type":"resource", "data":[36, 34, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:149", "type":"resource", "data":[45.6667, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:150", "type":"resource", "data":[677.333, 2334, 0, 1, 31], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":150}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[286, 206, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20", "compute_units":1, "type":"function", "total_percent":[2.55415, 1.38038, 1.26533, 3.61224, 1.25165], "total_kernel_resources":[10714, 21622, 98, 19, 54], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (main.cpp:177)", "type":"resource", "data":[85, 416, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":177}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 4 (depth was increased by a factor of 458 due to a loop initiation interval of 458.)"}, {"type":"text", "text":"1 register of width 33 and depth 4 (depth was increased by a factor of 458 due to a loop initiation interval of 458.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 4 depth,\\n1 reg, 33 width by 4 depth"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"main.cpp:177", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:177", "type":"resource", "data":[86, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[337, 1994, 7, 0, 9], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[337, 1994, 7, 0, 9]}]}, {"name":"Feedback", "type":"resource", "data":[198, 211, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:177", "type":"resource", "data":[177, 197, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]]}, {"name":"main.cpp:188", "type":"resource", "data":[21, 14, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":188}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 10, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:177", "type":"resource", "data":[76.6667, 30, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"FFwd Destination", "type":"resource", "count":3, "data":[18, 18, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[13, 11, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:179", "type":"resource", "data":[533.333, 2066, 15, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":179}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[29, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:180", "type":"resource", "data":[479.667, 51, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":180}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":1, "data":[119, 41, 0, 0, 0]}, {"name":"64-bit Double-precision Floating-point Compare", "type":"resource", "count":2, "data":[359, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:182", "type":"resource", "data":[549.333, 499, 3, 2.5, 1], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":182}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}, {"name":"32-bit Floating-point Divide", "type":"resource", "count":1, "data":[412, 479, 3, 2.5, 1]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[29, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:185", "type":"resource", "data":[1008, 4100, 30, 2, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":185}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1008, 4100, 30, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:186", "type":"resource", "data":[1008, 4100, 30, 2, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":186}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1008, 4100, 30, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:188", "type":"resource", "data":[4988, 5688, 12, 12.5, 34], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":188}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":2, "data":[34, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":6, "data":[6, 3, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":7, "data":[7, 1, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":2, "data":[8, 0, 0, 0, 0]}, {"name":"16-bit Select", "type":"resource", "count":2, "data":[12, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":19, "data":[146, 10, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":3, "data":[38, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":25, "data":[201, 90, 0, 0, 0]}, {"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":1, "data":[119, 41, 0, 0, 0]}, {"name":"64-bit And", "type":"resource", "count":31, "data":[57, 0, 0, 0, 0]}, {"name":"64-bit Floating-point Divide", "type":"resource", "count":1, "data":[2862, 3135, 11, 10.5, 3]}, {"name":"64-bit Integer Compare", "type":"resource", "count":19, "data":[76, 9, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":14, "data":[316, 53, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":25, "data":[478, 91, 0, 0, 0]}, {"name":"64-bit to 32-bit Floating-point Truncation", "type":"resource", "count":1, "data":[129, 39, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[402, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21", "compute_units":1, "type":"function", "total_percent":[6.37401, 4.03769, 2.70389, 7.81423, 2.30567], "total_kernel_resources":[21037.5, 46203.7, 212, 34.5, 673], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1351.52, 2420.68, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_ac_linear\' (main.cpp:226)", "type":"resource", "data":[57, 309, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":226}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"text", "text":"1 register of width 32 and depth 6 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 32 width by 6 depth"}]}, {"name":"Private Variable: \\n - \'_den\' (main.cpp:226)", "type":"resource", "data":[74, 374, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":226}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"text", "text":"1 register of width 32 and depth 6 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 32 width by 6 depth"}]}, {"name":"Private Variable: \\n - \'_num\' (main.cpp:227)", "type":"resource", "data":[1296, 6560, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":227}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"text", "text":"16 registers of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"text", "text":"16 registers of width 32 and depth 6 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'err\' (main.cpp:228)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":228}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 3 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 3 depth"}]}, {"name":"Private Variable: \\n - \'i\' (main.cpp:224)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":224}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (main.cpp:240)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":240}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (main.cpp:253)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":253}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (main.cpp:270)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":270}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'k1\' (main.cpp:251)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":251}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'m\' (main.cpp:227)", "type":"resource", "data":[26, 165, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":227}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 3 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 3 depth"}]}, {"name":"Private Variable: \\n - \'sk1p1\' (main.cpp:252)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":252}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'t_id\' (main.cpp:242)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":242}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 3 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 3 depth"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 298, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 164, 0, 0, 0]}, {"name":"accessor.hpp:862", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2021.1-beta09/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":862}]]}, {"name":"main.cpp:224", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]]}, {"name":"main.cpp:240", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]]}, {"name":"main.cpp:242", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:224", "type":"resource", "data":[243, 3, 0, 3, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[64, 0, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:240", "type":"resource", "data":[109, 4, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:242", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[397, 1224, 5, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[397, 1224, 5, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[31, 31, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:224", "type":"resource", "data":[17, 27, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]]}, {"name":"main.cpp:274", "type":"resource", "data":[3.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]]}, {"name":"main.cpp:275", "type":"resource", "data":[3.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]]}, {"name":"main.cpp:278", "type":"resource", "data":[3.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]]}, {"name":"main.cpp:279", "type":"resource", "data":[3.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 16, 4, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"main.cpp:224", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:233", "type":"resource", "data":[705, 207, 4, 7, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":233}]], "children":[{"name":"32-bit Signed Integer Divide", "type":"resource", "count":1, "data":[705, 207, 4, 7, 0]}], "replace_name":"true"}, {"name":"main.cpp:235", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":235}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:236", "type":"resource", "data":[289, 210, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":236}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[289, 210, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:237", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":237}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"main.cpp:274", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:275", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:278", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:279", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B10", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[323, 645, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[323, 645, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.wg.limiter.enter", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[121, 267, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[121, 267, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[151, 251, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:224", "type":"resource", "data":[36, 84.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]]}, {"name":"main.cpp:227", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]]}, {"name":"main.cpp:235", "type":"resource", "data":[12, 38.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":235}]]}, {"name":"main.cpp:237", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":237}]]}, {"name":"main.cpp:240", "type":"resource", "data":[63, 82, 0, 0, 1], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]]}, {"name":"main.cpp:274", "type":"resource", "data":[2, 1.25, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]]}, {"name":"main.cpp:275", "type":"resource", "data":[6, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]]}, {"name":"main.cpp:278", "type":"resource", "data":[2, 1.25, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]]}, {"name":"main.cpp:279", "type":"resource", "data":[6, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 33], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:240", "type":"resource", "data":[1001, 230, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[176, 16, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[289, 210, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B4", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[19, 33, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[19, 33, 0, 0, 0]}]}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[929, 1819, 79, 0, 56], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[929, 1819, 79, 0, 56]}]}, {"name":"Feedback", "type":"resource", "data":[851, 3010, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 104, 0, 0, 0]}, {"name":"main.cpp:224", "type":"resource", "data":[72, 235.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]]}, {"name":"main.cpp:226", "type":"resource", "data":[44, 66, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":226}]]}, {"name":"main.cpp:227", "type":"resource", "data":[353, 528, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]]}, {"name":"main.cpp:235", "type":"resource", "data":[24, 109.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":235}]]}, {"name":"main.cpp:237", "type":"resource", "data":[27, 165, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":237}]]}, {"name":"main.cpp:240", "type":"resource", "data":[256, 1664, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]]}, {"name":"main.cpp:242", "type":"resource", "data":[25, 116, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]]}, {"name":"main.cpp:265", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":265}]]}, {"name":"main.cpp:266", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":266}]]}, {"name":"main.cpp:274", "type":"resource", "data":[4, 2.75, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]]}, {"name":"main.cpp:275", "type":"resource", "data":[12, 8.25, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]]}, {"name":"main.cpp:278", "type":"resource", "data":[4, 2.75, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]]}, {"name":"main.cpp:279", "type":"resource", "data":[12, 8.25, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[28, 21, 7, 0, 72], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:227", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:240", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:242", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:244", "type":"resource", "data":[504, 2050, 15, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":244}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:246", "type":"resource", "data":[253, 69, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":246}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Floating-point to Integer Conversion", "type":"resource", "count":1, "data":[253, 69, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:247", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":247}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:248", "type":"resource", "data":[289, 210, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":248}]], "children":[{"name":"32-bit Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[289, 210, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:250", "type":"resource", "data":[104, 3, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":250}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:251", "type":"resource", "data":[96, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":251}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:252", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":252}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:265", "type":"resource", "data":[26, 0, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":265}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:244 > builtins.hpp:463 > \\nbuiltins.hpp:171", "type":"resource", "data":[443, 430, 3, 2.5, 4], "debug":[[{"filename":"main.cpp", "line":244}, {"filename":"builtins.hpp", "line":463}, {"filename":"/opt/intel/oneapi/compiler/2021.1-beta09/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":171}]], "children":[{"name":"\'Floating-point sqrt\' Function Call", "type":"resource", "count":1, "data":[408, 398, 3, 2.5, 4]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[899, 1798, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[899, 1798, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:226", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":226}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:227", "type":"resource", "data":[689, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]], "children":[{"name":"32-bit Select", "type":"resource", "count":31, "data":[689, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:242", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]], "children":[{"name":"FFwd Destination", "type":"resource", "count":17, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:261", "type":"resource", "data":[117, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":261}]], "children":[{"name":"32-bit Select", "type":"resource", "count":9, "data":[117, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:262", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":262}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[39, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:263", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":263}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[39, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1788, 6721, 35, 0, 208], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1788, 6721, 35, 0, 208]}]}, {"name":"Feedback", "type":"resource", "data":[460, 1597, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 36, 0, 0, 0]}, {"name":"main.cpp:224", "type":"resource", "data":[36, 84.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]]}, {"name":"main.cpp:226", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":226}]]}, {"name":"main.cpp:227", "type":"resource", "data":[140, 576, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]]}, {"name":"main.cpp:235", "type":"resource", "data":[12, 38.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":235}]]}, {"name":"main.cpp:237", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":237}]]}, {"name":"main.cpp:240", "type":"resource", "data":[140, 583.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]]}, {"name":"main.cpp:242", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]]}, {"name":"main.cpp:248", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":248}]]}, {"name":"main.cpp:251", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":251}]]}, {"name":"main.cpp:252", "type":"resource", "data":[5, 2.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":252}]]}, {"name":"main.cpp:253", "type":"resource", "data":[24, 35, 0, 0, 1], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":253}]]}, {"name":"main.cpp:261", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":261}]]}, {"name":"main.cpp:262", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":262}]]}, {"name":"main.cpp:263", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":263}]]}, {"name":"main.cpp:265", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":265}]]}, {"name":"main.cpp:266", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":266}]]}, {"name":"main.cpp:273", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":273}]]}, {"name":"main.cpp:274", "type":"resource", "data":[2, 1.25, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]]}, {"name":"main.cpp:275", "type":"resource", "data":[6, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]]}, {"name":"main.cpp:278", "type":"resource", "data":[2, 1.25, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]]}, {"name":"main.cpp:279", "type":"resource", "data":[6, 3.75, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[24, 17, 0, 0, 164], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:240", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:252", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":252}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:253", "type":"resource", "data":[409.333, 214.333, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":253}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.33333, 0.333333, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[289, 210, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:256", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":256}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:259", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":259}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"main.cpp:261", "type":"resource", "data":[944, 0, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":261}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[176, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[352, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:262", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":262}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"main.cpp:263", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":263}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"main.cpp:265", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":265}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[227, 571, 7, 0, 7], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[227, 571, 7, 0, 7]}]}, {"name":"Feedback", "type":"resource", "data":[54, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:274", "type":"resource", "data":[13.5, 9.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]]}, {"name":"main.cpp:275", "type":"resource", "data":[13.5, 9.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]]}, {"name":"main.cpp:278", "type":"resource", "data":[13.5, 9.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]]}, {"name":"main.cpp:279", "type":"resource", "data":[13.5, 9.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:273", "type":"resource", "data":[924, 150, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":273}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":3, "data":[357, 132, 0, 0, 0]}, {"name":"64-bit Double-precision Floating-point Compare", "type":"resource", "count":3, "data":[528, 15, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:274", "type":"resource", "data":[637.5, 1587, 3.5, 3.5, 16.5], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]], "children":[{"name":"32-bit Floating-point Divide", "type":"resource", "count":1, "data":[412, 479, 3, 2.5, 1]}, {"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[199.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:275", "type":"resource", "data":[638.5, 1587, 3.5, 3.5, 16.5], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]], "children":[{"name":"32-bit Floating-point Divide", "type":"resource", "count":1, "data":[412, 479, 3, 2.5, 1]}, {"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[200.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:278", "type":"resource", "data":[199.5, 1108, 0.5, 0, 15.5], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":278}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[199.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:279", "type":"resource", "data":[200.5, 1108, 0.5, 0, 15.5], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[200.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[87, 946, 0, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[87, 946, 0, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[175, 847, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 488, 0, 0, 0]}, {"name":"main.cpp:224", "type":"resource", "data":[28, 48.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]]}, {"name":"main.cpp:227", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]]}, {"name":"main.cpp:235", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":235}]]}, {"name":"main.cpp:240", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]]}, {"name":"main.cpp:262", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":262}]]}, {"name":"main.cpp:263", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":263}]]}, {"name":"main.cpp:265", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":265}]]}, {"name":"main.cpp:266", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":266}]]}, {"name":"main.cpp:270", "type":"resource", "data":[63, 82, 0, 0, 1], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":270}]]}, {"name":"main.cpp:273", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":273}]]}, {"name":"main.cpp:275", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]]}, {"name":"main.cpp:279", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:227", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":227}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:270", "type":"resource", "data":[787, 278, 0, 1, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":270}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[289, 210, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[352, 64, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21", "compute_units":1, "type":"function", "total_percent":[2.35496, 1.29986, 1.14589, 2.39587, 0.329381], "total_kernel_resources":[8646, 19581, 65, 4.5, 123], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'it\' (main.cpp:303)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":303}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'max_c\' (main.cpp:301)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":301}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'max_sem\' (main.cpp:300)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":300}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'t0\' (main.cpp:299)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":299}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 32, 0, 0, 0]}, {"name":"main.cpp:299", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:299", "type":"resource", "data":[86, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 243, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 243, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[72, 186, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:299", "type":"resource", "data":[50, 180, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]]}, {"name":"main.cpp:311", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":311}]]}, {"name":"main.cpp:312", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":312}]]}, {"name":"main.cpp:313", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:299", "type":"resource", "data":[167, 32, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:303", "type":"resource", "data":[199, 34, 0, 3, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":303}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[64, 0, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[713, 4514, 22, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[713, 4514, 22, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[102, 71, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:311", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":311}]]}, {"name":"main.cpp:312", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":312}]]}, {"name":"main.cpp:313", "type":"resource", "data":[48, 33, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 10, 7, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:299", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:305", "type":"resource", "data":[64, 64, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":305}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 64, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:311", "type":"resource", "data":[3509.67, 2776, 1, 1.5, 31], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":311}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Signed Integer Remainder", "type":"resource", "count":1, "data":[3045, 560, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}, {"name":"Store", "type":"resource", "count":1, "data":[399, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:312", "type":"resource", "data":[400.667, 2216, 1, 0, 31], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":312}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[399, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:313", "type":"resource", "data":[969.167, 4267, 16, 0, 31], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":7, "data":[2.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[401, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[102, 300, 3, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[102, 300, 3, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[98, 127, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"main.cpp:299", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]]}, {"name":"main.cpp:303", "type":"resource", "data":[41, 61, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":303}]]}, {"name":"main.cpp:304", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":304}]]}, {"name":"main.cpp:311", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":311}]]}, {"name":"main.cpp:312", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":312}]]}, {"name":"main.cpp:313", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"main.cpp:303", "type":"resource", "data":[16.6667, 1, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":303}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:304", "type":"resource", "data":[504.333, 2050, 15, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":304}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"main.cpp:305", "type":"resource", "data":[160, 2, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":305}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:311", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":311}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:312", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":312}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"main.cpp:313", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[5312,8995,61,0,0],"details":[{"text":"Global interconnect for 11 global loads and 7 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 11 global loads and 7 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[57,50,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (main.cpp:149)","type":"resource"},{"children":[{"count":"1","data":[2,34,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"149"}]],"name":"4-bit Select","type":"resource"}],"data":[133.66667,37,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":149}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:149","type":"resource"},{"children":[{"count":"1","data":[26,105,0,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[26,105,0,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"150"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"150"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[286,206,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"150"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"150"}]],"name":"Store","type":"resource"}],"data":[677.333,2334,0,1,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":150}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:150","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2262.99967,5075,0,1,48],"debug":[[{"filename":"main.cpp","line":149}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20","total_kernel_resources":[2263,5075,0,1,48],"total_percent":[0.644314,0.377224,0.296992,0,0.0658762],"type":"function"},{"children":[{"data":[223,231,1,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[85,416,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 4 (depth was increased by a factor of 458 due to a loop initiation interval of 458.)","type":"text"},{"text":"1 register of width 33 and depth 4 (depth was increased by a factor of 458 due to a loop initiation interval of 458.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 4 depth,\\n1 reg, 33 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (main.cpp:177)","type":"resource"},{"children":[{"count":"1","data":[2,34,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[18,18,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"FFwd Destination","type":"resource"},{"count":1,"data":[13,11,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"177"}]],"name":"Iteration Initiation","type":"resource"}],"data":[164.66667,66,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":177}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:177","type":"resource"},{"children":[{"count":"1","data":[337,1994,7,0,9],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[337,1994,7,0,9],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"179"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[29,16,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"179"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"179"}]],"name":"Load","type":"resource"}],"data":[533.333,2066,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":179}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:179","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"180"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[119,41,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"180"}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":2,"data":[359,10,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"180"}]],"name":"64-bit Double-precision Floating-point Compare","type":"resource"}],"data":[479.667,51,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":180}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:180","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"182"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[108,4,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"182"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[412,479,3,2.5,1],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"182"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":2,"data":[29,16,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"182"}]],"name":"32-bit Select","type":"resource"}],"data":[549.333,499,3,2.5,1],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":182}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:182","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"185"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"185"}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":2,"data":[1008,4100,30,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"185"}]],"name":"Load","type":"resource"}],"data":[1008,4100,30,2,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":185}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:185","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"186"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"186"}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":2,"data":[1008,4100,30,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"186"}]],"name":"Load","type":"resource"}],"data":[1008,4100,30,2,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":186}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:186","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[34,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":6,"data":[6,3,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"1-bit And","type":"resource"},{"count":7,"data":[7,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"16-bit Integer Compare","type":"resource"},{"count":2,"data":[12,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"16-bit Select","type":"resource"},{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":6,"data":[90,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit Integer Add","type":"resource"},{"count":19,"data":[146,10,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[38,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit Or","type":"resource"},{"count":25,"data":[201,90,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[119,41,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":31,"data":[57,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"64-bit And","type":"resource"},{"count":1,"data":[2862,3135,11,10.5,3],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"64-bit Floating-point Divide","type":"resource"},{"count":19,"data":[76,9,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":14,"data":[316,53,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"64-bit Or","type":"resource"},{"count":25,"data":[478,91,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[129,39,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"64-bit to 32-bit Floating-point Truncation","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[402,2216,1,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"188"}]],"name":"Store","type":"resource"}],"data":[4988,5688,12,12.5,34],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":188}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:188","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10713.99967,21622,98,19,54],"debug":[[{"filename":"main.cpp","line":177}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20","total_kernel_resources":[10714,21622,98,19,54],"total_percent":[2.55415,1.38038,1.26533,3.61224,1.25165],"type":"function"},{"children":[{"data":[1838,5862,11,0,295],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1351.52,2420.68,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[57,309,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"1 register of width 32 and depth 6 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 32 width by 6 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ac_linear\' (main.cpp:226)","type":"resource"},{"data":[74,374,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"1 register of width 32 and depth 6 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 32 width by 6 depth","type":"brief"}],"name":"Private Variable: \\n - \'_den\' (main.cpp:226)","type":"resource"},{"data":[1296,6560,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"16 registers of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"16 registers of width 32 and depth 6 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_num\' (main.cpp:227)","type":"resource"},{"data":[15,104,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 3 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 3 depth","type":"brief"}],"name":"Private Variable: \\n - \'err\' (main.cpp:228)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (main.cpp:224)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (main.cpp:240)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (main.cpp:253)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (main.cpp:270)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'k1\' (main.cpp:251)","type":"resource"},{"data":[26,165,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 3 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 3 depth","type":"brief"}],"name":"Private Variable: \\n - \'m\' (main.cpp:227)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'sk1p1\' (main.cpp:252)","type":"resource"},{"data":[15,104,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 3 (depth was increased by a factor of 3 due to a loop initiation interval of 3.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 3 depth","type":"brief"}],"name":"Private Variable: \\n - \'t_id\' (main.cpp:242)","type":"resource"},{"children":[{"count":9,"data":[4772,14155,126,0,300],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.wg.limiter.enter","type":"resource"},{"count":1,"data":[19,33,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[4856,14188,126,1.5,300],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2021.1-beta09/linux/bin/../include/sycl/CL/sycl/accessor.hpp","line":"862"}]],"name":"State","type":"resource"}],"data":[0,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2021.1-beta09/linux/bin/../include/sycl/CL/sycl/accessor.hpp","line":862}]],"name":"/opt/intel/oneapi/compiler/2021.1-beta09/linux/bin/../include/sycl/CL/sycl/accessor.hpp:862","type":"resource"},{"children":[{"count":"1","data":[0,67,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,0,0,3,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"224"}]],"name":"33-bit Select","type":"resource"}],"data":[282,70,0,3,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":224}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:224","type":"resource"},{"children":[{"count":"1","data":[0,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"State","type":"resource"},{"count":5,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[216,8,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":3,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"11-bit Select","type":"resource"},{"count":16,"data":[176,16,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[289,210,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"240"}]],"name":"32-bit Select","type":"resource"}],"data":[1111.333333,236.333333,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":240}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:240","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"242"}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"242"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"242"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"242"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":17,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"242"}]],"name":"FFwd Destination","type":"resource"}],"data":[49,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":242}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:242","type":"resource"},{"children":[{"count":1,"data":[705,207,4,7,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"233"}]],"name":"32-bit Signed Integer Divide","type":"resource"}],"data":[705,207,4,7,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":233}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:233","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"235"}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":235}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:235","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"236"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[289,210,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"236"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[289,210,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":236}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:236","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"237"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":237}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"274"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[412,479,3,2.5,1],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"274"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"274"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"274"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[199.5,1108,0.5,0,15.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"274"}]],"name":"Store","type":"resource"}],"data":[637.75,1587,3.5,3.5,16.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":274}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:274","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"275"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[412,479,3,2.5,1],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"275"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"275"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"275"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[200.5,1108,0.5,0,15.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"275"}]],"name":"Store","type":"resource"}],"data":[638.75,1587,3.5,3.5,16.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":275}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"278"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[199.5,1108,0.5,0,15.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"278"}]],"name":"Store","type":"resource"}],"data":[199.75,1108,0.5,0,15.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":278}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"279"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[200.5,1108,0.5,0,15.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"279"}]],"name":"Store","type":"resource"}],"data":[200.75,1108,0.5,0,15.5],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":279}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"227"}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[715,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"227"}]],"name":"32-bit Select","type":"resource"}],"data":[742,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":227}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:227","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"244"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"244"}]],"name":"Load","type":"resource"}],"data":[504,2050,15,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":244}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:244","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"246"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[253,69,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"246"}]],"name":"32-bit Floating-point to Integer Conversion","type":"resource"}],"data":[253,69,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":246}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:246","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"247"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":247}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"248"}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":1,"data":[289,210,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"248"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[289,210,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":248}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:248","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"250"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"250"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"250"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[104,3,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":250}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:250","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"251"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"251"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"251"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":251}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:251","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"252"}]],"name":"Load","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"252"}]],"name":"1-bit Or","type":"resource"}],"data":[504.333333,2050.333333,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":252}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:252","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"265"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"265"}]],"name":"32-bit Select","type":"resource"}],"data":[52,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":265}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:265","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[408,398,3,2.5,4],"debug":[[{"filename":"main.cpp","line":"244"}]],"name":"\'Floating-point sqrt\' Function Call","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"main.cpp","line":"244"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"main.cpp","line":"244"}]],"name":"32-bit Select","type":"resource"}],"data":[443,430,3,2.5,4],"debug":[[{"filename":"main.cpp","line":244},{"filename":"builtins.hpp","line":463},{"filename":"/opt/intel/oneapi/compiler/2021.1-beta09/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp","line":171}]],"name":"main.cpp:244 > builtins.hpp:463 > \\nbuiltins.hpp:171","replace_name":true,"type":"resource"}],"data":[443,430,3,2.5,4],"debug":[[{"filename":"main.cpp","line":244}]],"name":"main.cpp:244","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"226"}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":226}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:226","replace_name":"true","type":"resource"},{"children":[{"count":25,"data":[533,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"261"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"261"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":16,"data":[176,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"261"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[352,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"261"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1061,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":261}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:261","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[39,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"262"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"262"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"}],"data":[39,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":262}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:262","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[39,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"263"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"263"}]],"name":"32-bit Floating-point Add","type":"resource"}],"data":[39,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":263}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:263","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"253"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.33333,0.333333,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"253"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"253"}]],"name":"11-bit Select","type":"resource"},{"count":1,"data":[108,4,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"253"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[289,210,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"253"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[409.333,214.333,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":253}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:253","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"256"}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":256}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:256","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"259"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"259"}]],"name":"32-bit Floating-point Sub","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":259}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:259","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"273"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"273"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"273"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[357,132,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"273"}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":3,"data":[528,15,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"273"}]],"name":"64-bit Double-precision Floating-point Compare","type":"resource"}],"data":[924,150,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":273}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:273","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"11-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":1,"data":[108,4,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[289,210,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[352,64,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"270"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[787,278,0,1,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":270}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:270","replace_name":"true","type":"resource"}],"compute_units":1,"data":[21037.519666,46203.679666,212,34.5,673],"debug":[[{"filename":"main.cpp","line":224}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21","total_kernel_resources":[21037.5,46203.7,212,34.5,673],"total_percent":[6.37401,4.03769,2.70389,7.81423,2.30567],"type":"function"},{"children":[{"data":[321,422,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'it\' (main.cpp:303)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'max_c\' (main.cpp:301)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'max_sem\' (main.cpp:300)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'t0\' (main.cpp:299)","type":"resource"},{"children":[{"count":4,"data":[871,5089,25,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[871,5089,25,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[2,34,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[48,32,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"299"}]],"name":"33-bit Select","type":"resource"}],"data":[255.5,68,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":299}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:299","type":"resource"},{"children":[{"count":4,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,0,0,3,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"303"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[215.66667,35,0,3,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":303}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:303","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[116,64,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"305"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[108,2,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"305"}]],"name":"32-bit Floating-point Compare","type":"resource"}],"data":[224,66,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":305}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:305","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[2.500003,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"311"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"311"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"311"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3045,560,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"311"}]],"name":"32-bit Signed Integer Remainder","type":"resource"},{"count":1,"data":[399,2216,1,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"311"}]],"name":"Store","type":"resource"}],"data":[3510.503333,2776,1,1.5,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":311}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:311","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[2.500003,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"312"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[399,2216,1,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"312"}]],"name":"Store","type":"resource"}],"data":[401.500333,2216,1,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":312}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"313"}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[3.000003,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"313"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"313"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"313"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"313"}]],"name":"Load","type":"resource"},{"count":1,"data":[401,2216,1,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"313"}]],"name":"Store","type":"resource"}],"data":[969.500333,4267,16,0,31],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":313}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:313","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"304"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":"304"}]],"name":"Load","type":"resource"}],"data":[504.333,2050,15,0,0],"debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp","line":304}]],"name":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp:304","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8646.003669,19581,65,4.5,123],"debug":[[{"filename":"main.cpp","line":299}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21","total_kernel_resources":[8646,19581,65,4.5,123],"total_percent":[2.35496,1.29986,1.14589,2.39587,0.329381],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[47972.522675,101543.679666,438,59,898],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[227923,460116,930,182,898],"total_percent":[53.8503,28.7784,26.9263,34.2794,11.9895],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20", "children":[{"type":"bb", "id":3, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B1", "children":[{"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":150}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Input", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"8"}]}, {"type":"inst", "id":8, "name":"End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":10, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20", "children":[{"type":"bb", "id":11, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":12, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B1", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"459", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":185}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"459", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":185}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"459", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":186}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"459", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":186}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"459", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":188}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"800", "Latency":"116", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Input", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"21"}]}, {"type":"inst", "id":21, "name":"End", "details":[{"type":"table", "Start Cycle":"916", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"916", "II":"458", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 458. See Loops Analysis for more information."}]}, {"type":"bb", "id":13, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":22, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21", "children":[{"type":"bb", "id":23, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":24, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B1", "children":[{"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":235}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"54", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Input", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"47"}]}, {"type":"inst", "id":41, "name":"End", "details":[{"type":"table", "Start Cycle":"327", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"327", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":25, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B2", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":26, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3", "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"26"}]}, {"type":"bb", "id":27, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":28, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5", "children":[{"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":244}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":252}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"325", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Input", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":43, "name":"End", "details":[{"type":"table", "Start Cycle":"598", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"598", "II":"3", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":29, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B6", "details":[{"type":"table", "Latency":"1", "II":"3", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":30, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7", "children":[{"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":256}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"16", "Latency":"272", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Input", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":253}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"45"}]}, {"type":"inst", "id":45, "name":"End", "details":[{"type":"table", "Start Cycle":"306", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"306", "II":"4", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 4. See Loops Analysis for more information."}]}, {"type":"bb", "id":31, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B8", "children":[{"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":274}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"24", "Latency":"116", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":275}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"140", "Latency":"116", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":47, "name":"End", "details":[{"type":"table", "Start Cycle":"256", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"256", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":32, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9", "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"32"}]}, {"type":"bb", "id":33, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B10", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":48, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21", "children":[{"type":"bb", "id":49, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":50, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"60"}]}, {"type":"bb", "id":51, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B2", "children":[{"type":"inst", "id":54, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":311}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"53", "Latency":"100", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":55, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":312}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"153", "Latency":"100", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"256", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":57, "name":"Store", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":313}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"510", "Latency":"100", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":59, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":60, "name":"End", "details":[{"type":"table", "Start Cycle":"610", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"610", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":52, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3", "children":[{"type":"inst", "id":58, "name":"Load", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":304}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"256", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":61, "name":"Input", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":303}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"62"}]}, {"type":"inst", "id":62, "name":"End", "details":[{"type":"table", "Start Cycle":"267", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"267", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":53, "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B4", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Memory", "children":[{"type":"memsys", "id":9, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":8, "to":7}, {"from":3, "to":7}, {"from":6, "to":8}, {"from":8, "to":5}, {"from":7, "to":6}, {"from":6, "to":9}, {"from":21, "to":20}, {"from":11, "to":20}, {"from":19, "to":21}, {"from":14, "to":21}, {"from":15, "to":21}, {"from":16, "to":21}, {"from":17, "to":21}, {"from":18, "to":21}, {"from":21, "to":13}, {"from":20, "to":14}, {"from":20, "to":15}, {"from":20, "to":16}, {"from":20, "to":17}, {"from":20, "to":18}, {"from":14, "to":19}, {"from":15, "to":19}, {"from":16, "to":19}, {"from":17, "to":19}, {"from":18, "to":19}, {"from":9, "to":14}, {"from":9, "to":17}, {"from":9, "to":16}, {"from":19, "to":9}, {"from":9, "to":15}, {"from":9, "to":18}, {"from":47, "to":40}, {"from":23, "to":40}, {"from":34, "to":41}, {"from":26, "to":25}, {"from":26, "to":26}, {"from":41, "to":26}, {"from":29, "to":27}, {"from":29, "to":42}, {"from":25, "to":42}, {"from":35, "to":43}, {"from":36, "to":43}, {"from":45, "to":29}, {"from":45, "to":44}, {"from":43, "to":44}, {"from":37, "to":45}, {"from":32, "to":46}, {"from":38, "to":47}, {"from":39, "to":47}, {"from":32, "to":32}, {"from":27, "to":32}, {"from":47, "to":33}, {"from":40, "to":34}, {"from":42, "to":35}, {"from":35, "to":36}, {"from":44, "to":37}, {"from":46, "to":38}, {"from":38, "to":39}, {"from":9, "to":37}, {"from":9, "to":34}, {"from":9, "to":36}, {"from":9, "to":35}, {"from":39, "to":9}, {"from":38, "to":9}, {"from":60, "to":50}, {"from":49, "to":50}, {"from":62, "to":59}, {"from":54, "to":60}, {"from":55, "to":60}, {"from":56, "to":60}, {"from":57, "to":60}, {"from":62, "to":61}, {"from":50, "to":61}, {"from":58, "to":62}, {"from":60, "to":53}, {"from":59, "to":54}, {"from":54, "to":55}, {"from":55, "to":56}, {"from":56, "to":57}, {"from":61, "to":58}, {"from":55, "to":9}, {"from":9, "to":56}, {"from":54, "to":9}, {"from":57, "to":9}, {"from":9, "to":58}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20", "data":["", "", ""], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":148}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B1", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"150"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20", "data":["", "", ""], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":176}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B1", "data":["Yes", "~458", "3"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"179"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"185"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"185"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"186"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"186"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"The critical path contains 49 nodes. Only the top 20 failing nodes are listed.", "details":[{"type":"text", "text":"273.00 clock cycles Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"179"}]}, {"type":"text", "text":"116.00 clock cycles Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"36.00 clock cycles 64-bit Floating-point Divide Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"16.00 clock cycles 32-bit Floating-point Divide Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"182"}]}, {"type":"text", "text":"3.00 clock cycles 32-bit Floating-point Multiply Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"185"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.41 clock cycle 64-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit to 32-bit Floating-point Truncation Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"179"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"182"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit to 64-bit Floating-point Extension Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"1.00 clock cycle 64-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.99 clock cycles 64-bit Integer Add Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.89 clock cycles 32-bit Integer Add Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.89 clock cycles 32-bit Integer Add Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.85 clock cycles 16-bit Integer Add Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.58 clock cycles 16-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.58 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.29 clock cycles 64-bit Or Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}, {"type":"text", "text":"0.29 clock cycles 64-bit Or Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"179"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"185"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"185"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"186"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"186"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"188"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21", "data":["", "", ""], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":223}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"235"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"235"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"244"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"244"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"252"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"252"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"256"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"256"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5, _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"274"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"278"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"275"}, {"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"279"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3", "data":["Yes", "1", "10"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5", "data":["Yes", ">=3", "0"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency and..."}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"_num (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"227"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"_ac_linear (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"226"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"_den (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"226"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"m (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"227"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"3.00 clock cycles 32-bit Floating-point Add Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"265"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"265"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7", "data":["Yes", "~4", "10"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":253}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"_den (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"262"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"256"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9", "data":["Yes", "1", "10"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":270}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21", "data":["", "", ""], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":298}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"304"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"311"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"304"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"312"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"304"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"311"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"312"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"311"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"312"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"311"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}]}, {"type":"text", "text":"Iteration executed serially across _ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"311"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"312"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"311"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"312"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"313"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":303}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":"304"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"k0_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20", "id":3077782288, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B0", "id":3076948992, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B1", "id":3083838304, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":149}]], "type":"loop"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B2", "id":3084631216, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}]}, {"name":"k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20", "id":3076962464, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B0", "id":3085573200, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B1", "id":3086669456, "af":"240.00", "br":"1", "ci":"0", "ii":"458", "ll":"1", "lt":"917.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":177}]], "type":"loop"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B2", "id":3086336032, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}]}, {"name":"k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21", "id":3077002832, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B0", "id":3086704240, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"10.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B1", "id":3116887296, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"327.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":224}]], "type":"loop", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3", "id":3098572272, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"2", "lt":"13.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":240}]], "type":"loop"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B2", "id":3116543120, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"2", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5", "id":3099014832, "af":"240.00", "br":"0", "ci":"0", "ii":"3", "ll":"2", "lt":"598.000000", "mi":"3", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":242}]], "type":"loop", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7", "id":3124597376, "af":"240.00", "br":"1", "ci":"0", "ii":"4", "ll":"3", "lt":"306.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":253}]], "type":"loop"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B6", "id":3120519376, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"2", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B4", "id":3099013024, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"2", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9", "id":3130249232, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"2", "lt":"13.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":270}]], "type":"loop"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B8", "id":3125367376, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"1", "lt":"256.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B10", "id":3131709136, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}]}, {"name":"k3_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21", "id":3152048656, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B0", "id":3159754784, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B1", "id":3185856688, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":299}]], "type":"loop", "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3", "id":3171295824, "af":"240.00", "br":"1", "ci":"0", "ii":"1", "ll":"2", "lt":"267.000000", "mi":"1", "pl":"Yes", "tc":"0", "debug":[[{"filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "line":303}]], "type":"loop"}]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B2", "id":3159754000, "af":"240.00", "br":"1", "ci":"0", "ii":"458", "ll":"1", "lt":"610.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B4", "id":3160168064, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"n/a", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20", "data":[2263, 5075, 0, 1, 48], "debug":[[{"filename":"", "line":0}]]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20", "data":[10714, 21622, 98, 19, 54], "debug":[[{"filename":"", "line":0}]]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21", "data":[21037.5, 46203.7, 212, 34.5, 673], "debug":[[{"filename":"", "line":0}]]}, {"name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21", "data":[8646, 19581, 65, 4.5, 123], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[42660, 92481, 375, 59, 898]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[5312, 8995, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[227922, 460115, 930, 182, 898], "data_percent":[26.6764, 26.9263, 34.2794, 11.9895]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/log.cpp", "name":"log.cpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/log.cpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file log.cpp\012 * @date 2017-03-04\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"log.hpp\"\012\012#include <iostream>\012#include <cstdlib>\012\012////////////////////////////////////////////////////////////////////////////////\012\012enum log_level_t logger::_verbosity_level = FAIL;\012\012////////////////////////////////////////////////////////////////////////////////\012\012#define CASE(c, out)\\\012  case c: if(logger::verbosity_level() >= level) {\\\012            out << \"[\" << #c << \"]: \" << msg << std::endl\\\012          } break\012\012void logger::log(enum log_level_t level, const std::string& msg) {\012  switch(level) {\012    CASE(WARNING, std::cerr);\012    CASE(INFO, std::cout);\012    CASE(DEBUG, std::cerr);\012    default:\012      std::cerr << \"[FAIL]: \" << msg << std::endl;\012      exit(EXIT_FAILURE);\012  }\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012void logger::verbosity_level(int level) {\012  switch(level) {\012    case 0:  logger ::verbosity_level() = FAIL;    break ;\012    case 1:  logger ::verbosity_level() = WARNING; break ;\012    case 2:  logger ::verbosity_level() = INFO;    break ;\012    default: logger ::verbosity_level() = DEBUG;\012  }\012}\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/log.hpp", "name":"log.hpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/log.hpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file log.hpp\012 * @date 2017-03-04\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef LOG_HPP\012#define LOG_HPP\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include <string>\012\012#include \"utils.hpp\"\012\012////////////////////////////////////////////////////////////////////////////////\012\012enum log_level_t {\012  FAIL,\012  WARNING,\012  INFO,\012  DEBUG,\012};\012\012////////////////////////////////////////////////////////////////////////////////\012\012class logger {\012  private:\012    static enum log_level_t _verbosity_level;\012\012  public:\012    static void log(enum log_level_t level, const std::string& msg);\012\012    static void verbosity_level(int level);\012    static enum log_level_t& verbosity_level() { return logger::_verbosity_level; }\012};\012\012////////////////////////////////////////////////////////////////////////////////\012\012#define LOG(level, msg)\\\012  logger::log(level, std::string(__FILE__) + \":\" + std::to_string(__LINE__) + \": \" + msg)\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! LOG_HPP */\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "name":"main.cpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file main.cpp\012 * @date 2020-07-08\012 * @modified by Joo Vieira da Silva Neto	(jvieira850@gmail.com) \012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"log.hpp\"\012#include \"utils.hpp\"\012#include \"parser.hpp\"\012#include \"su_gather.hpp\"\012\012#include <CL/sycl.hpp>\012#include <CL/sycl/intel/fpga_extensions.hpp>\012#include <cstdlib>\012#include <iostream>\012#include <fstream>\012#include <sstream>\012#include <cmath>\012#include <cassert>\012#include <cstring>\012#include <chrono>\012\012////////////////////////////////////////////////////////////////////////////////\012\012#define MAX_W 16\012\012#define EPSILON 1e-13\012\012#define FACTOR 1e6\012\012#define NTHREADS 128\012\012namespace sycl = cl::sycl;\012////////////////////////////////////////////////////////////////////////////////\012\012std::chrono::high_resolution_clock::time_point main_beg, main_end, beg, end;\012\012double kernel_execution_time = 0.0;\012\012////////////////////////////////////////////////////////////////////////////////\012\012int main(int argc, const char** argv) {\012	std::ofstream c_out(\"cmp.c.su\", std::ofstream::out | std::ios::binary);\012	std::ofstream s_out(\"cmp.coher.su\", std::ofstream::out | std::ios::binary);\012	std::ofstream stack(\"cmp.stack.su\", std::ofstream::out | std::ios::binary);\012\012	// Parse command line and read arguments\012	parser::add_argument(\"-c0\", \"C0 constant\");\012	parser::add_argument(\"-c1\", \"C1 constant\");\012	parser::add_argument(\"-nc\", \"NC constant\");\012	parser::add_argument(\"-aph\", \"APH constant\");\012	parser::add_argument(\"-tau\", \"Tau constant\");\012	parser::add_argument(\"-i\", \"Data path\");\012	parser::add_argument(\"-v\", \"Verbosity Level 0-3\");\012\012	parser::parse(argc, argv);\012\012	// Read parameters and input\012	const real c0 = std::stof(parser::get(\"-c0\", true)) * FACTOR;\012	const real c1 = std::stof(parser::get(\"-c1\", true)) * FACTOR;\012	const real itau = std::stof(parser::get(\"-tau\", true));\012	const int nc = std::stoi(parser::get(\"-nc\", true));\012	const int aph = std::stoi(parser::get(\"-aph\", true));\012	std::string path = parser::get(\"-i\", true);\012	logger::verbosity_level(std::stoi(parser::get(\"-v\", false)));\012\012	// Reads *.su data and starts gather\012	su_gather gather(path, aph, nc);\012\012	real *gx, *gy, *sx, *sy, *scalco, dt, *samples;\012	int *ntraces_by_cdp_id; // Number of traces for each cdp\012\012	int number_of_semblances = 0;\012\012	// Linearize gather data in order to improove data coalescence in GPU\012	gather.linearize(ntraces_by_cdp_id, samples, dt, gx, gy, sx, sy, scalco, nc);\012	const int ttraces = gather.ttraces(); // Total traces -> Total amount of traces read\012	const int ncdps = gather().size();    // Number of cdps -> Total number of cdps read\012	const int ns = gather.ns();           // Number of samples\012	const int ntrs = gather.ntrs();       // Max number of traces per cdp (fold)\012	const real inc = (c1-c0) * (1.0f / (real)nc);\012\012	// Linear structures\012	real * c   = new real [ nc ];         // nc Cs\012	real * h   = new real [ ttraces ];    // One hy per trace\012	real * num = new real [ ns * nc ];    // nc nums per sample\012	real * stt = new real [ ns * nc ];    // nc stts per sample\012	int  * ctr = new int  [ ncdps * ns ]; // ns Cs per cdp\012	real * str = new real [ ncdps * ns ]; // ns semblance per cdp\012	real * stk = new real [ ncdps * ns ]; // ns stacked values per cdp\012	real * cdpsmpl = new real [ ns * ntrs ]; // Samples for current cdp\012\012	dt = dt / 1000000.0f;\012	real idt = 1.0f / dt;\012	int tau = ((int)( itau * idt) > 0) ? ((int)( itau * idt)) : 0;\012	real w = (2 * tau) + 1;\012\012	auto exception_handler = [](cl::sycl::exception_list exceptions) {\012		for (std::exception_ptr const &e : exceptions) {\012			try {\012				std::rethrow_exception(e);\012			} catch (cl::sycl::exception const &e) {\012				std::cout << \"Caught asynchronous SYCL exception:\\n\" << e.what() << \"\\n\";\012				std::terminate();\012			}\012		}\012	};\012\012	try {\012\012		LOG(DEBUG, \"Starting SYCL devices\");\012\012		#if defined(FPGA_EMULATOR)\012		  sycl::intel::fpga_emulator_selector device_selector;\012		#else\012		  sycl::intel::fpga_selector device_selector;\012		#endif\012		\012		// Copies data to Compute Device\012		// Chronometer\012		main_beg = std::chrono::high_resolution_clock::now();\012\012		\012		sycl::queue queue(device_selector, exception_handler);\012		sycl::buffer<real, 1> b_c(c, sycl::range<1>(nc));\012		beg = std::chrono::high_resolution_clock::now();\012		// Submit Command group function object to the queue\012		queue.submit([&](sycl::handler& cgh) {\012			// Accessors set as read_write mode\012			auto a_c = b_c.get_access<sycl::access::mode::read_write>(cgh);\012			cgh.single_task([=](){\012				for(int i=0; i < nc; i++) {\012					a_c[i] = c0 + inc*i;\012				}\012			});\012		});\012		queue.wait_and_throw();\012		end = std::chrono::high_resolution_clock::now();\012		kernel_execution_time += std::chrono::duration_cast<std::chrono::duration<double>>(end - beg).count();\012\012		// Evaluate halfoffset points in x and y coordinates\012		sycl::buffer<real, 1> b_h(h, sycl::range<1>(ttraces));\012		sycl::buffer<real, 1> b_gx(gx, sycl::range<1>(ttraces));\012		sycl::buffer<real, 1> b_gy(gy, sycl::range<1>(ttraces));\012		sycl::buffer<real, 1> b_sx(sx, sycl::range<1>(ttraces));\012		sycl::buffer<real, 1> b_sy(sy, sycl::range<1>(ttraces));\012		sycl::buffer<real, 1> b_scalco(scalco, sycl::range<1>(ttraces));\012	  	beg = std::chrono::high_resolution_clock::now();\012		// Submit Command group function object to the queue\012		queue.submit([&](sycl::handler& cgh) {\012			// Create accessors\012			auto a_gx      = b_gx.get_access<sycl::access::mode::read>(cgh);\012			auto a_gy      = b_gy.get_access<sycl::access::mode::read>(cgh);\012			auto a_sx      = b_sx.get_access<sycl::access::mode::read>(cgh);\012			auto a_sy      = b_sy.get_access<sycl::access::mode::read>(cgh);\012			auto a_scalco  = b_scalco.get_access<sycl::access::mode::read>(cgh);\012			auto a_h       = b_h.get_access<sycl::access::mode::read_write>(cgh);\012\012			cgh.single_task([=]() {\012				for(int i=0; i < ttraces; i++) {\012					// Kernel code. Call the complex_mul function here.\012					real _s = a_scalco[i];\012					if(-EPSILON < _s && _s < EPSILON)\012						_s = 1.0f;\012					else if(_s < 0)\012						_s = 1.0f / _s;\012\012					real hx = (a_gx[i] - a_sx[i]) * _s;\012					real hy = (a_gy[i] - a_sy[i]) * _s;\012\012					a_h[i] = 0.25 * (hx * hx + hy * hy) / FACTOR;\012				}\012			});\012		});\012		queue.wait_and_throw();\012		end = std::chrono::high_resolution_clock::now();\012		kernel_execution_time += std::chrono::duration_cast<std::chrono::duration<double>>(end - beg).count();\012		sycl::buffer<real, 1> b_cdpsmpl(cdpsmpl, sycl::range<1>(ntrs * ns));\012		sycl::buffer<real, 1> b_num(num, sycl::range<1>(ns * nc));\012		sycl::buffer<real, 1> b_stt(stt, sycl::range<1>(ns * nc));\012		sycl::buffer<real, 1> b_str(str, sycl::range<1>(ncdps * ns));\012		sycl::buffer<real, 1> b_stk(stk, sycl::range<1>(ncdps * ns));\012		sycl::buffer<int, 1> b_ctr(ctr, sycl::range<1>(ncdps * ns));\012		\012		\012		int t_id0 = 0;                    // id of first trace\012		int t_idf = ntraces_by_cdp_id[0]; // id of last trace\012		int stride = t_idf-t_id0;\012\012\012		// Compute max semblances and get max C for each CDP\012		for(int cdp_id = 0; cdp_id < ncdps; ) {\012		assert(w <= MAX_W);\012		// Copies data back to host\012		memcpy(cdpsmpl, samples + t_id0*ns, stride*ns*sizeof(real));\012		  	beg = std::chrono::high_resolution_clock::now();\012			// Submit Command group function object to the queue\012			queue.submit([&](sycl::handler& cgh) {\012				// Create accessors\012				auto a_cdpsmpl = b_cdpsmpl.get_access<sycl::access::mode::read>(cgh);\012				auto a_c       = b_c.get_access<sycl::access::mode::read_write>(cgh);\012				auto a_h       = b_h.get_access<sycl::access::mode::read_write>(cgh);\012				auto a_num     = b_num.get_access<sycl::access::mode::read_write>(cgh);\012				auto a_stt     = b_stt.get_access<sycl::access::mode::read_write>(cgh);\012\012				cgh.single_task([=](){\012					for(int i=0; i < ns*nc; i++) {\012			\012						real _den = 0.0f, _ac_linear = 0.0f, _ac_squared = 0.0f;\012						real _num[MAX_W],  m = 0.0f;\012						int err = 0;\012\012						if(i < ns*nc)\012						{\012							int c_id = i % nc;\012							int t0 = i / nc;\012\012							real _c = a_c[c_id];\012							real _t0 = dt * t0;\012							_t0 = _t0 * _t0;\012\012							// start _num with zeros\012							for(int j=0; j < w; j++) _num[j] = 0.0f;\012\012							for(int t_id=t_id0; t_id < t_idf; t_id++) {\012								// Evaluate t\012								real t = sycl::sqrt(_t0 + _c * a_h[t_id]);\012\012								int it = (int)( t * idt );\012								int ittau = it - tau;\012								real x = t * idt - (real)it;\012\012								if(ittau >= 0 && it + tau + 1 < ns) {\012									int k1 = ittau + (t_id-t_id0)*ns;\012									real sk1p1 = a_cdpsmpl[k1], sk1;\012									for(int j=0; j < w; j++) {\012										k1++;\012										sk1 = sk1p1;\012										sk1p1 = a_cdpsmpl[k1];\012\012										// linear interpolation optmized for this problem\012										real v = (sk1p1 - sk1) * x + sk1;\012\012										_num[j] += v;\012										_den += v * v;\012										_ac_linear += v;\012									}\012									m += 1;\012								} else { err++; }\012							}\012\012							// Reduction for num\012							for(int j=0; j < w; j++) _ac_squared += _num[j] * _num[j];\012\012							// Evaluate semblances\012							if(_den > EPSILON && m > EPSILON && w > EPSILON && err < 2) {\012								a_num[i] = _ac_squared / (_den * m);\012								a_stt[i] = _ac_linear  / (w   * m);\012							}\012							else {\012								a_num[i] = -1.0f;\012								a_stt[i] = -1.0f;\012							}\012						}\012					}\012				});\012			});\012			queue.wait_and_throw();\012			end = std::chrono::high_resolution_clock::now();\012			kernel_execution_time += std::chrono::duration_cast<std::chrono::duration<double>>(end - beg).count();\012\012			// Get max C for max semblance for each sample on this cdp\012		  	beg = std::chrono::high_resolution_clock::now();\012			// Submit Command group function object to the queue\012			queue.submit([&](sycl::handler& cgh) {\012				auto a_num     = b_num.get_access<sycl::access::mode::read_write>(cgh);\012				auto a_stt     = b_stt.get_access<sycl::access::mode::read_write>(cgh);\012				auto a_str     = b_str.get_access<sycl::access::mode::write>(cgh);\012				auto a_stk     = b_stk.get_access<sycl::access::mode::write>(cgh);\012				auto a_ctr     = b_ctr.get_access<sycl::access::mode::write>(cgh);\012				cgh.single_task([=]( ) {\012					for(int t0=0; t0 < ns; t0++) {\012						real max_sem = 0.0f, _num;\012						int max_c = -1;\012\012						for(int it=t0*nc; it < (t0+1)*nc ; it++) {\012							_num = a_num[it];\012							if(_num > max_sem) {\012								max_sem = _num;\012								max_c = it;\012							}\012						}\012\012						a_ctr[cdp_id*ns + t0] = max_c % nc;\012						a_str[cdp_id*ns + t0] = max_sem;\012						a_stk[cdp_id*ns + t0] = max_c > -1 ? a_stt[max_c] : 0;\012					}\012				});\012			});\012			queue.wait_and_throw();\012			end = std::chrono::high_resolution_clock::now();\012			kernel_execution_time += std::chrono::duration_cast<std::chrono::duration<double>>(end - beg).count();\012\012			if(++cdp_id >= ncdps) continue;\012			t_id0 = ntraces_by_cdp_id[cdp_id-1]; // id of first trace\012			t_idf = ntraces_by_cdp_id[cdp_id];   // id of last trace\012			stride = t_idf-t_id0;\012\012			// Copies data back to host\012			//memcpy(cdpsmpl, samples + t_id0*ns, stride*ns*sizeof(real));\012			number_of_semblances += stride;\012\012      		LOG(DEBUG, \"FPGA SYCL Progress: \" + std::to_string(cdp_id) + \"/\" + std::to_string(ncdps));\012\012			// Gets time at end of computation\012			main_end = std::chrono::high_resolution_clock::now();\012		}\012		std::cout << queue.get_device().get_info<sycl::info::device::name>() << \", \";\012\012	} catch (cl::sycl::exception const &e) {\012		std::cout << \"Caught a synchronous SYCL exception: \" << e.what() << \"\\n\";\012		std::cout << \"   If you are targeting an FPGA hardware, \"\012				     \"ensure that your system is plugged to an FPGA board that is \"\012				     \"set up correctly\\n\";\012		std::cout << \"   If you are targeting the FPGA emulator, compile with \"\012				     \"-DFPGA_EMULATOR\\n\";\012		std::cout << \"   This design is not supported on CPU targets.\\n\";\012		return 1;\012	}\012	// Logs stats (exec time and semblance-traces per second)\012	double total_exec_time = std::chrono::duration_cast<std::chrono::duration<double>>(main_end - main_beg).count();\012	double stps = (number_of_semblances / 1e9 ) * (ns * nc / total_exec_time);\012	double kernel_stps = (number_of_semblances / 1e9 ) * (ns * nc / kernel_execution_time);\012	std::string stats = \"Total Execution Time: \" + std::to_string(total_exec_time);\012	stats += \": Giga-Semblances-Trace/s: \" + std::to_string(stps);\012	stats += \": Kernel Execution Time: \" + std::to_string(kernel_execution_time);\012	stats += \": Kernel Giga-Semblances-Trace/s: \" + std::to_string(kernel_stps);\012	LOG(INFO, stats);\012	std::cout << (int)(total_exec_time*1000) << std::endl;\012\012  // Delinearizes data and save it into a *.su file\012  for(int i=0; i < ncdps; i++) {\012    su_trace ctr_t = gather[i].traces()[0];\012    su_trace str_t = gather[i].traces()[0];\012    su_trace stk_t = gather[i].traces()[0];\012\012    ctr_t.offset() = 0;\012    ctr_t.sx() = ctr_t.gx() = (gather[i].traces()[0].sx() + gather[i].traces()[0].gx()) >> 1;\012    ctr_t.sy() = ctr_t.gy() = (gather[i].traces()[0].sy() + gather[i].traces()[0].gy()) >> 1;\012\012    for(int k=0; k < ns; k++) ctr_t.data()[k] = ctr[i*ns+k] < 0 ? 0.0f: (c0 + inc * ctr[i*ns+k]) / FACTOR;\012    str_t.data().assign(str + i*ns, str + (i+1)*ns);\012    stk_t.data().assign(stk + i*ns, stk + (i+1)*ns);\012\012    ctr_t.fputtr(c_out);\012    str_t.fputtr(s_out);\012    stk_t.fputtr(stack);\012  }\012\012  delete [] gx                ;\012  delete [] gy                ;\012  delete [] sx                ;\012  delete [] sy                ;\012  delete [] scalco            ;\012  delete [] samples           ;\012  delete [] ntraces_by_cdp_id ;\012  delete [] h                 ;\012  delete [] c                 ;\012  delete [] num               ;\012  delete [] stt               ;\012  delete [] ctr               ;\012  delete [] str               ;\012  delete [] stk               ;\012\012  return EXIT_SUCCESS;\012}\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/parser.cpp", "name":"parser.cpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/parser.cpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file parser.inc\012 * @date 2015-07-30\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef PARSER_INC\012#define PARSER_INC\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"parser.hpp\"\012\012#include <iostream>\012#include <cstdlib>\012\012////////////////////////////////////////////////////////////////////////////////\012\012std::map<std::string, std::string> parser::_raw_input;\012\012// map <short_form, (help, type)>\012std::map<std::string, std::string> parser::_arguments;\012\012std::string parser::_prog_name;\012\012///////////////////////////////////////////////////////////////////////////////\012\012void parser::add_argument(const std::string& short_form,\012        const std::string& help)\012{\012    parser::_arguments.insert(std::pair<std::string, std::string> (short_form, help));\012}\012\012///////////////////////////////////////////////////////////////////////////////\012\012const std::string parser::get(const std::string& arg, bool required)\012{\012    if(required) {\012        if(parser::_arguments.count(arg) && parser::_raw_input.count(arg))\012            return parser::_raw_input.find(arg)->second;\012        else { // if arg required and not found on CLI, print help\012            parser::print_help();\012            exit(EXIT_FAILURE);\012        }\012    }\012    else {\012        if(parser::_arguments.count(arg) && parser::_raw_input.count(arg))\012            return parser::_raw_input.find(arg)->second;\012    }\012    // If argument not found and not required, return default string\012    return DEFAULT_STRING;\012}\012\012///////////////////////////////////////////////////////////////////////////////\012\012void parser::parse(int argc, const char** argv)\012{\012    parser::_prog_name = argv[0];\012\012    if(!(argc%2) || argc == 1) { // argc needs to be even and greater than 1\012        parser::print_help();\012        exit(EXIT_FAILURE);\012    }\012\012    for(int i=1; i < argc; i+=2)\012    {\012        if(!parser::_arguments.count(argv[i]) || !strcmp(argv[i], \"-h\") || !strcmp(argv[i+1],\"-h\")) { // if argument not found, print help\012            parser::print_help();\012            exit(EXIT_FAILURE);\012        }\012        // Argument successfuly entered\012        parser::_raw_input.insert(std::pair<std::string, std::string>(argv[i], argv[i+1]));\012    }\012}\012\012///////////////////////////////////////////////////////////////////////////////\012\012void parser::print_help()\012{\012    std::cout << \"Usage: \" << parser::_prog_name << \" [options]\" << std::endl;\012\012    std::cout << \"Options: \" << std::endl;\012    for(std::map<std::string, std::string>::iterator it=parser::_arguments.begin(); it != parser::_arguments.end(); it++)\012    {\012        std::cout << \"  \" << it->first << \": \" << it->second << std::endl;\012    }\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! PARSER_INC */\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/parser.hpp", "name":"parser.hpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/parser.hpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file parser.hpp\012 * @date 2015-07-30\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef PARSER_HPP\012#define PARSER_HPP\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include <string>\012#include <cstring>\012#include <utility>\012#include <map>\012\012///////////////////////////////////////////////////////////////////////////////\012\012/*! \\brief Default string to be returned in case of failure */\012#define DEFAULT_STRING \"0\"\012\012///////////////////////////////////////////////////////////////////////////////\012\012/*! \\brief Class for parsing the Command Line Interface */\012class parser\012{\012  public:\012    /*!\012     * \\brief Parses the command line interface\012     * */\012    static void parse(int argc, const char** argv);\012\012    /*!\012     * \\brief Adds arguments to be parsed.\012     *\012     *\\param short_form short form of the parameter. Ex: \"-t\", \"-a\", etc\012     *\\param help help for the parameter\012     * */\012    static void add_argument(const std::string& short_form,\012        const std::string& help);\012\012    /*!\012     * \\brief Gets the value of the argument\012     *\012     *\\param arg short form of the parameter. Ex: \"-t\", \"-a\", etc\012     *\\param required true if parameter is required, false otherwise\012     * \\return string containing the value passed in CLI. If parameter is\012     * not required the DEFAULT_STRING will be returned\012     * */\012    static const std::string get(const std::string& arg, bool required);\012\012  protected:\012    /**\012     * \\brief Prints the help in CLI\012     * */\012    static void print_help();\012\012  private:\012    /*! \\brief map< option, value> */\012    static std::map<std::string, std::string> _raw_input;\012\012    /*! \\brief map <short_form, help> */\012    static std::map<std::string, std::string> _arguments;\012\012    /*! \\brief argv[0]; */\012    static std::string _prog_name;\012};\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! PARSER_HPP */\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/su_cdp.cpp", "name":"su_cdp.cpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/su_cdp.cpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file su_cdp.hpp\012 * @date 2017-03-05\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"su_cdp.hpp\"\012\012#include \"log.hpp\"\012\012#include <climits>\012\012////////////////////////////////////////////////////////////////////////////////\012\012su_cdp::su_cdp() : _cdp(INT_MIN), _traces(0) {\012\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012void su_cdp::push_back(const su_trace& trace) {\012  if(_cdp == INT_MIN) _cdp = trace.cdp();\012  else if(_cdp != trace.cdp()) LOG(FAIL, \"CDPs do not match\");\012\012  _cdp = trace.cdp();\012  _traces.push_back(trace);\012}\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/su_cdp.hpp", "name":"su_cdp.hpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/su_cdp.hpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file su_cdp.hpp\012 * @date 2017-03-05\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef SU_CDP_HPP\012#define SU_CDP_HPP\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"su_trace.hpp\"\012\012#include <vector>\012\012////////////////////////////////////////////////////////////////////////////////\012\012class su_cdp {\012  private:\012    std::vector<su_trace> _traces;\012    int _cdp;\012\012  public:\012    su_cdp();\012\012    void push_back(const su_trace& trace);\012    inline size_t size() { return _traces.size(); }\012\012    inline const std::vector<su_trace>& traces() const { return _traces; }\012\012    inline int& cdp() { return _cdp; }\012\012    inline bool operator==(const su_cdp& other) const {\012      return this->_traces.size() == other.traces().size();\012    }\012\012    inline bool operator<(const su_cdp& other) const {\012      return _traces.size() > other.traces().size();\012    }\012};\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! SU_CDP_HPP */\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/su_gather.cpp", "name":"su_gather.cpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/su_gather.cpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file su_gather.cpp\012 * @date 2017-03-06\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"su_gather.hpp\"\012\012#include \"log.hpp\"\012#include \"su_trace.hpp\"\012\012#include <algorithm>\012#include <cassert>\012\012////////////////////////////////////////////////////////////////////////////////\012\012su_gather::su_gather(std::string& file_path, int aph, int nc) :\012  _ttraces(0), _nos(0), _ns(-1), _ntrs(0)\012{\012  std::ifstream file(file_path, std::ios::binary);\012  int min_ns = -1, max_ns = -1, max_ntrs = 0;\012  std::map<int, su_cdp> traces_by_cdp;\012\012//  su_trace tr;\012//  for(int i=0; i < 50; i++) {\012//    tr.fgettr(file);\012  for(su_trace tr; tr.fgettr(file);) {\012    real hx = tr.halfoffset_x();\012    real hy = tr.halfoffset_y();\012\012    if (hx*hx + hy*hy > aph*aph) continue;\012    if (min_ns < 1) min_ns = tr.ns(); // First trace.\012    if (max_ns < 1) max_ns = tr.ns(); // First trace.\012    if (min_ns > tr.ns()) min_ns = tr.ns();\012    if (max_ns < tr.ns()) max_ns = tr.ns();\012\012    traces_by_cdp[tr.cdp()].push_back(tr);\012    max_ntrs = max_ntrs < traces_by_cdp[tr.cdp()].size() ? traces_by_cdp[tr.cdp()].size() : max_ntrs;\012  }\012  assert(min_ns == max_ns);\012\012  this->_ns = max_ns;\012  this->_ntrs = max_ntrs;\012\012  _cdps.reserve(traces_by_cdp.size());\012  for(auto& cdp: traces_by_cdp) {\012    _cdps.push_back(cdp.second);\012    _ttraces += cdp.second.traces().size();\012  }\012  this->_nos = _ttraces * _ns * nc;\012\012  std::sort(_cdps.begin(), _cdps.end());\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012void su_gather::linearize(int*& ntraces_by_cdp_id, real *&samples, real &dt, real* &gx, real* &gy, real* &sx, real* &sy, real* &scalco, int nc) {\012  gx = new real[_ttraces];\012  gy = new real[_ttraces];\012  sx = new real[_ttraces];\012  sy = new real[_ttraces];\012  scalco = new real[_ttraces];\012  samples = new real[_ttraces * _ns];\012  ntraces_by_cdp_id = new int[_cdps.size()];\012\012  dt = _cdps[0].traces()[0].dt();\012\012  int n_traces = 0;\012  for(int i=0; i < _cdps.size(); i++) {\012    ntraces_by_cdp_id[i] = _cdps[i].traces().size();\012    ntraces_by_cdp_id[i] += (i > 0) ? ntraces_by_cdp_id[i-1] : 0;\012\012    for(int j=0; j < _cdps[i].traces().size(); j++, n_traces++) {\012      assert(n_traces < _ttraces);\012\012      const su_trace& tr = _cdps[i].traces()[j];\012\012      gx[n_traces] = tr.gx();\012      gy[n_traces] = tr.gy();\012      sx[n_traces] = tr.sx();\012      sy[n_traces] = tr.sy();\012      scalco[n_traces] = tr.scalco();\012\012      for(int k=0; k < _ns; k++) {\012        assert(tr.data().size() == _ns);\012        samples[n_traces*_ns + k] = tr.data()[k];\012      }\012    }\012  }\012}\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/su_gather.hpp", "name":"su_gather.hpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/su_gather.hpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file su_gather.hpp\012 * @date 2017-03-06\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef SU_GATHER_HPP\012#define SU_GATHER_HPP\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"su_cdp.hpp\"\012\012#include \"utils.hpp\"\012\012#include <map>\012\012////////////////////////////////////////////////////////////////////////////////\012\012class su_gather {\012  private:\012    std::vector<su_cdp> _cdps; // traces grouped by cdp, sorted by traces size\012    int _ns;                   // total number of samples\012    int _ntrs;\012    int _nos;                  // total number of semblances\012    int _ttraces;              // total number of traces\012\012  public:\012    su_gather(std::string& bin_file_path, int aph, int nc);\012\012    inline int ns()      { return _ns;                }\012    inline int ntrs()    { return _ntrs;              }\012    inline int nos()     { return _nos;               }\012    inline int ttraces() { return _ttraces;           }\012    inline int ncdps()   { return _cdps.size();       }\012\012    inline const su_cdp& operator[](int i) const { return _cdps[i]; }\012    inline const std::vector<su_cdp>& operator()() const { return _cdps; }\012\012    void linearize(int* &ntraces_by_cdp_id ,real* & samples, real &dt, real *&gx, real *&gy, real *&sx, real *&sy, real *&scalco, int nc);\012};\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! SU_GATHER_HPP */\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/su_trace.cpp", "name":"su_trace.cpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/su_trace.cpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file su.cpp\012 * @date 2017-03-05\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#include \"su_trace.hpp\"\012#include \"log.hpp\"\012\012#include <cassert>\012#include <cstdlib>\012#include <cmath>\012\012////////////////////////////////////////////////////////////////////////////////\012\012su_trace::su_trace(int ns): _ns(ns), _data(ns) {\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012bool su_trace::fgettr(std::ifstream& file) {\012  assert(file);\012\012  if(file.read((char*)this, SU_HEADER_SIZE).eof())\012    return false;\012\012  this->_data.resize(this->_ns);\012\012  if(file.read((char*)this->_data.data(), this->_ns * sizeof(float)).eof()) {\012    LOG(FAIL, \"Bad input data\");\012    return false;\012  }\012\012  return true;\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012void su_trace::fputtr(std::ofstream& file) {\012  assert(file);\012\012  file.exceptions(std::ofstream::failbit | std::ofstream::badbit);\012\012  try {\012    file.write((char*)this, SU_HEADER_SIZE);\012    file.write((char*)this->_data.data(), this->_ns * sizeof(float));\012  } catch(const std::ios_base::failure& fail) {\012    LOG(FAIL, fail.what());\012  }\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012float su_trace::halfoffset() {\012  float hx = (float)(this->_gx - this->_sx) * 0.5;\012  float hy = (float)(this->_gy - this->_sy) * 0.5;\012  return std::sqrt(hx * hx + hy * hy);\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012float su_trace::halfoffset_x() {\012  return this->fscalco() * (this->_gx - this->_sx) * 0.5;\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012float su_trace::halfoffset_y() {\012  return this->fscalco() * (this->_gy - this->_sy) * 0.5;\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012float su_trace::fscalco() const {\012	if (this->_scalco == 0) return 1;\012	if (this->_scalco > 0 ) return this->_scalco;\012\012	return 1.0f / this->_scalco;\012}\012\012////////////////////////////////////////////////////////////////////////////////\012\012su_trace& su_trace::operator=(const su_trace& other) {\012  _tracl =    other.tracl();\012  _tracr =    other.tracr();\012  _fldr =     other.fldr();\012  _tracf =    other.tracf();\012  _ep =       other.ep();\012  _cdp =      other.cdp();\012  _cdpt =     other.cdpt();\012  _trid =     other.trid();\012  _nvs =      other.nvs();\012  _nhs =      other.nhs();\012  _duse =     other.duse();\012  _offset =   other.offset();\012  _gelev =    other.gelev();\012  _selev =    other.selev();\012  _sdepth =   other.sdepth();\012  _gdel =     other.gdel();\012  _sdel =     other.sdel();\012  _swdep =    other.swdep();\012  _gwdep =    other.gwdep();\012  _scalel =   other.scalel();\012  _sx =       other.sx();\012  _sy =       other.sy();\012  _gx =       other.gx();\012  _gy =       other.gy();\012  _counit =   other.counit();\012  _wevel =    other.wevel();\012  _swevel =   other.swevel();\012  _sut =      other.sut();\012  _gut =      other.gut();\012  _sstat =    other.sstat();\012  _gstat =    other.gstat();\012  _tstat =    other.tstat();\012  _laga =     other.laga();\012  _lagb =     other.lagb();\012  _delrt =    other.delrt();\012  _muts =     other.muts();\012  _mute =     other.mute();\012  _ns =       other.ns();\012  _dt =       other.dt();\012  _gain =     other.gain();\012  _igc =      other.igc();\012  _igi =      other.igi();\012  _corr =     other.corr();\012  _sfs =      other.sfs();\012  _sfe =      other.sfe();\012  _slen =     other.slen();\012  _styp =     other.styp();\012  _stas =     other.stas();\012  _stae =     other.stae();\012  _tatyp =    other.tatyp();\012  _afilf =    other.afilf();\012  _afils =    other.afils();\012  _nofilf =   other.nofilf();\012  _nofils =   other.nofils();\012  _lcf =      other.lcf();\012  _hcf =      other.hcf();\012  _lcs =      other.lcs();\012  _hcs =      other.hcs();\012  _year =     other.year();\012  _day =      other.day();\012  _hour =     other.hour();\012  _minute =   other.minute();\012  _sec =      other.sec();\012  _timbas =   other.timbas();\012  _trwf =     other.trwf();\012  _grnors =   other.grnors();\012  _grnofr =   other.grnofr();\012  _grnlof =   other.grnlof();\012  _gaps =     other.gaps();\012  _otrav =    other.otrav();\012  _d1 =       other.d1();\012  _f1 =       other.f1();\012  _d2 =       other.d2();\012  _f2 =       other.f2();\012  _ungpow =   other.ungpow();\012  _unscale =  other.unscale();\012  _ntr =      other.ntr();\012  _mark =     other.mark();\012  _shortpad = other.shortpad();\012\012  this->_data.resize(this->_ns);\012\012  return *(this);\012}\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/su_trace.hpp", "name":"su_trace.hpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/su_trace.hpp", "content":"///////////////////////////////////////////////////////////////////////////////\012/**\012 * @file su.hpp\012 * @date 2017-03-05\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef SU_HPP\012#define SU_HPP\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include <iostream>\012#include <vector>\012#include <fstream>\012\012////////////////////////////////////////////////////////////////////////////////\012\012class su_trace;\012\012////////////////////////////////////////////////////////////////////////////////\012\012#define SU_HEADER_SIZE ((unsigned long)&(((su_trace*)0)->_data))\012\012////////////////////////////////////////////////////////////////////////////////\012\012class su_trace {\012  private:\012    int _tracl;\012    int _tracr;\012    int _fldr;\012    int _tracf;\012    int _ep;\012    int _cdp;\012    int _cdpt;\012    short _trid;\012    short _nvs;\012    short _nhs;\012    short _duse;\012    int _offset;\012    int _gelev;\012    int _selev;\012    int _sdepth;\012    int _gdel;\012    int _sdel;\012    int _swdep;\012    int _gwdep;\012    short _scalel;\012    short _scalco;\012    int _sx;\012    int _sy;\012    int _gx;\012    int _gy;\012    short _counit;\012    short _wevel;\012    short _swevel;\012    short _sut;\012    short _gut;\012    short _sstat;\012    short _gstat;\012    short _tstat;\012    short _laga;\012    short _lagb;\012    short _delrt;\012    short _muts;\012    short _mute;\012    unsigned short _ns;\012    unsigned short _dt;\012    short _gain;\012    short _igc;\012    short _igi;\012    short _corr;\012    short _sfs;\012    short _sfe;\012    short _slen;\012    short _styp;\012    short _stas;\012    short _stae;\012    short _tatyp;\012    short _afilf;\012    short _afils;\012    short _nofilf;\012    short _nofils;\012    short _lcf;\012    short _hcf;\012    short _lcs;\012    short _hcs;\012    short _year;\012    short _day;\012    short _hour;\012    short _minute;\012    short _sec;\012    short _timbas;\012    short _trwf;\012    short _grnors;\012    short _grnofr;\012    short _grnlof;\012    short _gaps;\012    short _otrav;\012    float _d1;\012    float _f1;\012    float _d2;\012    float _f2;\012    float _ungpow;\012    float _unscale;\012    int _ntr;\012    short _mark;\012    short _shortpad;\012    short _unass[14];\012    std::vector<float> _data;\012\012  public:\012    su_trace(int ns = 0);\012\012    bool fgettr(std::ifstream& bin_file);\012    void fputtr(std::ofstream& bin_file);\012\012    float source_x();\012    float source_y();\012\012    float receiver_x();\012    float receiver_y();\012\012    float halfoffset();\012    float halfoffset_x();\012    float halfoffset_y();\012\012    float fscalco() const;\012    inline short scalco() const { return _scalco; }\012\012    su_trace& operator=(const su_trace& other);\012\012    std::vector<float>& data() { return _data; }\012    const std::vector<float>& data() const { return _data; }\012\012    inline int  & tracl()      { return _tracl;    }\012    inline int  & tracr()      { return _tracr;    }\012    inline int  & fldr()       { return _fldr;     }\012    inline int  & tracf()      { return _tracf;    }\012    inline int  & ep()         { return _ep;       }\012    inline int  & cdp()        { return _cdp;      }\012    inline int  & cdpt()       { return _cdpt;     }\012    inline short& trid()       { return _trid;     }\012    inline short& nvs()        { return _nvs;      }\012    inline short& nhs()        { return _nhs;      }\012    inline short& duse()       { return _duse;     }\012    inline int  & offset()     { return _offset;   }\012    inline int  & gelev()      { return _gelev;    }\012    inline int  & selev()      { return _selev;    }\012    inline int  & sdepth()     { return _sdepth;   }\012    inline int  & gdel()       { return _gdel;     }\012    inline int  & sdel()       { return _sdel;     }\012    inline int  & swdep()      { return _swdep;    }\012    inline int  & gwdep()      { return _gwdep;    }\012    inline short& scalel()     { return _scalel;   }\012    inline int  & sx()         { return _sx;       }\012    inline int  & sy()         { return _sy;       }\012    inline int  & gx()         { return _gx;       }\012    inline int  & gy()         { return _gy;       }\012    inline short& counit()     { return _counit;   }\012    inline short& wevel()      { return _wevel;    }\012    inline short& swevel()     { return _swevel;   }\012    inline short& sut()        { return _sut;      }\012    inline short& gut()        { return _gut;      }\012    inline short& sstat()      { return _sstat;    }\012    inline short& gstat()      { return _gstat;    }\012    inline short& tstat()      { return _tstat;    }\012    inline short& laga()       { return _laga;     }\012    inline short& lagb()       { return _lagb;     }\012    inline short& delrt()      { return _delrt;    }\012    inline short& muts()       { return _muts;     }\012    inline short& mute()       { return _mute;     }\012    inline unsigned short& ns()         { return _ns;       }\012    inline unsigned short& dt()         { return _dt;       }\012    inline short& gain()       { return _gain;     }\012    inline short& igc()        { return _igc;      }\012    inline short& igi()        { return _igi;      }\012    inline short& corr()       { return _corr;     }\012    inline short& sfs()        { return _sfs;      }\012    inline short& sfe()        { return _sfe;      }\012    inline short& slen()       { return _slen;     }\012    inline short& styp()       { return _styp;     }\012    inline short& stas()       { return _stas;     }\012    inline short& stae()       { return _stae;     }\012    inline short& tatyp()      { return _tatyp;    }\012    inline short& afilf()      { return _afilf;    }\012    inline short& afils()      { return _afils;    }\012    inline short& nofilf()     { return _nofilf;   }\012    inline short& nofils()     { return _nofils;   }\012    inline short& lcf()        { return _lcf;      }\012    inline short& hcf()        { return _hcf;      }\012    inline short& lcs()        { return _lcs;      }\012    inline short& hcs()        { return _hcs;      }\012    inline short& year()       { return _year;     }\012    inline short& day()        { return _day;      }\012    inline short& hour()       { return _hour;     }\012    inline short& minute()     { return _minute;   }\012    inline short& sec()        { return _sec;      }\012    inline short& timbas()     { return _timbas;   }\012    inline short& trwf()       { return _trwf;     }\012    inline short& grnors()     { return _grnors;   }\012    inline short& grnofr()     { return _grnofr;   }\012    inline short& grnlof()     { return _grnlof;   }\012    inline short& gaps()       { return _gaps;     }\012    inline short& otrav()      { return _otrav;    }\012    inline float& d1()         { return _d1;       }\012    inline float& f1()         { return _f1;       }\012    inline float& d2()         { return _d2;       }\012    inline float& f2()         { return _f2;       }\012    inline float& ungpow()     { return _ungpow;   }\012    inline float& unscale()    { return _unscale;  }\012    inline int  & ntr()        { return _ntr;      }\012    inline short& mark()       { return _mark;     }\012    inline short& shortpad()   { return _shortpad; }\012\012    inline const int  & tracl()    const { return _tracl;    }\012    inline const int  & tracr()    const { return _tracr;    }\012    inline const int  & fldr()     const { return _fldr;     }\012    inline const int  & tracf()    const { return _tracf;    }\012    inline const int  & ep()       const { return _ep;       }\012    inline const int  & cdp()      const { return _cdp;      }\012    inline const int  & cdpt()     const { return _cdpt;     }\012    inline const short& trid()     const { return _trid;     }\012    inline const short& nvs()      const { return _nvs;      }\012    inline const short& nhs()      const { return _nhs;      }\012    inline const short& duse()     const { return _duse;     }\012    inline const int  & offset()   const { return _offset;   }\012    inline const int  & gelev()    const { return _gelev;    }\012    inline const int  & selev()    const { return _selev;    }\012    inline const int  & sdepth()   const { return _sdepth;   }\012    inline const int  & gdel()     const { return _gdel;     }\012    inline const int  & sdel()     const { return _sdel;     }\012    inline const int  & swdep()    const { return _swdep;    }\012    inline const int  & gwdep()    const { return _gwdep;    }\012    inline const short& scalel()   const { return _scalel;   }\012    inline const int  & sx()       const { return _sx;       }\012    inline const int  & sy()       const { return _sy;       }\012    inline const int  & gx()       const { return _gx;       }\012    inline const int  & gy()       const { return _gy;       }\012    inline const short& counit()   const { return _counit;   }\012    inline const short& wevel()    const { return _wevel;    }\012    inline const short& swevel()   const { return _swevel;   }\012    inline const short& sut()      const { return _sut;      }\012    inline const short& gut()      const { return _gut;      }\012    inline const short& sstat()    const { return _sstat;    }\012    inline const short& gstat()    const { return _gstat;    }\012    inline const short& tstat()    const { return _tstat;    }\012    inline const short& laga()     const { return _laga;     }\012    inline const short& lagb()     const { return _lagb;     }\012    inline const short& delrt()    const { return _delrt;    }\012    inline const short& muts()     const { return _muts;     }\012    inline const short& mute()     const { return _mute;     }\012    inline const unsigned short& ns()       const { return _ns;       }\012    inline const unsigned short& dt()       const { return _dt;       }\012    inline const short& gain()     const { return _gain;     }\012    inline const short& igc()      const { return _igc;      }\012    inline const short& igi()      const { return _igi;      }\012    inline const short& corr()     const { return _corr;     }\012    inline const short& sfs()      const { return _sfs;      }\012    inline const short& sfe()      const { return _sfe;      }\012    inline const short& slen()     const { return _slen;     }\012    inline const short& styp()     const { return _styp;     }\012    inline const short& stas()     const { return _stas;     }\012    inline const short& stae()     const { return _stae;     }\012    inline const short& tatyp()    const { return _tatyp;    }\012    inline const short& afilf()    const { return _afilf;    }\012    inline const short& afils()    const { return _afils;    }\012    inline const short& nofilf()   const { return _nofilf;   }\012    inline const short& nofils()   const { return _nofils;   }\012    inline const short& lcf()      const { return _lcf;      }\012    inline const short& hcf()      const { return _hcf;      }\012    inline const short& lcs()      const { return _lcs;      }\012    inline const short& hcs()      const { return _hcs;      }\012    inline const short& year()     const { return _year;     }\012    inline const short& day()      const { return _day;      }\012    inline const short& hour()     const { return _hour;     }\012    inline const short& minute()   const { return _minute;   }\012    inline const short& sec()      const { return _sec;      }\012    inline const short& timbas()   const { return _timbas;   }\012    inline const short& trwf()     const { return _trwf;     }\012    inline const short& grnors()   const { return _grnors;   }\012    inline const short& grnofr()   const { return _grnofr;   }\012    inline const short& grnlof()   const { return _grnlof;   }\012    inline const short& gaps()     const { return _gaps;     }\012    inline const short& otrav()    const { return _otrav;    }\012    inline const float& d1()       const { return _d1;       }\012    inline const float& f1()       const { return _f1;       }\012    inline const float& d2()       const { return _d2;       }\012    inline const float& f2()       const { return _f2;       }\012    inline const float& ungpow()   const { return _ungpow;   }\012    inline const float& unscale()  const { return _unscale;  }\012    inline const int  & ntr()      const { return _ntr;      }\012    inline const short& mark()     const { return _mark;     }\012    inline const short& shortpad() const { return _shortpad; }\012};\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! SU_HPP */\012\012////////////////////////////////////////////////////////////////////////////////\012"}, {"path":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/utils.hpp", "name":"utils.hpp", "has_active_debug_locs":false, "absName":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/include/utils.hpp", "content":"////////////////////////////////////////////////////////////////////////////////\012/**\012 * @file utils.hpp\012 * @date 2017-03-04\012 * @author Tiago Lobato Gimenes    (tlgimenes@gmail.com)\012 *\012 * @copyright\012 * This program is free software: you can redistribute it and/or modify\012 * it under the terms of the GNU General Public License as published by\012 * the Free Software Foundation, either version 3 of the License, or\012 * (at your option) any later version.\012 *\012 * This program is distributed in the hope that it will be useful,\012 * but WITHOUT ANY WARRANTY; without even the implied warranty of\012 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\012 * GNU General Public License for more details.\012 *\012 * You should have received a copy of the GNU General Public License\012 * along with this program.  If not, see <http://www.gnu.org/licenses/>.\012 */\012////////////////////////////////////////////////////////////////////////////////\012\012#ifndef UTILS_HPP\012#define UTILS_HPP\012\012////////////////////////////////////////////////////////////////////////////////\012\012#include <string>\012#include <cstdlib>\012#include <sstream>\012#include <sys/time.h>\012\012///////////////////////////////////////////////////////////////////////////////\012\012//#define DOUBLE\012\012///////////////////////////////////////////////////////////////////////////////\012\012#ifdef DOUBLE\012#define real double\012#define SQRT(x) sqrt(x)\012#else\012#define real float\012#define SQRT(x) sqrtf(x)\012#endif\012\012////////////////////////////////////////////////////////////////////////////////\012\012#endif /*! UTILS_HPP */\012\012////////////////////////////////////////////////////////////////////////////////\012"}];
var alpha_viewer=false;