FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;4.785243;0.399519;0.105225;0.244372;0.803302;0.023365;Number of seconds simulated 
sim_ticks;4785242740000;399519090000;105224930000;244372420000;803302410000;23365160000;Number of ticks simulated 
final_tick;4785242740000;5184761830000;5289986760000;5534359180000;6337661590000;6361026750000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;1399930;8182780;48579647;19207144;6083026;327682840;Simulator instruction rate (inst/s) 
host_op_rate;1399930;8182774;48579412;19207112;6083022;327671462;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;63794456900;25389881706;38467190176;32152520318;23826567742;37174322075;Simulator tick rate (ticks/s) 
host_mem_usage;455664;457712;457712;457712;458736;458736;Number of bytes of host memory used 
host_seconds;75.01;15.74;2.74;7.60;33.71;0.63;Real time elapsed on the host 
sim_insts;105009190;128758840;132885767;145981735;205086319;205944265;Number of instructions simulated 
sim_ops;105009190;128758840;132885767;145981735;205086319;205944265;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;79185408;9579456;2670528;2874176;3638528;600000;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;178931264;8027968;1898560;2660224;19268288;1064064;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;13312;2240;1792;1792;1856;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;29378496;6680512;527616;468352;1180928;113216;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;7025088;5888832;432064;704832;15834560;124480;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;294533568;30179008;5530560;6709376;39924160;1901760;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;79185408;9579456;2670528;2874176;3638528;600000;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;29378496;6680512;527616;468352;1180928;113216;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;108563904;16259968;3198144;3342528;4819456;713216;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;31936256;8033088;1393024;1902464;22687872;710016;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;34768640;8880960;2130304;2606976;23388288;710016;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;1237272;149679;41727;44909;56852;9375;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2795801;125437;29665;41566;301067;16626;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;208;35;28;28;29;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;459039;104383;8244;7318;18452;1769;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;109767;92013;6751;11013;247415;1945;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4602087;471547;86415;104834;623815;29715;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;499004;125517;21766;29726;354498;11094;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;543260;138765;33286;40734;365442;11094;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;16547835;23977468;25379233;11761458;4529462;25679259;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;37392307;20094079;18042873;10885942;23986344;45540625;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;2782;5607;17030;7333;2310;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;6139395;16721384;5014173;1916550;1470091;4845505;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;1468073;14739801;4106099;2884253;19711829;5327590;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;61550392;75538338;52559408;27455537;49700038;81392980;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;16547835;23977468;25379233;11761458;4529462;25679259;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;6139395;16721384;5014173;1916550;1470091;4845505;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;22687230;40698851;30393406;13678008;5999554;30524764;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;6673905;20106894;13238536;7785101;28243252;30387808;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;591900;2122232;7006705;2882944;871921;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;7265805;22229126;20245240;10668045;29115172;30387808;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;6673905;20106894;13238536;7785101;28243252;30387808;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;16547835;23977468;25379233;11761458;4529462;25679259;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;37392307;20094079;18042873;10885942;23986344;45540625;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;594682;2127838;7023735;2890277;874231;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;6139395;16721384;5014173;1916550;1470091;4845505;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;1468073;14739801;4106099;2884253;19711829;5327590;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;68816197;97767463;72804648;38123582;78815210;111780788;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4602087;471547;86415;104834;623815;29715;Number of read requests accepted 
system.mem_ctrls.writeReqs;543260;138765;33286;40734;365442;11094;Number of write requests accepted 
system.mem_ctrls.readBursts;4602087;471547;86415;104834;623815;29715;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;543260;138765;33286;40734;365442;11094;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;292365568;28854464;5488256;6595136;38914432;1886464;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2168000;1324544;42304;114240;1009728;15296;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;34516160;8291264;2123456;2581120;23286656;707648;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;294533568;30179008;5530560;6709376;39924160;1901760;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;34768640;8880960;2130304;2606976;23388288;710016;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;33875;20696;661;1785;15777;239;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;3920;9208;114;402;1596;33;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;20916;14864;713;1122;3988;341;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;318718;39055;5524;6932;35885;2124;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;315323;18111;3813;4944;32255;1614;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;228367;43416;6128;7785;35821;1871;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;191463;17820;3519;4070;32068;913;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;230038;19083;6326;7269;34489;1328;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;272007;18589;6645;8250;35082;1989;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;278891;26890;3450;4105;30616;1344;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;276692;22115;5111;6011;52075;2442;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;317390;68068;6205;7234;33018;1927;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;367085;22234;5375;6647;32459;2337;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;285427;36851;4295;5725;40658;1388;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;331156;21987;5144;6378;63480;1826;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;271563;28938;7065;7530;36251;2256;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;322699;25762;7056;8449;38267;2708;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;277698;23223;5575;6123;37535;1715;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;283695;18709;4523;5597;38079;1694;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;28495;7469;2217;2831;20663;785;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;44996;9813;2044;2885;20145;786;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;27755;7553;1786;2642;20665;350;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;25424;7597;1505;1978;21233;135;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;29687;7369;2537;3226;20773;296;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;23229;6716;2221;3060;19553;585;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;31407;8205;1469;1931;20033;774;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;76669;8837;1917;2206;44036;1115;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;33108;6517;1716;2280;18403;665;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;28844;8920;2992;3618;19877;1119;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;28276;6828;1501;1574;28212;363;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;57390;9391;2219;2104;25263;703;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;26230;7373;2363;1956;19803;1097;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;24054;8527;2332;2573;20347;1069;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;25793;9713;2449;2752;21611;502;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;27958;8723;1911;2714;23237;713;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;14;4;2;6;1;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;4785242510000;399519230000;105224930000;244372420000;803302410000;23365160000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4602087;471547;86415;104834;623815;29715;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;543260;138765;33286;40734;365442;11094;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4529173;438418;85039;102153;587563;29252;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;38977;12433;715;896;20475;224;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;23;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;6;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;8;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;3;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;25501;5966;1204;1628;18609;582;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;26479;6195;1342;1773;18919;583;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;28764;6768;1453;1887;20020;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;28956;6836;1519;1930;20063;619;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;29099;6876;1527;1937;20102;619;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;29535;7032;1631;2048;20173;619;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;29653;7082;1661;2089;20209;619;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;30330;7302;1863;2240;20353;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;30727;7411;1958;2330;20456;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;31487;7628;2162;2545;20574;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;31303;7598;2092;2492;20560;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;31131;7564;2040;2460;20530;619;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;30875;7472;1994;2422;20459;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;30999;7620;2028;2439;20696;620;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;30193;7274;1863;2266;20268;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;29908;7226;1830;2194;20195;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;29663;7142;1771;2128;20124;619;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;29563;7113;1772;2115;20109;618;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;485;165;217;125;138;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;331;108;181;89;106;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;272;84;124;76;94;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;244;85;84;69;78;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;211;74;65;52;71;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;177;67;47;56;68;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;176;65;35;60;55;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;164;63;35;63;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;165;50;28;61;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;169;48;28;62;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;185;45;25;69;58;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;189;40;29;65;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;191;30;31;64;58;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;190;35;45;57;50;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;174;32;41;56;46;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;180;38;43;45;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;163;37;48;44;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;160;35;52;36;40;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;139;32;44;38;43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;130;26;38;36;45;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;135;33;25;35;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;134;37;26;24;29;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;134;27;24;18;24;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;135;28;32;14;19;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;128;30;21;19;23;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;106;40;22;18;16;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;92;31;22;17;14;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;72;28;24;14;7;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;55;20;13;10;5;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;38;10;9;6;4;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;35;9;4;11;3;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1555169;254631;41905;52026;657789;14014;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;210.190445;145.878357;181.654313;176.375812;94.560560;185.104039;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;138.994098;108.945640;122.506776;121.478091;77.724977;122.320473;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;233.244449;153.364068;210.963926;201.565683;111.579916;215.509889;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;681231;136817;20952;25491;534931;7290;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;431319;77175;11984;15833;95315;3600;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;205112;24272;3898;4976;10951;1247;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;74699;6800;1573;1891;4619;478;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;48396;3474;1264;1330;3108;606;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;28646;1466;453;498;1845;185;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;10723;1005;263;342;1412;124;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;6597;681;227;235;1224;102;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;68446;2941;1291;1430;4384;382;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1555169;254631;41905;52026;657789;14014;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;28975;6868;1541;1932;19959;618;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;157.659258;65.642982;55.657365;53.334886;30.465504;47.666667;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6064.804813;114.458757;114.962803;106.570080;66.013573;41.830044;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;28974;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;28975;6868;1541;1932;19959;618;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;28975;6868;1541;1932;19959;618;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.613115;18.862988;21.530824;20.874741;18.230072;17.891586;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.262531;18.410932;20.059459;19.593394;18.091811;17.884934;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;5.652756;6.479393;11.548143;11.062922;3.737608;0.472478;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;28000;6580;1289;;19719;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;104;27;22;;23;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;89;29;27;;26;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;225;65;65;;46;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;125;39;34;;40;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;77;20;11;;22;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;61;10;19;;13;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;48;17;12;;9;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;27;14;11;;14;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;26;9;6;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;26;7;5;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;22;7;6;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;28;7;8;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;17;6;7;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;11;3;2;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;13;4;5;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;21;7;3;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;10;3;1;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;9;2;2;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;11;4;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;16;6;3;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;2;;1;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-123;1;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-127;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::136-139;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;28975;6868;1541;1932;19959;618;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;44185875749;6043809749;1068860000;1310361250;10940607751;362779750;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;129839850749;14497265999;2676747500;3242530000;22341320251;915454750;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;22841060000;2254255000;428770000;515245000;3040190000;147380000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9672.47;13405.34;12464.26;12715.90;17993.30;12307.63;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;28422.47;32155.34;31214.26;31465.90;36743.30;31057.63;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;61.10;72.22;52.16;26.99;48.44;80.74;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;7.21;20.75;20.18;10.56;28.99;30.29;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;61.55;75.54;52.56;27.46;49.70;81.39;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;7.27;22.23;20.25;10.67;29.12;30.39;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.53;0.73;0.57;0.29;0.60;0.87;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.48;0.56;0.41;0.21;0.38;0.63;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.06;0.16;0.16;0.08;0.23;0.24;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.25;1.02;1.00;1.00;1.02;1.00;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.37;24.93;25.28;24.58;24.69;24.75;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3201038;236445;51157;59961;181381;18324;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;351319;89324;25873;31390;132722;8196;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;70.07;52.44;59.66;58.19;29.83;62.17;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;65.14;68.95;78.00;77.83;36.48;74.10;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;930013.57;654614.74;879064.75;1678750.96;812026.01;572549.19;Average gap between requests 
system.mem_ctrls.pageHitRate;69.55;56.13;64.77;63.71;32.32;65.42;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2512346468753;93643222502;51502455750;157127711250;328179695502;5152198750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;159789760000;13340600000;3513900000;8160100000;26823940000;780260000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;2113106424997;292529233748;50214434250;79083628750;448295904498;17433990000;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;5120781120;6008000040;6152093640;6337873080;8729063280;8777462400;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;6636296520;7674087960;7846796160;8054333280;10636027920;10693567080;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2794077000;3278174625;3356797125;3458164875;4762881750;4789290000;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;3620995125;4187250375;4281486000;4394725500;5803388250;5834783625;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;16469692200;18069300600;18385333200;18770380200;21019050000;21125317200;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;19162353600;21079312800;21432223800;21850943400;24344946600;24468576600;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1864049760;2275912080;2377622160;2512140480;3724554960;3755827440;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1630711440;2058339600;2171629440;2298449520;3443808960;3484185840;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;312548770560;338642984160;345516172560;361477328160;413944954800;415471143360;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;312548770560;338642984160;345516172560;361477328160;413944954800;415471143360;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1122106288680;1284639590475;1312669624905;1355120975115;1622553920820;1631795521770;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1178319936060;1351223213940;1379810843460;1422761102415;1700661913155;1710102712860;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1886841822000;1983976242750;2022527194500;2131912041750;2379301514250;2385214768500;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1837531605000;1925569555500;1963631388750;2072578596750;2310785731500;2316524250000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;3347745481320;3636890204730;3710984838090;3879588903660;4454035939860;4470929330670;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;3359450668305;3650434744335;3724690540170;3893415479025;4469620771185;4486579219365;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;699.597854;701.458433;701.511238;701.000744;702.789008;702.863154;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;702.043955;704.070810;704.102115;703.499060;705.248092;705.323432;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4379147;434472;74170;92877;323646;20717;Transaction distribution 
system.membus.trans_dist::ReadResp;4379147;434472;74170;92877;323646;20717;Transaction distribution 
system.membus.trans_dist::WriteReq;20252;5073;1821;2101;3127;54;Transaction distribution 
system.membus.trans_dist::WriteResp;20252;5073;1821;2101;3127;54;Transaction distribution 
system.membus.trans_dist::Writeback;499004;125517;21766;29726;354498;11094;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;57686;33237;1136;1512;4349;389;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;37912;21514;381;483;3130;87;Transaction distribution 
system.membus.trans_dist::UpgradeResp;95598;54751;1517;1995;7479;476;Transaction distribution 
system.membus.trans_dist::ReadExReq;371684;100074;17378;18629;310670;9272;Transaction distribution 
system.membus.trans_dist::ReadExResp;371684;100074;17378;18629;310670;9272;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88929;26566;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88929;26566;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;2474595;299359;83454;89819;113705;18750;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;2474595;299359;83454;89819;113705;18750;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;42464;14594;10104;10552;10478;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;6105329;389408;79845;110859;809545;44348;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;6147793;404002;89949;121411;820023;44402;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;918098;208766;16488;14636;36904;3538;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;918098;208766;16488;14636;36904;3538;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;12656;3356;346;584;1762;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;462689;299748;18712;30347;660891;4979;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;475345;303104;19058;30931;662653;5033;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;10104760;1241797;232045;278869;1655231;71723;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2845696;850112;739072;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2845696;850112;739072;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;79185408;9579456;2670528;2874176;3638528;600000;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;79185408;9579456;2670528;2874176;3638528;600000;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;76216;20122;7117;8282;12350;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;205158784;12762496;3070592;4221888;31785536;1730368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;205235000;12782618;3077709;4230170;31797886;1730584;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;29378496;6680512;527616;468352;1180928;113216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;29378496;6680512;527616;468352;1180928;113216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;50031;13185;1036;2220;6816;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;12733824;9187392;653056;1045632;26005184;168192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;12783855;9200577;654092;1047852;26012000;168408;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;329428455;39093275;7669017;9326854;63331614;2612208;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;216118;99012;2533;4079;10999;409;Total snoops (count) 
system.membus.snoop_fanout::samples;5382395;724192;122949;150775;1004245;41559;Request fanout histogram 
system.membus.snoop_fanout::mean;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;5382395;724192;122949;150775;1004245;41559;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::max_value;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::total;5382395;724192;122949;150775;1004245;41559;Request fanout histogram 
system.membus.reqLayer0.occupancy;47813998;14048000;7046000;7669000;9247000;108000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;9729452277;1834574489;389253484;476659489;3927889142;130320990;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.2;0.5;0.4;0.2;0.5;0.6;Layer utilization (%) 
system.membus.respLayer1.occupancy;46180487;13580491;11784494;11270746;11212498;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;11578288493;1402101750;390588750;420413500;533116250;87802250;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.2;0.4;0.4;0.2;0.1;0.4;Layer utilization (%) 
system.membus.respLayer3.occupancy;26542021409;1488464798;295808090;414285658;2888691806;157319524;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.6;0.4;0.3;0.2;0.4;0.7;Layer utilization (%) 
system.membus.respLayer4.occupancy;4296949248;978061999;77250000;68666500;173234750;16603000;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.1;0.2;0.1;0.0;0.0;0.1;Layer utilization (%) 
system.membus.respLayer5.occupancy;1950503511;1164169737;71638938;118917965;2389478652;19626130;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.0;0.3;0.1;0.0;0.3;0.1;Layer utilization (%) 
system.iocache.tags.replacements;44417;13283;11548;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;1.381108;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44417;13283;11548;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;4340642889000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.381108;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.086319;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.086319;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400185;119547;103932;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400185;119547;103932;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;35;28;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;35;28;28;29;;number of ReadReq misses 
system.iocache.demand_misses::tsunami.ide;209;35;28;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;35;28;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;35;28;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;35;28;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;36779854;5080729;4685983;4230234;4095232;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;36779854;5080729;4685983;4230234;4095232;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;36779854;5080729;4685983;4230234;4095232;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;36779854;5080729;4685983;4230234;4095232;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;36779854;5080729;4685983;4230234;4095232;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;36779854;5080729;4685983;4230234;4095232;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;35;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;35;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;35;28;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;35;28;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;35;28;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;35;28;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;175980.162679;145163.685714;167356.535714;151079.785714;141214.896552;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;175980.162679;145163.685714;167356.535714;151079.785714;141214.896552;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;175980.162679;145163.685714;167356.535714;151079.785714;141214.896552;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;175980.162679;145163.685714;167356.535714;151079.785714;141214.896552;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;175980.162679;145163.685714;167356.535714;151079.785714;141214.896552;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;175980.162679;145163.685714;167356.535714;151079.785714;141214.896552;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;463;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;10.288889;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;35;28;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;35;28;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;35;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;35;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;35;28;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;35;28;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;25861354;3247229;3217983;2763734;2576732;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;25861354;3247229;3217983;2763734;2576732;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2734082731;819134853;711126066;684168878;681186134;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2734082731;819134853;711126066;684168878;681186134;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;25861354;3247229;3217983;2763734;2576732;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;25861354;3247229;3217983;2763734;2576732;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;25861354;3247229;3217983;2763734;2576732;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;25861354;3247229;3217983;2763734;2576732;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;123738.535885;92777.971429;114927.964286;98704.785714;88852.827586;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;123738.535885;92777.971429;114927.964286;98704.785714;88852.827586;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;61778.803575;61830.831295;61729.693229;62151.969295;62242.885051;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;61778.803575;61830.831295;61729.693229;62151.969295;62242.885051;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;123738.535885;92777.971429;114927.964286;98704.785714;88852.827586;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;123738.535885;92777.971429;114927.964286;98704.785714;88852.827586;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;123738.535885;92777.971429;114927.964286;98704.785714;88852.827586;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;123738.535885;92777.971429;114927.964286;98704.785714;88852.827586;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;15301757;2804783;664360;1733102;5049486;132106;DTB read hits 
system.cpu0.dtb.read_misses;8074;1959;820;818;21127;456;DTB read misses 
system.cpu0.dtb.read_acv;26;12;0;0;0;0;DTB read access violations 
system.cpu0.dtb.read_accesses;642416;1298229;287292;1275554;4237579;45035;DTB read accesses 
system.cpu0.dtb.write_hits;7503461;1332772;453784;973600;1870034;126427;DTB write hits 
system.cpu0.dtb.write_misses;834;1126;238;253;198917;120;DTB write misses 
system.cpu0.dtb.write_acv;108;21;21;21;21;12;DTB write access violations 
system.cpu0.dtb.write_accesses;241425;299952;167098;625810;1239284;22160;DTB write accesses 
system.cpu0.dtb.data_hits;22805218;4137555;1118144;2706702;6919520;258533;DTB hits 
system.cpu0.dtb.data_misses;8908;3085;1058;1071;220044;576;DTB misses 
system.cpu0.dtb.data_acv;134;33;21;21;21;12;DTB access violations 
system.cpu0.dtb.data_accesses;883841;1598181;454390;1901364;5476863;67195;DTB accesses 
system.cpu0.itb.fetch_hits;4809699;6229583;1522145;6378162;27048666;222826;ITB hits 
system.cpu0.itb.fetch_misses;4037;636;614;595;597;244;ITB misses 
system.cpu0.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu0.itb.fetch_accesses;4813736;6230219;1522759;6378757;27049263;223070;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;478520779;39955404;10522493;24437242;80330241;2336516;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.committedInsts;86937309;12865106;3392157;8592982;30989305;684634;Number of instructions committed 
system.cpu0.committedOps;86937309;12865106;3392157;8592982;30989305;684634;Number of ops (including micro ops) committed 
system.cpu0.num_int_alu_accesses;84113217;10948939;3123716;7533626;17840738;659522;Number of integer alu accesses 
system.cpu0.num_fp_alu_accesses;374235;2945922;241259;1956481;12721153;3878;Number of float alu accesses 
system.cpu0.num_func_calls;2679038;307975;148386;244886;207627;15524;number of times a function call or return occured 
system.cpu0.num_conditional_control_insts;11004768;1051416;299022;791263;1352884;68337;number of instructions that are conditional controls 
system.cpu0.num_int_insts;84113217;10948939;3123716;7533626;17840738;659522;number of integer instructions 
system.cpu0.num_fp_insts;374235;2945922;241259;1956481;12721153;3878;number of float instructions 
system.cpu0.num_int_register_reads;115660885;18549014;4540146;12326190;36231995;936803;number of times the integer registers were read 
system.cpu0.num_int_register_writes;64451900;7431392;2249292;4882709;14200694;458361;number of times the integer registers were written 
system.cpu0.num_fp_register_reads;166835;3585868;296587;1936412;21631402;2502;number of times the floating registers were read 
system.cpu0.num_fp_register_writes;169952;2659802;197574;1564290;12586716;2454;number of times the floating registers were written 
system.cpu0.num_mem_refs;22855839;4154553;1121203;2709944;7162285;259919;number of memory refs 
system.cpu0.num_load_insts;15333449;2814970;666644;1735392;5092033;133138;Number of load instructions 
system.cpu0.num_store_insts;7522390;1339583;454559;974552;2070252;126781;Number of store instructions 
system.cpu0.num_idle_cycles;225556178.442295;3170548.535872;772256.149993;972047.699996;666786.899999;226575.749990;Number of idle cycles 
system.cpu0.num_busy_cycles;252964600.557705;36784855.464128;9750236.850007;23465194.300004;79663454.100001;2109940.250010;Number of busy cycles 
system.cpu0.not_idle_fraction;0.528639;0.920648;0.926609;0.960223;0.991699;0.903028;Percentage of non-idle cycles 
system.cpu0.idle_fraction;0.471361;0.079352;0.073391;0.039777;0.008301;0.096972;Percentage of idle cycles 
system.cpu0.Branches;14284328;1448348;479227;1070847;1621633;89076;Number of branches fetched 
system.cpu0.op_class::No_OpClass;1553931;105325;69215;204551;571223;12919;Class of executed instruction 
system.cpu0.op_class::IntAlu;60888199;6706713;1976328;4732575;8657409;391788;Class of executed instruction 
system.cpu0.op_class::IntMult;159516;13068;5441;54575;12656;931;Class of executed instruction 
system.cpu0.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::FloatAdd;78970;1152288;82343;410618;6424227;1201;Class of executed instruction 
system.cpu0.op_class::FloatCmp;0;73175;5951;36;21;0;Class of executed instruction 
system.cpu0.op_class::FloatCvt;0;14198;9178;17292;92;0;Class of executed instruction 
system.cpu0.op_class::FloatMult;0;332346;44815;351040;6029325;0;Class of executed instruction 
system.cpu0.op_class::FloatDiv;3372;70458;2524;20921;248;227;Class of executed instruction 
system.cpu0.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::MemRead;15676401;2873809;687925;1758952;5125779;136753;Class of executed instruction 
system.cpu0.op_class::MemWrite;7598810;1343196;455714;976017;2073121;127174;Class of executed instruction 
system.cpu0.op_class::IprAccess;987152;183647;53802;67496;2315269;14229;Class of executed instruction 
system.cpu0.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu0.op_class::total;86946351;12868224;3393236;8594074;31209370;685222;Class of executed instruction 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;8003;614;58;63;65;4;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;222243;34713;10977;14134;246408;2280;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;71062;9862;3279;4000;7217;521;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;119;69;70;59;64;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;4550;412;107;251;822;24;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;747;590;5;8;10;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;117459;14923;5041;6980;15381;755;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;193937;25856;8502;11298;23494;1301;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;70258;9859;3276;3997;7214;519;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;119;69;70;59;64;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;4550;412;107;251;822;24;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;747;590;5;8;10;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;69516;9272;3272;3989;7205;518;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;145190;20202;6730;8304;15315;1062;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;3865839490000;270837050000;77690310000;209067690000;731541970000;20494010000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;615770000;348310000;341070000;296290000;319350000;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;15362450000;1377080000;372830000;834050000;2819920000;90050000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;6243460000;4349630000;46320000;66410000;80710000;7470000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;897146340000;122628430000;26774510000;34107650000;68540560000;2777140000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;4785207510000;399540500000;105225040000;244372090000;803302510000;23368670000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.988686;0.999696;0.999085;0.999250;0.999584;0.996161;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.591832;0.621323;0.649078;0.571490;0.468435;0.686093;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.748645;0.781327;0.791578;0.734997;0.651869;0.816295;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::2;6;1;2;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::3;26;2;3;3;3;2;number of syscalls executed 
system.cpu0.kern.syscall::4;4;26;28;24;26;;number of syscalls executed 
system.cpu0.kern.syscall::6;30;2;1;1;1;1;number of syscalls executed 
system.cpu0.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::17;14;5;5;6;5;1;number of syscalls executed 
system.cpu0.kern.syscall::19;7;1;2;2;2;;number of syscalls executed 
system.cpu0.kern.syscall::20;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::23;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::24;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::33;10;1;1;1;1;1;number of syscalls executed 
system.cpu0.kern.syscall::45;47;3;3;3;3;3;number of syscalls executed 
system.cpu0.kern.syscall::47;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::48;4;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::59;3;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::71;50;18;6;6;9;4;number of syscalls executed 
system.cpu0.kern.syscall::73;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::74;15;2;2;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::92;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::97;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::98;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::132;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::total;266;67;57;54;58;14;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;836;644;10;16;15;2;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;3952;1340;131;134;144;65;number of callpals executed 
system.cpu0.kern.callpal::tbi;34;7;4;4;4;1;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;181109;21660;7859;10323;21152;1134;number of callpals executed 
system.cpu0.kern.callpal::rdps;9817;959;320;605;1760;50;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrusp;6;2;2;2;2;1;number of callpals executed 
system.cpu0.kern.callpal::rdusp;8;1;2;2;2;1;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;7416;3128;462;657;1446;142;number of callpals executed 
system.cpu0.kern.callpal::callsys;392;1682;115;168;121;25;number of callpals executed 
system.cpu0.kern.callpal::imb;166;4;3;3;3;2;number of callpals executed 
system.cpu0.kern.callpal::total;203750;29891;9103;12129;24850;1423;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;10598;4467;592;791;1590;207;number of protection mode switches 
system.cpu0.kern.mode_switch::user;1294;2227;320;518;1268;120;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.122099;0.498321;0.540541;0.654867;0.797484;0.579710;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.217625;0.665223;0.701754;0.791444;0.887334;0.733945;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;4700768170000;258660340000;66868210000;80000280000;141980090000;17624540000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;69472340000;155847120000;38356830000;164371810000;661322420000;5744130000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;3953;1340;131;134;144;65;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7517;3937;3432;3495;3022;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7517;3937;3432;3495;3022;;Transaction distribution 
system.iobus.trans_dist::WriteReq;64508;18321;13341;13109;14071;54;Transaction distribution 
system.iobus.trans_dist::WriteResp;64508;18321;13341;13109;14071;54;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;24904;6794;694;1282;3588;108;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;44;24;28;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;240;384;416;344;368;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20516;9720;8500;8714;7388;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;2540;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;1008;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;55120;17950;10450;11136;12240;108;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26566;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26566;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;144050;44516;33546;33208;34186;108;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;99616;27176;2776;5128;14352;432;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;176;96;112;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;246;528;572;473;506;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10258;4860;4250;4357;3694;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;10140;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;567;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;126247;33307;8153;10502;19166;432;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848152;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848152;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;2963887;881459;745657;715238;719814;432;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;24785000;6725000;625000;1223000;3524000;108000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;33000;18000;21000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;209000;336000;364000;301000;322000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15174000;6135000;5376000;5500000;4675000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;2486000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;819000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398809572;119314573;103745543;99137358;98565364;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;34868000;12877000;8629000;9035000;9113000;54000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45148513;13325509;11584506;11071254;11007502;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;1236654;149679;41724;44909;56851;9372;number of replacements 
system.cpu0.icache.tags.tagsinuse;500.805552;511.991080;511.991510;511.985426;511.995675;511.988420;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;85626026;12711871;3337009;8563855;31155659;762190;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;1236654;149679;41724;44909;56851;9884;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;69.240083;84.927552;79.978166;190.693514;548.023060;77.113517;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;466708622500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;500.805552;511.991080;511.991510;511.985426;511.995675;511.988420;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.978136;0.999983;0.999983;0.999972;0.999992;0.999977;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.978136;0.999983;0.999983;0.999972;0.999992;0.999977;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;511;512;511;511;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::1;2;68;65;69;63;71;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;20;280;282;282;317;274;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::4;490;121;121;123;88;128;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;0.998047;1;0.998047;0.998047;1;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;175130025;25886130;6828199;17233058;62475593;1379819;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;175130025;25886130;6828199;17233058;62475593;1379819;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;85709028;12718545;3351509;8549164;31152517;675847;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;85709028;12718545;3351509;8549164;31152517;675847;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;85709028;12718545;3351509;8549164;31152517;675847;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;85709028;12718545;3351509;8549164;31152517;675847;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;85709028;12718545;3351509;8549164;31152517;675847;number of overall hits 
system.cpu0.icache.overall_hits::total;85709028;12718545;3351509;8549164;31152517;675847;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;1237323;149680;41727;44910;56853;9375;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;1237323;149680;41727;44910;56853;9375;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;1237323;149680;41727;44910;56853;9375;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;1237323;149680;41727;44910;56853;9375;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;1237323;149680;41727;44910;56853;9375;number of overall misses 
system.cpu0.icache.overall_misses::total;1237323;149680;41727;44910;56853;9375;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;117693957493;14388601750;4017399750;4308863500;5519445250;899207250;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;117693957493;14388601750;4017399750;4308863500;5519445250;899207250;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;117693957493;14388601750;4017399750;4308863500;5519445250;899207250;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;117693957493;14388601750;4017399750;4308863500;5519445250;899207250;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;117693957493;14388601750;4017399750;4308863500;5519445250;899207250;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;117693957493;14388601750;4017399750;4308863500;5519445250;899207250;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;86946351;12868225;3393236;8594074;31209370;685222;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;86946351;12868225;3393236;8594074;31209370;685222;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;86946351;12868225;3393236;8594074;31209370;685222;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;86946351;12868225;3393236;8594074;31209370;685222;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;86946351;12868225;3393236;8594074;31209370;685222;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;86946351;12868225;3393236;8594074;31209370;685222;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;95119.833296;96129.087052;96278.183191;95944.411044;97082.744094;95915.440000;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;95119.833296;96129.087052;96278.183191;95944.411044;97082.744094;95915.440000;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;95119.833296;96129.087052;96278.183191;95944.411044;97082.744094;95915.440000;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;95119.833296;96129.087052;96278.183191;95944.411044;97082.744094;95915.440000;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;95119.833296;96129.087052;96278.183191;95944.411044;97082.744094;95915.440000;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;95119.833296;96129.087052;96278.183191;95944.411044;97082.744094;95915.440000;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;1237323;149680;41727;44910;56853;9375;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;1237323;149680;41727;44910;56853;9375;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;1237323;149680;41727;44910;56853;9375;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;1237323;149680;41727;44910;56853;9375;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;1237323;149680;41727;44910;56853;9375;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;1237323;149680;41727;44910;56853;9375;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;86119905507;10513383250;2942348250;3150825500;4037019750;657255750;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;86119905507;10513383250;2942348250;3150825500;4037019750;657255750;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;86119905507;10513383250;2942348250;3150825500;4037019750;657255750;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;86119905507;10513383250;2942348250;3150825500;4037019750;657255750;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;86119905507;10513383250;2942348250;3150825500;4037019750;657255750;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;86119905507;10513383250;2942348250;3150825500;4037019750;657255750;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.014231;0.011632;0.012297;0.005226;0.001822;0.013682;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;69601.798000;70239.065005;70514.253361;70158.661768;71008.033877;70107.280000;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;69601.798000;70239.065005;70514.253361;70158.661768;71008.033877;70107.280000;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;69601.798000;70239.065005;70514.253361;70158.661768;71008.033877;70107.280000;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;69601.798000;70239.065005;70514.253361;70158.661768;71008.033877;70107.280000;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;69601.798000;70239.065005;70514.253361;70158.661768;71008.033877;70107.280000;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;69601.798000;70239.065005;70514.253361;70158.661768;71008.033877;70107.280000;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2760880;125890;29754;42285;301723;16703;number of replacements 
system.cpu0.dcache.tags.tagsinuse;964.253645;1002.328163;1001.645780;998.592072;1021.355123;1021.717198;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;19906403;4004559;1108303;2659098;6636699;264169;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2760880;125890;29754;42285;301723;17727;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;7.210166;31.809985;37.248874;62.885137;21.996000;14.902070;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;1107238750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;964.253645;1002.328163;1001.645780;998.592072;1021.355123;1021.717198;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.941654;0.978836;0.978170;0.975188;0.997417;0.997771;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.941654;0.978836;0.978170;0.975188;0.997417;0.997771;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;874;1024;1024;1024;1024;1024;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;6;234;75;68;152;194;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::4;868;14;5;10;4;19;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.853516;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;48478885;8437058;2259813;5449042;14174809;535103;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;48478885;8437058;2259813;5449042;14174809;535103;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;12593684;2688469;638209;1695466;4913899;122696;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;12593684;2688469;638209;1695466;4913899;122696;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;6953169;1226919;428916;945035;1683193;115505;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;6953169;1226919;428916;945035;1683193;115505;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;191478;23472;8333;9351;15035;1856;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;191478;23472;8333;9351;15035;1856;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;193322;19499;7690;8762;14170;2015;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;193322;19499;7690;8762;14170;2015;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;19546853;3915388;1067125;2640501;6597092;238201;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;19546853;3915388;1067125;2640501;6597092;238201;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;19546853;3915388;1067125;2640501;6597092;238201;number of overall hits 
system.cpu0.dcache.overall_hits::total;19546853;3915388;1067125;2640501;6597092;238201;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;2510899;88087;15313;25548;136938;7902;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;2510899;88087;15313;25548;136938;7902;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;335082;74593;15344;17706;168204;8898;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;335082;74593;15344;17706;168204;8898;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;22043;9077;577;746;2049;228;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;22043;9077;577;746;2049;228;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;18463;10832;228;304;2044;62;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;18463;10832;228;304;2044;62;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;2845981;162680;30657;43254;305142;16800;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;2845981;162680;30657;43254;305142;16800;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;2845981;162680;30657;43254;305142;16800;number of overall misses 
system.cpu0.dcache.overall_misses::total;2845981;162680;30657;43254;305142;16800;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;229873919223;7869467226;1496659248;2469251747;13811177484;770416997;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;229873919223;7869467226;1496659248;2469251747;13811177484;770416997;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;29510538431;6428739932;1430567378;1657293490;17392273710;836464547;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;29510538431;6428739932;1430567378;1657293490;17392273710;836464547;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;1880634744;590303000;53393500;67170500;167407500;22185000;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;1880634744;590303000;53393500;67170500;167407500;22185000;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;1118649011;658388640;13811964;18146921;118814112;3663980;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;1118649011;658388640;13811964;18146921;118814112;3663980;number of StoreCondReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;259384457654;14298207158;2927226626;4126545237;31203451194;1606881544;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;259384457654;14298207158;2927226626;4126545237;31203451194;1606881544;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;259384457654;14298207158;2927226626;4126545237;31203451194;1606881544;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;259384457654;14298207158;2927226626;4126545237;31203451194;1606881544;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;15104583;2776556;653522;1721014;5050837;130598;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;15104583;2776556;653522;1721014;5050837;130598;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;7288251;1301512;444260;962741;1851397;124403;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;7288251;1301512;444260;962741;1851397;124403;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;213521;32549;8910;10097;17084;2084;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;213521;32549;8910;10097;17084;2084;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;211785;30331;7918;9066;16214;2077;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;211785;30331;7918;9066;16214;2077;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;22392834;4078068;1097782;2683755;6902234;255001;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;22392834;4078068;1097782;2683755;6902234;255001;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;22392834;4078068;1097782;2683755;6902234;255001;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;22392834;4078068;1097782;2683755;6902234;255001;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.166234;0.031725;0.023431;0.014845;0.027112;0.060506;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.166234;0.031725;0.023431;0.014845;0.027112;0.060506;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.045976;0.057313;0.034538;0.018391;0.090852;0.071526;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.045976;0.057313;0.034538;0.018391;0.090852;0.071526;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.103236;0.278872;0.064759;0.073883;0.119937;0.109405;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.103236;0.278872;0.064759;0.073883;0.119937;0.109405;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.087178;0.357126;0.028795;0.033532;0.126064;0.029851;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.087178;0.357126;0.028795;0.033532;0.126064;0.029851;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;91550.444372;89337.441688;97737.820675;96651.469665;100857.157867;97496.456214;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;91550.444372;89337.441688;97737.820675;96651.469665;100857.157867;97496.456214;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;88069.602160;86184.225490;93233.014729;93600.671524;103399.881751;94005.905484;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;88069.602160;86184.225490;93233.014729;93600.671524;103399.881751;94005.905484;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;85316.642199;65032.830230;92536.395147;90040.884718;81702.049780;97302.631579;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;85316.642199;65032.830230;92536.395147;90040.884718;81702.049780;97302.631579;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;60588.691491;60781.816839;60578.789474;59693.819079;58128.234834;59096.451613;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;60588.691491;60781.816839;60578.789474;59693.819079;58128.234834;59096.451613;average StoreCondReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;91140.614661;87891.610266;95483.140099;95402.627202;102258.788348;95647.710952;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;91140.614661;87891.610266;95483.140099;95402.627202;102258.788348;95647.710952;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;91140.614661;87891.610266;95483.140099;95402.627202;102258.788348;95647.710952;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;91140.614661;87891.610266;95483.140099;95402.627202;102258.788348;95647.710952;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;409805;73977;18313;24401;195582;10411;number of writebacks 
system.cpu0.dcache.writebacks::total;409805;73977;18313;24401;195582;10411;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2510899;88087;15313;25548;136938;7902;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2510899;88087;15313;25548;136938;7902;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;335082;74593;15344;17706;168204;8898;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;335082;74593;15344;17706;168204;8898;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;22043;9077;577;746;2049;228;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;22043;9077;577;746;2049;228;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;18463;10826;228;304;2044;62;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;18463;10826;228;304;2044;62;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2845981;162680;30657;43254;305142;16800;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2845981;162680;30657;43254;305142;16800;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2845981;162680;30657;43254;305142;16800;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2845981;162680;30657;43254;305142;16800;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;167681475777;5606428774;1089346752;1796134253;10068234516;561474003;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;167681475777;5606428774;1089346752;1796134253;10068234516;561474003;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;21120273569;4552736068;1055089622;1223387510;12809544290;619363453;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;21120273569;4552736068;1055089622;1223387510;12809544290;619363453;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;1320630256;386495000;38236500;47725500;116825500;16060000;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;1320630256;386495000;38236500;47725500;116825500;16060000;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;679633989;405617360;8400036;10590079;64093888;2080020;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;679633989;405617360;8400036;10590079;64093888;2080020;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;188801749346;10159164842;2144436374;3019521763;22877778806;1180837456;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;188801749346;10159164842;2144436374;3019521763;22877778806;1180837456;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;188801749346;10159164842;2144436374;3019521763;22877778806;1180837456;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;188801749346;10159164842;2144436374;3019521763;22877778806;1180837456;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1475550000;844010000;736372000;752060000;645920000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1475550000;844010000;736372000;752060000;645920000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;2971985000;728506000;350084000;383052000;479046000;5940000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;2971985000;728506000;350084000;383052000;479046000;5940000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;4447535000;1572516000;1086456000;1135112000;1124966000;5940000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;4447535000;1572516000;1086456000;1135112000;1124966000;5940000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.166234;0.031725;0.023431;0.014845;0.027112;0.060506;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.166234;0.031725;0.023431;0.014845;0.027112;0.060506;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.045976;0.057313;0.034538;0.018391;0.090852;0.071526;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.045976;0.057313;0.034538;0.018391;0.090852;0.071526;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.103236;0.278872;0.064759;0.073883;0.119937;0.109405;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.103236;0.278872;0.064759;0.073883;0.119937;0.109405;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.087178;0.356929;0.028795;0.033532;0.126064;0.029851;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.087178;0.356929;0.028795;0.033532;0.126064;0.029851;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.127093;0.039891;0.027926;0.016117;0.044209;0.065882;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;66781.449902;63646.494647;71138.689480;70304.299867;73524.036542;71054.670084;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;66781.449902;63646.494647;71138.689480;70304.299867;73524.036542;71054.670084;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;63030.164464;61034.360704;68762.358055;69094.516548;76154.813738;69607.041245;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;63030.164464;61034.360704;68762.358055;69094.516548;76154.813738;69607.041245;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;59911.548156;42579.596783;66267.764298;63975.201072;57015.861396;70438.596491;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59911.548156;42579.596783;66267.764298;63975.201072;57015.861396;70438.596491;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;36810.593566;37466.964715;36842.263158;34835.786184;31357.088063;33548.709677;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;36810.593566;37466.964715;36842.263158;34835.786184;31357.088063;33548.709677;average StoreCondReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;66339.778567;62448.763474;69949.322308;69809.075762;74974.204816;70287.943810;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;66339.778567;62448.763474;69949.322308;69809.075762;74974.204816;70287.943810;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;66339.778567;62448.763474;69949.322308;69809.075762;74974.204816;70287.943810;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;66339.778567;62448.763474;69949.322308;69809.075762;74974.204816;70287.943810;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;3688990;2484045;130548;890460;4468840;32670;DTB read hits 
system.cpu1.dtb.read_misses;4456;1308;667;676;21038;325;DTB read misses 
system.cpu1.dtb.read_acv;72;12;24;24;24;12;DTB read access violations 
system.cpu1.dtb.read_accesses;205476;1334384;26958;749233;4068334;1822;DTB read accesses 
system.cpu1.dtb.write_hits;2461489;1066345;87477;431486;1457552;19255;DTB write hits 
system.cpu1.dtb.write_misses;492;877;82;82;199271;38;DTB write misses 
system.cpu1.dtb.write_acv;68;21;18;18;18;9;DTB write access violations 
system.cpu1.dtb.write_accesses;98315;337463;18521;347303;1135604;875;DTB write accesses 
system.cpu1.dtb.data_hits;6150479;3550390;218025;1321946;5926392;51925;DTB hits 
system.cpu1.dtb.data_misses;4948;2185;749;758;220309;363;DTB misses 
system.cpu1.dtb.data_acv;140;33;42;42;42;21;DTB access violations 
system.cpu1.dtb.data_accesses;303791;1671847;45479;1096536;5203938;2697;DTB accesses 
system.cpu1.itb.fetch_hits;2640725;6234761;248831;3906145;26209672;28226;ITB hits 
system.cpu1.itb.fetch_misses;2192;348;259;262;268;125;ITB misses 
system.cpu1.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.itb.fetch_accesses;2642917;6235109;249090;3906407;26209940;28351;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;478524274;39936311;10449222;24512015;80273416;2343476;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.committedInsts;18071881;10884544;734770;4502986;28115279;173312;Number of instructions committed 
system.cpu1.committedOps;18071881;10884544;734770;4502986;28115279;173312;Number of ops (including micro ops) committed 
system.cpu1.num_int_alu_accesses;17364011;9058382;673952;3745852;15054347;166270;Number of integer alu accesses 
system.cpu1.num_fp_alu_accesses;122869;2929431;74910;1765344;12717062;296;Number of float alu accesses 
system.cpu1.num_func_calls;717402;196845;17000;23848;72289;4177;number of times a function call or return occured 
system.cpu1.num_conditional_control_insts;1591744;898999;73610;470840;1099070;18302;number of instructions that are conditional controls 
system.cpu1.num_int_insts;17364011;9058382;673952;3745852;15054347;166270;number of integer instructions 
system.cpu1.num_fp_insts;122869;2929431;74910;1765344;12717062;296;number of float instructions 
system.cpu1.num_int_register_reads;23873025;15933020;997899;6966982;32394635;222061;number of times the integer registers were read 
system.cpu1.num_int_register_writes;13089423;6006693;484411;2128511;12131699;127286;number of times the integer registers were written 
system.cpu1.num_fp_register_reads;61610;3564806;82889;1762872;21629067;153;number of times the floating registers were read 
system.cpu1.num_fp_register_writes;62929;2643586;57344;1418818;12584557;155;number of times the floating registers were written 
system.cpu1.num_mem_refs;6180804;3565927;220502;1324667;6169208;53056;number of memory refs 
system.cpu1.num_load_insts;3706493;2492967;132413;892386;4511094;33553;Number of load instructions 
system.cpu1.num_store_insts;2474311;1072960;88089;432281;1658114;19503;Number of store instructions 
system.cpu1.num_idle_cycles;424389378.849911;9086526.808234;8417027.205166;12649204.934357;9277598.202025;1856504.219542;Number of idle cycles 
system.cpu1.num_busy_cycles;54134895.150089;30849784.191766;2032194.794834;11862810.065643;70995817.797975;486971.780458;Number of busy cycles 
system.cpu1.not_idle_fraction;0.113129;0.772475;0.194483;0.483959;0.884425;0.207799;Percentage of non-idle cycles 
system.cpu1.idle_fraction;0.886871;0.227525;0.805517;0.516041;0.115575;0.792201;Percentage of idle cycles 
system.cpu1.Branches;2597352;1164377;98272;505829;1204214;24267;Number of branches fetched 
system.cpu1.op_class::No_OpClass;125366;80236;11992;25824;542716;3097;Class of executed instruction 
system.cpu1.op_class::IntAlu;10937543;5421814;440609;2401571;6867889;107823;Class of executed instruction 
system.cpu1.op_class::IntMult;40228;9121;1074;2131;7158;275;Class of executed instruction 
system.cpu1.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::FloatAdd;9686;1142462;18365;364902;6422932;24;Class of executed instruction 
system.cpu1.op_class::FloatCmp;0;73214;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::FloatCvt;0;14096;562;837;8;0;Class of executed instruction 
system.cpu1.op_class::FloatMult;0;330884;15360;339968;6029506;0;Class of executed instruction 
system.cpu1.op_class::FloatDiv;823;70185;177;4370;7;3;Class of executed instruction 
system.cpu1.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::MemRead;3843927;2527933;136414;897372;4526474;34856;Class of executed instruction 
system.cpu1.op_class::MemWrite;2478539;1075147;88153;432339;1658452;19514;Class of executed instruction 
system.cpu1.op_class::IprAccess;640857;141670;22855;34472;2280488;8104;Class of executed instruction 
system.cpu1.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu1.op_class::total;18076969;10886762;735561;4503786;28335630;173696;Class of executed instruction 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;7294;717;109;155;122;22;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;145100;25747;3980;6605;237543;1211;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;41111;7070;845;1427;4264;195;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;4422;416;107;251;822;24;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;836;644;10;16;15;2;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;79466;10326;1545;3082;9941;357;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;125835;18456;2507;4776;15042;578;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;40362;7070;845;1427;4264;195;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;4422;416;107;251;822;24;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;836;644;10;16;15;2;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;39532;6434;835;1411;4249;193;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;85152;14564;1797;3105;9350;414;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;4008067800000;301694900000;98910990000;234654290000;765945520000;22206360000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;14166740000;1353920000;337480000;793620000;2756920000;76110000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;6141240000;4697180000;82520000;131080000;123420000;21720000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;756852990000;91630800000;5161230000;9541160000;33908300000;1130570000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;4785228770000;399376800000;104492220000;245120150000;802734160000;23434760000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.981781;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.497471;0.623087;0.540453;0.457820;0.427422;0.540616;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.676696;0.789120;0.716793;0.650126;0.621593;0.716263;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.syscall::2;2;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::3;7;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::4;3;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::6;15;1;2;2;2;1;number of syscalls executed 
system.cpu1.kern.syscall::17;4;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::19;4;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::33;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::45;15;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::48;6;1;2;2;2;1;number of syscalls executed 
system.cpu1.kern.syscall::54;6;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::59;4;1;2;2;2;1;number of syscalls executed 
system.cpu1.kern.syscall::71;13;;;;1;;number of syscalls executed 
system.cpu1.kern.syscall::73;2;;;;2;;number of syscalls executed 
system.cpu1.kern.syscall::74;3;;;;1;;number of syscalls executed 
system.cpu1.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::90;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::92;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::total;103;8;7;7;11;3;number of syscalls executed 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;747;590;5;8;10;1;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;2087;1358;130;140;142;58;number of callpals executed 
system.cpu1.kern.callpal::tbi;32;8;9;9;9;5;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;113823;14484;2118;4033;12933;459;number of callpals executed 
system.cpu1.kern.callpal::rdps;8854;846;232;509;1655;49;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrusp;2;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rdusp;2;1;;;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;6759;2919;272;476;1272;93;number of callpals executed 
system.cpu1.kern.callpal::callsys;172;1666;38;92;51;9;number of callpals executed 
system.cpu1.kern.callpal::imb;73;2;3;3;3;2;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;254;6;6;12;;number of callpals executed 
system.cpu1.kern.callpal::total;132566;22128;2813;5276;16087;676;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;2400;2867;293;447;1282;127;number of protection mode switches 
system.cpu1.kern.mode_switch::user;795;2033;161;314;1116;69;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;5708;1411;110;169;132;24;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.647917;0.931636;0.580205;0.733781;0.881435;0.551181;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.133146;0.452162;0.081818;0.082840;0.106061;0.041667;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.349320;0.846459;0.602837;0.705376;0.893281;0.636364;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;302378100000;127839480000;11705050000;13632450000;67878950000;3612260000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;28119430000;158021030000;5180450000;99159610000;638119590000;411470000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;4454731200000;98726770000;88458130000;131448400000;105330380000;11404440000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;2088;1358;130;140;142;58;number of times the context was actually changed 
system.cpu1.icache.tags.replacements;458486;104382;8244;7318;18452;1769;number of replacements 
system.cpu1.icache.tags.tagsinuse;459.235764;511.999975;512;512;512;512;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;17474100;10801407;796582;4480790;27856430;703870;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;458486;104382;8244;7318;18452;2281;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;38.112614;103.479594;96.625667;612.297076;1509.669954;308.579570;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;4471167936250;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;459.235764;511.999975;512;512;512;512;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.896945;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.896945;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::0;15;;;;;;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::1;58;;;;;;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;33;2;2;2;2;2;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;274;15;15;15;150;19;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::4;131;495;495;495;360;491;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;36612999;21877905;1479366;9014890;56689712;349161;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;36612999;21877905;1479366;9014890;56689712;349161;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;17617911;10782378;727317;4496468;28317178;171927;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;17617911;10782378;727317;4496468;28317178;171927;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;17617911;10782378;727317;4496468;28317178;171927;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;17617911;10782378;727317;4496468;28317178;171927;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;17617911;10782378;727317;4496468;28317178;171927;number of overall hits 
system.cpu1.icache.overall_hits::total;17617911;10782378;727317;4496468;28317178;171927;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;459059;104383;8244;7318;18452;1769;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;459059;104383;8244;7318;18452;1769;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;459059;104383;8244;7318;18452;1769;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;459059;104383;8244;7318;18452;1769;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;459059;104383;8244;7318;18452;1769;number of overall misses 
system.cpu1.icache.overall_misses::total;459059;104383;8244;7318;18452;1769;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;43869596248;10058810999;791382000;716680500;1806580750;171920000;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;43869596248;10058810999;791382000;716680500;1806580750;171920000;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;43869596248;10058810999;791382000;716680500;1806580750;171920000;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;43869596248;10058810999;791382000;716680500;1806580750;171920000;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;43869596248;10058810999;791382000;716680500;1806580750;171920000;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;43869596248;10058810999;791382000;716680500;1806580750;171920000;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;18076970;10886761;735561;4503786;28335630;173696;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;18076970;10886761;735561;4503786;28335630;173696;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;18076970;10886761;735561;4503786;28335630;173696;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;18076970;10886761;735561;4503786;28335630;173696;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;18076970;10886761;735561;4503786;28335630;173696;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;18076970;10886761;735561;4503786;28335630;173696;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;95564.178565;96364.455888;95994.905386;97933.930036;97907.042597;97184.850198;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;95564.178565;96364.455888;95994.905386;97933.930036;97907.042597;97184.850198;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;95564.178565;96364.455888;95994.905386;97933.930036;97907.042597;97184.850198;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;95564.178565;96364.455888;95994.905386;97933.930036;97907.042597;97184.850198;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;95564.178565;96364.455888;95994.905386;97933.930036;97907.042597;97184.850198;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;95564.178565;96364.455888;95994.905386;97933.930036;97907.042597;97184.850198;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;459059;104383;8244;7318;18452;1769;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;459059;104383;8244;7318;18452;1769;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;459059;104383;8244;7318;18452;1769;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;459059;104383;8244;7318;18452;1769;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;459059;104383;8244;7318;18452;1769;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;459059;104383;8244;7318;18452;1769;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;32089383752;7352452001;578447000;525051500;1321484250;125566000;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;32089383752;7352452001;578447000;525051500;1321484250;125566000;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;32089383752;7352452001;578447000;525051500;1321484250;125566000;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;32089383752;7352452001;578447000;525051500;1321484250;125566000;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;32089383752;7352452001;578447000;525051500;1321484250;125566000;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;32089383752;7352452001;578447000;525051500;1321484250;125566000;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.025395;0.009588;0.011208;0.001625;0.000651;0.010184;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;69902.526150;70437.255118;70165.817564;71747.950260;71617.399198;70981.345393;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;69902.526150;70437.255118;70165.817564;71747.950260;71617.399198;70981.345393;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;69902.526150;70437.255118;70165.817564;71747.950260;71617.399198;70981.345393;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;69902.526150;70437.255118;70165.817564;71747.950260;71617.399198;70981.345393;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;69902.526150;70437.255118;70165.817564;71747.950260;71617.399198;70981.345393;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;69902.526150;70437.255118;70165.817564;71747.950260;71617.399198;70981.345393;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;150377;92152;6365;11184;245963;1736;number of replacements 
system.cpu1.dcache.tags.tagsinuse;889.107938;981.517156;902.116387;947.778989;1002.907163;912.040058;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;5930096;3347405;236393;1283188;5724286;137593;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;150377;92152;6365;11184;245963;2610;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;39.434860;36.324822;37.139513;114.734263;23.272956;52.717625;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;4493920212500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;889.107938;981.517156;902.116387;947.778989;1002.907163;912.040058;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.868269;0.958513;0.880973;0.925565;0.979402;0.890664;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.868269;0.958513;0.880973;0.925565;0.979402;0.890664;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;1023;899;904;754;920;874;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::0;2;;;;;;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::1;90;;;;;;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;853;;;1;;;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;66;7;6;6;529;5;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::4;12;892;898;747;391;869;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;0.999023;0.877930;0.882812;0.736328;0.898438;0.853516;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;12529573;7239538;446084;2658776;12145648;107170;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;12529573;7239538;446084;2658776;12145648;107170;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;3497840;2397738;125085;878882;4377936;31234;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;3497840;2397738;125085;878882;4377936;31234;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;2289515;986789;82435;426840;1302826;17998;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;2289515;986789;82435;426840;1302826;17998;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;61756;14593;1748;1940;5756;539;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;61756;14593;1748;1940;5756;539;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;57469;11190;1798;1962;5951;550;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;57469;11190;1798;1962;5951;550;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;5787355;3384527;207520;1305722;5680762;49232;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;5787355;3384527;207520;1305722;5680762;49232;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;5787355;3384527;207520;1305722;5680762;49232;number of overall hits 
system.cpu1.dcache.overall_hits::total;5787355;3384527;207520;1305722;5680762;49232;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;126066;70993;4668;10655;105034;1407;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;126066;70993;4668;10655;105034;1407;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;94288;58718;3170;2435;146815;763;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;94288;58718;3170;2435;146815;763;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;16240;8315;209;205;1298;36;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;16240;8315;209;205;1298;36;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;19449;10727;153;180;1086;25;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;19449;10727;153;180;1086;25;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;220354;129711;7838;13090;251849;2170;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;220354;129711;7838;13090;251849;2170;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;220354;129711;7838;13090;251849;2170;number of overall misses 
system.cpu1.dcache.overall_misses::total;220354;129711;7838;13090;251849;2170;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;10646778729;6291142208;438362246;970259249;10580619746;133324750;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;10646778729;6291142208;438362246;970259249;10580619746;133324750;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;6883306228;4870137004;274813457;198670496;15442769213;63112132;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;6883306228;4870137004;274813457;198670496;15442769213;63112132;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;1179130499;528698750;17201250;16203250;93292750;3103250;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;1179130499;528698750;17201250;16203250;93292750;3103250;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;1179954055;652937775;9360985;10827970;66878943;1531998;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;1179954055;652937775;9360985;10827970;66878943;1531998;number of StoreCondReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;17530084957;11161279212;713175703;1168929745;26023388959;196436882;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;17530084957;11161279212;713175703;1168929745;26023388959;196436882;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;17530084957;11161279212;713175703;1168929745;26023388959;196436882;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;17530084957;11161279212;713175703;1168929745;26023388959;196436882;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;3623906;2468731;129753;889537;4482970;32641;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;3623906;2468731;129753;889537;4482970;32641;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;2383803;1045507;85605;429275;1449641;18761;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;2383803;1045507;85605;429275;1449641;18761;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;77996;22908;1957;2145;7054;575;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;77996;22908;1957;2145;7054;575;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;76918;21917;1951;2142;7037;575;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;76918;21917;1951;2142;7037;575;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;6007709;3514238;215358;1318812;5932611;51402;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;6007709;3514238;215358;1318812;5932611;51402;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;6007709;3514238;215358;1318812;5932611;51402;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;6007709;3514238;215358;1318812;5932611;51402;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.034787;0.028757;0.035976;0.011978;0.023430;0.043105;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.034787;0.028757;0.035976;0.011978;0.023430;0.043105;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.039554;0.056162;0.037031;0.005672;0.101277;0.040669;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.039554;0.056162;0.037031;0.005672;0.101277;0.040669;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.208216;0.362974;0.106796;0.095571;0.184009;0.062609;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.208216;0.362974;0.106796;0.095571;0.184009;0.062609;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.252854;0.489437;0.078421;0.084034;0.154327;0.043478;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.252854;0.489437;0.078421;0.084034;0.154327;0.043478;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;84454.006068;88616.373558;93907.936161;91061.403003;100735.188091;94758.173419;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;84454.006068;88616.373558;93907.936161;91061.403003;100735.188091;94758.173419;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;73002.993255;82941.125447;86691.942271;81589.526078;105185.227756;82715.769332;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;73002.993255;82941.125447;86691.942271;81589.526078;105185.227756;82715.769332;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;72606.557820;63583.734215;82302.631579;79040.243902;71874.229584;86201.388889;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;72606.557820;63583.734215;82302.631579;79040.243902;71874.229584;86201.388889;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;60669.137488;60868.628228;61182.908497;60155.388889;61582.820442;61279.920000;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;60669.137488;60868.628228;61182.908497;60155.388889;61582.820442;61279.920000;average StoreCondReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;79554.194419;86047.283669;90989.500255;89299.445760;103329.332096;90523.908756;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;79554.194419;86047.283669;90989.500255;89299.445760;103329.332096;90523.908756;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;79554.194419;86047.283669;90989.500255;89299.445760;103329.332096;90523.908756;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;79554.194419;86047.283669;90989.500255;89299.445760;103329.332096;90523.908756;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;89199;51540;3453;5325;158916;683;number of writebacks 
system.cpu1.dcache.writebacks::total;89199;51540;3453;5325;158916;683;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;126066;70993;4668;10655;105034;1407;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;126066;70993;4668;10655;105034;1407;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;94288;58718;3170;2435;146815;763;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;94288;58718;3170;2435;146815;763;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;16240;8315;209;205;1298;36;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;16240;8315;209;205;1298;36;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;19449;10716;153;180;1086;25;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;19449;10716;153;180;1086;25;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;220354;129711;7838;13090;251849;2170;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;220354;129711;7838;13090;251849;2170;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;220354;129711;7838;13090;251849;2170;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;220354;129711;7838;13090;251849;2170;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;7480552271;4470276792;317238754;697593751;7716781254;96751250;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;7480552271;4470276792;317238754;697593751;7716781254;96751250;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;4651488772;3379343996;194964543;134387504;11418863787;43230868;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;4651488772;3379343996;194964543;134387504;11418863787;43230868;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;796281501;344122250;11958750;11205750;63079250;2188750;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;796281501;344122250;11958750;11205750;63079250;2188750;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;719770945;404026225;5830015;6560030;42361057;960002;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;719770945;404026225;5830015;6560030;42361057;960002;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;12132041043;7849620788;512203297;831981255;19135645041;139982118;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;12132041043;7849620788;512203297;831981255;19135645041;139982118;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;12132041043;7849620788;512203297;831981255;19135645041;139982118;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;12132041043;7849620788;512203297;831981255;19135645041;139982118;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;13020000;1200000;1800000;600000;1200000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;13020000;1200000;1800000;600000;1200000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;1375571000;365664000;32690000;62516000;190542000;5940000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;1375571000;365664000;32690000;62516000;190542000;5940000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;1388591000;366864000;34490000;63116000;191742000;5940000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;1388591000;366864000;34490000;63116000;191742000;5940000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.034787;0.028757;0.035976;0.011978;0.023430;0.043105;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.034787;0.028757;0.035976;0.011978;0.023430;0.043105;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.039554;0.056162;0.037031;0.005672;0.101277;0.040669;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.039554;0.056162;0.037031;0.005672;0.101277;0.040669;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.208216;0.362974;0.106796;0.095571;0.184009;0.062609;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.208216;0.362974;0.106796;0.095571;0.184009;0.062609;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.252854;0.488936;0.078421;0.084034;0.154327;0.043478;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.252854;0.488936;0.078421;0.084034;0.154327;0.043478;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.036679;0.036910;0.036395;0.009926;0.042452;0.042216;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;59338.380459;62967.853056;67960.315767;65471.023088;73469.364720;68764.214641;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;59338.380459;62967.853056;67960.315767;65471.023088;73469.364720;68764.214641;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;49332.775878;57552.096393;61503.010410;55189.940041;77777.228396;56659.066841;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;49332.775878;57552.096393;61503.010410;55189.940041;77777.228396;56659.066841;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;49032.112131;41385.718581;57218.899522;54662.195122;48597.265023;60798.611111;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49032.112131;41385.718581;57218.899522;54662.195122;48597.265023;60798.611111;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;37008.120983;37703.081840;38104.673203;36444.611111;39006.498158;38400.080000;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;37008.120983;37703.081840;38104.673203;36444.611111;39006.498158;38400.080000;average StoreCondReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;55057.049307;60516.230605;65348.723782;63558.537433;75980.627443;64507.888479;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;55057.049307;60516.230605;65348.723782;63558.537433;75980.627443;64507.888479;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;55057.049307;60516.230605;65348.723782;63558.537433;75980.627443;64507.888479;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;55057.049307;60516.230605;65348.723782;63558.537433;75980.627443;64507.888479;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
