\hypertarget{group___r_c_c___p_l_l___clock___source}{}\doxysection{PLL Clock Source}
\label{group___r_c_c___p_l_l___clock___source}\index{PLL Clock Source@{PLL Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6088620a3c2162915b628cd7a4492579}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+PREDIV}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9663a4607082db6e39894950087850}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+DIV2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}\label{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}}
\index{RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSE}{RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6088620a3c2162915b628cd7a4492579}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+PREDIV}}}

HSE clock selected as PLL entry clock source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00279}{279}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}\label{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSI@{RCC\_PLLSOURCE\_HSI}}
\index{RCC\_PLLSOURCE\_HSI@{RCC\_PLLSOURCE\_HSI}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSI}{RCC\_PLLSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9663a4607082db6e39894950087850}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+DIV2}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source_l00182}{182}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

