#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan  6 23:24:26 2025
# Process ID: 11268
# Current directory: E:/learn/cpuhomework/Pipeline50/pipline50
# Command line: vivado.exe -mode batch -source run.tcl
# Log file: E:/learn/cpuhomework/Pipeline50/pipline50/vivado.log
# Journal file: E:/learn/cpuhomework/Pipeline50/pipline50\vivado.jou
#-----------------------------------------------------------
source run.tcl
# open_project "E:\\learn\\cpuhomework\\Pipeline50\\pipline50\\pipline50.xpr"
Scanning sources...
Finished scanning sources
# launch_simulation -simset sim_1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/download/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 609e2870074c42a0a557dd56411259b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:117]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'rd1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:158]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:125]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:147]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v:120]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/mutcontrol.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation -simset sim_1"
    (file "run.tcl" line 2)
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 23:24:33 2025...
