|synthi_top
CLOCK_50 => infrastructure:infrastructure_1.CLOCK_50
KEY[0] => infrastructure:infrastructure_1.KEY[0]
KEY[1] => infrastructure:infrastructure_1.KEY[1]
KEY[2] => infrastructure:infrastructure_1.KEY[2]
KEY[3] => infrastructure:infrastructure_1.KEY[3]
SW[0] => infrastructure:infrastructure_1.SW[0]
SW[1] => infrastructure:infrastructure_1.SW[1]
SW[2] => infrastructure:infrastructure_1.SW[2]
SW[3] => infrastructure:infrastructure_1.SW[3]
SW[4] => infrastructure:infrastructure_1.SW[4]
SW[5] => infrastructure:infrastructure_1.SW[5]
SW[6] => infrastructure:infrastructure_1.SW[6]
SW[7] => infrastructure:infrastructure_1.SW[7]
SW[8] => infrastructure:infrastructure_1.SW[8]
SW[9] => infrastructure:infrastructure_1.SW[9]
SW[10] => infrastructure:infrastructure_1.SW[10]
SW[11] => infrastructure:infrastructure_1.SW[11]
SW[12] => infrastructure:infrastructure_1.SW[12]
SW[13] => infrastructure:infrastructure_1.SW[13]
SW[14] => infrastructure:infrastructure_1.SW[14]
SW[15] => infrastructure:infrastructure_1.SW[15]
SW[16] => infrastructure:infrastructure_1.SW[16]
SW[17] => infrastructure:infrastructure_1.SW[17]
GPIO_26 => infrastructure:infrastructure_1.GPIO_26
AUD_XCK << infrastructure:infrastructure_1.clk_12m_o
AUD_DACDAT << i2s_master:i2s_master_1.dacdat_s_o
AUD_BCLK << i2s_master:i2s_master_1.bclk_o
AUD_DACLRCK << i2s_master:i2s_master_1.ws_o
AUD_ADCLRCK << i2s_master:i2s_master_1.ws_o
AUD_ADCDAT => i2s_master:i2s_master_1.adcdat_s_i
I2C_SCLK << i2c_master:i2c_master_1.scl_o
I2C_SDAT <> i2c_master:i2c_master_1.sda_io


|synthi_top|infrastructure:infrastructure_1
CLOCK_50 => modulo_divider:modulo_divider_1.clk_i
GPIO_26 => synchronize:synchronize_3.signal_i[0]
KEY[0] => synchronize:synchronize_1.signal_i[0]
KEY[1] => synchronize:synchronize_1.signal_i[1]
KEY[2] => synchronize:synchronize_1.signal_i[2]
KEY[3] => synchronize:synchronize_1.signal_i[3]
SW[0] => synchronize:synchronize_2.signal_i[0]
SW[1] => synchronize:synchronize_2.signal_i[1]
SW[2] => synchronize:synchronize_2.signal_i[2]
SW[3] => synchronize:synchronize_2.signal_i[3]
SW[4] => synchronize:synchronize_2.signal_i[4]
SW[5] => synchronize:synchronize_2.signal_i[5]
SW[6] => synchronize:synchronize_2.signal_i[6]
SW[7] => synchronize:synchronize_2.signal_i[7]
SW[8] => synchronize:synchronize_2.signal_i[8]
SW[9] => synchronize:synchronize_2.signal_i[9]
SW[10] => synchronize:synchronize_2.signal_i[10]
SW[11] => synchronize:synchronize_2.signal_i[11]
SW[12] => synchronize:synchronize_2.signal_i[12]
SW[13] => synchronize:synchronize_2.signal_i[13]
SW[14] => synchronize:synchronize_2.signal_i[14]
SW[15] => synchronize:synchronize_2.signal_i[15]
SW[16] => synchronize:synchronize_2.signal_i[16]
SW[17] => synchronize:synchronize_2.signal_i[17]
key_sync_o[0] <= synchronize:synchronize_1.signal_o[0]
key_sync_o[1] <= synchronize:synchronize_1.signal_o[1]
key_sync_o[2] <= synchronize:synchronize_1.signal_o[2]
key_sync_o[3] <= synchronize:synchronize_1.signal_o[3]
sw_sync_o[0] <= synchronize:synchronize_2.signal_o[0]
sw_sync_o[1] <= synchronize:synchronize_2.signal_o[1]
sw_sync_o[2] <= synchronize:synchronize_2.signal_o[2]
sw_sync_o[3] <= synchronize:synchronize_2.signal_o[3]
sw_sync_o[4] <= synchronize:synchronize_2.signal_o[4]
sw_sync_o[5] <= synchronize:synchronize_2.signal_o[5]
sw_sync_o[6] <= synchronize:synchronize_2.signal_o[6]
sw_sync_o[7] <= synchronize:synchronize_2.signal_o[7]
sw_sync_o[8] <= synchronize:synchronize_2.signal_o[8]
sw_sync_o[9] <= synchronize:synchronize_2.signal_o[9]
sw_sync_o[10] <= synchronize:synchronize_2.signal_o[10]
sw_sync_o[11] <= synchronize:synchronize_2.signal_o[11]
sw_sync_o[12] <= synchronize:synchronize_2.signal_o[12]
sw_sync_o[13] <= synchronize:synchronize_2.signal_o[13]
sw_sync_o[14] <= synchronize:synchronize_2.signal_o[14]
sw_sync_o[15] <= synchronize:synchronize_2.signal_o[15]
sw_sync_o[16] <= synchronize:synchronize_2.signal_o[16]
sw_sync_o[17] <= synchronize:synchronize_2.signal_o[17]
gpio_26_sync_o <= synchronize:synchronize_3.signal_o[0]
clk_12m_o <= modulo_divider:modulo_divider_1.clk_12m_o
reset_n_o <= synchronize:synchronize_1.signal_o[0]


|synthi_top|infrastructure:infrastructure_1|synchronize:synchronize_1
signal_i[0] => tmp_signal[0].DATAIN
signal_i[1] => tmp_signal[1].DATAIN
signal_i[2] => tmp_signal[2].DATAIN
signal_i[3] => tmp_signal[3].DATAIN
clk_i => signal_o[0]~reg0.CLK
clk_i => signal_o[1]~reg0.CLK
clk_i => signal_o[2]~reg0.CLK
clk_i => signal_o[3]~reg0.CLK
clk_i => tmp_signal[0].CLK
clk_i => tmp_signal[1].CLK
clk_i => tmp_signal[2].CLK
clk_i => tmp_signal[3].CLK
signal_o[0] <= signal_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[1] <= signal_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[2] <= signal_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[3] <= signal_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|synchronize:synchronize_2
signal_i[0] => tmp_signal[0].DATAIN
signal_i[1] => tmp_signal[1].DATAIN
signal_i[2] => tmp_signal[2].DATAIN
signal_i[3] => tmp_signal[3].DATAIN
signal_i[4] => tmp_signal[4].DATAIN
signal_i[5] => tmp_signal[5].DATAIN
signal_i[6] => tmp_signal[6].DATAIN
signal_i[7] => tmp_signal[7].DATAIN
signal_i[8] => tmp_signal[8].DATAIN
signal_i[9] => tmp_signal[9].DATAIN
signal_i[10] => tmp_signal[10].DATAIN
signal_i[11] => tmp_signal[11].DATAIN
signal_i[12] => tmp_signal[12].DATAIN
signal_i[13] => tmp_signal[13].DATAIN
signal_i[14] => tmp_signal[14].DATAIN
signal_i[15] => tmp_signal[15].DATAIN
signal_i[16] => tmp_signal[16].DATAIN
signal_i[17] => tmp_signal[17].DATAIN
clk_i => signal_o[0]~reg0.CLK
clk_i => signal_o[1]~reg0.CLK
clk_i => signal_o[2]~reg0.CLK
clk_i => signal_o[3]~reg0.CLK
clk_i => signal_o[4]~reg0.CLK
clk_i => signal_o[5]~reg0.CLK
clk_i => signal_o[6]~reg0.CLK
clk_i => signal_o[7]~reg0.CLK
clk_i => signal_o[8]~reg0.CLK
clk_i => signal_o[9]~reg0.CLK
clk_i => signal_o[10]~reg0.CLK
clk_i => signal_o[11]~reg0.CLK
clk_i => signal_o[12]~reg0.CLK
clk_i => signal_o[13]~reg0.CLK
clk_i => signal_o[14]~reg0.CLK
clk_i => signal_o[15]~reg0.CLK
clk_i => signal_o[16]~reg0.CLK
clk_i => signal_o[17]~reg0.CLK
clk_i => tmp_signal[0].CLK
clk_i => tmp_signal[1].CLK
clk_i => tmp_signal[2].CLK
clk_i => tmp_signal[3].CLK
clk_i => tmp_signal[4].CLK
clk_i => tmp_signal[5].CLK
clk_i => tmp_signal[6].CLK
clk_i => tmp_signal[7].CLK
clk_i => tmp_signal[8].CLK
clk_i => tmp_signal[9].CLK
clk_i => tmp_signal[10].CLK
clk_i => tmp_signal[11].CLK
clk_i => tmp_signal[12].CLK
clk_i => tmp_signal[13].CLK
clk_i => tmp_signal[14].CLK
clk_i => tmp_signal[15].CLK
clk_i => tmp_signal[16].CLK
clk_i => tmp_signal[17].CLK
signal_o[0] <= signal_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[1] <= signal_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[2] <= signal_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[3] <= signal_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[4] <= signal_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[5] <= signal_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[6] <= signal_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[7] <= signal_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[8] <= signal_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[9] <= signal_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[10] <= signal_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[11] <= signal_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[12] <= signal_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[13] <= signal_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[14] <= signal_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[15] <= signal_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[16] <= signal_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_o[17] <= signal_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|synchronize:synchronize_3
signal_i[0] => tmp_signal[0].DATAIN
clk_i => signal_o[0]~reg0.CLK
clk_i => tmp_signal[0].CLK
signal_o[0] <= signal_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1
clk_i => count[0].CLK
clk_i => count[1].CLK
reset_n_i => count[0].ACLR
reset_n_i => count[1].ACLR
clk_12m_o <= count[1].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|codec_controller:codec_controller_1
clk_12m_i => count[0].CLK
clk_12m_i => count[1].CLK
clk_12m_i => count[2].CLK
clk_12m_i => count[3].CLK
clk_12m_i => fsm_state~1.DATAIN
reset_n_i => flip_flops.IN0
sw_sync_i[0] => Mux15.IN10
sw_sync_i[0] => Mux16.IN10
sw_sync_i[0] => Mux17.IN10
sw_sync_i[0] => Mux18.IN10
sw_sync_i[0] => Mux19.IN10
sw_sync_i[0] => Mux20.IN10
sw_sync_i[1] => Mux15.IN9
sw_sync_i[1] => Mux16.IN9
sw_sync_i[1] => Mux17.IN9
sw_sync_i[1] => Mux18.IN9
sw_sync_i[1] => Mux19.IN9
sw_sync_i[1] => Mux20.IN9
sw_sync_i[2] => Mux15.IN8
sw_sync_i[2] => Mux16.IN8
sw_sync_i[2] => Mux17.IN8
sw_sync_i[2] => Mux18.IN8
sw_sync_i[2] => Mux19.IN8
sw_sync_i[2] => Mux20.IN8
initialize_i => Selector0.IN2
initialize_i => Selector1.IN0
write_done_i => next_fsm_state.OUTPUTSELECT
write_done_i => next_fsm_state.OUTPUTSELECT
write_done_i => Selector1.IN2
write_done_i => counter.IN0
write_done_i => Selector2.IN1
ack_error_i => flip_flops.IN1
write_data_o[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
write_data_o[7] <= <GND>
write_data_o[8] <= <GND>
write_data_o[9] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[10] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[11] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[12] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_o[13] <= <GND>
write_data_o[14] <= <GND>
write_data_o[15] <= <GND>
write_o <= write_o.DB_MAX_OUTPUT_PORT_TYPE
mute_o <= <VCC>


|synthi_top|i2c_master:i2c_master_1
clk_i => write_done.CLK
clk_i => ack_error.CLK
clk_i => byte_count[0].CLK
clk_i => byte_count[1].CLK
clk_i => ack.CLK
clk_i => bit_count[0].CLK
clk_i => bit_count[1].CLK
clk_i => bit_count[2].CLK
clk_i => data[0].CLK
clk_i => data[1].CLK
clk_i => data[2].CLK
clk_i => data[3].CLK
clk_i => data[4].CLK
clk_i => data[5].CLK
clk_i => data[6].CLK
clk_i => data[7].CLK
clk_i => data[8].CLK
clk_i => data[9].CLK
clk_i => data[10].CLK
clk_i => data[11].CLK
clk_i => data[12].CLK
clk_i => data[13].CLK
clk_i => data[14].CLK
clk_i => data[15].CLK
clk_i => data[16].CLK
clk_i => data[17].CLK
clk_i => data[18].CLK
clk_i => data[19].CLK
clk_i => data[20].CLK
clk_i => data[21].CLK
clk_i => data[22].CLK
clk_i => data[23].CLK
clk_i => sda.CLK
clk_i => scl.CLK
clk_i => clk_edge_mask[0].CLK
clk_i => clk_edge_mask[1].CLK
clk_i => clk_edge_mask[2].CLK
clk_i => clk_mask[0].CLK
clk_i => clk_mask[1].CLK
clk_i => clk_divider[0].CLK
clk_i => clk_divider[1].CLK
clk_i => clk_divider[2].CLK
clk_i => clk_divider[3].CLK
clk_i => clk_divider[4].CLK
clk_i => fsm_state~1.DATAIN
reset_n_i => write_done.ACLR
reset_n_i => ack_error.ACLR
reset_n_i => byte_count[0].ACLR
reset_n_i => byte_count[1].ACLR
reset_n_i => ack.ACLR
reset_n_i => bit_count[0].ACLR
reset_n_i => bit_count[1].ACLR
reset_n_i => bit_count[2].ACLR
reset_n_i => data[0].ACLR
reset_n_i => data[1].ACLR
reset_n_i => data[2].ACLR
reset_n_i => data[3].ACLR
reset_n_i => data[4].ACLR
reset_n_i => data[5].ACLR
reset_n_i => data[6].ACLR
reset_n_i => data[7].ACLR
reset_n_i => data[8].ACLR
reset_n_i => data[9].ACLR
reset_n_i => data[10].ACLR
reset_n_i => data[11].ACLR
reset_n_i => data[12].ACLR
reset_n_i => data[13].ACLR
reset_n_i => data[14].ACLR
reset_n_i => data[15].ACLR
reset_n_i => data[16].ACLR
reset_n_i => data[17].ACLR
reset_n_i => data[18].ACLR
reset_n_i => data[19].ACLR
reset_n_i => data[20].ACLR
reset_n_i => data[21].ACLR
reset_n_i => data[22].ACLR
reset_n_i => data[23].ACLR
reset_n_i => sda.PRESET
reset_n_i => scl.PRESET
reset_n_i => clk_edge_mask[0].ACLR
reset_n_i => clk_edge_mask[1].ACLR
reset_n_i => clk_edge_mask[2].ACLR
reset_n_i => clk_mask[0].ACLR
reset_n_i => clk_mask[1].ACLR
reset_n_i => clk_divider[0].ACLR
reset_n_i => clk_divider[1].ACLR
reset_n_i => clk_divider[2].ACLR
reset_n_i => clk_divider[3].ACLR
reset_n_i => clk_divider[4].ACLR
reset_n_i => fsm_state~3.DATAIN
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_data.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_i => next_fsm_state.OUTPUTSELECT
write_data_i[0] => next_data.DATAB
write_data_i[1] => next_data.DATAB
write_data_i[2] => next_data.DATAB
write_data_i[3] => next_data.DATAB
write_data_i[4] => next_data.DATAB
write_data_i[5] => next_data.DATAB
write_data_i[6] => next_data.DATAB
write_data_i[7] => next_data.DATAB
write_data_i[8] => next_data.DATAB
write_data_i[9] => next_data.DATAB
write_data_i[10] => next_data.DATAB
write_data_i[11] => next_data.DATAB
write_data_i[12] => next_data.DATAB
write_data_i[13] => next_data.DATAB
write_data_i[14] => next_data.DATAB
write_data_i[15] => next_data.DATAB
sda_io <> sda_io
scl_o <= scl.DB_MAX_OUTPUT_PORT_TYPE
write_done_o <= write_done.DB_MAX_OUTPUT_PORT_TYPE
ack_error_o <= ack_error.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1
clk_12m_i => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.clk
clk_12m_i => bclk_sig.CLK
clk_12m_i => bit_count[0].CLK
clk_12m_i => bit_count[1].CLK
clk_12m_i => bit_count[2].CLK
clk_12m_i => bit_count[3].CLK
clk_12m_i => bit_count[4].CLK
clk_12m_i => bit_count[5].CLK
clk_12m_i => bit_count[6].CLK
clk_12m_i => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.clk
clk_12m_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.clk
clk_12m_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.clk
reset_n_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.reset_n
reset_n_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.reset_n
reset_n_i => bit_count[0].ACLR
reset_n_i => bit_count[1].ACLR
reset_n_i => bit_count[2].ACLR
reset_n_i => bit_count[3].ACLR
reset_n_i => bit_count[4].ACLR
reset_n_i => bit_count[5].ACLR
reset_n_i => bit_count[6].ACLR
load_o <= i2s_decoder:i2s_decoder_1.load
adcdat_pl_o[0] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[0]
adcdat_pl_o[1] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[1]
adcdat_pl_o[2] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[2]
adcdat_pl_o[3] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[3]
adcdat_pl_o[4] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[4]
adcdat_pl_o[5] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[5]
adcdat_pl_o[6] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[6]
adcdat_pl_o[7] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[7]
adcdat_pl_o[8] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[8]
adcdat_pl_o[9] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[9]
adcdat_pl_o[10] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[10]
adcdat_pl_o[11] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[11]
adcdat_pl_o[12] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[12]
adcdat_pl_o[13] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[13]
adcdat_pl_o[14] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[14]
adcdat_pl_o[15] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.par_o[15]
adcdat_pr_o[0] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[0]
adcdat_pr_o[1] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[1]
adcdat_pr_o[2] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[2]
adcdat_pr_o[3] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[3]
adcdat_pr_o[4] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[4]
adcdat_pr_o[5] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[5]
adcdat_pr_o[6] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[6]
adcdat_pr_o[7] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[7]
adcdat_pr_o[8] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[8]
adcdat_pr_o[9] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[9]
adcdat_pr_o[10] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[10]
adcdat_pr_o[11] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[11]
adcdat_pr_o[12] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[12]
adcdat_pr_o[13] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[13]
adcdat_pr_o[14] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[14]
adcdat_pr_o[15] <= shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.par_o[15]
dacdat_pl_i[0] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[0]
dacdat_pl_i[1] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[1]
dacdat_pl_i[2] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[2]
dacdat_pl_i[3] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[3]
dacdat_pl_i[4] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[4]
dacdat_pl_i[5] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[5]
dacdat_pl_i[6] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[6]
dacdat_pl_i[7] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[7]
dacdat_pl_i[8] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[8]
dacdat_pl_i[9] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[9]
dacdat_pl_i[10] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[10]
dacdat_pl_i[11] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[11]
dacdat_pl_i[12] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[12]
dacdat_pl_i[13] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[13]
dacdat_pl_i[14] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[14]
dacdat_pl_i[15] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_left.par_i[15]
dacdat_pr_i[0] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[0]
dacdat_pr_i[1] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[1]
dacdat_pr_i[2] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[2]
dacdat_pr_i[3] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[3]
dacdat_pr_i[4] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[4]
dacdat_pr_i[5] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[5]
dacdat_pr_i[6] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[6]
dacdat_pr_i[7] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[7]
dacdat_pr_i[8] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[8]
dacdat_pr_i[9] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[9]
dacdat_pr_i[10] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[10]
dacdat_pr_i[11] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[11]
dacdat_pr_i[12] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[12]
dacdat_pr_i[13] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[13]
dacdat_pr_i[14] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[14]
dacdat_pr_i[15] => shiftreg_p2s_i2s:shiftreg_p2s_i2s_right.par_i[15]
dacdat_s_o <= dacdat_sig.DB_MAX_OUTPUT_PORT_TYPE
bclk_o <= bclk_sig.DB_MAX_OUTPUT_PORT_TYPE
ws_o <= i2s_decoder:i2s_decoder_1.ws
adcdat_s_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_right.ser_i
adcdat_s_i => shiftreg_s2p_i2s:shiftreg_s2p_i2s_left.ser_i


|synthi_top|i2s_master:i2s_master_1|i2s_decoder:i2s_decoder_1
bit_count[0] => LessThan0.IN14
bit_count[0] => LessThan1.IN14
bit_count[0] => LessThan2.IN14
bit_count[0] => LessThan3.IN14
bit_count[0] => Equal0.IN6
bit_count[1] => LessThan0.IN13
bit_count[1] => LessThan1.IN13
bit_count[1] => LessThan2.IN13
bit_count[1] => LessThan3.IN13
bit_count[1] => Equal0.IN5
bit_count[2] => LessThan0.IN12
bit_count[2] => LessThan1.IN12
bit_count[2] => LessThan2.IN12
bit_count[2] => LessThan3.IN12
bit_count[2] => Equal0.IN4
bit_count[3] => LessThan0.IN11
bit_count[3] => LessThan1.IN11
bit_count[3] => LessThan2.IN11
bit_count[3] => LessThan3.IN11
bit_count[3] => Equal0.IN3
bit_count[4] => LessThan0.IN10
bit_count[4] => LessThan1.IN10
bit_count[4] => LessThan2.IN10
bit_count[4] => LessThan3.IN10
bit_count[4] => Equal0.IN2
bit_count[5] => LessThan0.IN9
bit_count[5] => LessThan1.IN9
bit_count[5] => LessThan2.IN9
bit_count[5] => LessThan3.IN9
bit_count[5] => Equal0.IN1
bit_count[6] => LessThan0.IN8
bit_count[6] => LessThan1.IN8
bit_count[6] => LessThan2.IN8
bit_count[6] => LessThan3.IN8
bit_count[6] => Equal0.IN0
load <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
shift_l <= shift_l.DB_MAX_OUTPUT_PORT_TYPE
shift_r <= shift_r.DB_MAX_OUTPUT_PORT_TYPE
ws <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_p2s_i2s:shiftreg_p2s_i2s_right
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
set_n => shiftreg[0].ACLR
set_n => shiftreg[1].ACLR
set_n => shiftreg[2].ACLR
set_n => shiftreg[3].ACLR
set_n => shiftreg[4].ACLR
set_n => shiftreg[5].ACLR
set_n => shiftreg[6].ACLR
set_n => shiftreg[7].ACLR
set_n => shiftreg[8].ACLR
set_n => shiftreg[9].ACLR
set_n => shiftreg[10].ACLR
set_n => shiftreg[11].ACLR
set_n => shiftreg[12].ACLR
set_n => shiftreg[13].ACLR
set_n => shiftreg[14].ACLR
set_n => shiftreg[15].ACLR
load_i => next_shiftreg[15].OUTPUTSELECT
load_i => next_shiftreg[14].OUTPUTSELECT
load_i => next_shiftreg[13].OUTPUTSELECT
load_i => next_shiftreg[12].OUTPUTSELECT
load_i => next_shiftreg[11].OUTPUTSELECT
load_i => next_shiftreg[10].OUTPUTSELECT
load_i => next_shiftreg[9].OUTPUTSELECT
load_i => next_shiftreg[8].OUTPUTSELECT
load_i => next_shiftreg[7].OUTPUTSELECT
load_i => next_shiftreg[6].OUTPUTSELECT
load_i => next_shiftreg[5].OUTPUTSELECT
load_i => next_shiftreg[4].OUTPUTSELECT
load_i => next_shiftreg[3].OUTPUTSELECT
load_i => next_shiftreg[2].OUTPUTSELECT
load_i => next_shiftreg[1].OUTPUTSELECT
load_i => next_shiftreg[0].OUTPUTSELECT
par_i[0] => next_shiftreg[0].DATAB
par_i[1] => next_shiftreg[1].DATAB
par_i[2] => next_shiftreg[2].DATAB
par_i[3] => next_shiftreg[3].DATAB
par_i[4] => next_shiftreg[4].DATAB
par_i[5] => next_shiftreg[5].DATAB
par_i[6] => next_shiftreg[6].DATAB
par_i[7] => next_shiftreg[7].DATAB
par_i[8] => next_shiftreg[8].DATAB
par_i[9] => next_shiftreg[9].DATAB
par_i[10] => next_shiftreg[10].DATAB
par_i[11] => next_shiftreg[11].DATAB
par_i[12] => next_shiftreg[12].DATAB
par_i[13] => next_shiftreg[13].DATAB
par_i[14] => next_shiftreg[14].DATAB
par_i[15] => next_shiftreg[15].DATAB
enable_i => enable.IN0
shift_i => enable.IN1
ser_o <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_p2s_i2s:shiftreg_p2s_i2s_left
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
set_n => shiftreg[0].ACLR
set_n => shiftreg[1].ACLR
set_n => shiftreg[2].ACLR
set_n => shiftreg[3].ACLR
set_n => shiftreg[4].ACLR
set_n => shiftreg[5].ACLR
set_n => shiftreg[6].ACLR
set_n => shiftreg[7].ACLR
set_n => shiftreg[8].ACLR
set_n => shiftreg[9].ACLR
set_n => shiftreg[10].ACLR
set_n => shiftreg[11].ACLR
set_n => shiftreg[12].ACLR
set_n => shiftreg[13].ACLR
set_n => shiftreg[14].ACLR
set_n => shiftreg[15].ACLR
load_i => next_shiftreg[15].OUTPUTSELECT
load_i => next_shiftreg[14].OUTPUTSELECT
load_i => next_shiftreg[13].OUTPUTSELECT
load_i => next_shiftreg[12].OUTPUTSELECT
load_i => next_shiftreg[11].OUTPUTSELECT
load_i => next_shiftreg[10].OUTPUTSELECT
load_i => next_shiftreg[9].OUTPUTSELECT
load_i => next_shiftreg[8].OUTPUTSELECT
load_i => next_shiftreg[7].OUTPUTSELECT
load_i => next_shiftreg[6].OUTPUTSELECT
load_i => next_shiftreg[5].OUTPUTSELECT
load_i => next_shiftreg[4].OUTPUTSELECT
load_i => next_shiftreg[3].OUTPUTSELECT
load_i => next_shiftreg[2].OUTPUTSELECT
load_i => next_shiftreg[1].OUTPUTSELECT
load_i => next_shiftreg[0].OUTPUTSELECT
par_i[0] => next_shiftreg[0].DATAB
par_i[1] => next_shiftreg[1].DATAB
par_i[2] => next_shiftreg[2].DATAB
par_i[3] => next_shiftreg[3].DATAB
par_i[4] => next_shiftreg[4].DATAB
par_i[5] => next_shiftreg[5].DATAB
par_i[6] => next_shiftreg[6].DATAB
par_i[7] => next_shiftreg[7].DATAB
par_i[8] => next_shiftreg[8].DATAB
par_i[9] => next_shiftreg[9].DATAB
par_i[10] => next_shiftreg[10].DATAB
par_i[11] => next_shiftreg[11].DATAB
par_i[12] => next_shiftreg[12].DATAB
par_i[13] => next_shiftreg[13].DATAB
par_i[14] => next_shiftreg[14].DATAB
par_i[15] => next_shiftreg[15].DATAB
enable_i => enable.IN0
shift_i => enable.IN1
ser_o <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_s2p_i2s:shiftreg_s2p_i2s_right
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
reset_n => shiftreg[0].ACLR
reset_n => shiftreg[1].ACLR
reset_n => shiftreg[2].ACLR
reset_n => shiftreg[3].ACLR
reset_n => shiftreg[4].ACLR
reset_n => shiftreg[5].ACLR
reset_n => shiftreg[6].ACLR
reset_n => shiftreg[7].ACLR
reset_n => shiftreg[8].ACLR
reset_n => shiftreg[9].ACLR
reset_n => shiftreg[10].ACLR
reset_n => shiftreg[11].ACLR
reset_n => shiftreg[12].ACLR
reset_n => shiftreg[13].ACLR
reset_n => shiftreg[14].ACLR
reset_n => shiftreg[15].ACLR
enable_i => enable.IN0
ser_i => shiftreg[0].DATAIN
shift_i => enable.IN1
par_o[0] <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
par_o[1] <= shiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
par_o[2] <= shiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
par_o[3] <= shiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
par_o[4] <= shiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
par_o[5] <= shiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
par_o[6] <= shiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
par_o[7] <= shiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
par_o[8] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
par_o[9] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
par_o[10] <= shiftreg[10].DB_MAX_OUTPUT_PORT_TYPE
par_o[11] <= shiftreg[11].DB_MAX_OUTPUT_PORT_TYPE
par_o[12] <= shiftreg[12].DB_MAX_OUTPUT_PORT_TYPE
par_o[13] <= shiftreg[13].DB_MAX_OUTPUT_PORT_TYPE
par_o[14] <= shiftreg[14].DB_MAX_OUTPUT_PORT_TYPE
par_o[15] <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|i2s_master:i2s_master_1|shiftreg_s2p_i2s:shiftreg_s2p_i2s_left
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
reset_n => shiftreg[0].ACLR
reset_n => shiftreg[1].ACLR
reset_n => shiftreg[2].ACLR
reset_n => shiftreg[3].ACLR
reset_n => shiftreg[4].ACLR
reset_n => shiftreg[5].ACLR
reset_n => shiftreg[6].ACLR
reset_n => shiftreg[7].ACLR
reset_n => shiftreg[8].ACLR
reset_n => shiftreg[9].ACLR
reset_n => shiftreg[10].ACLR
reset_n => shiftreg[11].ACLR
reset_n => shiftreg[12].ACLR
reset_n => shiftreg[13].ACLR
reset_n => shiftreg[14].ACLR
reset_n => shiftreg[15].ACLR
enable_i => enable.IN0
ser_i => shiftreg[0].DATAIN
shift_i => enable.IN1
par_o[0] <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
par_o[1] <= shiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
par_o[2] <= shiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
par_o[3] <= shiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
par_o[4] <= shiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
par_o[5] <= shiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
par_o[6] <= shiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
par_o[7] <= shiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
par_o[8] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
par_o[9] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
par_o[10] <= shiftreg[10].DB_MAX_OUTPUT_PORT_TYPE
par_o[11] <= shiftreg[11].DB_MAX_OUTPUT_PORT_TYPE
par_o[12] <= shiftreg[12].DB_MAX_OUTPUT_PORT_TYPE
par_o[13] <= shiftreg[13].DB_MAX_OUTPUT_PORT_TYPE
par_o[14] <= shiftreg[14].DB_MAX_OUTPUT_PORT_TYPE
par_o[15] <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|path_control:path_control_1
clk_12m_i => fir_core:fir_core_1.clk_i
clk_12m_i => fir_core:fir_core_2.clk_i
reset_n_i => fir_core:fir_core_1.reset_n_i
reset_n_i => fir_core:fir_core_2.reset_n_i
strobe_i => fir_core:fir_core_1.strobe_i
strobe_i => fir_core:fir_core_2.strobe_i
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_l_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[3] => audio_r_i_sig.OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[15].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[14].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[13].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[12].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[11].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[10].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[9].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[8].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[7].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[6].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[5].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[4].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[3].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[2].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[1].OUTPUTSELECT
sw_sync_i[4] => audio_l_i_sig[0].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[15].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[14].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[13].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[12].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[11].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[10].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[9].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[8].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[7].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[6].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[5].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[4].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[3].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[2].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[1].OUTPUTSELECT
sw_sync_i[4] => audio_r_i_sig[0].OUTPUTSELECT
sw_sync_i[4] => adata_r_i_sig[0].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[1].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[2].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[3].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[4].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[5].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[6].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[7].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[8].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[9].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[10].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[11].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[12].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[13].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[14].LATCH_ENABLE
sw_sync_i[4] => adata_r_i_sig[15].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[0].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[1].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[2].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[3].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[4].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[5].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[6].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[7].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[8].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[9].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[10].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[11].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[12].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[13].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[14].LATCH_ENABLE
sw_sync_i[4] => adata_l_i_sig[15].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[15].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[14].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[13].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[12].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[11].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[10].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[9].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[8].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[7].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[6].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[5].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[4].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[3].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[2].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[1].LATCH_ENABLE
sw_sync_i[4] => audio_l_o_sig[0].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[15].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[14].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[13].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[12].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[11].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[10].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[9].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[8].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[7].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[6].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[5].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[4].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[3].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[2].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[1].LATCH_ENABLE
sw_sync_i[4] => audio_r_o_sig[0].LATCH_ENABLE
sw_sync_i[5] => ~NO_FANOUT~
sw_sync_i[6] => ~NO_FANOUT~
sw_sync_i[7] => ~NO_FANOUT~
sw_sync_i[8] => ~NO_FANOUT~
sw_sync_i[9] => ~NO_FANOUT~
sw_sync_i[10] => ~NO_FANOUT~
sw_sync_i[11] => ~NO_FANOUT~
sw_sync_i[12] => ~NO_FANOUT~
sw_sync_i[13] => ~NO_FANOUT~
sw_sync_i[14] => ~NO_FANOUT~
sw_sync_i[15] => ~NO_FANOUT~
sw_sync_i[16] => ~NO_FANOUT~
sw_sync_i[17] => ~NO_FANOUT~
dds_l_i[0] => audio_l_i_sig.DATAB
dds_l_i[1] => audio_l_i_sig.DATAB
dds_l_i[2] => audio_l_i_sig.DATAB
dds_l_i[3] => audio_l_i_sig.DATAB
dds_l_i[4] => audio_l_i_sig.DATAB
dds_l_i[5] => audio_l_i_sig.DATAB
dds_l_i[6] => audio_l_i_sig.DATAB
dds_l_i[7] => audio_l_i_sig.DATAB
dds_l_i[8] => audio_l_i_sig.DATAB
dds_l_i[9] => audio_l_i_sig.DATAB
dds_l_i[10] => audio_l_i_sig.DATAB
dds_l_i[11] => audio_l_i_sig.DATAB
dds_l_i[12] => audio_l_i_sig.DATAB
dds_l_i[13] => audio_l_i_sig.DATAB
dds_l_i[14] => audio_l_i_sig.DATAB
dds_l_i[15] => audio_l_i_sig.DATAB
dds_r_i[0] => audio_r_i_sig.DATAB
dds_r_i[1] => audio_r_i_sig.DATAB
dds_r_i[2] => audio_r_i_sig.DATAB
dds_r_i[3] => audio_r_i_sig.DATAB
dds_r_i[4] => audio_r_i_sig.DATAB
dds_r_i[5] => audio_r_i_sig.DATAB
dds_r_i[6] => audio_r_i_sig.DATAB
dds_r_i[7] => audio_r_i_sig.DATAB
dds_r_i[8] => audio_r_i_sig.DATAB
dds_r_i[9] => audio_r_i_sig.DATAB
dds_r_i[10] => audio_r_i_sig.DATAB
dds_r_i[11] => audio_r_i_sig.DATAB
dds_r_i[12] => audio_r_i_sig.DATAB
dds_r_i[13] => audio_r_i_sig.DATAB
dds_r_i[14] => audio_r_i_sig.DATAB
dds_r_i[15] => audio_r_i_sig.DATAB
adcdat_pl_i[0] => audio_l_i_sig.DATAA
adcdat_pl_i[1] => audio_l_i_sig.DATAA
adcdat_pl_i[2] => audio_l_i_sig.DATAA
adcdat_pl_i[3] => audio_l_i_sig.DATAA
adcdat_pl_i[4] => audio_l_i_sig.DATAA
adcdat_pl_i[5] => audio_l_i_sig.DATAA
adcdat_pl_i[6] => audio_l_i_sig.DATAA
adcdat_pl_i[7] => audio_l_i_sig.DATAA
adcdat_pl_i[8] => audio_l_i_sig.DATAA
adcdat_pl_i[9] => audio_l_i_sig.DATAA
adcdat_pl_i[10] => audio_l_i_sig.DATAA
adcdat_pl_i[11] => audio_l_i_sig.DATAA
adcdat_pl_i[12] => audio_l_i_sig.DATAA
adcdat_pl_i[13] => audio_l_i_sig.DATAA
adcdat_pl_i[14] => audio_l_i_sig.DATAA
adcdat_pl_i[15] => audio_l_i_sig.DATAA
adcdat_pr_i[0] => audio_r_i_sig.DATAA
adcdat_pr_i[1] => audio_r_i_sig.DATAA
adcdat_pr_i[2] => audio_r_i_sig.DATAA
adcdat_pr_i[3] => audio_r_i_sig.DATAA
adcdat_pr_i[4] => audio_r_i_sig.DATAA
adcdat_pr_i[5] => audio_r_i_sig.DATAA
adcdat_pr_i[6] => audio_r_i_sig.DATAA
adcdat_pr_i[7] => audio_r_i_sig.DATAA
adcdat_pr_i[8] => audio_r_i_sig.DATAA
adcdat_pr_i[9] => audio_r_i_sig.DATAA
adcdat_pr_i[10] => audio_r_i_sig.DATAA
adcdat_pr_i[11] => audio_r_i_sig.DATAA
adcdat_pr_i[12] => audio_r_i_sig.DATAA
adcdat_pr_i[13] => audio_r_i_sig.DATAA
adcdat_pr_i[14] => audio_r_i_sig.DATAA
adcdat_pr_i[15] => audio_r_i_sig.DATAA
dacdat_pl_o[0] <= audio_l_o_sig[0].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[1] <= audio_l_o_sig[1].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[2] <= audio_l_o_sig[2].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[3] <= audio_l_o_sig[3].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[4] <= audio_l_o_sig[4].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[5] <= audio_l_o_sig[5].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[6] <= audio_l_o_sig[6].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[7] <= audio_l_o_sig[7].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[8] <= audio_l_o_sig[8].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[9] <= audio_l_o_sig[9].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[10] <= audio_l_o_sig[10].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[11] <= audio_l_o_sig[11].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[12] <= audio_l_o_sig[12].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[13] <= audio_l_o_sig[13].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[14] <= audio_l_o_sig[14].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pl_o[15] <= audio_l_o_sig[15].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[0] <= audio_r_o_sig[0].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[1] <= audio_r_o_sig[1].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[2] <= audio_r_o_sig[2].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[3] <= audio_r_o_sig[3].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[4] <= audio_r_o_sig[4].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[5] <= audio_r_o_sig[5].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[6] <= audio_r_o_sig[6].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[7] <= audio_r_o_sig[7].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[8] <= audio_r_o_sig[8].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[9] <= audio_r_o_sig[9].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[10] <= audio_r_o_sig[10].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[11] <= audio_r_o_sig[11].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[12] <= audio_r_o_sig[12].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[13] <= audio_r_o_sig[13].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[14] <= audio_r_o_sig[14].DB_MAX_OUTPUT_PORT_TYPE
dacdat_pr_o[15] <= audio_r_o_sig[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|path_control:path_control_1|fir_core:fir_core_1
clk_i => single_port_ram:tap_line.clk
clk_i => addr_offset[0].CLK
clk_i => addr_offset[1].CLK
clk_i => addr_offset[2].CLK
clk_i => addr_offset[3].CLK
clk_i => addr_offset[4].CLK
clk_i => addr_offset[5].CLK
clk_i => addr_offset[6].CLK
clk_i => addr_offset[7].CLK
clk_i => fir_reg_o[0].CLK
clk_i => fir_reg_o[1].CLK
clk_i => fir_reg_o[2].CLK
clk_i => fir_reg_o[3].CLK
clk_i => fir_reg_o[4].CLK
clk_i => fir_reg_o[5].CLK
clk_i => fir_reg_o[6].CLK
clk_i => fir_reg_o[7].CLK
clk_i => fir_reg_o[8].CLK
clk_i => fir_reg_o[9].CLK
clk_i => fir_reg_o[10].CLK
clk_i => fir_reg_o[11].CLK
clk_i => fir_reg_o[12].CLK
clk_i => fir_reg_o[13].CLK
clk_i => fir_reg_o[14].CLK
clk_i => fir_reg_o[15].CLK
clk_i => adata_buf[0].CLK
clk_i => adata_buf[1].CLK
clk_i => adata_buf[2].CLK
clk_i => adata_buf[3].CLK
clk_i => adata_buf[4].CLK
clk_i => adata_buf[5].CLK
clk_i => adata_buf[6].CLK
clk_i => adata_buf[7].CLK
clk_i => adata_buf[8].CLK
clk_i => adata_buf[9].CLK
clk_i => adata_buf[10].CLK
clk_i => adata_buf[11].CLK
clk_i => adata_buf[12].CLK
clk_i => adata_buf[13].CLK
clk_i => adata_buf[14].CLK
clk_i => adata_buf[15].CLK
clk_i => tap_counter[0].CLK
clk_i => tap_counter[1].CLK
clk_i => tap_counter[2].CLK
clk_i => tap_counter[3].CLK
clk_i => tap_counter[4].CLK
clk_i => tap_counter[5].CLK
clk_i => tap_counter[6].CLK
clk_i => tap_counter[7].CLK
clk_i => fir_state~1.DATAIN
reset_n_i => addr_offset[0].ACLR
reset_n_i => addr_offset[1].ACLR
reset_n_i => addr_offset[2].ACLR
reset_n_i => addr_offset[3].ACLR
reset_n_i => addr_offset[4].ACLR
reset_n_i => addr_offset[5].ACLR
reset_n_i => addr_offset[6].ACLR
reset_n_i => addr_offset[7].ACLR
reset_n_i => fir_reg_o[0].ACLR
reset_n_i => fir_reg_o[1].ACLR
reset_n_i => fir_reg_o[2].ACLR
reset_n_i => fir_reg_o[3].ACLR
reset_n_i => fir_reg_o[4].ACLR
reset_n_i => fir_reg_o[5].ACLR
reset_n_i => fir_reg_o[6].ACLR
reset_n_i => fir_reg_o[7].ACLR
reset_n_i => fir_reg_o[8].ACLR
reset_n_i => fir_reg_o[9].ACLR
reset_n_i => fir_reg_o[10].ACLR
reset_n_i => fir_reg_o[11].ACLR
reset_n_i => fir_reg_o[12].ACLR
reset_n_i => fir_reg_o[13].ACLR
reset_n_i => fir_reg_o[14].ACLR
reset_n_i => fir_reg_o[15].ACLR
reset_n_i => adata_buf[0].ACLR
reset_n_i => adata_buf[1].ACLR
reset_n_i => adata_buf[2].ACLR
reset_n_i => adata_buf[3].ACLR
reset_n_i => adata_buf[4].ACLR
reset_n_i => adata_buf[5].ACLR
reset_n_i => adata_buf[6].ACLR
reset_n_i => adata_buf[7].ACLR
reset_n_i => adata_buf[8].ACLR
reset_n_i => adata_buf[9].ACLR
reset_n_i => adata_buf[10].ACLR
reset_n_i => adata_buf[11].ACLR
reset_n_i => adata_buf[12].ACLR
reset_n_i => adata_buf[13].ACLR
reset_n_i => adata_buf[14].ACLR
reset_n_i => adata_buf[15].ACLR
reset_n_i => tap_counter[0].ACLR
reset_n_i => tap_counter[1].ACLR
reset_n_i => tap_counter[2].ACLR
reset_n_i => tap_counter[3].ACLR
reset_n_i => tap_counter[4].ACLR
reset_n_i => tap_counter[5].ACLR
reset_n_i => tap_counter[6].ACLR
reset_n_i => tap_counter[7].ACLR
reset_n_i => fir_state~3.DATAIN
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
adata_i[0] => next_adata_buf.DATAB
adata_i[1] => next_adata_buf.DATAB
adata_i[2] => next_adata_buf.DATAB
adata_i[3] => next_adata_buf.DATAB
adata_i[4] => next_adata_buf.DATAB
adata_i[5] => next_adata_buf.DATAB
adata_i[6] => next_adata_buf.DATAB
adata_i[7] => next_adata_buf.DATAB
adata_i[8] => next_adata_buf.DATAB
adata_i[9] => next_adata_buf.DATAB
adata_i[10] => next_adata_buf.DATAB
adata_i[11] => next_adata_buf.DATAB
adata_i[12] => next_adata_buf.DATAB
adata_i[13] => next_adata_buf.DATAB
adata_i[14] => next_adata_buf.DATAB
adata_i[15] => next_adata_buf.DATAB
fdata_o[0] <= fir_reg_o[0].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[1] <= fir_reg_o[1].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[2] <= fir_reg_o[2].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[3] <= fir_reg_o[3].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[4] <= fir_reg_o[4].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[5] <= fir_reg_o[5].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[6] <= fir_reg_o[6].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[7] <= fir_reg_o[7].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[8] <= fir_reg_o[8].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[9] <= fir_reg_o[9].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[10] <= fir_reg_o[10].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[11] <= fir_reg_o[11].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[12] <= fir_reg_o[12].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[13] <= fir_reg_o[13].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[14] <= fir_reg_o[14].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[15] <= fir_reg_o[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|path_control:path_control_1|fir_core:fir_core_1|single_port_ram:tap_line
clk => ram~40.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => ram.CLK0
we => ram~40.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => ram.WADDR
addr[1] => ram~6.DATAIN
addr[1] => addr_reg[1].DATAIN
addr[1] => ram.WADDR1
addr[2] => ram~5.DATAIN
addr[2] => addr_reg[2].DATAIN
addr[2] => ram.WADDR2
addr[3] => ram~4.DATAIN
addr[3] => addr_reg[3].DATAIN
addr[3] => ram.WADDR3
addr[4] => ram~3.DATAIN
addr[4] => addr_reg[4].DATAIN
addr[4] => ram.WADDR4
addr[5] => ram~2.DATAIN
addr[5] => addr_reg[5].DATAIN
addr[5] => ram.WADDR5
addr[6] => ram~1.DATAIN
addr[6] => addr_reg[6].DATAIN
addr[6] => ram.WADDR6
addr[7] => ram~0.DATAIN
addr[7] => addr_reg[7].DATAIN
addr[7] => ram.WADDR7
data_i[0] => ram~39.DATAIN
data_i[0] => ram.DATAIN
data_i[1] => ram~38.DATAIN
data_i[1] => ram.DATAIN1
data_i[2] => ram~37.DATAIN
data_i[2] => ram.DATAIN2
data_i[3] => ram~36.DATAIN
data_i[3] => ram.DATAIN3
data_i[4] => ram~35.DATAIN
data_i[4] => ram.DATAIN4
data_i[5] => ram~34.DATAIN
data_i[5] => ram.DATAIN5
data_i[6] => ram~33.DATAIN
data_i[6] => ram.DATAIN6
data_i[7] => ram~32.DATAIN
data_i[7] => ram.DATAIN7
data_i[8] => ram~31.DATAIN
data_i[8] => ram.DATAIN8
data_i[9] => ram~30.DATAIN
data_i[9] => ram.DATAIN9
data_i[10] => ram~29.DATAIN
data_i[10] => ram.DATAIN10
data_i[11] => ram~28.DATAIN
data_i[11] => ram.DATAIN11
data_i[12] => ram~27.DATAIN
data_i[12] => ram.DATAIN12
data_i[13] => ram~26.DATAIN
data_i[13] => ram.DATAIN13
data_i[14] => ram~25.DATAIN
data_i[14] => ram.DATAIN14
data_i[15] => ram~24.DATAIN
data_i[15] => ram.DATAIN15
data_i[16] => ram~23.DATAIN
data_i[16] => ram.DATAIN16
data_i[17] => ram~22.DATAIN
data_i[17] => ram.DATAIN17
data_i[18] => ram~21.DATAIN
data_i[18] => ram.DATAIN18
data_i[19] => ram~20.DATAIN
data_i[19] => ram.DATAIN19
data_i[20] => ram~19.DATAIN
data_i[20] => ram.DATAIN20
data_i[21] => ram~18.DATAIN
data_i[21] => ram.DATAIN21
data_i[22] => ram~17.DATAIN
data_i[22] => ram.DATAIN22
data_i[23] => ram~16.DATAIN
data_i[23] => ram.DATAIN23
data_i[24] => ram~15.DATAIN
data_i[24] => ram.DATAIN24
data_i[25] => ram~14.DATAIN
data_i[25] => ram.DATAIN25
data_i[26] => ram~13.DATAIN
data_i[26] => ram.DATAIN26
data_i[27] => ram~12.DATAIN
data_i[27] => ram.DATAIN27
data_i[28] => ram~11.DATAIN
data_i[28] => ram.DATAIN28
data_i[29] => ram~10.DATAIN
data_i[29] => ram.DATAIN29
data_i[30] => ram~9.DATAIN
data_i[30] => ram.DATAIN30
data_i[31] => ram~8.DATAIN
data_i[31] => ram.DATAIN31
data_o[0] <= ram.DATAOUT
data_o[1] <= ram.DATAOUT1
data_o[2] <= ram.DATAOUT2
data_o[3] <= ram.DATAOUT3
data_o[4] <= ram.DATAOUT4
data_o[5] <= ram.DATAOUT5
data_o[6] <= ram.DATAOUT6
data_o[7] <= ram.DATAOUT7
data_o[8] <= ram.DATAOUT8
data_o[9] <= ram.DATAOUT9
data_o[10] <= ram.DATAOUT10
data_o[11] <= ram.DATAOUT11
data_o[12] <= ram.DATAOUT12
data_o[13] <= ram.DATAOUT13
data_o[14] <= ram.DATAOUT14
data_o[15] <= ram.DATAOUT15
data_o[16] <= ram.DATAOUT16
data_o[17] <= ram.DATAOUT17
data_o[18] <= ram.DATAOUT18
data_o[19] <= ram.DATAOUT19
data_o[20] <= ram.DATAOUT20
data_o[21] <= ram.DATAOUT21
data_o[22] <= ram.DATAOUT22
data_o[23] <= ram.DATAOUT23
data_o[24] <= ram.DATAOUT24
data_o[25] <= ram.DATAOUT25
data_o[26] <= ram.DATAOUT26
data_o[27] <= ram.DATAOUT27
data_o[28] <= ram.DATAOUT28
data_o[29] <= ram.DATAOUT29
data_o[30] <= ram.DATAOUT30
data_o[31] <= ram.DATAOUT31


|synthi_top|path_control:path_control_1|fir_core:fir_core_2
clk_i => single_port_ram:tap_line.clk
clk_i => addr_offset[0].CLK
clk_i => addr_offset[1].CLK
clk_i => addr_offset[2].CLK
clk_i => addr_offset[3].CLK
clk_i => addr_offset[4].CLK
clk_i => addr_offset[5].CLK
clk_i => addr_offset[6].CLK
clk_i => addr_offset[7].CLK
clk_i => fir_reg_o[0].CLK
clk_i => fir_reg_o[1].CLK
clk_i => fir_reg_o[2].CLK
clk_i => fir_reg_o[3].CLK
clk_i => fir_reg_o[4].CLK
clk_i => fir_reg_o[5].CLK
clk_i => fir_reg_o[6].CLK
clk_i => fir_reg_o[7].CLK
clk_i => fir_reg_o[8].CLK
clk_i => fir_reg_o[9].CLK
clk_i => fir_reg_o[10].CLK
clk_i => fir_reg_o[11].CLK
clk_i => fir_reg_o[12].CLK
clk_i => fir_reg_o[13].CLK
clk_i => fir_reg_o[14].CLK
clk_i => fir_reg_o[15].CLK
clk_i => adata_buf[0].CLK
clk_i => adata_buf[1].CLK
clk_i => adata_buf[2].CLK
clk_i => adata_buf[3].CLK
clk_i => adata_buf[4].CLK
clk_i => adata_buf[5].CLK
clk_i => adata_buf[6].CLK
clk_i => adata_buf[7].CLK
clk_i => adata_buf[8].CLK
clk_i => adata_buf[9].CLK
clk_i => adata_buf[10].CLK
clk_i => adata_buf[11].CLK
clk_i => adata_buf[12].CLK
clk_i => adata_buf[13].CLK
clk_i => adata_buf[14].CLK
clk_i => adata_buf[15].CLK
clk_i => tap_counter[0].CLK
clk_i => tap_counter[1].CLK
clk_i => tap_counter[2].CLK
clk_i => tap_counter[3].CLK
clk_i => tap_counter[4].CLK
clk_i => tap_counter[5].CLK
clk_i => tap_counter[6].CLK
clk_i => tap_counter[7].CLK
clk_i => fir_state~1.DATAIN
reset_n_i => addr_offset[0].ACLR
reset_n_i => addr_offset[1].ACLR
reset_n_i => addr_offset[2].ACLR
reset_n_i => addr_offset[3].ACLR
reset_n_i => addr_offset[4].ACLR
reset_n_i => addr_offset[5].ACLR
reset_n_i => addr_offset[6].ACLR
reset_n_i => addr_offset[7].ACLR
reset_n_i => fir_reg_o[0].ACLR
reset_n_i => fir_reg_o[1].ACLR
reset_n_i => fir_reg_o[2].ACLR
reset_n_i => fir_reg_o[3].ACLR
reset_n_i => fir_reg_o[4].ACLR
reset_n_i => fir_reg_o[5].ACLR
reset_n_i => fir_reg_o[6].ACLR
reset_n_i => fir_reg_o[7].ACLR
reset_n_i => fir_reg_o[8].ACLR
reset_n_i => fir_reg_o[9].ACLR
reset_n_i => fir_reg_o[10].ACLR
reset_n_i => fir_reg_o[11].ACLR
reset_n_i => fir_reg_o[12].ACLR
reset_n_i => fir_reg_o[13].ACLR
reset_n_i => fir_reg_o[14].ACLR
reset_n_i => fir_reg_o[15].ACLR
reset_n_i => adata_buf[0].ACLR
reset_n_i => adata_buf[1].ACLR
reset_n_i => adata_buf[2].ACLR
reset_n_i => adata_buf[3].ACLR
reset_n_i => adata_buf[4].ACLR
reset_n_i => adata_buf[5].ACLR
reset_n_i => adata_buf[6].ACLR
reset_n_i => adata_buf[7].ACLR
reset_n_i => adata_buf[8].ACLR
reset_n_i => adata_buf[9].ACLR
reset_n_i => adata_buf[10].ACLR
reset_n_i => adata_buf[11].ACLR
reset_n_i => adata_buf[12].ACLR
reset_n_i => adata_buf[13].ACLR
reset_n_i => adata_buf[14].ACLR
reset_n_i => adata_buf[15].ACLR
reset_n_i => tap_counter[0].ACLR
reset_n_i => tap_counter[1].ACLR
reset_n_i => tap_counter[2].ACLR
reset_n_i => tap_counter[3].ACLR
reset_n_i => tap_counter[4].ACLR
reset_n_i => tap_counter[5].ACLR
reset_n_i => tap_counter[6].ACLR
reset_n_i => tap_counter[7].ACLR
reset_n_i => fir_state~3.DATAIN
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_fir_state.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_tap_counter.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
strobe_i => next_adata_buf.OUTPUTSELECT
adata_i[0] => next_adata_buf.DATAB
adata_i[1] => next_adata_buf.DATAB
adata_i[2] => next_adata_buf.DATAB
adata_i[3] => next_adata_buf.DATAB
adata_i[4] => next_adata_buf.DATAB
adata_i[5] => next_adata_buf.DATAB
adata_i[6] => next_adata_buf.DATAB
adata_i[7] => next_adata_buf.DATAB
adata_i[8] => next_adata_buf.DATAB
adata_i[9] => next_adata_buf.DATAB
adata_i[10] => next_adata_buf.DATAB
adata_i[11] => next_adata_buf.DATAB
adata_i[12] => next_adata_buf.DATAB
adata_i[13] => next_adata_buf.DATAB
adata_i[14] => next_adata_buf.DATAB
adata_i[15] => next_adata_buf.DATAB
fdata_o[0] <= fir_reg_o[0].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[1] <= fir_reg_o[1].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[2] <= fir_reg_o[2].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[3] <= fir_reg_o[3].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[4] <= fir_reg_o[4].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[5] <= fir_reg_o[5].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[6] <= fir_reg_o[6].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[7] <= fir_reg_o[7].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[8] <= fir_reg_o[8].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[9] <= fir_reg_o[9].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[10] <= fir_reg_o[10].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[11] <= fir_reg_o[11].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[12] <= fir_reg_o[12].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[13] <= fir_reg_o[13].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[14] <= fir_reg_o[14].DB_MAX_OUTPUT_PORT_TYPE
fdata_o[15] <= fir_reg_o[15].DB_MAX_OUTPUT_PORT_TYPE


|synthi_top|path_control:path_control_1|fir_core:fir_core_2|single_port_ram:tap_line
clk => ram~40.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => ram.CLK0
we => ram~40.DATAIN
we => ram.WE
addr[0] => ram~7.DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => ram.WADDR
addr[1] => ram~6.DATAIN
addr[1] => addr_reg[1].DATAIN
addr[1] => ram.WADDR1
addr[2] => ram~5.DATAIN
addr[2] => addr_reg[2].DATAIN
addr[2] => ram.WADDR2
addr[3] => ram~4.DATAIN
addr[3] => addr_reg[3].DATAIN
addr[3] => ram.WADDR3
addr[4] => ram~3.DATAIN
addr[4] => addr_reg[4].DATAIN
addr[4] => ram.WADDR4
addr[5] => ram~2.DATAIN
addr[5] => addr_reg[5].DATAIN
addr[5] => ram.WADDR5
addr[6] => ram~1.DATAIN
addr[6] => addr_reg[6].DATAIN
addr[6] => ram.WADDR6
addr[7] => ram~0.DATAIN
addr[7] => addr_reg[7].DATAIN
addr[7] => ram.WADDR7
data_i[0] => ram~39.DATAIN
data_i[0] => ram.DATAIN
data_i[1] => ram~38.DATAIN
data_i[1] => ram.DATAIN1
data_i[2] => ram~37.DATAIN
data_i[2] => ram.DATAIN2
data_i[3] => ram~36.DATAIN
data_i[3] => ram.DATAIN3
data_i[4] => ram~35.DATAIN
data_i[4] => ram.DATAIN4
data_i[5] => ram~34.DATAIN
data_i[5] => ram.DATAIN5
data_i[6] => ram~33.DATAIN
data_i[6] => ram.DATAIN6
data_i[7] => ram~32.DATAIN
data_i[7] => ram.DATAIN7
data_i[8] => ram~31.DATAIN
data_i[8] => ram.DATAIN8
data_i[9] => ram~30.DATAIN
data_i[9] => ram.DATAIN9
data_i[10] => ram~29.DATAIN
data_i[10] => ram.DATAIN10
data_i[11] => ram~28.DATAIN
data_i[11] => ram.DATAIN11
data_i[12] => ram~27.DATAIN
data_i[12] => ram.DATAIN12
data_i[13] => ram~26.DATAIN
data_i[13] => ram.DATAIN13
data_i[14] => ram~25.DATAIN
data_i[14] => ram.DATAIN14
data_i[15] => ram~24.DATAIN
data_i[15] => ram.DATAIN15
data_i[16] => ram~23.DATAIN
data_i[16] => ram.DATAIN16
data_i[17] => ram~22.DATAIN
data_i[17] => ram.DATAIN17
data_i[18] => ram~21.DATAIN
data_i[18] => ram.DATAIN18
data_i[19] => ram~20.DATAIN
data_i[19] => ram.DATAIN19
data_i[20] => ram~19.DATAIN
data_i[20] => ram.DATAIN20
data_i[21] => ram~18.DATAIN
data_i[21] => ram.DATAIN21
data_i[22] => ram~17.DATAIN
data_i[22] => ram.DATAIN22
data_i[23] => ram~16.DATAIN
data_i[23] => ram.DATAIN23
data_i[24] => ram~15.DATAIN
data_i[24] => ram.DATAIN24
data_i[25] => ram~14.DATAIN
data_i[25] => ram.DATAIN25
data_i[26] => ram~13.DATAIN
data_i[26] => ram.DATAIN26
data_i[27] => ram~12.DATAIN
data_i[27] => ram.DATAIN27
data_i[28] => ram~11.DATAIN
data_i[28] => ram.DATAIN28
data_i[29] => ram~10.DATAIN
data_i[29] => ram.DATAIN29
data_i[30] => ram~9.DATAIN
data_i[30] => ram.DATAIN30
data_i[31] => ram~8.DATAIN
data_i[31] => ram.DATAIN31
data_o[0] <= ram.DATAOUT
data_o[1] <= ram.DATAOUT1
data_o[2] <= ram.DATAOUT2
data_o[3] <= ram.DATAOUT3
data_o[4] <= ram.DATAOUT4
data_o[5] <= ram.DATAOUT5
data_o[6] <= ram.DATAOUT6
data_o[7] <= ram.DATAOUT7
data_o[8] <= ram.DATAOUT8
data_o[9] <= ram.DATAOUT9
data_o[10] <= ram.DATAOUT10
data_o[11] <= ram.DATAOUT11
data_o[12] <= ram.DATAOUT12
data_o[13] <= ram.DATAOUT13
data_o[14] <= ram.DATAOUT14
data_o[15] <= ram.DATAOUT15
data_o[16] <= ram.DATAOUT16
data_o[17] <= ram.DATAOUT17
data_o[18] <= ram.DATAOUT18
data_o[19] <= ram.DATAOUT19
data_o[20] <= ram.DATAOUT20
data_o[21] <= ram.DATAOUT21
data_o[22] <= ram.DATAOUT22
data_o[23] <= ram.DATAOUT23
data_o[24] <= ram.DATAOUT24
data_o[25] <= ram.DATAOUT25
data_o[26] <= ram.DATAOUT26
data_o[27] <= ram.DATAOUT27
data_o[28] <= ram.DATAOUT28
data_o[29] <= ram.DATAOUT29
data_o[30] <= ram.DATAOUT30
data_o[31] <= ram.DATAOUT31


|synthi_top|tone_generator:tone_generator_1
clk_12m_i => DDS:DDS_1.clk_12m_i
reset_n_i => DDS:DDS_1.reset_n_i
tone_on_i => DDS:DDS_1.tone_on_i
load_i => DDS:DDS_1.load_i
note_vector_i[0] => Mux0.IN134
note_vector_i[0] => Mux1.IN134
note_vector_i[0] => Mux2.IN134
note_vector_i[0] => Mux3.IN134
note_vector_i[0] => Mux4.IN134
note_vector_i[0] => Mux5.IN134
note_vector_i[0] => Mux6.IN134
note_vector_i[0] => Mux7.IN134
note_vector_i[0] => Mux8.IN134
note_vector_i[0] => Mux9.IN134
note_vector_i[0] => Mux10.IN134
note_vector_i[0] => Mux11.IN134
note_vector_i[0] => Mux12.IN134
note_vector_i[0] => Mux13.IN134
note_vector_i[0] => Mux14.IN134
note_vector_i[0] => Mux15.IN134
note_vector_i[0] => Mux16.IN134
note_vector_i[1] => Mux0.IN133
note_vector_i[1] => Mux1.IN133
note_vector_i[1] => Mux2.IN133
note_vector_i[1] => Mux3.IN133
note_vector_i[1] => Mux4.IN133
note_vector_i[1] => Mux5.IN133
note_vector_i[1] => Mux6.IN133
note_vector_i[1] => Mux7.IN133
note_vector_i[1] => Mux8.IN133
note_vector_i[1] => Mux9.IN133
note_vector_i[1] => Mux10.IN133
note_vector_i[1] => Mux11.IN133
note_vector_i[1] => Mux12.IN133
note_vector_i[1] => Mux13.IN133
note_vector_i[1] => Mux14.IN133
note_vector_i[1] => Mux15.IN133
note_vector_i[1] => Mux16.IN133
note_vector_i[2] => Mux0.IN132
note_vector_i[2] => Mux1.IN132
note_vector_i[2] => Mux2.IN132
note_vector_i[2] => Mux3.IN132
note_vector_i[2] => Mux4.IN132
note_vector_i[2] => Mux5.IN132
note_vector_i[2] => Mux6.IN132
note_vector_i[2] => Mux7.IN132
note_vector_i[2] => Mux8.IN132
note_vector_i[2] => Mux9.IN132
note_vector_i[2] => Mux10.IN132
note_vector_i[2] => Mux11.IN132
note_vector_i[2] => Mux12.IN132
note_vector_i[2] => Mux13.IN132
note_vector_i[2] => Mux14.IN132
note_vector_i[2] => Mux15.IN132
note_vector_i[2] => Mux16.IN132
note_vector_i[3] => Mux0.IN131
note_vector_i[3] => Mux1.IN131
note_vector_i[3] => Mux2.IN131
note_vector_i[3] => Mux3.IN131
note_vector_i[3] => Mux4.IN131
note_vector_i[3] => Mux5.IN131
note_vector_i[3] => Mux6.IN131
note_vector_i[3] => Mux7.IN131
note_vector_i[3] => Mux8.IN131
note_vector_i[3] => Mux9.IN131
note_vector_i[3] => Mux10.IN131
note_vector_i[3] => Mux11.IN131
note_vector_i[3] => Mux12.IN131
note_vector_i[3] => Mux13.IN131
note_vector_i[3] => Mux14.IN131
note_vector_i[3] => Mux15.IN131
note_vector_i[3] => Mux16.IN131
note_vector_i[4] => Mux0.IN130
note_vector_i[4] => Mux1.IN130
note_vector_i[4] => Mux2.IN130
note_vector_i[4] => Mux3.IN130
note_vector_i[4] => Mux4.IN130
note_vector_i[4] => Mux5.IN130
note_vector_i[4] => Mux6.IN130
note_vector_i[4] => Mux7.IN130
note_vector_i[4] => Mux8.IN130
note_vector_i[4] => Mux9.IN130
note_vector_i[4] => Mux10.IN130
note_vector_i[4] => Mux11.IN130
note_vector_i[4] => Mux12.IN130
note_vector_i[4] => Mux13.IN130
note_vector_i[4] => Mux14.IN130
note_vector_i[4] => Mux15.IN130
note_vector_i[4] => Mux16.IN130
note_vector_i[5] => Mux0.IN129
note_vector_i[5] => Mux1.IN129
note_vector_i[5] => Mux2.IN129
note_vector_i[5] => Mux3.IN129
note_vector_i[5] => Mux4.IN129
note_vector_i[5] => Mux5.IN129
note_vector_i[5] => Mux6.IN129
note_vector_i[5] => Mux7.IN129
note_vector_i[5] => Mux8.IN129
note_vector_i[5] => Mux9.IN129
note_vector_i[5] => Mux10.IN129
note_vector_i[5] => Mux11.IN129
note_vector_i[5] => Mux12.IN129
note_vector_i[5] => Mux13.IN129
note_vector_i[5] => Mux14.IN129
note_vector_i[5] => Mux15.IN129
note_vector_i[5] => Mux16.IN129
note_vector_i[6] => Mux0.IN128
note_vector_i[6] => Mux1.IN128
note_vector_i[6] => Mux2.IN128
note_vector_i[6] => Mux3.IN128
note_vector_i[6] => Mux4.IN128
note_vector_i[6] => Mux5.IN128
note_vector_i[6] => Mux6.IN128
note_vector_i[6] => Mux7.IN128
note_vector_i[6] => Mux8.IN128
note_vector_i[6] => Mux9.IN128
note_vector_i[6] => Mux10.IN128
note_vector_i[6] => Mux11.IN128
note_vector_i[6] => Mux12.IN128
note_vector_i[6] => Mux13.IN128
note_vector_i[6] => Mux14.IN128
note_vector_i[6] => Mux15.IN128
note_vector_i[6] => Mux16.IN128
attenu_i[0] => DDS:DDS_1.attenu_i[0]
attenu_i[1] => DDS:DDS_1.attenu_i[1]
attenu_i[2] => DDS:DDS_1.attenu_i[2]
attenu_i[3] => DDS:DDS_1.attenu_i[3]
dds_o[0] <= DDS:DDS_1.dds_o[0]
dds_o[1] <= DDS:DDS_1.dds_o[1]
dds_o[2] <= DDS:DDS_1.dds_o[2]
dds_o[3] <= DDS:DDS_1.dds_o[3]
dds_o[4] <= DDS:DDS_1.dds_o[4]
dds_o[5] <= DDS:DDS_1.dds_o[5]
dds_o[6] <= DDS:DDS_1.dds_o[6]
dds_o[7] <= DDS:DDS_1.dds_o[7]
dds_o[8] <= DDS:DDS_1.dds_o[8]
dds_o[9] <= DDS:DDS_1.dds_o[9]
dds_o[10] <= DDS:DDS_1.dds_o[10]
dds_o[11] <= DDS:DDS_1.dds_o[11]
dds_o[12] <= DDS:DDS_1.dds_o[12]
dds_o[13] <= DDS:DDS_1.dds_o[13]
dds_o[14] <= DDS:DDS_1.dds_o[14]
dds_o[15] <= DDS:DDS_1.dds_o[15]


|synthi_top|tone_generator:tone_generator_1|DDS:DDS_1
clk_12m_i => count[0].CLK
clk_12m_i => count[1].CLK
clk_12m_i => count[2].CLK
clk_12m_i => count[3].CLK
clk_12m_i => count[4].CLK
clk_12m_i => count[5].CLK
clk_12m_i => count[6].CLK
clk_12m_i => count[7].CLK
clk_12m_i => count[8].CLK
clk_12m_i => count[9].CLK
clk_12m_i => count[10].CLK
clk_12m_i => count[11].CLK
clk_12m_i => count[12].CLK
clk_12m_i => count[13].CLK
clk_12m_i => count[14].CLK
clk_12m_i => count[15].CLK
clk_12m_i => count[16].CLK
clk_12m_i => count[17].CLK
clk_12m_i => count[18].CLK
load_i => count[0].ENA
load_i => count[18].ENA
load_i => count[17].ENA
load_i => count[16].ENA
load_i => count[15].ENA
load_i => count[14].ENA
load_i => count[13].ENA
load_i => count[12].ENA
load_i => count[11].ENA
load_i => count[10].ENA
load_i => count[9].ENA
load_i => count[8].ENA
load_i => count[7].ENA
load_i => count[6].ENA
load_i => count[5].ENA
load_i => count[4].ENA
load_i => count[3].ENA
load_i => count[2].ENA
load_i => count[1].ENA
reset_n_i => count[0].ACLR
reset_n_i => count[1].ACLR
reset_n_i => count[2].ACLR
reset_n_i => count[3].ACLR
reset_n_i => count[4].ACLR
reset_n_i => count[5].ACLR
reset_n_i => count[6].ACLR
reset_n_i => count[7].ACLR
reset_n_i => count[8].ACLR
reset_n_i => count[9].ACLR
reset_n_i => count[10].ACLR
reset_n_i => count[11].ACLR
reset_n_i => count[12].ACLR
reset_n_i => count[13].ACLR
reset_n_i => count[14].ACLR
reset_n_i => count[15].ACLR
reset_n_i => count[16].ACLR
reset_n_i => count[17].ACLR
reset_n_i => count[18].ACLR
phi_incr_i[0] => Add0.IN19
phi_incr_i[1] => Add0.IN18
phi_incr_i[2] => Add0.IN17
phi_incr_i[3] => Add0.IN16
phi_incr_i[4] => Add0.IN15
phi_incr_i[5] => Add0.IN14
phi_incr_i[6] => Add0.IN13
phi_incr_i[7] => Add0.IN12
phi_incr_i[8] => Add0.IN11
phi_incr_i[9] => Add0.IN10
phi_incr_i[10] => Add0.IN9
phi_incr_i[11] => Add0.IN8
phi_incr_i[12] => Add0.IN7
phi_incr_i[13] => Add0.IN6
phi_incr_i[14] => Add0.IN5
phi_incr_i[15] => Add0.IN4
phi_incr_i[16] => Add0.IN3
phi_incr_i[17] => Add0.IN2
phi_incr_i[18] => Add0.IN1
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
tone_on_i => dds_o.OUTPUTSELECT
attenu_i[0] => Mux0.IN10
attenu_i[0] => Mux1.IN10
attenu_i[0] => Mux2.IN10
attenu_i[0] => Mux3.IN10
attenu_i[0] => Mux4.IN10
attenu_i[0] => Mux5.IN10
attenu_i[0] => Mux6.IN10
attenu_i[0] => Mux7.IN10
attenu_i[0] => Mux8.IN10
attenu_i[0] => Mux9.IN10
attenu_i[0] => Mux10.IN10
attenu_i[0] => Mux11.IN10
attenu_i[1] => Mux0.IN9
attenu_i[1] => Mux1.IN9
attenu_i[1] => Mux2.IN9
attenu_i[1] => Mux3.IN9
attenu_i[1] => Mux4.IN9
attenu_i[1] => Mux5.IN9
attenu_i[1] => Mux6.IN9
attenu_i[1] => Mux7.IN9
attenu_i[1] => Mux8.IN9
attenu_i[1] => Mux9.IN9
attenu_i[1] => Mux10.IN9
attenu_i[1] => Mux11.IN9
attenu_i[2] => Mux0.IN8
attenu_i[2] => Mux1.IN8
attenu_i[2] => Mux2.IN8
attenu_i[2] => Mux3.IN8
attenu_i[2] => Mux4.IN8
attenu_i[2] => Mux5.IN8
attenu_i[2] => Mux6.IN8
attenu_i[2] => Mux7.IN8
attenu_i[2] => Mux8.IN8
attenu_i[2] => Mux9.IN8
attenu_i[2] => Mux10.IN8
attenu_i[2] => Mux11.IN8
attenu_i[3] => ~NO_FANOUT~
dds_o[0] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[14] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[15] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE


