/*******************************************************************************************/
/*  Module       :   RCC                                                                   */
/*  File Name    :   MRCC_Program.c                                                        */
/*  Description  :   Source File of the RCC Driver                                         */
/*  Author       :   Ahmed Ibrahim                                                         */
/*  Date         :   09/09/2023                                                            */
/*******************************************************************************************/



/*******************************************************************************************/
/*********************************** Included  Files ***************************************/
/*******************************************************************************************/
/* Standard Types File */
#include "../include\STD_Types.h"
/* Bit Math File */
#include "../include\BIT_MATH.h"

/* RCC Specified Header Files */
#include "../include\MRCC_Interface.h"
#include "../include\MRCC_Config.h"
#include "../include\MRCC_Private.h"


/********************************************************************************************/
/************************************** APIs Definition *************************************/
/********************************************************************************************/


void MRCC_Init(void)
{
#if (SYS_CLK == RCC_HSE)
	/* Set the HSE ON Bit in the control register */
	SET_BIT(RCC->RCC_CR,CR_HSEON);
	/* Wait till HSE Ready bit flag equal 1 which means HSE is Ready */
	while(!(GET_BIT(RCC->RCC_CR,CR_HSERDY)));
	/* Switch to HSE Clock */
	RCC->RCC_CFGR = ( RCC->RCC_CFGR & CLOCK_SWITCH_MASK ) | (SWITCH_HSE);
#elif (SYS_CLK == RCC_HSI)
	SET_BIT(RCC->RCC_CR,CR_HSION);
#elif (SYS_CLK == RCC_PLL)
	SET_BIT(RCC->RCC_CR,CR_PLLON);

#endif
}


/* Function Responsible for : enable the clock for the peripheral */
void MRCC_Enable_Peripheral(u32 Copy_32Address_Bus,u32 Copy_32peripheral)
{
	/* Switch case for the address bus type    */
	/* We have 4 Buses Type which are :        */
	/*    - APB1                               */
	/*    - APB2                               */
	/*    - AHB1                               */
	/*    - AHB2                               */
	switch(Copy_32Address_Bus)
	{
	/* In case of APB1 Bus, we access the APB1 Enable Register */
	case RCC_APB1:
		/* Set the peripheral bit to enable the clock for the module */
		SET_BIT(RCC->RCC_APB1ENR,Copy_32peripheral);
		break;
		/* In case of APB2 Bus, we access the APB1 Enable Register */
	case RCC_APB2:
		/* Set the peripheral bit to enable the clock for the module */
		SET_BIT(RCC->RCC_APB2ENR,Copy_32peripheral);
		break;
		/* In case of AHB1 Bus, we access the APB1 Enable Register */
	case RCC_AHB1:
		/* Set the peripheral bit to enable the clock for the module */
		SET_BIT(RCC->RCC_AHB1ENR,Copy_32peripheral);
		break;
		/* In case of AHB2 Bus, we access the APB1 Enable Register */
	case RCC_AHB2:
		/* Set the peripheral bit to enable the clock for the module */
		SET_BIT(RCC->RCC_AHB2ENR,Copy_32peripheral);
		break;
	default:
	}
}



/* Function Responsible for : disable the clock for the peripheral */
void MRCC_Disable_Peripheral(u32 Copy_32Address_Bus,u32 Copy_32peripheral)
{
	/* Switch case for the address bus type    */
	/* We have 4 Buses Type which are :        */
	/*    - APB1                               */
	/*    - APB2                               */
	/*    - AHB1                               */
	/*    - AHB2                               */
	switch(Copy_32Address_Bus)
	{
	/* In case of APB1 Bus, we access the APB1 Enable Register */
	case RCC_APB1:
		/* Set the peripheral bit to enable the clock for the module */
		CLEAR_BIT(RCC->RCC_APB1ENR,Copy_32peripheral);
		break;
		/* In case of APB2 Bus, we access the APB1 Enable Register */
	case RCC_APB2:
		/* Set the peripheral bit to enable the clock for the module */
		CLEAR_BIT(RCC->RCC_APB2ENR,Copy_32peripheral);
		break;
		/* In case of AHB1 Bus, we access the APB1 Enable Register */
	case RCC_AHB1:
		/* Set the peripheral bit to enable the clock for the module */
		CLEAR_BIT(RCC->RCC_AHB1ENR,Copy_32peripheral);
		break;
		/* In case of AHB2 Bus, we access the APB1 Enable Register */
	case RCC_AHB2:
		/* Set the peripheral bit to enable the clock for the module */
		CLEAR_BIT(RCC->RCC_AHB2ENR,Copy_32peripheral);
		break;
	default:
	}
}

