// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _scurve_adder36_HH_
#define _scurve_adder36_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "scurve_adder36_subkb.h"
#include "scurve_adder36_CTRL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CTRL_BUS_DATA_WIDTH = 32>
struct scurve_adder36 : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<128> > in_stream0_TDATA;
    sc_in< sc_logic > in_stream0_TVALID;
    sc_out< sc_logic > in_stream0_TREADY;
    sc_in< sc_lv<16> > in_stream0_TKEEP;
    sc_in< sc_lv<16> > in_stream0_TSTRB;
    sc_in< sc_lv<6> > in_stream0_TUSER;
    sc_in< sc_lv<1> > in_stream0_TLAST;
    sc_in< sc_lv<5> > in_stream0_TID;
    sc_in< sc_lv<6> > in_stream0_TDEST;
    sc_out< sc_lv<512> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<64> > out_stream_TKEEP;
    sc_out< sc_lv<64> > out_stream_TSTRB;
    sc_out< sc_lv<6> > out_stream_TUSER;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_out< sc_lv<5> > out_stream_TID;
    sc_out< sc_lv<6> > out_stream_TDEST;
    sc_in< sc_logic > s_axi_CTRL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH/8> > s_axi_CTRL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    scurve_adder36(sc_module_name name);
    SC_HAS_PROCESS(scurve_adder36);

    ~scurve_adder36();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    scurve_adder36_CTRL_BUS_s_axi<C_S_AXI_CTRL_BUS_ADDR_WIDTH,C_S_AXI_CTRL_BUS_DATA_WIDTH>* scurve_adder36_CTRL_BUS_s_axi_U;
    scurve_adder36_subkb* sum_pix_ch0_0_U;
    scurve_adder36_subkb* sum_pix_ch0_1_U;
    scurve_adder36_subkb* sum_pix_ch0_2_U;
    scurve_adder36_subkb* sum_pix_ch0_3_U;
    scurve_adder36_subkb* sum_pix_ch0_4_U;
    scurve_adder36_subkb* sum_pix_ch0_5_U;
    scurve_adder36_subkb* sum_pix_ch0_6_U;
    scurve_adder36_subkb* sum_pix_ch0_7_U;
    scurve_adder36_subkb* sum_pix_ch0_8_U;
    scurve_adder36_subkb* sum_pix_ch0_9_U;
    scurve_adder36_subkb* sum_pix_ch0_10_U;
    scurve_adder36_subkb* sum_pix_ch0_11_U;
    scurve_adder36_subkb* sum_pix_ch0_12_U;
    scurve_adder36_subkb* sum_pix_ch0_13_U;
    scurve_adder36_subkb* sum_pix_ch0_14_U;
    scurve_adder36_subkb* sum_pix_ch0_15_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<128> > in_stream0_V_data_V_0_data_out;
    sc_signal< sc_logic > in_stream0_V_data_V_0_vld_in;
    sc_signal< sc_logic > in_stream0_V_data_V_0_vld_out;
    sc_signal< sc_logic > in_stream0_V_data_V_0_ack_in;
    sc_signal< sc_logic > in_stream0_V_data_V_0_ack_out;
    sc_signal< sc_lv<128> > in_stream0_V_data_V_0_payload_A;
    sc_signal< sc_lv<128> > in_stream0_V_data_V_0_payload_B;
    sc_signal< sc_logic > in_stream0_V_data_V_0_sel_rd;
    sc_signal< sc_logic > in_stream0_V_data_V_0_sel_wr;
    sc_signal< sc_logic > in_stream0_V_data_V_0_sel;
    sc_signal< sc_logic > in_stream0_V_data_V_0_load_A;
    sc_signal< sc_logic > in_stream0_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > in_stream0_V_data_V_0_state;
    sc_signal< sc_logic > in_stream0_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > in_stream0_V_dest_V_0_vld_in;
    sc_signal< sc_logic > in_stream0_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > in_stream0_V_dest_V_0_state;
    sc_signal< sc_lv<512> > out_stream_V_data_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_data_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_data_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_data_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_data_V_1_ack_out;
    sc_signal< sc_lv<512> > out_stream_V_data_V_1_payload_A;
    sc_signal< sc_lv<512> > out_stream_V_data_V_1_payload_B;
    sc_signal< sc_logic > out_stream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_V_data_V_1_sel;
    sc_signal< sc_logic > out_stream_V_data_V_1_load_A;
    sc_signal< sc_logic > out_stream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_V_data_V_1_state;
    sc_signal< sc_logic > out_stream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > out_stream_V_keep_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_keep_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_keep_V_1_state;
    sc_signal< sc_lv<64> > out_stream_V_strb_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_strb_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_strb_V_1_state;
    sc_signal< sc_lv<6> > out_stream_V_user_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_user_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_user_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_user_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_user_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_user_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_user_V_1_state;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_last_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_last_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_stream_V_last_V_1_payload_B;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_V_last_V_1_sel;
    sc_signal< sc_logic > out_stream_V_last_V_1_load_A;
    sc_signal< sc_logic > out_stream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_V_last_V_1_state;
    sc_signal< sc_logic > out_stream_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > out_stream_V_id_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_id_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_id_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_id_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_id_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_id_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_id_V_1_state;
    sc_signal< sc_lv<6> > out_stream_V_dest_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_dest_V_1_ack_out;
    sc_signal< sc_logic > out_stream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_V_dest_V_1_state;
    sc_signal< sc_lv<16> > N_ADDS;
    sc_signal< sc_lv<32> > TEST_MODE;
    sc_signal< sc_logic > in_stream0_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1625;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_1905;
    sc_signal< sc_lv<1> > exitcond4_reg_1905_pp2_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<1> > exitcond4_reg_1905_pp2_iter2_reg;
    sc_signal< sc_lv<24> > indvar_flatten_reg_807;
    sc_signal< sc_lv<8> > i_1_reg_818;
    sc_signal< sc_lv<8> > i_2_reg_829;
    sc_signal< sc_lv<32> > sum_pix_ch0_0_q0;
    sc_signal< sc_lv<32> > reg_840;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state4_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1625_pp1_iter1_reg;
    sc_signal< sc_lv<32> > sum_pix_ch0_0_q1;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state12_io;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > tmp_2_reg_1900;
    sc_signal< sc_lv<32> > sum_pix_ch0_1_q0;
    sc_signal< sc_lv<32> > reg_845;
    sc_signal< sc_lv<32> > sum_pix_ch0_1_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_2_q0;
    sc_signal< sc_lv<32> > reg_850;
    sc_signal< sc_lv<32> > sum_pix_ch0_2_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_3_q0;
    sc_signal< sc_lv<32> > reg_855;
    sc_signal< sc_lv<32> > sum_pix_ch0_3_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_4_q0;
    sc_signal< sc_lv<32> > reg_860;
    sc_signal< sc_lv<32> > sum_pix_ch0_4_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_5_q0;
    sc_signal< sc_lv<32> > reg_865;
    sc_signal< sc_lv<32> > sum_pix_ch0_5_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_6_q0;
    sc_signal< sc_lv<32> > reg_870;
    sc_signal< sc_lv<32> > sum_pix_ch0_6_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_7_q0;
    sc_signal< sc_lv<32> > reg_875;
    sc_signal< sc_lv<32> > sum_pix_ch0_7_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_8_q0;
    sc_signal< sc_lv<32> > reg_880;
    sc_signal< sc_lv<32> > sum_pix_ch0_8_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_9_q0;
    sc_signal< sc_lv<32> > reg_885;
    sc_signal< sc_lv<32> > sum_pix_ch0_9_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_10_q0;
    sc_signal< sc_lv<32> > reg_890;
    sc_signal< sc_lv<32> > sum_pix_ch0_10_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_11_q0;
    sc_signal< sc_lv<32> > reg_895;
    sc_signal< sc_lv<32> > sum_pix_ch0_11_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_12_q0;
    sc_signal< sc_lv<32> > reg_900;
    sc_signal< sc_lv<32> > sum_pix_ch0_12_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_13_q0;
    sc_signal< sc_lv<32> > reg_905;
    sc_signal< sc_lv<32> > sum_pix_ch0_13_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_14_q0;
    sc_signal< sc_lv<32> > reg_910;
    sc_signal< sc_lv<32> > sum_pix_ch0_14_q1;
    sc_signal< sc_lv<32> > sum_pix_ch0_15_q0;
    sc_signal< sc_lv<32> > reg_915;
    sc_signal< sc_lv<32> > sum_pix_ch0_15_q1;
    sc_signal< sc_lv<32> > TEST_MODE_read_reg_1601;
    sc_signal< sc_lv<16> > N_ADDS_read_reg_1606;
    sc_signal< sc_lv<8> > i_3_fu_926_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<24> > bound_fu_974_p2;
    sc_signal< sc_lv<24> > bound_reg_1620;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_980_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1625_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1625_pp1_iter3_reg;
    sc_signal< sc_lv<24> > indvar_flatten_next_fu_985_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<8> > i_1_mid2_fu_997_p3;
    sc_signal< sc_lv<8> > i_1_mid2_reg_1634;
    sc_signal< sc_lv<8> > i_4_fu_1005_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_1034_p1;
    sc_signal< sc_lv<8> > tmp_12_reg_1644;
    sc_signal< sc_lv<8> > tmp_12_reg_1644_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_0_addr_1_reg_1649;
    sc_signal< sc_lv<8> > sum_pix_ch0_0_addr_1_reg_1649_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_0_addr_1_reg_1649_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_1_reg_1655;
    sc_signal< sc_lv<8> > phitmp_1_reg_1655_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_1_addr_1_reg_1660;
    sc_signal< sc_lv<8> > sum_pix_ch0_1_addr_1_reg_1660_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_1_addr_1_reg_1660_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_2_reg_1666;
    sc_signal< sc_lv<8> > phitmp_2_reg_1666_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_2_addr_1_reg_1671;
    sc_signal< sc_lv<8> > sum_pix_ch0_2_addr_1_reg_1671_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_2_addr_1_reg_1671_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_3_reg_1677;
    sc_signal< sc_lv<8> > phitmp_3_reg_1677_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_3_addr_1_reg_1682;
    sc_signal< sc_lv<8> > sum_pix_ch0_3_addr_1_reg_1682_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_3_addr_1_reg_1682_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_4_reg_1688;
    sc_signal< sc_lv<8> > phitmp_4_reg_1688_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_4_addr_1_reg_1693;
    sc_signal< sc_lv<8> > sum_pix_ch0_4_addr_1_reg_1693_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_4_addr_1_reg_1693_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_5_reg_1699;
    sc_signal< sc_lv<8> > phitmp_5_reg_1699_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_5_addr_1_reg_1704;
    sc_signal< sc_lv<8> > sum_pix_ch0_5_addr_1_reg_1704_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_5_addr_1_reg_1704_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_6_reg_1710;
    sc_signal< sc_lv<8> > phitmp_6_reg_1710_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_6_addr_1_reg_1715;
    sc_signal< sc_lv<8> > sum_pix_ch0_6_addr_1_reg_1715_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_6_addr_1_reg_1715_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_7_reg_1721;
    sc_signal< sc_lv<8> > phitmp_7_reg_1721_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_7_addr_1_reg_1726;
    sc_signal< sc_lv<8> > sum_pix_ch0_7_addr_1_reg_1726_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_7_addr_1_reg_1726_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_8_reg_1732;
    sc_signal< sc_lv<8> > phitmp_8_reg_1732_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_8_addr_1_reg_1737;
    sc_signal< sc_lv<8> > sum_pix_ch0_8_addr_1_reg_1737_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_8_addr_1_reg_1737_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_9_reg_1743;
    sc_signal< sc_lv<8> > phitmp_9_reg_1743_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_9_addr_1_reg_1748;
    sc_signal< sc_lv<8> > sum_pix_ch0_9_addr_1_reg_1748_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_9_addr_1_reg_1748_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_s_reg_1754;
    sc_signal< sc_lv<8> > phitmp_s_reg_1754_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_10_addr_1_reg_1759;
    sc_signal< sc_lv<8> > sum_pix_ch0_10_addr_1_reg_1759_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_10_addr_1_reg_1759_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_10_reg_1765;
    sc_signal< sc_lv<8> > phitmp_10_reg_1765_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_11_addr_1_reg_1770;
    sc_signal< sc_lv<8> > sum_pix_ch0_11_addr_1_reg_1770_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_11_addr_1_reg_1770_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_11_reg_1776;
    sc_signal< sc_lv<8> > phitmp_11_reg_1776_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_12_addr_1_reg_1781;
    sc_signal< sc_lv<8> > sum_pix_ch0_12_addr_1_reg_1781_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_12_addr_1_reg_1781_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_12_reg_1787;
    sc_signal< sc_lv<8> > phitmp_12_reg_1787_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_13_addr_1_reg_1792;
    sc_signal< sc_lv<8> > sum_pix_ch0_13_addr_1_reg_1792_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_13_addr_1_reg_1792_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_13_reg_1798;
    sc_signal< sc_lv<8> > phitmp_13_reg_1798_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_14_addr_1_reg_1803;
    sc_signal< sc_lv<8> > sum_pix_ch0_14_addr_1_reg_1803_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_14_addr_1_reg_1803_pp1_iter3_reg;
    sc_signal< sc_lv<8> > phitmp_14_reg_1809;
    sc_signal< sc_lv<8> > phitmp_14_reg_1809_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_15_addr_1_reg_1814;
    sc_signal< sc_lv<8> > sum_pix_ch0_15_addr_1_reg_1814_pp1_iter2_reg;
    sc_signal< sc_lv<8> > sum_pix_ch0_15_addr_1_reg_1814_pp1_iter3_reg;
    sc_signal< sc_lv<32> > tmp_9_fu_1191_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_1820;
    sc_signal< sc_lv<32> > tmp_29_1_fu_1200_p2;
    sc_signal< sc_lv<32> > tmp_29_1_reg_1825;
    sc_signal< sc_lv<32> > tmp_29_2_fu_1209_p2;
    sc_signal< sc_lv<32> > tmp_29_2_reg_1830;
    sc_signal< sc_lv<32> > tmp_29_3_fu_1218_p2;
    sc_signal< sc_lv<32> > tmp_29_3_reg_1835;
    sc_signal< sc_lv<32> > tmp_29_4_fu_1227_p2;
    sc_signal< sc_lv<32> > tmp_29_4_reg_1840;
    sc_signal< sc_lv<32> > tmp_29_5_fu_1236_p2;
    sc_signal< sc_lv<32> > tmp_29_5_reg_1845;
    sc_signal< sc_lv<32> > tmp_29_6_fu_1245_p2;
    sc_signal< sc_lv<32> > tmp_29_6_reg_1850;
    sc_signal< sc_lv<32> > tmp_29_7_fu_1254_p2;
    sc_signal< sc_lv<32> > tmp_29_7_reg_1855;
    sc_signal< sc_lv<32> > tmp_29_8_fu_1263_p2;
    sc_signal< sc_lv<32> > tmp_29_8_reg_1860;
    sc_signal< sc_lv<32> > tmp_29_9_fu_1272_p2;
    sc_signal< sc_lv<32> > tmp_29_9_reg_1865;
    sc_signal< sc_lv<32> > tmp_29_s_fu_1281_p2;
    sc_signal< sc_lv<32> > tmp_29_s_reg_1870;
    sc_signal< sc_lv<32> > tmp_29_10_fu_1290_p2;
    sc_signal< sc_lv<32> > tmp_29_10_reg_1875;
    sc_signal< sc_lv<32> > tmp_29_11_fu_1299_p2;
    sc_signal< sc_lv<32> > tmp_29_11_reg_1880;
    sc_signal< sc_lv<32> > tmp_29_12_fu_1308_p2;
    sc_signal< sc_lv<32> > tmp_29_12_reg_1885;
    sc_signal< sc_lv<32> > tmp_29_13_fu_1317_p2;
    sc_signal< sc_lv<32> > tmp_29_13_reg_1890;
    sc_signal< sc_lv<32> > tmp_29_14_fu_1326_p2;
    sc_signal< sc_lv<32> > tmp_29_14_reg_1895;
    sc_signal< sc_lv<1> > tmp_2_fu_1332_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > exitcond4_fu_1337_p2;
    sc_signal< sc_lv<8> > i_5_fu_1343_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > tmp_last_V_fu_1349_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_1914;
    sc_signal< sc_lv<1> > tmp_last_V_reg_1914_pp2_iter1_reg;
    sc_signal< sc_lv<12> > tmp_3_fu_1375_p3;
    sc_signal< sc_lv<12> > tmp_3_reg_1999;
    sc_signal< sc_lv<12> > tmp_3_reg_1999_pp2_iter1_reg;
    sc_signal< sc_lv<512> > tmp_data_V_1_fu_1593_p3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state10;
    sc_signal< sc_lv<8> > sum_pix_ch0_0_address0;
    sc_signal< sc_logic > sum_pix_ch0_0_ce0;
    sc_signal< sc_logic > sum_pix_ch0_0_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_0_address1;
    sc_signal< sc_logic > sum_pix_ch0_0_ce1;
    sc_signal< sc_logic > sum_pix_ch0_0_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_1_address0;
    sc_signal< sc_logic > sum_pix_ch0_1_ce0;
    sc_signal< sc_logic > sum_pix_ch0_1_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_1_address1;
    sc_signal< sc_logic > sum_pix_ch0_1_ce1;
    sc_signal< sc_logic > sum_pix_ch0_1_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_2_address0;
    sc_signal< sc_logic > sum_pix_ch0_2_ce0;
    sc_signal< sc_logic > sum_pix_ch0_2_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_2_address1;
    sc_signal< sc_logic > sum_pix_ch0_2_ce1;
    sc_signal< sc_logic > sum_pix_ch0_2_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_3_address0;
    sc_signal< sc_logic > sum_pix_ch0_3_ce0;
    sc_signal< sc_logic > sum_pix_ch0_3_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_3_address1;
    sc_signal< sc_logic > sum_pix_ch0_3_ce1;
    sc_signal< sc_logic > sum_pix_ch0_3_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_4_address0;
    sc_signal< sc_logic > sum_pix_ch0_4_ce0;
    sc_signal< sc_logic > sum_pix_ch0_4_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_4_address1;
    sc_signal< sc_logic > sum_pix_ch0_4_ce1;
    sc_signal< sc_logic > sum_pix_ch0_4_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_5_address0;
    sc_signal< sc_logic > sum_pix_ch0_5_ce0;
    sc_signal< sc_logic > sum_pix_ch0_5_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_5_address1;
    sc_signal< sc_logic > sum_pix_ch0_5_ce1;
    sc_signal< sc_logic > sum_pix_ch0_5_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_6_address0;
    sc_signal< sc_logic > sum_pix_ch0_6_ce0;
    sc_signal< sc_logic > sum_pix_ch0_6_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_6_address1;
    sc_signal< sc_logic > sum_pix_ch0_6_ce1;
    sc_signal< sc_logic > sum_pix_ch0_6_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_7_address0;
    sc_signal< sc_logic > sum_pix_ch0_7_ce0;
    sc_signal< sc_logic > sum_pix_ch0_7_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_7_address1;
    sc_signal< sc_logic > sum_pix_ch0_7_ce1;
    sc_signal< sc_logic > sum_pix_ch0_7_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_8_address0;
    sc_signal< sc_logic > sum_pix_ch0_8_ce0;
    sc_signal< sc_logic > sum_pix_ch0_8_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_8_address1;
    sc_signal< sc_logic > sum_pix_ch0_8_ce1;
    sc_signal< sc_logic > sum_pix_ch0_8_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_9_address0;
    sc_signal< sc_logic > sum_pix_ch0_9_ce0;
    sc_signal< sc_logic > sum_pix_ch0_9_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_9_address1;
    sc_signal< sc_logic > sum_pix_ch0_9_ce1;
    sc_signal< sc_logic > sum_pix_ch0_9_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_10_address0;
    sc_signal< sc_logic > sum_pix_ch0_10_ce0;
    sc_signal< sc_logic > sum_pix_ch0_10_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_10_address1;
    sc_signal< sc_logic > sum_pix_ch0_10_ce1;
    sc_signal< sc_logic > sum_pix_ch0_10_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_11_address0;
    sc_signal< sc_logic > sum_pix_ch0_11_ce0;
    sc_signal< sc_logic > sum_pix_ch0_11_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_11_address1;
    sc_signal< sc_logic > sum_pix_ch0_11_ce1;
    sc_signal< sc_logic > sum_pix_ch0_11_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_12_address0;
    sc_signal< sc_logic > sum_pix_ch0_12_ce0;
    sc_signal< sc_logic > sum_pix_ch0_12_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_12_address1;
    sc_signal< sc_logic > sum_pix_ch0_12_ce1;
    sc_signal< sc_logic > sum_pix_ch0_12_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_13_address0;
    sc_signal< sc_logic > sum_pix_ch0_13_ce0;
    sc_signal< sc_logic > sum_pix_ch0_13_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_13_address1;
    sc_signal< sc_logic > sum_pix_ch0_13_ce1;
    sc_signal< sc_logic > sum_pix_ch0_13_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_14_address0;
    sc_signal< sc_logic > sum_pix_ch0_14_ce0;
    sc_signal< sc_logic > sum_pix_ch0_14_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_14_address1;
    sc_signal< sc_logic > sum_pix_ch0_14_ce1;
    sc_signal< sc_logic > sum_pix_ch0_14_we1;
    sc_signal< sc_lv<8> > sum_pix_ch0_15_address0;
    sc_signal< sc_logic > sum_pix_ch0_15_ce0;
    sc_signal< sc_logic > sum_pix_ch0_15_we0;
    sc_signal< sc_lv<8> > sum_pix_ch0_15_address1;
    sc_signal< sc_logic > sum_pix_ch0_15_ce1;
    sc_signal< sc_logic > sum_pix_ch0_15_we1;
    sc_signal< sc_lv<8> > i_reg_796;
    sc_signal< sc_lv<1> > exitcond1_fu_920_p2;
    sc_signal< sc_lv<64> > tmp_1_fu_932_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1011_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_1355_p1;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< sc_lv<23> > tmp_10_fu_952_p3;
    sc_signal< sc_lv<20> > tmp_11_fu_963_p3;
    sc_signal< sc_lv<24> > p_shl_fu_959_p1;
    sc_signal< sc_lv<24> > p_shl2_fu_970_p1;
    sc_signal< sc_lv<1> > exitcond_fu_991_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_1188_p1;
    sc_signal< sc_lv<32> > tmp_28_1_fu_1197_p1;
    sc_signal< sc_lv<32> > tmp_28_2_fu_1206_p1;
    sc_signal< sc_lv<32> > tmp_28_3_fu_1215_p1;
    sc_signal< sc_lv<32> > tmp_28_4_fu_1224_p1;
    sc_signal< sc_lv<32> > tmp_28_5_fu_1233_p1;
    sc_signal< sc_lv<32> > tmp_28_6_fu_1242_p1;
    sc_signal< sc_lv<32> > tmp_28_7_fu_1251_p1;
    sc_signal< sc_lv<32> > tmp_28_8_fu_1260_p1;
    sc_signal< sc_lv<32> > tmp_28_9_fu_1269_p1;
    sc_signal< sc_lv<32> > tmp_28_s_fu_1278_p1;
    sc_signal< sc_lv<32> > tmp_28_10_fu_1287_p1;
    sc_signal< sc_lv<32> > tmp_28_11_fu_1296_p1;
    sc_signal< sc_lv<32> > tmp_28_12_fu_1305_p1;
    sc_signal< sc_lv<32> > tmp_28_13_fu_1314_p1;
    sc_signal< sc_lv<32> > tmp_28_14_fu_1323_p1;
    sc_signal< sc_lv<12> > val_assign_1_s_fu_1422_p2;
    sc_signal< sc_lv<12> > val_assign_1_1_fu_1431_p2;
    sc_signal< sc_lv<12> > val_assign_1_2_fu_1440_p2;
    sc_signal< sc_lv<12> > val_assign_1_3_fu_1449_p2;
    sc_signal< sc_lv<12> > val_assign_1_4_fu_1458_p2;
    sc_signal< sc_lv<12> > val_assign_1_5_fu_1467_p2;
    sc_signal< sc_lv<12> > val_assign_1_6_fu_1476_p2;
    sc_signal< sc_lv<12> > val_assign_1_7_fu_1485_p2;
    sc_signal< sc_lv<12> > val_assign_1_8_fu_1494_p2;
    sc_signal< sc_lv<12> > val_assign_1_9_fu_1503_p2;
    sc_signal< sc_lv<12> > val_assign_1_10_fu_1512_p2;
    sc_signal< sc_lv<12> > val_assign_1_11_fu_1521_p2;
    sc_signal< sc_lv<12> > val_assign_1_12_fu_1530_p2;
    sc_signal< sc_lv<12> > val_assign_1_13_fu_1539_p2;
    sc_signal< sc_lv<12> > val_assign_1_14_fu_1548_p2;
    sc_signal< sc_lv<32> > val_assign_1_13_cast_fu_1544_p1;
    sc_signal< sc_lv<32> > val_assign_1_12_cast_fu_1535_p1;
    sc_signal< sc_lv<32> > val_assign_1_11_cast_fu_1526_p1;
    sc_signal< sc_lv<32> > val_assign_1_10_cast_fu_1517_p1;
    sc_signal< sc_lv<32> > val_assign_1_9_cast_fu_1508_p1;
    sc_signal< sc_lv<32> > val_assign_1_8_cast_fu_1499_p1;
    sc_signal< sc_lv<32> > val_assign_1_7_cast_fu_1490_p1;
    sc_signal< sc_lv<32> > val_assign_1_6_cast_fu_1481_p1;
    sc_signal< sc_lv<32> > val_assign_1_5_cast_fu_1472_p1;
    sc_signal< sc_lv<32> > val_assign_1_4_cast_fu_1463_p1;
    sc_signal< sc_lv<32> > val_assign_1_3_cast_fu_1454_p1;
    sc_signal< sc_lv<32> > val_assign_1_2_cast_fu_1445_p1;
    sc_signal< sc_lv<32> > val_assign_1_1_cast_fu_1436_p1;
    sc_signal< sc_lv<32> > val_assign_1_cast_fu_1427_p1;
    sc_signal< sc_lv<32> > tmp_3_cast_fu_1419_p1;
    sc_signal< sc_lv<492> > tmp_fu_1553_p17;
    sc_signal< sc_lv<512> > sum_pix_tot_data_V_s_fu_1383_p17;
    sc_signal< sc_lv<512> > sum_pix_tot_data_V_1_fu_1589_p1;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< bool > ap_block_state14;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_pp1_stage0;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const sc_lv<7> ap_ST_fsm_pp2_stage0;
    static const sc_lv<7> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<8> ap_const_lv8_8F;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<12> ap_const_lv12_3;
    static const sc_lv<12> ap_const_lv12_4;
    static const sc_lv<12> ap_const_lv12_5;
    static const sc_lv<12> ap_const_lv12_6;
    static const sc_lv<12> ap_const_lv12_7;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<12> ap_const_lv12_A;
    static const sc_lv<12> ap_const_lv12_B;
    static const sc_lv<12> ap_const_lv12_C;
    static const sc_lv<12> ap_const_lv12_D;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<12> ap_const_lv12_F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<12> ap_const_lv12_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp2_stage0_iter0();
    void thread_ap_block_state11_pp2_stage0_iter1();
    void thread_ap_block_state12_io();
    void thread_ap_block_state12_pp2_stage0_iter2();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp2_stage0_iter3();
    void thread_ap_block_state14();
    void thread_ap_block_state4_pp1_stage0_iter0();
    void thread_ap_block_state5_pp1_stage0_iter1();
    void thread_ap_block_state6_pp1_stage0_iter2();
    void thread_ap_block_state7_pp1_stage0_iter3();
    void thread_ap_block_state8_pp1_stage0_iter4();
    void thread_ap_condition_pp1_exit_iter0_state4();
    void thread_ap_condition_pp2_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bound_fu_974_p2();
    void thread_exitcond1_fu_920_p2();
    void thread_exitcond4_fu_1337_p2();
    void thread_exitcond_flatten_fu_980_p2();
    void thread_exitcond_fu_991_p2();
    void thread_i_1_mid2_fu_997_p3();
    void thread_i_3_fu_926_p2();
    void thread_i_4_fu_1005_p2();
    void thread_i_5_fu_1343_p2();
    void thread_in_stream0_TDATA_blk_n();
    void thread_in_stream0_TREADY();
    void thread_in_stream0_V_data_V_0_ack_in();
    void thread_in_stream0_V_data_V_0_ack_out();
    void thread_in_stream0_V_data_V_0_data_out();
    void thread_in_stream0_V_data_V_0_load_A();
    void thread_in_stream0_V_data_V_0_load_B();
    void thread_in_stream0_V_data_V_0_sel();
    void thread_in_stream0_V_data_V_0_state_cmp_full();
    void thread_in_stream0_V_data_V_0_vld_in();
    void thread_in_stream0_V_data_V_0_vld_out();
    void thread_in_stream0_V_dest_V_0_ack_out();
    void thread_in_stream0_V_dest_V_0_vld_in();
    void thread_indvar_flatten_next_fu_985_p2();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDEST();
    void thread_out_stream_TID();
    void thread_out_stream_TKEEP();
    void thread_out_stream_TLAST();
    void thread_out_stream_TSTRB();
    void thread_out_stream_TUSER();
    void thread_out_stream_TVALID();
    void thread_out_stream_V_data_V_1_ack_in();
    void thread_out_stream_V_data_V_1_ack_out();
    void thread_out_stream_V_data_V_1_data_out();
    void thread_out_stream_V_data_V_1_load_A();
    void thread_out_stream_V_data_V_1_load_B();
    void thread_out_stream_V_data_V_1_sel();
    void thread_out_stream_V_data_V_1_state_cmp_full();
    void thread_out_stream_V_data_V_1_vld_in();
    void thread_out_stream_V_data_V_1_vld_out();
    void thread_out_stream_V_dest_V_1_ack_in();
    void thread_out_stream_V_dest_V_1_ack_out();
    void thread_out_stream_V_dest_V_1_data_out();
    void thread_out_stream_V_dest_V_1_sel();
    void thread_out_stream_V_dest_V_1_vld_in();
    void thread_out_stream_V_dest_V_1_vld_out();
    void thread_out_stream_V_id_V_1_ack_in();
    void thread_out_stream_V_id_V_1_ack_out();
    void thread_out_stream_V_id_V_1_data_out();
    void thread_out_stream_V_id_V_1_sel();
    void thread_out_stream_V_id_V_1_vld_in();
    void thread_out_stream_V_id_V_1_vld_out();
    void thread_out_stream_V_keep_V_1_ack_in();
    void thread_out_stream_V_keep_V_1_ack_out();
    void thread_out_stream_V_keep_V_1_data_out();
    void thread_out_stream_V_keep_V_1_sel();
    void thread_out_stream_V_keep_V_1_vld_in();
    void thread_out_stream_V_keep_V_1_vld_out();
    void thread_out_stream_V_last_V_1_ack_in();
    void thread_out_stream_V_last_V_1_ack_out();
    void thread_out_stream_V_last_V_1_data_out();
    void thread_out_stream_V_last_V_1_load_A();
    void thread_out_stream_V_last_V_1_load_B();
    void thread_out_stream_V_last_V_1_sel();
    void thread_out_stream_V_last_V_1_state_cmp_full();
    void thread_out_stream_V_last_V_1_vld_in();
    void thread_out_stream_V_last_V_1_vld_out();
    void thread_out_stream_V_strb_V_1_ack_in();
    void thread_out_stream_V_strb_V_1_ack_out();
    void thread_out_stream_V_strb_V_1_data_out();
    void thread_out_stream_V_strb_V_1_sel();
    void thread_out_stream_V_strb_V_1_vld_in();
    void thread_out_stream_V_strb_V_1_vld_out();
    void thread_out_stream_V_user_V_1_ack_in();
    void thread_out_stream_V_user_V_1_ack_out();
    void thread_out_stream_V_user_V_1_data_out();
    void thread_out_stream_V_user_V_1_sel();
    void thread_out_stream_V_user_V_1_vld_in();
    void thread_out_stream_V_user_V_1_vld_out();
    void thread_p_shl2_fu_970_p1();
    void thread_p_shl_fu_959_p1();
    void thread_sum_pix_ch0_0_address0();
    void thread_sum_pix_ch0_0_address1();
    void thread_sum_pix_ch0_0_ce0();
    void thread_sum_pix_ch0_0_ce1();
    void thread_sum_pix_ch0_0_we0();
    void thread_sum_pix_ch0_0_we1();
    void thread_sum_pix_ch0_10_address0();
    void thread_sum_pix_ch0_10_address1();
    void thread_sum_pix_ch0_10_ce0();
    void thread_sum_pix_ch0_10_ce1();
    void thread_sum_pix_ch0_10_we0();
    void thread_sum_pix_ch0_10_we1();
    void thread_sum_pix_ch0_11_address0();
    void thread_sum_pix_ch0_11_address1();
    void thread_sum_pix_ch0_11_ce0();
    void thread_sum_pix_ch0_11_ce1();
    void thread_sum_pix_ch0_11_we0();
    void thread_sum_pix_ch0_11_we1();
    void thread_sum_pix_ch0_12_address0();
    void thread_sum_pix_ch0_12_address1();
    void thread_sum_pix_ch0_12_ce0();
    void thread_sum_pix_ch0_12_ce1();
    void thread_sum_pix_ch0_12_we0();
    void thread_sum_pix_ch0_12_we1();
    void thread_sum_pix_ch0_13_address0();
    void thread_sum_pix_ch0_13_address1();
    void thread_sum_pix_ch0_13_ce0();
    void thread_sum_pix_ch0_13_ce1();
    void thread_sum_pix_ch0_13_we0();
    void thread_sum_pix_ch0_13_we1();
    void thread_sum_pix_ch0_14_address0();
    void thread_sum_pix_ch0_14_address1();
    void thread_sum_pix_ch0_14_ce0();
    void thread_sum_pix_ch0_14_ce1();
    void thread_sum_pix_ch0_14_we0();
    void thread_sum_pix_ch0_14_we1();
    void thread_sum_pix_ch0_15_address0();
    void thread_sum_pix_ch0_15_address1();
    void thread_sum_pix_ch0_15_ce0();
    void thread_sum_pix_ch0_15_ce1();
    void thread_sum_pix_ch0_15_we0();
    void thread_sum_pix_ch0_15_we1();
    void thread_sum_pix_ch0_1_address0();
    void thread_sum_pix_ch0_1_address1();
    void thread_sum_pix_ch0_1_ce0();
    void thread_sum_pix_ch0_1_ce1();
    void thread_sum_pix_ch0_1_we0();
    void thread_sum_pix_ch0_1_we1();
    void thread_sum_pix_ch0_2_address0();
    void thread_sum_pix_ch0_2_address1();
    void thread_sum_pix_ch0_2_ce0();
    void thread_sum_pix_ch0_2_ce1();
    void thread_sum_pix_ch0_2_we0();
    void thread_sum_pix_ch0_2_we1();
    void thread_sum_pix_ch0_3_address0();
    void thread_sum_pix_ch0_3_address1();
    void thread_sum_pix_ch0_3_ce0();
    void thread_sum_pix_ch0_3_ce1();
    void thread_sum_pix_ch0_3_we0();
    void thread_sum_pix_ch0_3_we1();
    void thread_sum_pix_ch0_4_address0();
    void thread_sum_pix_ch0_4_address1();
    void thread_sum_pix_ch0_4_ce0();
    void thread_sum_pix_ch0_4_ce1();
    void thread_sum_pix_ch0_4_we0();
    void thread_sum_pix_ch0_4_we1();
    void thread_sum_pix_ch0_5_address0();
    void thread_sum_pix_ch0_5_address1();
    void thread_sum_pix_ch0_5_ce0();
    void thread_sum_pix_ch0_5_ce1();
    void thread_sum_pix_ch0_5_we0();
    void thread_sum_pix_ch0_5_we1();
    void thread_sum_pix_ch0_6_address0();
    void thread_sum_pix_ch0_6_address1();
    void thread_sum_pix_ch0_6_ce0();
    void thread_sum_pix_ch0_6_ce1();
    void thread_sum_pix_ch0_6_we0();
    void thread_sum_pix_ch0_6_we1();
    void thread_sum_pix_ch0_7_address0();
    void thread_sum_pix_ch0_7_address1();
    void thread_sum_pix_ch0_7_ce0();
    void thread_sum_pix_ch0_7_ce1();
    void thread_sum_pix_ch0_7_we0();
    void thread_sum_pix_ch0_7_we1();
    void thread_sum_pix_ch0_8_address0();
    void thread_sum_pix_ch0_8_address1();
    void thread_sum_pix_ch0_8_ce0();
    void thread_sum_pix_ch0_8_ce1();
    void thread_sum_pix_ch0_8_we0();
    void thread_sum_pix_ch0_8_we1();
    void thread_sum_pix_ch0_9_address0();
    void thread_sum_pix_ch0_9_address1();
    void thread_sum_pix_ch0_9_ce0();
    void thread_sum_pix_ch0_9_ce1();
    void thread_sum_pix_ch0_9_we0();
    void thread_sum_pix_ch0_9_we1();
    void thread_sum_pix_tot_data_V_1_fu_1589_p1();
    void thread_sum_pix_tot_data_V_s_fu_1383_p17();
    void thread_tmp_10_fu_952_p3();
    void thread_tmp_11_fu_963_p3();
    void thread_tmp_12_fu_1034_p1();
    void thread_tmp_1_fu_932_p1();
    void thread_tmp_28_10_fu_1287_p1();
    void thread_tmp_28_11_fu_1296_p1();
    void thread_tmp_28_12_fu_1305_p1();
    void thread_tmp_28_13_fu_1314_p1();
    void thread_tmp_28_14_fu_1323_p1();
    void thread_tmp_28_1_fu_1197_p1();
    void thread_tmp_28_2_fu_1206_p1();
    void thread_tmp_28_3_fu_1215_p1();
    void thread_tmp_28_4_fu_1224_p1();
    void thread_tmp_28_5_fu_1233_p1();
    void thread_tmp_28_6_fu_1242_p1();
    void thread_tmp_28_7_fu_1251_p1();
    void thread_tmp_28_8_fu_1260_p1();
    void thread_tmp_28_9_fu_1269_p1();
    void thread_tmp_28_s_fu_1278_p1();
    void thread_tmp_29_10_fu_1290_p2();
    void thread_tmp_29_11_fu_1299_p2();
    void thread_tmp_29_12_fu_1308_p2();
    void thread_tmp_29_13_fu_1317_p2();
    void thread_tmp_29_14_fu_1326_p2();
    void thread_tmp_29_1_fu_1200_p2();
    void thread_tmp_29_2_fu_1209_p2();
    void thread_tmp_29_3_fu_1218_p2();
    void thread_tmp_29_4_fu_1227_p2();
    void thread_tmp_29_5_fu_1236_p2();
    void thread_tmp_29_6_fu_1245_p2();
    void thread_tmp_29_7_fu_1254_p2();
    void thread_tmp_29_8_fu_1263_p2();
    void thread_tmp_29_9_fu_1272_p2();
    void thread_tmp_29_s_fu_1281_p2();
    void thread_tmp_2_fu_1332_p2();
    void thread_tmp_3_cast_fu_1419_p1();
    void thread_tmp_3_fu_1375_p3();
    void thread_tmp_6_fu_1188_p1();
    void thread_tmp_8_fu_1011_p1();
    void thread_tmp_9_fu_1191_p2();
    void thread_tmp_data_V_1_fu_1593_p3();
    void thread_tmp_fu_1553_p17();
    void thread_tmp_last_V_fu_1349_p2();
    void thread_tmp_s_fu_1355_p1();
    void thread_val_assign_1_10_cast_fu_1517_p1();
    void thread_val_assign_1_10_fu_1512_p2();
    void thread_val_assign_1_11_cast_fu_1526_p1();
    void thread_val_assign_1_11_fu_1521_p2();
    void thread_val_assign_1_12_cast_fu_1535_p1();
    void thread_val_assign_1_12_fu_1530_p2();
    void thread_val_assign_1_13_cast_fu_1544_p1();
    void thread_val_assign_1_13_fu_1539_p2();
    void thread_val_assign_1_14_fu_1548_p2();
    void thread_val_assign_1_1_cast_fu_1436_p1();
    void thread_val_assign_1_1_fu_1431_p2();
    void thread_val_assign_1_2_cast_fu_1445_p1();
    void thread_val_assign_1_2_fu_1440_p2();
    void thread_val_assign_1_3_cast_fu_1454_p1();
    void thread_val_assign_1_3_fu_1449_p2();
    void thread_val_assign_1_4_cast_fu_1463_p1();
    void thread_val_assign_1_4_fu_1458_p2();
    void thread_val_assign_1_5_cast_fu_1472_p1();
    void thread_val_assign_1_5_fu_1467_p2();
    void thread_val_assign_1_6_cast_fu_1481_p1();
    void thread_val_assign_1_6_fu_1476_p2();
    void thread_val_assign_1_7_cast_fu_1490_p1();
    void thread_val_assign_1_7_fu_1485_p2();
    void thread_val_assign_1_8_cast_fu_1499_p1();
    void thread_val_assign_1_8_fu_1494_p2();
    void thread_val_assign_1_9_cast_fu_1508_p1();
    void thread_val_assign_1_9_fu_1503_p2();
    void thread_val_assign_1_cast_fu_1427_p1();
    void thread_val_assign_1_s_fu_1422_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
