6:09:54 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 18:09:59 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK0 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[6] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 6 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 14 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:10:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:10:00 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:10:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:10:01 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 18:10:02 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     50   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 18:10:02 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 18:10:02 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.23ns		 121 /        50
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               50         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 18:10:03 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.245

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.9 MHz      12.500        11.255        1.245     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.245  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.245
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.287
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.315
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.378
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.939
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       2.953
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.981
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       3.009
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       3.072
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.093
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.315
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       1.315
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_1                12.395       2.904
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     D       WRITE_CYCLE_0           12.395       2.960
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.150
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.245

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
N_150                                    Net         -        -       1.371     -           15        
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4     O        Out     0.449     4.408       -         
N_161                                    Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI4ECU1[3]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI4ECU1[3]     SB_LUT4     O        Out     0.386     6.164       -         
m68_i_1                                  Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIB2UV5[0]     SB_LUT4     I3       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNIB2UV5[0]     SB_LUT4     O        Out     0.287     7.823       -         
N_56                                     Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     I0       In      -         9.194       -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]          SB_LUT4     O        Out     0.449     9.643       -         
SDRAM_COUNTER_lm[1]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]              SB_DFFE     D        In      -         11.150      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.255 is 2.665(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          8 uses
SB_DFFE         11 uses
SB_DFFER        10 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         114 uses

I/O ports: 66
I/O primitives: 53
SB_GB_IO       1 use
SB_IO          52 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (3%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 114 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 114 = 114 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 18:10:04 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	52
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	121
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	69
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	121/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	53/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.2 (sec)

Final Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	53
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	121/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	53/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 165.42 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 613
used logic cells: 121
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 613
used logic cells: 121
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 174 
I1212: Iteration  1 :    31 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 18:35:46 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK0 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[0] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[2] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[3] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[4] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[6] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 6 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 4 to 2 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bit 0 of MA[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input A is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:35:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:35:46 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:35:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 18:35:47 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 18:35:47 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Removing sequential instance U400_SDRAM.MA_1[5] because it is equivalent to instance U400_SDRAM.MA_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     45   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 18:35:48 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 18:35:48 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 112 /        45
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               45         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 18:35:49 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.133

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.0 MHz      12.500        11.367        1.133     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.133  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.133
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.182
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.203
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.210
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.259
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.266
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       2.911
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       2.960
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.960
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.960
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     D       WRITE_CYCLE_0           12.395       1.133
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.154
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.154
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.154
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.154
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.154
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.154
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.154
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.203
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_1                12.395       1.217
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.133

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.WRITE_CYCLE / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_96                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4      O        Out     0.449     4.408       -         
N_107                                    Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNI9F8G1[3]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI9F8G1[3]     SB_LUT4      O        Out     0.449     6.227       -         
N_115                                    Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CONFIGURED_RNIAGUS1     SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIAGUS1     SB_LUT4      O        Out     0.386     7.984       -         
SDRAM_CMD_1_sqmuxa_1                     Net          -        -       1.371     -           2         
U400_SDRAM.WRITE_CYCLE_RNO               SB_LUT4      I1       In      -         9.355       -         
U400_SDRAM.WRITE_CYCLE_RNO               SB_LUT4      O        Out     0.400     9.755       -         
WRITE_CYCLE_0                            Net          -        -       1.507     -           1         
U400_SDRAM.WRITE_CYCLE                   SB_DFFSR     D        In      -         11.262      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.367 is 2.777(24.4%) logic and 8.590(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        12 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         109 uses

I/O ports: 66
I/O primitives: 41
SB_GB_IO       1 use
SB_IO          40 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (3%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 109 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 109 = 109 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 18:35:49 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	109
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	40
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	115
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	68
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	115/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	41/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.3 (sec)

Final Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	41
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	115/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	41/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 145.71 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 454
used logic cells: 115
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 454
used logic cells: 115
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 159 
I1212: Iteration  1 :    25 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:05:11 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK0 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[2] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[3] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[4] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[6] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 6 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 4 to 2 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 4 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:05:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:05:12 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:05:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:05:13 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 19:05:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:05:14 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 19:05:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.58ns		 113 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               47         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 19:05:15 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.245

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.9 MHz      12.500        11.255        1.245     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.245  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.245
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.287
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.315
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.378
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.911
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       2.953
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.960
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       2.988
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       3.044
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       3.044
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.245
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       1.315
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     D       WRITE_CYCLE_0           12.395       2.960
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_1                12.395       2.967
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.150
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.245

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_COUNTER_RNI2OIR[7]                 Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4     O        Out     0.449     4.408       -         
N_138                                    Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI4ECU1[3]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI4ECU1[3]     SB_LUT4     O        Out     0.386     6.164       -         
SDRAM_COUNTER_1_sqmuxa_i_0_126_i_0_1     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIB2UV5[0]     SB_LUT4     I3       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNIB2UV5[0]     SB_LUT4     O        Out     0.287     7.823       -         
N_34                                     Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         9.194       -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.449     9.643       -         
SDRAM_COUNTER_lm[0]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         11.150      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.255 is 2.665(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          5 uses
SB_DFFE         11 uses
SB_DFFER        10 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         108 uses

I/O ports: 66
I/O primitives: 43
SB_GB_IO       1 use
SB_IO          42 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 108 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:05:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	42
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	115
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	66
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	115/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	43/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.0 (sec)

Final Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	43
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	115/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	43/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 163.33 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 460
used logic cells: 115
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 460
used logic cells: 115
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:17:59 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK0 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[2] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[3] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[4] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[6] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 6 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 4 to 2 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 6 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:17:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:17:59 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:17:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:18:00 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 19:18:00 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     47   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:18:01 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 19:18:01 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.23ns		 116 /        47
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               47         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 19:18:02 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.161

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.2 MHz      12.500        11.339        1.161     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.161  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.161
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.210
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.287
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       2.841
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       2.890
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       2.911
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       2.974
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       3.030
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       3.030
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       4.660
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.161
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.224
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.224
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.224
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.224
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.224
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.231
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       1.259
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFF       D       CPU_CYCLE_0             12.395       2.841
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_1                12.395       2.911
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.234
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.161

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]                   SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                              Net         -        -       1.599     -           18        
U400_SDRAM.SDRAM_COUNTER_RNIQ4PD[3]           SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIQ4PD[3]           SB_LUT4     O        Out     0.449     2.588       -         
N_216                                         Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNIRITU[0]           SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIRITU[0]           SB_LUT4     O        Out     0.449     4.408       -         
SDRAM_COUNTER_1_sqmuxa_i_0_128_i_0_a2_0_1     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIE7A93          SB_LUT4     I2       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIE7A93          SB_LUT4     O        Out     0.379     6.157       -         
SDRAM_COUNTER_1_sqmuxa_i_0_128_i_0_1          Net         -        -       1.371     -           1         
U400_SDRAM.WRITE_CYCLE_RNI42Q05               SB_LUT4     I2       In      -         7.528       -         
U400_SDRAM.WRITE_CYCLE_RNI42Q05               SB_LUT4     O        Out     0.379     7.907       -         
N_43                                          Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]               SB_LUT4     I0       In      -         9.278       -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]               SB_LUT4     O        Out     0.449     9.727       -         
SDRAM_COUNTER_lm[1]                           Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]                   SB_DFFE     D        In      -         11.234      -         
===========================================================================================================
Total path delay (propagation time + setup) of 11.339 is 2.749(24.2%) logic and 8.590(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          5 uses
SB_DFFE         11 uses
SB_DFFER        10 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         112 uses

I/O ports: 66
I/O primitives: 45
SB_GB_IO       1 use
SB_IO          44 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 112 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:18:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	44
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	119
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	71
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	120/1280
    PLBs                        :	18/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	45/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.6 (sec)

Final Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	45
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	120/1280
    PLBs                        :	32/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	45/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 147.67 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 488
used logic cells: 120
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 488
used logic cells: 120
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 163 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:24:43 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK0 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 8 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 18 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:24:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:24:44 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:24:44 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:24:45 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 19:24:45 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     52   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:24:45 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 19:24:45 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 123 /        52
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               52         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 19:24:46 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.701

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.8 MHz      12.500        13.201        -0.701     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.701  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.701
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.652
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.568
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       1.070 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.070 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.091 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       i6_i                 0.540       1.119 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.140 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.023 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.701
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       -0.638
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -0.631
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -0.631
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       -0.603
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.568
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.701

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]         SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                    Net         -        -       1.599     -           3         
U400_CYCLE_TERM.m9                  SB_LUT4     I0       In      -         2.139       -         
U400_CYCLE_TERM.m9                  SB_LUT4     O        Out     0.449     2.588       -         
N_156_mux                           Net         -        -       1.371     -           20        
U400_CYCLE_TERM.m12                 SB_LUT4     I1       In      -         3.959       -         
U400_CYCLE_TERM.m12                 SB_LUT4     O        Out     0.400     4.359       -         
N_13_0                              Net         -        -       1.371     -           7         
U400_CYCLE_TERM.m38                 SB_LUT4     I0       In      -         5.729       -         
U400_CYCLE_TERM.m38                 SB_LUT4     O        Out     0.449     6.178       -         
N_39_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.m40_ns              SB_LUT4     I0       In      -         7.549       -         
U400_CYCLE_TERM.m40_ns              SB_LUT4     O        Out     0.449     7.998       -         
N_41_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     I1       In      -         9.369       -         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     O        Out     0.400     9.769       -         
N_43_0_i                            Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]     SB_LUT4     I0       In      -         11.140      -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]     SB_LUT4     O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[1]                 Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]         SB_DFFE     D        In      -         13.096      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]         SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                    Net         -        -       1.599     -           3         
U400_CYCLE_TERM.m9                  SB_LUT4     I1       In      -         2.139       -         
U400_CYCLE_TERM.m9                  SB_LUT4     O        Out     0.400     2.539       -         
N_156_mux                           Net         -        -       1.371     -           20        
U400_CYCLE_TERM.m12                 SB_LUT4     I1       In      -         3.910       -         
U400_CYCLE_TERM.m12                 SB_LUT4     O        Out     0.400     4.309       -         
N_13_0                              Net         -        -       1.371     -           7         
U400_CYCLE_TERM.m38                 SB_LUT4     I0       In      -         5.680       -         
U400_CYCLE_TERM.m38                 SB_LUT4     O        Out     0.449     6.129       -         
N_39_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.m40_ns              SB_LUT4     I0       In      -         7.500       -         
U400_CYCLE_TERM.m40_ns              SB_LUT4     O        Out     0.449     7.949       -         
N_41_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     I1       In      -         9.320       -         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     O        Out     0.400     9.720       -         
N_43_0_i                            Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]     SB_LUT4     I0       In      -         11.091      -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]     SB_LUT4     O        Out     0.449     11.540      -         
SDRAM_COUNTER_lm[1]                 Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]         SB_DFFE     D        In      -         13.047      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]         SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                    Net         -        -       1.599     -           3         
U400_CYCLE_TERM.m9                  SB_LUT4     I0       In      -         2.139       -         
U400_CYCLE_TERM.m9                  SB_LUT4     O        Out     0.449     2.588       -         
N_156_mux                           Net         -        -       1.371     -           20        
U400_CYCLE_TERM.m12                 SB_LUT4     I1       In      -         3.959       -         
U400_CYCLE_TERM.m12                 SB_LUT4     O        Out     0.400     4.359       -         
N_13_0                              Net         -        -       1.371     -           7         
U400_CYCLE_TERM.m38                 SB_LUT4     I0       In      -         5.729       -         
U400_CYCLE_TERM.m38                 SB_LUT4     O        Out     0.449     6.178       -         
N_39_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.m40_ns              SB_LUT4     I0       In      -         7.549       -         
U400_CYCLE_TERM.m40_ns              SB_LUT4     O        Out     0.449     7.998       -         
N_41_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     I1       In      -         9.369       -         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     O        Out     0.400     9.769       -         
N_43_0_i                            Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[6]     SB_LUT4     I0       In      -         11.140      -         
U400_SDRAM.SDRAM_COUNTER_RNO[6]     SB_LUT4     O        Out     0.386     11.525      -         
SDRAM_COUNTER_lm[6]                 Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[6]         SB_DFFE     D        In      -         13.033      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[5] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]         SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                    Net         -        -       1.599     -           3         
U400_CYCLE_TERM.m9                  SB_LUT4     I0       In      -         2.139       -         
U400_CYCLE_TERM.m9                  SB_LUT4     O        Out     0.449     2.588       -         
N_156_mux                           Net         -        -       1.371     -           20        
U400_CYCLE_TERM.m12                 SB_LUT4     I1       In      -         3.959       -         
U400_CYCLE_TERM.m12                 SB_LUT4     O        Out     0.400     4.359       -         
N_13_0                              Net         -        -       1.371     -           7         
U400_CYCLE_TERM.m38                 SB_LUT4     I0       In      -         5.729       -         
U400_CYCLE_TERM.m38                 SB_LUT4     O        Out     0.449     6.178       -         
N_39_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.m40_ns              SB_LUT4     I0       In      -         7.549       -         
U400_CYCLE_TERM.m40_ns              SB_LUT4     O        Out     0.449     7.998       -         
N_41_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     I1       In      -         9.369       -         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     O        Out     0.400     9.769       -         
N_43_0_i                            Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[5]     SB_LUT4     I0       In      -         11.140      -         
U400_SDRAM.SDRAM_COUNTER_RNO[5]     SB_LUT4     O        Out     0.386     11.525      -         
SDRAM_COUNTER_lm[5]                 Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[5]         SB_DFFE     D        In      -         13.033      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[4] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]         SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                    Net         -        -       1.599     -           3         
U400_CYCLE_TERM.m9                  SB_LUT4     I0       In      -         2.139       -         
U400_CYCLE_TERM.m9                  SB_LUT4     O        Out     0.449     2.588       -         
N_156_mux                           Net         -        -       1.371     -           20        
U400_CYCLE_TERM.m12                 SB_LUT4     I1       In      -         3.959       -         
U400_CYCLE_TERM.m12                 SB_LUT4     O        Out     0.400     4.359       -         
N_13_0                              Net         -        -       1.371     -           7         
U400_CYCLE_TERM.m38                 SB_LUT4     I0       In      -         5.729       -         
U400_CYCLE_TERM.m38                 SB_LUT4     O        Out     0.449     6.178       -         
N_39_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.m40_ns              SB_LUT4     I0       In      -         7.549       -         
U400_CYCLE_TERM.m40_ns              SB_LUT4     O        Out     0.449     7.998       -         
N_41_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     I1       In      -         9.369       -         
U400_CYCLE_TERM.N_43_0_i            SB_LUT4     O        Out     0.400     9.769       -         
N_43_0_i                            Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[4]     SB_LUT4     I0       In      -         11.140      -         
U400_SDRAM.SDRAM_COUNTER_RNO[4]     SB_LUT4     O        Out     0.386     11.525      -         
SDRAM_COUNTER_lm[4]                 Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[4]         SB_DFFE     D        In      -         13.033      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          10 uses
SB_DFFE         8 uses
SB_DFFER        10 uses
SB_DFFESR       9 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        5 uses
SB_DFFSS        8 uses
VCC             3 uses
SB_LUT4         120 uses

I/O ports: 66
I/O primitives: 57
SB_GB_IO       1 use
SB_IO          56 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 120 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:24:47 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	56
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	125
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	38
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	126/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.3 (sec)

Final Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	57
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	126/1280
    PLBs                        :	42/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 143.75 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 634
used logic cells: 126
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 634
used logic cells: 126
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 181 
I1212: Iteration  1 :    41 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:33:11 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@E: CG906 :"D:\LocalBus68040\U400\U400_SDRAM.v":224:33:224:35|Reference to unknown variable A18.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:33:12 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:33:12 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:33:29 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 8 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 19 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:33:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:33:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:33:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:33:31 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 19:33:31 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:33:31 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 19:33:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 121 /        53
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 19:33:33 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.526

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.8 MHz      12.500        13.026        -0.526     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.526  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.526
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.490
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       0.507 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       0.514 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.287 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.287 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.350 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       3.002 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                     Required           
Instance                        Reference     Type        Pin     Net                        Time         Slack 
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF      D       SDRAM_CMD                  12.395       -0.526
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFF      D       SDRAM_CMD_1                12.395       -0.526
U400_SDRAM.SDRAM_CMD_e_0[1]     CLK80         SB_DFFE     E       SDRAM_CMD_3_sqmuxa_1_0     12.500       -0.490
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[7]        12.395       0.472 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[6]        12.395       0.613 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[5]        12.395       0.753 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[4]        12.395       0.893 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[3]        12.395       1.033 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[2]        12.395       1.173 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[0]        12.395       1.189 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.526

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.449     2.588       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.386     6.164       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.535       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.379     7.914       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.285       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.379     9.664       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.035      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.413      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.920      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.526

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.449     2.588       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.386     6.164       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.535       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.379     7.914       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.285       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.379     9.664       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.035      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.413      -         
SDRAM_CMD_1                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.920      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.379     2.518       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.386     4.274       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.449     6.094       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.400     7.865       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.236       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.400     9.636       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.385      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.892      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[7]      SB_LUT4     O        Out     0.386     2.525       -         
N_40                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I1       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.379     4.274       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.449     6.094       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.400     7.865       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.236       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.400     9.636       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.385      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.892      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.379     2.518       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.386     4.274       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.449     6.094       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.400     7.865       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.236       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.400     9.636       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.385      -         
SDRAM_CMD_1                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.892      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFE         10 uses
SB_DFFER        10 uses
SB_DFFESR       10 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        9 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         115 uses

I/O ports: 66
I/O primitives: 58
SB_GB_IO       1 use
SB_IO          57 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 115 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 115 = 115 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:33:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	57
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	121
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	38
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	121/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	58/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	58
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	121/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	58/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 138.35 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 667
used logic cells: 121
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 667
used logic cells: 121
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 183 
I1212: Iteration  1 :    39 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:48:36 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit BANK1 is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 8 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 19 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:48:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:48:36 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:48:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:48:38 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 19:48:38 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:48:38 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 19:48:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 121 /        53
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA_1[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 19:48:39 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.526

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.8 MHz      12.500        13.026        -0.526     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.526  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.526
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.490
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       0.507 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       0.514 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.287 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.287 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.350 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       3.002 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                     Required           
Instance                        Reference     Type        Pin     Net                        Time         Slack 
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF      D       SDRAM_CMD                  12.395       -0.526
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFF      D       SDRAM_CMD_1                12.395       -0.526
U400_SDRAM.SDRAM_CMD_e_0[1]     CLK80         SB_DFFE     E       SDRAM_CMD_3_sqmuxa_1_0     12.500       -0.490
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[7]        12.395       0.472 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[6]        12.395       0.613 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[5]        12.395       0.753 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[4]        12.395       0.893 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[3]        12.395       1.033 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[2]        12.395       1.173 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE     D       SDRAM_COUNTER_lm[0]        12.395       1.189 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.526

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.449     2.588       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.386     6.164       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.535       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.379     7.914       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.285       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.379     9.664       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.035      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.413      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.920      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.526

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.449     2.588       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.386     6.164       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.535       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.379     7.914       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.285       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.379     9.664       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.035      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.413      -         
SDRAM_CMD_1                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.920      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.379     2.518       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.386     4.274       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.449     6.094       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.400     7.865       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.236       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.400     9.636       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.385      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.892      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[7]      SB_LUT4     O        Out     0.386     2.525       -         
N_40                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I1       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.379     4.274       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.449     6.094       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.400     7.865       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.236       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.400     9.636       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.385      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.892      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIV9PD[4]      SB_LUT4     O        Out     0.379     2.518       -         
N_39                                     Net         -        -       1.371     -           7         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[0]     SB_LUT4     O        Out     0.386     4.274       -         
N_46                                     Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJKCA2     SB_LUT4     O        Out     0.449     6.094       -         
N_84                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     I1       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI5RAG4     SB_LUT4     O        Out     0.400     7.865       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     I1       In      -         9.236       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2LP7[0]     SB_LUT4     O        Out     0.400     9.636       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.385      -         
SDRAM_CMD_1                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.892      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFE         10 uses
SB_DFFER        10 uses
SB_DFFESR       10 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        9 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         115 uses

I/O ports: 66
I/O primitives: 58
SB_GB_IO       1 use
SB_IO          57 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 115 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 115 = 115 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:48:39 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	57
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	121
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	38
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	121/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	58/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.9 (sec)

Final Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	58
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	121/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	58/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 138.35 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 667
used logic cells: 121
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 667
used logic cells: 121
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 183 
I1212: Iteration  1 :    39 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 19:55:39 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 7 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 18 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:55:39 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:55:39 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:55:39 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 19:55:41 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 19:55:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:55:41 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 19:55:41 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 134 /        53
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 19:55:42 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.687

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.8 MHz      12.500        13.187        -0.687     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.687  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.687
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.638
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.617
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.554
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.182 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.203 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.203 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.252 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.002 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       3.093 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFF       D       CPU_CYCLE_0             12.395       -0.687
U400_SDRAM.BANK0                CLK80         SB_DFFSR     D       BANK0                   12.395       -0.568
U400_SDRAM.BANK1                CLK80         SB_DFFSR     D       BANK1                   12.395       -0.568
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.021 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.084 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.084 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.084 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.084 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.084 
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       1.091 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.687

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CPU_CYCLE / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_46_mux                                   Net         -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_11_0                                     Net         -        -       1.371     -           12        
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4     O        Out     0.449     6.227       -         
N_45_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4     I1       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4     O        Out     0.400     7.998       -         
N_83_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_RNO_0                 SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.CPU_CYCLE_RNO_0                 SB_LUT4     O        Out     0.449     9.818       -         
N_89_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_RNO                   SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.CPU_CYCLE_RNO                   SB_LUT4     O        Out     0.386     11.575      -         
CPU_CYCLE_0                                Net         -        -       1.507     -           1         
U400_SDRAM.CPU_CYCLE                       SB_DFF      D        In      -         13.082      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CPU_CYCLE / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.400     2.539       -         
N_46_mux                                   Net         -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4     I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4     O        Out     0.449     4.359       -         
N_11_0                                     Net         -        -       1.371     -           12        
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4     I0       In      -         5.729       -         
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4     O        Out     0.449     6.178       -         
N_45_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4     I1       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4     O        Out     0.400     7.949       -         
N_83_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_RNO_0                 SB_LUT4     I0       In      -         9.320       -         
U400_SDRAM.CPU_CYCLE_RNO_0                 SB_LUT4     O        Out     0.449     9.769       -         
N_89_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_RNO                   SB_LUT4     I0       In      -         11.140      -         
U400_SDRAM.CPU_CYCLE_RNO                   SB_LUT4     O        Out     0.386     11.525      -         
CPU_CYCLE_0                                Net         -        -       1.507     -           1         
U400_SDRAM.CPU_CYCLE                       SB_DFF      D        In      -         13.033      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.012
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.617

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.CPU_CYCLE / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I2       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.379     2.518       -         
N_46_mux                                   Net         -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4     O        Out     0.449     4.338       -         
N_11_0                                     Net         -        -       1.371     -           12        
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4     I0       In      -         5.708       -         
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4     O        Out     0.449     6.157       -         
N_45_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4     I1       In      -         7.528       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4     O        Out     0.400     7.928       -         
N_83_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_RNO_0                 SB_LUT4     I0       In      -         9.299       -         
U400_SDRAM.CPU_CYCLE_RNO_0                 SB_LUT4     O        Out     0.449     9.748       -         
N_89_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_RNO                   SB_LUT4     I0       In      -         11.119      -         
U400_SDRAM.CPU_CYCLE_RNO                   SB_LUT4     O        Out     0.386     11.505      -         
CPU_CYCLE_0                                Net         -        -       1.507     -           1         
U400_SDRAM.CPU_CYCLE                       SB_DFF      D        In      -         13.012      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.117 is 3.156(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.BANK0 / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_46_mux                                   Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_11_0                                     Net          -        -       1.371     -           12        
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4      O        Out     0.449     6.227       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4      O        Out     0.400     7.998       -         
N_83_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI3H515[3]       SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNI3H515[3]       SB_LUT4      O        Out     0.400     9.769       -         
un1_SDRAM_COUNTER45_4_0                    Net          -        -       1.371     -           2         
U400_SDRAM.BANK0_RNO                       SB_LUT4      I3       In      -         11.140      -         
U400_SDRAM.BANK0_RNO                       SB_LUT4      O        Out     0.316     11.455      -         
BANK0                                      Net          -        -       1.507     -           1         
U400_SDRAM.BANK0                           SB_DFFSR     D        In      -         12.962      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.BANK1 / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_46_mux                                   Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_11_0                                     Net          -        -       1.371     -           12        
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.WRITE_CYCLE_RNIA9JG1            SB_LUT4      O        Out     0.449     6.227       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIP0743       SB_LUT4      O        Out     0.400     7.998       -         
N_83_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI3H515[3]       SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNI3H515[3]       SB_LUT4      O        Out     0.400     9.769       -         
un1_SDRAM_COUNTER45_4_0                    Net          -        -       1.371     -           2         
U400_SDRAM.BANK1_RNO                       SB_LUT4      I3       In      -         11.140      -         
U400_SDRAM.BANK1_RNO                       SB_LUT4      O        Out     0.316     11.455      -         
BANK1                                      Net          -        -       1.507     -           1         
U400_SDRAM.BANK1                           SB_DFFSR     D        In      -         12.962      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          17 uses
SB_DFFE         8 uses
SB_DFFER        10 uses
SB_DFFESR       1 use
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        7 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         125 uses

I/O ports: 66
I/O primitives: 57
SB_GB_IO       1 use
SB_IO          56 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 125 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 125 = 125 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 19:55:42 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	56
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	130
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	39
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	76
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	131/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.8 (sec)

Final Design Statistics
    Number of LUTs      	:	130
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	57
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	131/1280
    PLBs                        :	40/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 148.59 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 600
used logic cells: 131
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 600
used logic cells: 131
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 187 
I1212: Iteration  1 :    39 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 20:49:18 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_BYTE_ENABLE.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":35:16:35:16|Input A is unused.
@N: CL159 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":36:16:36:18|Input SIZ is unused.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 7 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 18 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:49:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:49:19 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:49:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:49:20 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 20:49:20 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"d:\localbus68040\u400\u400_top.v":101:17:101:32|Removing instance U400_BYTE_ENABLE (in view: work.U400_TOP(verilog)) of type view:work.U400_BYTE_ENABLE(verilog) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 20:49:20 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 20:49:21 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 130 /        53
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 20:49:22 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.021

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      87.1 MHz      12.500        11.479        1.021     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.021  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.021
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.070
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.091
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.154
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.203
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       2.890
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.911
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.009
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       4.731
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.021
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.084
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.084
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       1.091
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       1.091
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.091
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.021

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]         SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                    Net         -        -       1.599     -           3         
U400_CYCLE_TERM.m10                 SB_LUT4     I0       In      -         2.139       -         
U400_CYCLE_TERM.m10                 SB_LUT4     O        Out     0.449     2.588       -         
N_167_mux                           Net         -        -       1.371     -           13        
U400_CYCLE_TERM.m12                 SB_LUT4     I0       In      -         3.959       -         
U400_CYCLE_TERM.m12                 SB_LUT4     O        Out     0.449     4.408       -         
N_13_0                              Net         -        -       1.371     -           13        
U400_CYCLE_TERM.m24                 SB_LUT4     I0       In      -         5.779       -         
U400_CYCLE_TERM.m24                 SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                              Net         -        -       1.371     -           1         
U400_CYCLE_TERM.N_32_0_i            SB_LUT4     I0       In      -         7.598       -         
U400_CYCLE_TERM.N_32_0_i            SB_LUT4     O        Out     0.449     8.047       -         
N_32_0_i                            Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]     SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]     SB_LUT4     O        Out     0.449     9.867       -         
SDRAM_COUNTER_lm[1]                 Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]         SB_DFFE     D        In      -         11.374      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.479 is 2.889(25.2%) logic and 8.590(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          16 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       1 use
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        7 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         121 uses

I/O ports: 66
I/O primitives: 53
SB_GB_IO       1 use
SB_IO          52 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 121 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 121 = 121 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 20:49:22 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	52
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SIZ[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SIZ[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	126
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	39
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	127/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	53/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	53
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	127/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	53/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 144.38 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 587
used logic cells: 127
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 587
used logic cells: 127
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 186 
I1212: Iteration  1 :    43 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 20:55:46 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_BYTE_ENABLE.v changed - recompiling
File D:\LocalBus68040\U400\U400_TOP.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 7 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 18 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:55:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:55:47 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:55:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:55:48 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 20:55:48 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 20:55:48 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 20:55:49 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.58ns		 137 /        53
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 20:55:50 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.070

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      87.5 MHz      12.500        11.430        1.070     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.070  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                Arrival          
Instance                          Reference     Type         Pin     Net                  Time        Slack
                                  Clock                                                                    
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.070
U400_SDRAM.SDRAM_COUNTER[5]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.119
U400_SDRAM.SDRAM_COUNTER[6]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.140
U400_SDRAM.REFRESH                CLK80         SB_DFFR      Q       REFRESH              0.540       1.203
U400_SDRAM.SDRAM_COUNTER[7]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.203
U400_SDRAM.SDRAM_CONFIGURED       CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[0]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       2.939
U400_SDRAM.SDRAM_COUNTER[2]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.960
U400_SDRAM.WRITE_CYCLE            CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.121
U400_SDRAM.REFRESH_COUNTER[0]     CLK80         SB_DFFER     Q       REFRESH5lto0         0.540       4.773
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.070
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.084
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       1.091
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       1.091
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       1.119
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.140
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.325
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.070

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_177_mux                                  Net         -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_17_0                                     Net         -        -       1.371     -           14        
U400_SDRAM.SDRAM_CONFIGURED_RNIFNJJ1       SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFNJJ1       SB_LUT4     O        Out     0.449     6.227       -         
N_65_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICLJE5[3]       SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICLJE5[3]       SB_LUT4     O        Out     0.449     8.047       -         
N_287_0_i                                  Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     I1       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     O        Out     0.400     9.818       -         
SDRAM_COUNTER_lm[1]                        Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]                SB_DFFE     D        In      -         11.325      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.430 is 2.840(24.8%) logic and 8.590(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          16 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       1 use
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        7 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         128 uses

I/O ports: 66
I/O primitives: 57
SB_GB_IO       1 use
SB_IO          56 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 128 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 128 = 128 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 20:55:50 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 20:56:47 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 7 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 18 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:56:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:56:47 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:56:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 20:56:48 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 20:56:48 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 20:56:48 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 20:56:48 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.58ns		 137 /        53
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 20:56:50 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.070

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      87.5 MHz      12.500        11.430        1.070     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.070  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                Arrival          
Instance                          Reference     Type         Pin     Net                  Time        Slack
                                  Clock                                                                    
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.070
U400_SDRAM.SDRAM_COUNTER[5]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.119
U400_SDRAM.SDRAM_COUNTER[6]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.140
U400_SDRAM.REFRESH                CLK80         SB_DFFR      Q       REFRESH              0.540       1.203
U400_SDRAM.SDRAM_COUNTER[7]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.203
U400_SDRAM.SDRAM_CONFIGURED       CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[0]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       2.939
U400_SDRAM.SDRAM_COUNTER[2]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.960
U400_SDRAM.WRITE_CYCLE            CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.121
U400_SDRAM.REFRESH_COUNTER[0]     CLK80         SB_DFFER     Q       REFRESH5lto0         0.540       4.773
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.070
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.084
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       1.091
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       1.091
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       1.119
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.140
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.325
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.070

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_177_mux                                  Net         -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_17_0                                     Net         -        -       1.371     -           14        
U400_SDRAM.SDRAM_CONFIGURED_RNIFNJJ1       SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFNJJ1       SB_LUT4     O        Out     0.449     6.227       -         
N_65_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICLJE5[3]       SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICLJE5[3]       SB_LUT4     O        Out     0.449     8.047       -         
N_287_0_i                                  Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     I1       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     O        Out     0.400     9.818       -         
SDRAM_COUNTER_lm[1]                        Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]                SB_DFFE     D        In      -         11.325      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.430 is 2.840(24.8%) logic and 8.590(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          16 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       1 use
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        7 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         128 uses

I/O ports: 66
I/O primitives: 57
SB_GB_IO       1 use
SB_IO          56 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 128 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 128 = 128 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 20:56:50 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	56
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	133
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	39
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	79
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	134/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.6 (sec)

Final Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	57
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 134.06 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 705
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 705
used logic cells: 134
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 192 
I1212: Iteration  1 :    45 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 21:00:12 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_BYTE_ENABLE.v changed - recompiling
File D:\LocalBus68040\U400\U400_TOP.v changed - recompiling
File D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[7] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[8] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[9] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[11] is always 0.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit MA[12] is always 0.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 12 to 11 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Pruning register bits 9 to 7 of MA[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 26 to 18 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:00:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:00:12 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:00:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:00:13 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 21:00:13 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     53   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 21:00:14 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 21:00:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.58ns		 137 /        53
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               53         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 21:00:15 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.070

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      87.5 MHz      12.500        11.430        1.070     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.070  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                Arrival          
Instance                          Reference     Type         Pin     Net                  Time        Slack
                                  Clock                                                                    
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.070
U400_SDRAM.SDRAM_COUNTER[5]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.119
U400_SDRAM.SDRAM_COUNTER[6]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.140
U400_SDRAM.REFRESH                CLK80         SB_DFFR      Q       REFRESH              0.540       1.203
U400_SDRAM.SDRAM_COUNTER[7]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.203
U400_SDRAM.SDRAM_CONFIGURED       CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[0]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       2.939
U400_SDRAM.SDRAM_COUNTER[2]       CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       2.960
U400_SDRAM.WRITE_CYCLE            CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.121
U400_SDRAM.REFRESH_COUNTER[0]     CLK80         SB_DFFER     Q       REFRESH5lto0         0.540       4.773
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.070
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       1.084
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       1.084
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       1.091
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       1.091
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       1.119
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.140
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.325
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.070

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_177_mux                                  Net         -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_17_0                                     Net         -        -       1.371     -           14        
U400_SDRAM.SDRAM_CONFIGURED_RNIFNJJ1       SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFNJJ1       SB_LUT4     O        Out     0.449     6.227       -         
N_65_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICLJE5[3]       SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICLJE5[3]       SB_LUT4     O        Out     0.449     8.047       -         
N_287_0_i                                  Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     I1       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4     O        Out     0.400     9.818       -         
SDRAM_COUNTER_lm[1]                        Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]                SB_DFFE     D        In      -         11.325      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.430 is 2.840(24.8%) logic and 8.590(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          16 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       1 use
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        7 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         128 uses

I/O ports: 66
I/O primitives: 57
SB_GB_IO       1 use
SB_IO          56 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 128 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 128 = 128 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 21:00:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[22], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[24], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[26], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[21], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[23], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[25], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	56
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	133
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	39
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	79
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	134/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	57
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	36/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	57/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 134.06 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 705
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 705
used logic cells: 134
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 192 
I1212: Iteration  1 :    45 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 21:05:32 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:05:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:05:32 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:05:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:05:33 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 21:05:34 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     58   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 21:05:34 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 21:05:34 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 135 /        58
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               58         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 21:05:35 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.182

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.4 MHz      12.500        11.318        1.182     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.182  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.182
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.203
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.203
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.203
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.231
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       1.315
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.257
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       2.376
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required          
Instance                        Reference     Type         Pin     Net                     Time         Slack
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.182
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFF       D       SDRAM_CMD_0             12.395       1.182
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       1.203
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       1.203
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       2.194
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       2.334
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       2.474
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       2.615
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       2.755
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       2.890
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.213
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.182

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]             SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                        Net         -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]     SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]     SB_LUT4     O        Out     0.449     2.588       -         
N_289_3                                 Net         -        -       1.371     -           16        
U400_SDRAM.SDRAM_CMD_RNO_3[1]           SB_LUT4     I1       In      -         3.959       -         
U400_SDRAM.SDRAM_CMD_RNO_3[1]           SB_LUT4     O        Out     0.400     4.359       -         
N_84                                    Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CMD_RNO_1[1]           SB_LUT4     I0       In      -         5.729       -         
U400_SDRAM.SDRAM_CMD_RNO_1[1]           SB_LUT4     O        Out     0.449     6.178       -         
SDRAM_CMD_cnst_0_0_57_i_a2_0_0          Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CMD_RNO_0[1]           SB_LUT4     I1       In      -         7.549       -         
U400_SDRAM.SDRAM_CMD_RNO_0[1]           SB_LUT4     O        Out     0.400     7.949       -         
N_243                                   Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_CMD_RNO[1]             SB_LUT4     I0       In      -         9.320       -         
U400_SDRAM.SDRAM_CMD_RNO[1]             SB_LUT4     O        Out     0.386     9.706       -         
SDRAM_CMD_0                             Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                 SB_DFF      D        In      -         11.213      -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.318 is 2.728(24.1%) logic and 8.590(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         132 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 132 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 132 = 132 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 21:05:35 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	138
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	79
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	138/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	138
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	138/1280
    PLBs                        :	47/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 143.60 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 774
used logic cells: 138
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 774
used logic cells: 138
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 213 
I1212: Iteration  1 :    55 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Thu Mar 06 21:14:26 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:14:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:14:26 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:14:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 06 21:14:27 2025

###########################################################]
Pre-mapping Report

# Thu Mar 06 21:14:27 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     58   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 21:14:27 2025

###########################################################]
Map & Optimize Report

# Thu Mar 06 21:14:28 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.43ns		 126 /        58
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               58         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 06 21:14:29 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.366

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      67.3 MHz      12.500        14.866        -2.366     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -2.366  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -2.366
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -2.317
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -2.296
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -2.233
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -0.498
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.322 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.343 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.406 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       2.911 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       3.009 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_1                12.395       -2.366
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_1                12.395       -2.366
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       -0.596
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       -0.526
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.366

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_18                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_164                                    Net          -        -       1.371     -           7         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      O        Out     0.449     6.227       -         
un1_SDRAM_COUNTER_16_i_0_i_3_1[0]        Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      I3       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      O        Out     0.316     7.914       -         
N_108_3                                  Net          -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      I0       In      -         9.285       -         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      O        Out     0.449     9.734       -         
N_108                                    Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         11.105      -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     11.505      -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I2       In      -         12.876      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.379     13.254      -         
CS0_EN_1                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         14.761      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.866 is 3.534(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.366

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_18                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_164                                    Net          -        -       1.371     -           7         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      O        Out     0.449     6.227       -         
un1_SDRAM_COUNTER_16_i_0_i_3_1[0]        Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      I3       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      O        Out     0.316     7.914       -         
N_108_3                                  Net          -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      I0       In      -         9.285       -         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      O        Out     0.449     9.734       -         
N_108                                    Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      I1       In      -         11.105      -         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      O        Out     0.400     11.505      -         
CS1_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      I2       In      -         12.876      -         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      O        Out     0.379     13.254      -         
CS1_EN_1                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                        SB_DFFSR     D        In      -         14.761      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.866 is 3.534(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.317

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_18                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_164                                    Net          -        -       1.371     -           7         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      O        Out     0.449     6.178       -         
un1_SDRAM_COUNTER_16_i_0_i_3_1[0]        Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      I3       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      O        Out     0.316     7.865       -         
N_108_3                                  Net          -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      I0       In      -         9.236       -         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      O        Out     0.449     9.685       -         
N_108                                    Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         11.056      -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     11.455      -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I2       In      -         12.826      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.379     13.205      -         
CS0_EN_1                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         14.712      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.817 is 3.485(23.5%) logic and 11.332(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.317

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_18                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_164                                    Net          -        -       1.371     -           7         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      O        Out     0.449     6.178       -         
un1_SDRAM_COUNTER_16_i_0_i_3_1[0]        Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      I3       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      O        Out     0.316     7.865       -         
N_108_3                                  Net          -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      I0       In      -         9.236       -         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      O        Out     0.449     9.685       -         
N_108                                    Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      I1       In      -         11.056      -         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      O        Out     0.400     11.455      -         
CS1_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      I2       In      -         12.826      -         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      O        Out     0.379     13.205      -         
CS1_EN_1                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                        SB_DFFSR     D        In      -         14.712      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.817 is 3.485(23.5%) logic and 11.332(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.296

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.379     2.518       -         
N_18                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      O        Out     0.449     4.338       -         
N_164                                    Net          -        -       1.371     -           7         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      I0       In      -         5.708       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIHPJJ1     SB_LUT4      O        Out     0.449     6.157       -         
un1_SDRAM_COUNTER_16_i_0_i_3_1[0]        Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      I3       In      -         7.528       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIK9O42     SB_LUT4      O        Out     0.316     7.844       -         
N_108_3                                  Net          -        -       1.371     -           2         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      I0       In      -         9.215       -         
U400_SDRAM.CPU_CYCLE_START_RNIMBEH2      SB_LUT4      O        Out     0.449     9.664       -         
N_108                                    Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         11.035      -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     11.434      -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I2       In      -         12.805      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.379     13.184      -         
CS0_EN_1                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         14.691      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.796 is 3.464(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        12 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         121 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 121 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 121 = 121 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 06 21:14:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	128
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	68
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	128/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	128/1280
    PLBs                        :	40/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 138.69 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 759
used logic cells: 128
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 759
used logic cells: 128
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 194 
I1212: Iteration  1 :    34 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
9:20:00 PM
