// Seed: 125858754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  supply0 id_10;
  initial begin : LABEL_0
    if (id_10);
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1
);
  assign id_3 = 1;
  parameter id_4 = id_4;
  wire id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7
  );
endmodule
