// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.681000,HLS_SYN_LAT=3030,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=493,HLS_SYN_LUT=1344,HLS_VERSION=2022_2}" *)

module radix_sort_separate_bucket_parallel_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_q0,
        sorted_data_address0,
        sorted_data_ce0,
        sorted_data_we0,
        sorted_data_d0,
        sorted_data_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [5:0] sorted_data_address0;
output   sorted_data_ce0;
output   sorted_data_we0;
output  [31:0] sorted_data_d0;
input  [31:0] sorted_data_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] sorted_data_address0;
reg sorted_data_ce0;
reg sorted_data_we0;
reg[31:0] sorted_data_d0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] i_2_fu_238_p2;
reg   [3:0] i_2_reg_319;
wire    ap_CS_fsm_state3;
wire   [2:0] trunc_ln39_fu_244_p1;
reg   [2:0] trunc_ln39_reg_324;
wire   [0:0] icmp_ln39_fu_232_p2;
wire   [8:0] add_ln44_2_fu_249_p2;
reg   [8:0] add_ln44_2_reg_329;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln44_1_fu_261_p2;
reg   [4:0] add_ln44_1_reg_337;
wire   [63:0] zext_ln44_fu_267_p1;
reg   [63:0] zext_ln44_reg_342;
wire   [0:0] icmp_ln44_fu_255_p2;
wire   [31:0] bucket_pointer1_q0;
reg   [31:0] bucket_pointer1_load_reg_352;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln45_fu_276_p2;
reg   [0:0] icmp_ln45_reg_357;
wire   [30:0] trunc_ln45_fu_282_p1;
reg   [30:0] trunc_ln45_reg_361;
wire   [31:0] empty_fu_287_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] bucket_pointer2_q0;
reg   [0:0] bucket_pointer2_load_reg_376;
wire    ap_CS_fsm_state8;
wire   [31:0] bucket_pointer2_load_cast3_fu_292_p1;
reg   [31:0] bucket_pointer2_load_cast3_reg_380;
wire   [31:0] add_ln50_fu_296_p2;
reg   [31:0] add_ln50_reg_385;
reg   [8:0] bucket1_address0;
reg    bucket1_ce0;
reg    bucket1_we0;
wire   [31:0] bucket1_q0;
reg   [3:0] bucket_pointer1_address0;
reg    bucket_pointer1_ce0;
reg    bucket_pointer1_we0;
reg   [31:0] bucket_pointer1_d0;
reg   [3:0] bucket_pointer2_address0;
reg    bucket_pointer2_ce0;
reg    bucket_pointer2_we0;
reg   [0:0] bucket_pointer2_d0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_done;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_idle;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_ready;
wire   [3:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_we0;
wire   [31:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_d0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_done;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_idle;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_ready;
wire   [3:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_we0;
wire   [0:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_d0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_done;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_idle;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_ready;
wire   [5:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_data_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_data_ce0;
wire   [5:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_we0;
wire   [31:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_d0;
wire   [5:0] grp_input_bucket_parallel_2_1_fu_186_sorted_data_address0;
wire    grp_input_bucket_parallel_2_1_fu_186_sorted_data_ce0;
wire   [31:0] grp_input_bucket_parallel_2_1_fu_186_sorted_data_d0;
wire    grp_input_bucket_parallel_2_1_fu_186_sorted_data_we0;
wire   [5:0] grp_input_bucket_parallel_2_1_fu_186_sorted_data_address1;
wire    grp_input_bucket_parallel_2_1_fu_186_sorted_data_ce1;
wire   [31:0] grp_input_bucket_parallel_2_1_fu_186_sorted_data_d1;
wire    grp_input_bucket_parallel_2_1_fu_186_sorted_data_we1;
wire   [8:0] grp_input_bucket_parallel_2_1_fu_186_bucket1_address0;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket1_ce0;
wire   [31:0] grp_input_bucket_parallel_2_1_fu_186_bucket1_d0;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket1_we0;
wire   [8:0] grp_input_bucket_parallel_2_1_fu_186_bucket1_address1;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket1_ce1;
wire   [31:0] grp_input_bucket_parallel_2_1_fu_186_bucket1_d1;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket1_we1;
wire   [3:0] grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_address0;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_ce0;
wire   [31:0] grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_d0;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_we0;
wire   [3:0] grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_address1;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_ce1;
wire   [31:0] grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_d1;
wire    grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_we1;
wire    grp_input_bucket_parallel_2_1_fu_186_ap_start;
wire    grp_input_bucket_parallel_2_1_fu_186_ap_done;
wire    grp_input_bucket_parallel_2_1_fu_186_ap_ready;
wire    grp_input_bucket_parallel_2_1_fu_186_ap_idle;
reg    grp_input_bucket_parallel_2_1_fu_186_ap_continue;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_done;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_idle;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_ready;
wire   [3:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_we0;
wire   [31:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_d0;
wire   [3:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_we0;
wire   [0:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_d0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_done;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_idle;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_ready;
wire   [8:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_bucket1_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_bucket1_ce0;
wire   [5:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_we0;
wire   [31:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_d0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_done;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_idle;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_ready;
wire   [5:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_address0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_ce0;
wire    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_we0;
wire   [31:0] grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_d0;
reg   [4:0] l_reg_108;
wire    ap_CS_fsm_state9;
reg    ap_block_state9_on_subcall_done;
wire    ap_CS_fsm_state4;
wire    ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_ready;
wire    ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_done;
reg    ap_block_state4_on_subcall_done;
reg   [31:0] ap_phi_mux_k_3_phi_fu_158_p4;
reg   [31:0] k_reg_119;
reg   [8:0] phi_mul_reg_131;
reg   [31:0] k_2_reg_143;
reg    ap_block_state7_on_subcall_done;
wire   [31:0] add_ln44_fu_303_p2;
reg   [31:0] k_3_reg_154;
reg    grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start_reg;
reg    grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start_reg;
reg    grp_input_bucket_parallel_2_1_fu_186_ap_start_reg;
reg    ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_ready;
reg    ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_done;
reg    grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start_reg;
reg    grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start_reg;
reg   [3:0] i_fu_68;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start_reg = 1'b0;
#0 grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start_reg = 1'b0;
#0 grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start_reg = 1'b0;
#0 grp_input_bucket_parallel_2_1_fu_186_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_ready = 1'b0;
#0 ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_done = 1'b0;
#0 grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start_reg = 1'b0;
#0 grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start_reg = 1'b0;
#0 grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start_reg = 1'b0;
end

radix_sort_separate_bucket_parallel_2_bucket1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
bucket1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bucket1_address0),
    .ce0(bucket1_ce0),
    .we0(bucket1_we0),
    .d0(grp_input_bucket_parallel_2_1_fu_186_bucket1_d0),
    .q0(bucket1_q0)
);

radix_sort_separate_bucket_parallel_2_bucket_pointer1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bucket_pointer1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bucket_pointer1_address0),
    .ce0(bucket_pointer1_ce0),
    .we0(bucket_pointer1_we0),
    .d0(bucket_pointer1_d0),
    .q0(bucket_pointer1_q0)
);

radix_sort_separate_bucket_parallel_2_bucket_pointer2_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bucket_pointer2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bucket_pointer2_address0),
    .ce0(bucket_pointer2_ce0),
    .we0(bucket_pointer2_we0),
    .d0(bucket_pointer2_d0),
    .q0(bucket_pointer2_q0)
);

radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2_Pipeline_1 grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start),
    .ap_done(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_done),
    .ap_idle(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_idle),
    .ap_ready(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_ready),
    .bucket_pointer1_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_address0),
    .bucket_pointer1_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_ce0),
    .bucket_pointer1_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_we0),
    .bucket_pointer1_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_d0)
);

radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2_Pipeline_2 grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start),
    .ap_done(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_done),
    .ap_idle(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_idle),
    .ap_ready(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_ready),
    .bucket_pointer2_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_address0),
    .bucket_pointer2_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_ce0),
    .bucket_pointer2_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_we0),
    .bucket_pointer2_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_d0)
);

radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2_Pipeline_initialization grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start),
    .ap_done(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_done),
    .ap_idle(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_idle),
    .ap_ready(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_ready),
    .data_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_data_address0),
    .data_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_data_ce0),
    .data_q0(data_q0),
    .sorted_data_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_address0),
    .sorted_data_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_ce0),
    .sorted_data_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_we0),
    .sorted_data_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_d0)
);

radix_sort_separate_bucket_parallel_2_input_bucket_parallel_2_1 grp_input_bucket_parallel_2_1_fu_186(
    .i(trunc_ln39_reg_324),
    .sorted_data_address0(grp_input_bucket_parallel_2_1_fu_186_sorted_data_address0),
    .sorted_data_ce0(grp_input_bucket_parallel_2_1_fu_186_sorted_data_ce0),
    .sorted_data_d0(grp_input_bucket_parallel_2_1_fu_186_sorted_data_d0),
    .sorted_data_q0(sorted_data_q0),
    .sorted_data_we0(grp_input_bucket_parallel_2_1_fu_186_sorted_data_we0),
    .sorted_data_address1(grp_input_bucket_parallel_2_1_fu_186_sorted_data_address1),
    .sorted_data_ce1(grp_input_bucket_parallel_2_1_fu_186_sorted_data_ce1),
    .sorted_data_d1(grp_input_bucket_parallel_2_1_fu_186_sorted_data_d1),
    .sorted_data_q1(32'd0),
    .sorted_data_we1(grp_input_bucket_parallel_2_1_fu_186_sorted_data_we1),
    .bucket1_address0(grp_input_bucket_parallel_2_1_fu_186_bucket1_address0),
    .bucket1_ce0(grp_input_bucket_parallel_2_1_fu_186_bucket1_ce0),
    .bucket1_d0(grp_input_bucket_parallel_2_1_fu_186_bucket1_d0),
    .bucket1_q0(32'd0),
    .bucket1_we0(grp_input_bucket_parallel_2_1_fu_186_bucket1_we0),
    .bucket1_address1(grp_input_bucket_parallel_2_1_fu_186_bucket1_address1),
    .bucket1_ce1(grp_input_bucket_parallel_2_1_fu_186_bucket1_ce1),
    .bucket1_d1(grp_input_bucket_parallel_2_1_fu_186_bucket1_d1),
    .bucket1_q1(32'd0),
    .bucket1_we1(grp_input_bucket_parallel_2_1_fu_186_bucket1_we1),
    .bucket_pointer1_address0(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_address0),
    .bucket_pointer1_ce0(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_ce0),
    .bucket_pointer1_d0(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_d0),
    .bucket_pointer1_q0(bucket_pointer1_q0),
    .bucket_pointer1_we0(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_we0),
    .bucket_pointer1_address1(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_address1),
    .bucket_pointer1_ce1(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_ce1),
    .bucket_pointer1_d1(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_d1),
    .bucket_pointer1_q1(32'd0),
    .bucket_pointer1_we1(grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .i_ap_vld(1'b1),
    .ap_start(grp_input_bucket_parallel_2_1_fu_186_ap_start),
    .ap_done(grp_input_bucket_parallel_2_1_fu_186_ap_done),
    .ap_ready(grp_input_bucket_parallel_2_1_fu_186_ap_ready),
    .ap_idle(grp_input_bucket_parallel_2_1_fu_186_ap_idle),
    .ap_continue(grp_input_bucket_parallel_2_1_fu_186_ap_continue)
);

radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start),
    .ap_done(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_done),
    .ap_idle(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_idle),
    .ap_ready(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_ready),
    .bucket_pointer1_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_address0),
    .bucket_pointer1_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_ce0),
    .bucket_pointer1_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_we0),
    .bucket_pointer1_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_d0),
    .bucket_pointer2_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_address0),
    .bucket_pointer2_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_ce0),
    .bucket_pointer2_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_we0),
    .bucket_pointer2_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_d0)
);

radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1 grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start),
    .ap_done(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_done),
    .ap_idle(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_idle),
    .ap_ready(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_ready),
    .sext_ln45(k_reg_119),
    .trunc_ln1(trunc_ln45_reg_361),
    .phi_mul(phi_mul_reg_131),
    .bucket1_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_bucket1_address0),
    .bucket1_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_bucket1_ce0),
    .bucket1_q0(bucket1_q0),
    .sorted_data_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_address0),
    .sorted_data_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_ce0),
    .sorted_data_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_we0),
    .sorted_data_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_d0)
);

radix_sort_separate_bucket_parallel_2_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2 grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start),
    .ap_done(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_done),
    .ap_idle(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_idle),
    .ap_ready(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_ready),
    .sext_ln50(k_2_reg_143),
    .add_ln50(add_ln50_reg_385),
    .phi_mul(phi_mul_reg_131),
    .sorted_data_address0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_address0),
    .sorted_data_ce0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_ce0),
    .sorted_data_we0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_we0),
    .sorted_data_d0(grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_done <= 1'b0;
        end else if ((grp_input_bucket_parallel_2_1_fu_186_ap_done == 1'b1)) begin
            ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_ready <= 1'b0;
        end else if ((grp_input_bucket_parallel_2_1_fu_186_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_input_bucket_parallel_2_1_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln39_fu_232_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state4)))) begin
            grp_input_bucket_parallel_2_1_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_input_bucket_parallel_2_1_fu_186_ap_ready == 1'b1)) begin
            grp_input_bucket_parallel_2_1_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_ready == 1'b1)) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_ready == 1'b1)) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln45_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_ready == 1'b1)) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start_reg <= 1'b0;
    end else begin
        if (((bucket_pointer2_q0 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start_reg <= 1'b1;
        end else if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_ready == 1'b1)) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln44_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_ready == 1'b1)) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start_reg <= 1'b1;
        end else if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_ready == 1'b1)) begin
            grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_68 <= 4'd0;
    end else if (((icmp_ln44_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_fu_68 <= i_2_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_276_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        k_2_reg_143 <= k_reg_119;
    end else if (((icmp_ln45_reg_357 == 1'd1) & (1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        k_2_reg_143 <= empty_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bucket_pointer2_q0 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        k_3_reg_154 <= k_2_reg_143;
    end else if (((bucket_pointer2_load_reg_376 == 1'd1) & (1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        k_3_reg_154 <= add_ln44_fu_303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        k_reg_119 <= 32'd0;
    end else if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        k_reg_119 <= ap_phi_mux_k_3_phi_fu_158_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        l_reg_108 <= 5'd0;
    end else if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        l_reg_108 <= add_ln44_1_reg_337;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_mul_reg_131 <= 9'd0;
    end else if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        phi_mul_reg_131 <= add_ln44_2_reg_329;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln44_1_reg_337 <= add_ln44_1_fu_261_p2;
        add_ln44_2_reg_329 <= add_ln44_2_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bucket_pointer2_q0 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln50_reg_385 <= add_ln50_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        bucket_pointer1_load_reg_352 <= bucket_pointer1_q0;
        icmp_ln45_reg_357 <= icmp_ln45_fu_276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        bucket_pointer2_load_cast3_reg_380[0] <= bucket_pointer2_load_cast3_fu_292_p1[0];
        bucket_pointer2_load_reg_376 <= bucket_pointer2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_2_reg_319 <= i_2_fu_238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_232_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln39_reg_324 <= trunc_ln39_fu_244_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        trunc_ln45_reg_361 <= trunc_ln45_fu_282_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        zext_ln44_reg_342[4 : 0] <= zext_ln44_fu_267_p1[4 : 0];
    end
end

always @ (*) begin
    if ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_232_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((bucket_pointer2_load_reg_376 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_k_3_phi_fu_158_p4 = add_ln44_fu_303_p2;
    end else begin
        ap_phi_mux_k_3_phi_fu_158_p4 = k_3_reg_154;
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_232_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln45_reg_357 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        bucket1_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_bucket1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket1_address0 = grp_input_bucket_parallel_2_1_fu_186_bucket1_address0;
    end else begin
        bucket1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln45_reg_357 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        bucket1_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_bucket1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket1_ce0 = grp_input_bucket_parallel_2_1_fu_186_bucket1_ce0;
    end else begin
        bucket1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket1_we0 = grp_input_bucket_parallel_2_1_fu_186_bucket1_we0;
    end else begin
        bucket1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bucket_pointer1_address0 = zext_ln44_fu_267_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer1_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_pointer1_address0 = grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer1_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_address0;
    end else begin
        bucket_pointer1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bucket_pointer1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer1_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_pointer1_ce0 = grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer1_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_ce0;
    end else begin
        bucket_pointer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer1_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_pointer1_d0 = grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer1_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_d0;
    end else begin
        bucket_pointer1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer1_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer1_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_pointer1_we0 = grp_input_bucket_parallel_2_1_fu_186_bucket_pointer1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer1_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_bucket_pointer1_we0;
    end else begin
        bucket_pointer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        bucket_pointer2_address0 = zext_ln44_reg_342;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer2_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer2_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_address0;
    end else begin
        bucket_pointer2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        bucket_pointer2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer2_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer2_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_ce0;
    end else begin
        bucket_pointer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer2_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer2_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_d0;
    end else begin
        bucket_pointer2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_pointer2_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_bucket_pointer2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_pointer2_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_bucket_pointer2_we0;
    end else begin
        bucket_pointer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_input_bucket_parallel_2_1_fu_186_ap_continue = 1'b1;
    end else begin
        grp_input_bucket_parallel_2_1_fu_186_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((bucket_pointer2_load_reg_376 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        sorted_data_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_address0;
    end else if (((icmp_ln45_reg_357 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        sorted_data_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_data_address0 = grp_input_bucket_parallel_2_1_fu_186_sorted_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sorted_data_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_address0;
    end else begin
        sorted_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((bucket_pointer2_load_reg_376 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        sorted_data_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_ce0;
    end else if (((icmp_ln45_reg_357 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        sorted_data_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_data_ce0 = grp_input_bucket_parallel_2_1_fu_186_sorted_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sorted_data_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_ce0;
    end else begin
        sorted_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bucket_pointer2_load_reg_376 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        sorted_data_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_d0;
    end else if (((icmp_ln45_reg_357 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        sorted_data_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sorted_data_d0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_d0;
    end else begin
        sorted_data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((bucket_pointer2_load_reg_376 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        sorted_data_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_sorted_data_we0;
    end else if (((icmp_ln45_reg_357 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        sorted_data_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_sorted_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sorted_data_we0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_sorted_data_we0;
    end else begin
        sorted_data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln39_fu_232_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln44_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln44_1_fu_261_p2 = (l_reg_108 + 5'd1);

assign add_ln44_2_fu_249_p2 = (phi_mul_reg_131 + 9'd25);

assign add_ln44_fu_303_p2 = (k_2_reg_143 + bucket_pointer2_load_cast3_reg_380);

assign add_ln50_fu_296_p2 = (k_2_reg_143 + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_done == 1'b0) | (grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_done == 1'b0) | (grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_ready & ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((icmp_ln45_reg_357 == 1'd1) & (grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = ((bucket_pointer2_load_reg_376 == 1'd1) & (grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_done == 1'b0));
end

assign ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_done = (grp_input_bucket_parallel_2_1_fu_186_ap_done | ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_done);

assign ap_sync_grp_input_bucket_parallel_2_1_fu_186_ap_ready = (grp_input_bucket_parallel_2_1_fu_186_ap_ready | ap_sync_reg_grp_input_bucket_parallel_2_1_fu_186_ap_ready);

assign bucket_pointer2_load_cast3_fu_292_p1 = bucket_pointer2_q0;

assign data_address0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_data_address0;

assign data_ce0 = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_data_ce0;

assign empty_fu_287_p2 = (bucket_pointer1_load_reg_352 + k_reg_119);

assign grp_input_bucket_parallel_2_1_fu_186_ap_start = grp_input_bucket_parallel_2_1_fu_186_ap_start_reg;

assign grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start = grp_radix_sort_separate_bucket_parallel_2_Pipeline_1_fu_166_ap_start_reg;

assign grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start = grp_radix_sort_separate_bucket_parallel_2_Pipeline_2_fu_172_ap_start_reg;

assign grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1_fu_201_ap_start_reg;

assign grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start = grp_radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2_fu_213_ap_start_reg;

assign grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start = grp_radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer_fu_195_ap_start_reg;

assign grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start = grp_radix_sort_separate_bucket_parallel_2_Pipeline_initialization_fu_178_ap_start_reg;

assign i_2_fu_238_p2 = (i_fu_68 + 4'd1);

assign icmp_ln39_fu_232_p2 = ((i_fu_68 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_255_p2 = ((l_reg_108 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_276_p2 = (($signed(bucket_pointer1_q0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign trunc_ln39_fu_244_p1 = i_fu_68[2:0];

assign trunc_ln45_fu_282_p1 = bucket_pointer1_q0[30:0];

assign zext_ln44_fu_267_p1 = l_reg_108;

always @ (posedge ap_clk) begin
    zext_ln44_reg_342[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    bucket_pointer2_load_cast3_reg_380[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //radix_sort_separate_bucket_parallel_2
