$date
	Tue Mar 28 00:05:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Register_file_tb $end
$var wire 16 ! DATA_B [15:0] $end
$var wire 16 " DATA_A [15:0] $end
$var reg 3 # ADDR_A [2:0] $end
$var reg 3 $ ADDR_B [2:0] $end
$var reg 1 % CLK $end
$var reg 16 & DATA_IN [15:0] $end
$var reg 1 ' RSTn $end
$var reg 1 ( WR $end
$var integer 32 ) i [31:0] $end
$scope module register $end
$var wire 3 * ADDR_A [2:0] $end
$var wire 3 + ADDR_B [2:0] $end
$var wire 1 % CLK $end
$var wire 16 , DATA_A [15:0] $end
$var wire 16 - DATA_B [15:0] $end
$var wire 16 . DATA_IN [15:0] $end
$var wire 1 ' RSTn $end
$var wire 1 ( WR $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
x(
1'
bx &
1%
bx $
bx #
bx "
bx !
$end
#20
0(
0'
#50
0%
#100
1%
#150
0%
#200
1%
#220
b0 !
b0 -
b1 $
b1 +
b0 "
b0 ,
b0 #
b0 *
b1000 )
1'
#250
0%
#300
1%
#350
0%
#400
1%
#420
b1001000110100 &
b1001000110100 .
#450
0%
#500
1%
#550
0%
#600
1%
#620
b1001000110100 !
b1001000110100 -
b1001000110100 "
b1001000110100 ,
1(
#650
0%
#700
1%
#720
0(
#750
0%
#800
1%
#850
0%
#900
1%
#920
b0 !
b0 -
b111 $
b111 +
#950
0%
#1000
1%
#1050
0%
#1100
1%
#1120
b101011001111000 &
b101011001111000 .
#1150
0%
#1200
1%
#1250
0%
#1300
1%
#1320
b101011001111000 !
b101011001111000 -
b101011001111000 "
b101011001111000 ,
1(
#1350
0%
#1400
1%
#1420
0(
#1450
0%
#1500
1%
#1550
0%
#1600
1%
#1620
b0 !
b0 -
b101 $
b101 +
b0 "
b0 ,
b100 #
b100 *
#1650
0%
#1700
1%
#1750
0%
#1800
1%
#1830
b101011001111000 "
b101011001111000 ,
b111 #
b111 *
#1850
0%
#1900
1%
#1950
0%
#2000
1%
#2040
b1001000110100 !
b1001000110100 -
b1 $
b1 +
#2050
b1000 )
0%
#2100
1%
#2150
0%
#2200
1%
#2250
b0 "
b0 ,
b0 !
b0 -
0%
0'
#2300
1%
#2350
0%
#2400
1%
#2450
0%
1'
#2500
1%
#2550
0%
#2600
1%
#2650
0%
#2700
1%
#2750
0%
#2800
1%
#2850
0%
