Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  8 19:55:43 2022
| Host         : Universe running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bt_uart_control_sets_placed.rpt
| Design       : bt_uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           29 |
| No           | No                    | Yes                    |              52 |           17 |
| No           | Yes                   | No                     |              73 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              50 |           12 |
| Yes          | Yes                   | No                     |             106 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                    Enable Signal                                                    |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | rst_i                                                                                                                                 |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | clk_gen_i0/rst_meta_reg                                                                                                               |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | rst_i                                                                                                                                 |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | clk_gen_i0/rst_meta_reg                                                                                                               |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_cnt                                                                                                | resp_gen_i0/char_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                                                | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cur_cmd                                                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              6 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/send_char_val_reg                                                                         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                3 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                        |                2 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                        |                4 |             10 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data16[15]_i_1_n_0                                                                                  | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                                                                                 |                4 |             18 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0] | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                        |                5 |             20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_sav[27]_i_1_n_0                                                                                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                6 |             28 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                7 |             30 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data32[31]_i_1_n_0                                                                                  | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                7 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |               17 |             36 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |               12 |             39 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     |                                                                                                                                       |               13 |             50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     |                                                                                                                                       |               16 |             57 |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     5 |
| 3      |                     1 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


