/*
 Copyright 2019 Alain Dargelas

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
 */

/*
 * File:   UhdmWriter.cpp
 * Author: alain
 *
 * Created on January 17, 2020, 9:13 PM
 */
#include <map>
#include "headers/uhdm.h"
#include "SourceCompile/SymbolTable.h"
#include "Utils/StringUtils.h"
#include "Library/Library.h"
#include "Design/FileContent.h"
#include "ErrorReporting/Error.h"
#include "ErrorReporting/Location.h"
#include "ErrorReporting/Error.h"
#include "ErrorReporting/ErrorDefinition.h"
#include "ErrorReporting/ErrorContainer.h"
#include "SourceCompile/CompilationUnit.h"
#include "SourceCompile/PreprocessFile.h"
#include "SourceCompile/CompileSourceFile.h"
#include "CommandLine/CommandLineParser.h"
#include "SourceCompile/ParseFile.h"
#include "Testbench/ClassDefinition.h"
#include "SourceCompile/Compiler.h"
#include "DesignCompile/CompileDesign.h"
#include "DesignCompile/ResolveSymbols.h"
#include "DesignCompile/DesignElaboration.h"
#include "DesignCompile/UVMElaboration.h"
#include "DesignCompile/CompilePackage.h"
#include "DesignCompile/CompileModule.h"
#include "DesignCompile/CompileFileContent.h"
#include "DesignCompile/CompileProgram.h"
#include "DesignCompile/CompileClass.h"
#include "DesignCompile/Builtin.h"
#include "DesignCompile/PackageAndRootElaboration.h"
#include "Design/ModuleInstance.h"
#include "Design/Netlist.h"
#include "Design/Struct.h"
#include "Design/Union.h"
#include "Design/SimpleType.h"
#include "surelog.h"
#include "UhdmWriter.h"
#include "headers/vpi_visitor.h"
#include "headers/Serializer.h"
#include "headers/module.h"
#include "DesignCompile/UhdmChecker.h"
#include "headers/vpi_listener.h"
#include "headers/ElaboratorListener.h"
#include "headers/vpi_uhdm.h"

using namespace SURELOG;
using namespace UHDM;

typedef std::map<ModPort*, modport*> ModPortMap;
typedef std::map<const DesignComponent*, BaseClass*> ComponentMap;
typedef std::map<Signal*, BaseClass*> SignalBaseClassMap;
typedef std::map<std::string, Signal*> SignalMap;
typedef std::map<ModuleInstance*, BaseClass*> InstanceMap;
typedef std::map<std::string, BaseClass*> VpiSignalMap;

unsigned int getBuiltinType(VObjectType type) {
  switch (type) {
  case VObjectType::slNInpGate_And:
    return vpiAndPrim;
  case VObjectType::slNInpGate_Or:
    return vpiOrPrim;
  case VObjectType::slNInpGate_Nor:
    return vpiNorPrim;
  case VObjectType::slNInpGate_Nand:
    return vpiNandPrim;
  case VObjectType::slNInpGate_Xor:
    return vpiXorPrim;
  case VObjectType::slNInpGate_Xnor:
    return vpiXnorPrim;
  case VObjectType::slNOutGate_Buf:
    return vpiBufPrim;
  case VObjectType::slNOutGate_Not:
    return vpiNotPrim;
  case VObjectType::slPassEnSwitch_Tranif0:
    return vpiTranif0Prim;
  case VObjectType::slPassEnSwitch_Tranif1:
    return vpiTranif1Prim;
  case VObjectType::slPassEnSwitch_RTranif1:
    return vpiRtranif1Prim;
  case VObjectType::slPassEnSwitch_RTranif0:
    return vpiRtranif0Prim;
  case VObjectType::slPassSwitch_Tran:
    return vpiTranPrim;
  case VObjectType::slPassSwitch_RTran:
    return vpiRtranPrim;
  case VObjectType::slCmosSwitchType_Cmos:
    return vpiCmosPrim;
  case VObjectType::slCmosSwitchType_RCmos:
    return vpiRcmosPrim;
  case VObjectType::slEnableGateType_Bufif0:
    return vpiBufif0Prim;
  case VObjectType::slEnableGateType_Bufif1:
    return vpiBufif1Prim;
  case VObjectType::slEnableGateType_Notif0:
    return vpiNotif0Prim;
  case VObjectType::slEnableGateType_Notif1:
    return vpiNotif1Prim;
  case VObjectType::slMosSwitchType_NMos:
    return vpiNmosPrim;
  case VObjectType::slMosSwitchType_PMos:
    return vpiPmosPrim;
  case VObjectType::slMosSwitchType_RNMos:
    return vpiRnmosPrim;
  case VObjectType::slMosSwitchType_RPMos:
    return vpiRpmosPrim;
  case VObjectType::slPullup:
    return vpiPullupPrim;
  case VObjectType::slPulldown:
    return vpiPulldownPrim;    
  default:
    return 0;
  }
}

unsigned int UhdmWriter::getStrengthType(VObjectType type) {
  switch (type) {
  case VObjectType::slSupply0:
    return vpiSupply0;
  case VObjectType::slSupply1:
    return vpiSupply1;
  case VObjectType::slStrong0:
    return vpiStrongDrive;
  case VObjectType::slStrong1:
    return vpiStrongDrive;
  case VObjectType::slPull0:
    return vpiPullDrive;
  case VObjectType::slPull1:
    return vpiPullDrive;
  case VObjectType::slWeak0:
    return vpiWeakDrive;
  case VObjectType::slWeak1:
    return vpiWeakDrive;
  case VObjectType::slHighZ0:
    return vpiHighZ;
  case VObjectType::slHighZ1:
    return vpiHighZ;
  default:
    return 0;
  }
}

unsigned int UhdmWriter::getVpiOpType(VObjectType type) {
  switch (type) {
  case VObjectType::slBinOp_Plus:
    return vpiAddOp;
  case VObjectType::slBinOp_Minus:
    return vpiSubOp;
  case VObjectType::slBinOp_Mult:
    return vpiMultOp;
  case VObjectType::slBinOp_MultMult:
    return vpiPowerOp;
  case VObjectType::slBinOp_Div:
    return vpiDivOp;
  case VObjectType::slBinOp_Great:
    return vpiGtOp;
  case VObjectType::slBinOp_GreatEqual:
    return vpiGeOp;
  case VObjectType::slBinOp_Less:
    return vpiLtOp;
  case VObjectType::slBinOp_Imply:
    return vpiImplyOp;
  case VObjectType::slBinOp_Equivalence:
    return vpiEqOp;
  case VObjectType::slBinOp_LessEqual:
    return vpiLeOp;
  case VObjectType::slBinOp_Equiv:
    return vpiEqOp;
  case VObjectType::slBinOp_Not:
  case VObjectType::slNOT:
    return vpiNeqOp;
  case VObjectType::slBinOp_Percent:
    return vpiModOp;
  case VObjectType::slBinOp_LogicAnd:
    return vpiLogAndOp;
  case VObjectType::slBinOp_LogicOr:
    return vpiLogOrOp;
  case VObjectType::slBinOp_BitwAnd:
    return vpiBitAndOp;
  case VObjectType::slBinOp_BitwOr:
    return vpiBitOrOp;
  case VObjectType::slBinOp_BitwXor:
    return vpiBitXorOp;
	case VObjectType::slBinOp_ReductXnor1:
	case VObjectType::slBinOp_ReductXnor2:
  case VObjectType::slBinModOp_ReductXnor1:
	case VObjectType::slBinModOp_ReductXnor2:
		return vpiBitXNorOp;
  case VObjectType::slBinOp_ReductNand:
    return vpiUnaryNandOp;
  case VObjectType::slBinOp_ReductNor:
    return vpiUnaryNorOp;
  case VObjectType::slUnary_Plus:
    return vpiPlusOp;
  case VObjectType::slUnary_Minus:
    return vpiMinusOp;
  case VObjectType::slUnary_Not:
    return vpiNotOp;
  case VObjectType::slUnary_Tilda:
    return vpiBitNegOp;
  case VObjectType::slUnary_BitwAnd:
    return vpiUnaryAndOp;
  case VObjectType::slUnary_BitwOr:
    return vpiUnaryOrOp;
  case VObjectType::slUnary_BitwXor:
    return vpiUnaryXorOp;
  case VObjectType::slUnary_ReductNand:
    return vpiUnaryNandOp;
  case VObjectType::slUnary_ReductNor:
    return vpiUnaryNorOp;
  case VObjectType::slUnary_ReductXnor1:
  case VObjectType::slUnary_ReductXnor2:
    return  vpiUnaryXNorOp;
  case VObjectType::slBinOp_ShiftLeft:
    return vpiLShiftOp;
  case VObjectType::slBinOp_ShiftRight:
    return vpiRShiftOp;
  case VObjectType::slBinOp_ArithShiftLeft:
    return vpiArithLShiftOp;
  case VObjectType::slBinOp_ArithShiftRight:
    return vpiArithRShiftOp;
  case VObjectType::slIncDec_PlusPlus:
		return vpiPostIncOp;
  case VObjectType::slIncDec_MinusMinus:
    return vpiPostDecOp;
  case VObjectType::slConditional_operator:
  case VObjectType::slQmark:
    return vpiConditionOp;
  case VObjectType::slInsideOp:
  case VObjectType::slOpen_range_list:
    return vpiInsideOp;
  case VObjectType::slBinOp_FourStateLogicEqual:
    return vpiCaseEqOp;
  case VObjectType::slBinOp_FourStateLogicNotEqual:
    return vpiCaseNeqOp;
  case VObjectType::slAssignOp_Assign:
    return vpiAssignmentOp;
  case VObjectType::slAssignOp_Add:
    return vpiAddOp;
  case VObjectType::slAssignOp_Sub:
    return vpiSubOp;
  case VObjectType::slAssignOp_Mult:
    return vpiMultOp;
  case VObjectType::slAssignOp_Div:
    return vpiDivOp;
  case VObjectType::slAssignOp_Modulo:
    return vpiModOp;
  case VObjectType::slAssignOp_BitwAnd:
    return vpiBitAndOp;
  case VObjectType::slAssignOp_BitwOr:
    return vpiBitOrOp;
  case VObjectType::slAssignOp_BitwXor:
    return vpiBitXorOp;
  case VObjectType::slAssignOp_BitwLeftShift:
    return vpiLShiftOp;
  case VObjectType::slAssignOp_BitwRightShift:
    return vpiRShiftOp;
  case VObjectType::slAssignOp_ArithShiftLeft:
    return vpiArithLShiftOp;
  case VObjectType::slAssignOp_ArithShiftRight:
    return vpiArithRShiftOp;
  case VObjectType::slMatches:
    return vpiMatchOp;
  case VObjectType::slBinOp_WildcardEqual:
  case VObjectType::slBinOp_WildEqual:
    return vpiWildEqOp;
  case VObjectType::slBinOp_WildcardNotEqual: 
  case VObjectType::slBinOp_WildNotEqual:
    return vpiWildNeqOp;
  case VObjectType::slIff:
    return vpiIffOp;
  default:
    return 0;
  }
}

unsigned int UhdmWriter::getVpiDirection(VObjectType type)
{
  unsigned int direction = vpiNoDirection;
  if (type == VObjectType::slPortDir_Inp ||
      type == VObjectType::slTfPortDir_Inp)
    direction = vpiInput;
  else if (type == VObjectType::slPortDir_Out ||
           type == VObjectType::slTfPortDir_Out)
    direction = vpiOutput;
  else if (type == VObjectType::slPortDir_Inout ||
           type == VObjectType::slTfPortDir_Inout)
    direction = vpiInout;
  else if (type == VObjectType::slTfPortDir_Ref ||
           type == VObjectType::slTfPortDir_ConstRef)
    direction = vpiRef;
  return direction;
}

unsigned int UhdmWriter::getVpiNetType(VObjectType type)
{
  unsigned int nettype = 0;
  if (type == VObjectType::slNetType_Wire)
    nettype = vpiWire;
  else if (type == VObjectType::slIntVec_TypeReg)
    nettype = vpiReg;
  else if (type == VObjectType::slNetType_Supply0)
    nettype = vpiSupply0;
  else if (type == VObjectType::slNetType_Supply1)
    nettype = vpiSupply1;
  else if (type == VObjectType::slIntVec_TypeLogic)
    nettype = vpiLogicNet;
  // TODO
  return nettype;
}

static void writePorts(std::vector<Signal*>& orig_ports, BaseClass* parent,
                       VectorOfport* dest_ports, VectorOfnet* dest_nets,
                       Serializer& s, ComponentMap& componentMap,
                       ModPortMap& modPortMap,
                       SignalBaseClassMap& signalBaseMap,
                       SignalMap& signalMap,
                       ModuleInstance* instance = nullptr) {
  for (Signal* orig_port : orig_ports ) {
    port* dest_port = s.MakePort();
    signalBaseMap.insert(std::make_pair(orig_port, dest_port));
    signalMap.insert(std::make_pair(orig_port->getName(), orig_port));
    dest_port->VpiName(orig_port->getName());
    unsigned int direction = UhdmWriter::getVpiDirection(orig_port->getDirection());
    dest_port->VpiDirection(direction);
    dest_port->VpiLineNo(orig_port->getFileContent()->Line(orig_port->getNodeId()));
    dest_port->VpiFile(orig_port->getFileContent()->getFileName());
    dest_port->VpiParent(parent);
    if (ModPort* orig_modport = orig_port->getModPort()) {
      ref_obj* ref = s.MakeRef_obj();
      dest_port->Low_conn(ref);
      std::map<ModPort*, modport*>::iterator itr = modPortMap.find(orig_modport);
      if (itr != modPortMap.end()) {
        ref->Actual_group((*itr).second);
      }
    } else if (ModuleDefinition* orig_interf = orig_port->getInterfaceDef()) {
      ref_obj* ref = s.MakeRef_obj();
      dest_port->Low_conn(ref);
      const auto& found = componentMap.find(orig_interf);
      if (found != componentMap.end()) {
        ref->Actual_group(found->second);
      }
    }
    dest_ports->push_back(dest_port);
  }
}

void writeDataTypes(const DesignComponent::DataTypeMap& datatypeMap,
                    BaseClass* parent, VectorOftypespec* dest_typespecs,
                    Serializer& s) {
  std::set<uint64_t> ids;
  for (const auto& entry : datatypeMap) {
    const DataType* dtype = entry.second;
    if (dtype->getCategory() == DataType::Category::REF) {
      dtype = dtype->getDefinition();
    }
    if (dtype->getCategory() == DataType::Category::TYPEDEF) {
      if (dtype->getTypespec() == nullptr)
        dtype = dtype->getDefinition();
    }
    typespec* tps = dtype->getTypespec();
    if (tps) {
      if (ids.find(tps->UhdmId()) == ids.end()) {
        dest_typespecs->push_back(tps);
        ids.insert(tps->UhdmId());
      }
    }
  }
}

void writeNets(std::vector<Signal*>& orig_nets, BaseClass* parent,
        VectorOfnet* dest_nets, Serializer& s, SignalBaseClassMap& signalBaseMap,
        SignalMap& signalMap, SignalMap& portMap, ModuleInstance* instance = nullptr) {

  for (auto& orig_net : orig_nets ) {
    net* dest_net = nullptr;
    if (instance) {
      for(net* net : *instance->getNetlist()->nets()) {
        SignalMap::iterator itr = signalMap.find(net->VpiName());
        if (itr == signalMap.end()) {
          if (net->VpiName() == orig_net->getName()) {
            dest_net = net;
            break;
          }
        }
      }
    } else {
      dest_net = s.MakeLogic_net();
    }
    if (dest_net) {
      SignalMap::iterator portItr = portMap.find(orig_net->getName());
      if (portItr != portMap.end()) {
        Signal* sig = (*portItr).second;
        if (sig) {
          SignalBaseClassMap::iterator itr = signalBaseMap.find(sig);
          if (itr != signalBaseMap.end()) {
            port* p = (port*) ((*itr).second);
            if (p->Low_conn() == nullptr) {
              ref_obj* ref = s.MakeRef_obj();
              ref->Actual_group(dest_net);
              p->Low_conn(ref);
            }
          }
        }
      }
      signalBaseMap.insert(std::make_pair(orig_net, dest_net));
      signalMap.insert(std::make_pair(orig_net->getName(), orig_net));
      dest_net->VpiName(orig_net->getName());
      dest_net->VpiLineNo(orig_net->getFileContent()->Line(orig_net->getNodeId()));
      dest_net->VpiFile(orig_net->getFileContent()->getFileName());
      dest_net->VpiNetType(UhdmWriter::getVpiNetType(orig_net->getType()));
      dest_net->VpiParent(parent);
      dest_nets->push_back(dest_net);
    }
  }
}

void mapLowConns(std::vector<Signal*>& orig_ports, Serializer& s,
        SignalBaseClassMap& signalBaseMap) {
   for (Signal* orig_port : orig_ports ) {
     if (Signal* lowconn = orig_port->getLowConn()) {
       std::map<Signal*, BaseClass*>::iterator itrlow = signalBaseMap.find(lowconn);
       if (itrlow != signalBaseMap.end()) {
         std::map<Signal*, BaseClass*>::iterator itrport = signalBaseMap.find(orig_port);
         if (itrport != signalBaseMap.end()) {
           ref_obj* ref = s.MakeRef_obj();
           ((port*)(*itrport).second)->Low_conn(ref);
           ref->Actual_group((*itrlow).second);
         }
       }
     }
   }
}

void writeClass (ClassDefinition* classDef, VectorOfclass_defn* dest_classes, Serializer& s,
        ComponentMap& componentMap, BaseClass* parent) {
  if (classDef->getFileContents().size() &&
      classDef->getType() == VObjectType::slClass_declaration) {
    const FileContent* fC = classDef->getFileContents()[0];
    class_defn* c = classDef->getUhdmDefinition();
    c->VpiParent(parent);
    // Typepecs
    VectorOftypespec* typespecs = s.MakeTypespecVec();
    c->Typespecs(typespecs);
    writeDataTypes(classDef->getDataTypeMap(), c, typespecs, s);

    // Variables
    // Already bound in TestbenchElaboration

    // Function and tasks
    c->Task_funcs(classDef->getTask_funcs());
    if (c->Task_funcs()) {
      for (auto tf : *c->Task_funcs()) {
        tf->VpiParent(c);
      }
    }
    // Parameters
    if (classDef->getParameters()) {
      c->Parameters(classDef->getParameters());
      for (auto ps : *c->Parameters()) {
        ps->VpiParent(c);
      }
    }
    // Param_assigns
    if (classDef->getParam_assigns()) {
      c->Param_assigns(classDef->getParam_assigns());
      for (auto ps : *c->Param_assigns()) {
        ps->VpiParent(c);
      }
    }
    componentMap.insert(std::make_pair(classDef, c));
    c->VpiParent(parent);
    dest_classes->push_back(c);
    const std::string& name = classDef->getName();
    if (c->VpiName() == "")
      c->VpiName(name);
    if (c->VpiFullName() == "")
      c->VpiFullName(name);  
    c->Attributes(classDef->Attributes());
    if (fC) {
      // Builtin classes have no file
      c->VpiFile(fC->getFileName());
      c->VpiLineNo(fC->Line(classDef->getNodeIds()[0]));
    }

    for (auto& nested : classDef->getClassMap()) {
      ClassDefinition* c_nested = nested.second;
      VectorOfclass_defn* dest_classes = s.MakeClass_defnVec();
      writeClass(c_nested, dest_classes, s, componentMap, c);
    }

  }
}

void writeClasses(ClassNameClassDefinitionMultiMap& orig_classes,
        VectorOfclass_defn* dest_classes, Serializer& s,
        ComponentMap& componentMap, BaseClass* parent) {
  for (auto& orig_class : orig_classes ) {
    ClassDefinition* classDef = orig_class.second;
    writeClass(classDef, dest_classes, s, componentMap, parent);
  }
}

void writeVariables(const DesignComponent::VariableMap& orig_vars,
                    BaseClass* parent,
                    VectorOfvariables* dest_vars,
                    Serializer& s, ComponentMap& componentMap) {
  for (auto& orig_var : orig_vars) {
    Variable* var = orig_var.second;
    const DataType* dtype = var->getDataType();
    const ClassDefinition* classdef = dynamic_cast<const ClassDefinition*> (dtype);
    if (classdef) {
      class_var* cvar = s.MakeClass_var();
      cvar->VpiName(var->getName());
      cvar->VpiLineNo(var->getFileContent()->Line(var->getNodeId()));
      cvar->VpiFile(var->getFileContent()->getFileName());
      cvar->VpiParent(parent);
      const auto& found = componentMap.find(classdef);
      if (found != componentMap.end()) {
        //TODO: Bind Class type,
        // class_var -> class_typespec -> class_defn
      }
      dest_vars->push_back(cvar);
    }
  }
}

void writePackage(Package* pack, package* p, Serializer& s,
        ComponentMap& componentMap) {
  // Typepecs
  VectorOftypespec* typespecs = s.MakeTypespecVec();
  p->Typespecs(typespecs);
  writeDataTypes(pack->getDataTypeMap(), p, typespecs, s);
  // Classes
  ClassNameClassDefinitionMultiMap& orig_classes = pack->getClassDefinitions();
  VectorOfclass_defn* dest_classes = s.MakeClass_defnVec();
  writeClasses(orig_classes, dest_classes, s, componentMap, p);
  p->Class_defns(dest_classes);
  // Parameters
  if (pack->getParameters()) {
    p->Parameters(pack->getParameters());
    for (auto ps : *p->Parameters()) {
      ps->VpiParent(p);
    }
  }
  // Param_assigns
  if (pack->getParam_assigns()) {
    p->Param_assigns(pack->getParam_assigns());
    for (auto ps : *p->Param_assigns()) {
      ps->VpiParent(p);
    }
  }
  // Function and tasks
  p->Task_funcs(pack->getTask_funcs());
  if (p->Task_funcs()) {
    for (auto tf : *p->Task_funcs()) {
      tf->VpiParent(p);
    }
  }

  // Variables
  Netlist* netlist = pack->getNetlist();
  if (netlist) {
    p->Variables(netlist->variables());
    if (netlist->variables()) {
      for (auto obj : *netlist->variables()) {
        obj->VpiParent(p);
      }
    }
  }
}

void writeModule(ModuleDefinition* mod, module* m, Serializer& s,
        ComponentMap& componentMap,
        ModPortMap& modPortMap,
        ModuleInstance* instance = nullptr) {
  SignalBaseClassMap signalBaseMap;
  SignalMap portMap;
  SignalMap netMap;
  // Typepecs
  VectorOftypespec* typespecs = s.MakeTypespecVec();
  m->Typespecs(typespecs);
  writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  for (auto item : mod->getImportedSymbols()) {
    typespecs->push_back(item);
  }
  // Ports
  std::vector<Signal*>& orig_ports = mod->getPorts();
  VectorOfport* dest_ports = s.MakePortVec();
  VectorOfnet* dest_nets = s.MakeNetVec();
  writePorts(orig_ports, m, dest_ports, dest_nets, s, componentMap,
        modPortMap, signalBaseMap, portMap, instance);
  m->Ports(dest_ports);
  // Nets
  std::vector<Signal*> orig_nets = mod->getSignals();
  writeNets(orig_nets, m, dest_nets, s, signalBaseMap, netMap, portMap, instance);
  m->Nets(dest_nets);
  mapLowConns(orig_ports, s, signalBaseMap);
  // Classes
  ClassNameClassDefinitionMultiMap& orig_classes = mod->getClassDefinitions();
  VectorOfclass_defn* dest_classes = s.MakeClass_defnVec();
  writeClasses(orig_classes, dest_classes, s, componentMap, m);
  m->Class_defns(dest_classes);
  // Variables
  //DesignComponent::VariableMap& orig_vars = mod->getVariables();
  //VectorOfvariables* dest_vars = s.MakeVariablesVec();
  //writeVariables(orig_vars, m, dest_vars, s, componentMap);
  //m->Variables(dest_vars);
  // Cont assigns
  std::vector<cont_assign*>* orig_cont_assigns = mod->getContAssigns();
  m->Cont_assigns(orig_cont_assigns);
  if (m->Cont_assigns()) {
    for (auto ps : *m->Cont_assigns()) {
      ps->VpiParent(m);
    }
  }
  // Processes
  m->Process(mod->getProcesses());
  if (m->Process()) {
    for (auto ps : *m->Process()) {
      ps->VpiParent(m);
    }
  }
  // Parameters
  if (mod->getParameters()) {
    m->Parameters(mod->getParameters());
    for (auto ps : *m->Parameters()) {
      ps->VpiParent(m);
    }
  }  
  // Param_assigns
  if (mod->getParam_assigns()) {
    m->Param_assigns(mod->getParam_assigns());
    for (auto ps : *m->Param_assigns()) {
      ps->VpiParent(m);
    }
  }
  // Function and tasks
  m->Task_funcs(mod->getTask_funcs());
  if (m->Task_funcs()) {
    for (auto tf : *m->Task_funcs()) {
      tf->VpiParent(m);
    }
  }

  // ClockingBlocks
  for (auto ctupple : mod->getClockingBlockMap()) {
    ClockingBlock& cblock = ctupple.second;
    switch (cblock.getType()) {
      case ClockingBlock::Type::Default: {
         m->Default_clocking(cblock.getActual());
         break;
      }
      case ClockingBlock::Type::Global: {
         m->Global_clocking(cblock.getActual());
         break;
      }
      case ClockingBlock::Type::Regular: {
         VectorOfclocking_block* cblocks = m->Clocking_blocks();
         if (cblocks == nullptr) {
           m->Clocking_blocks(s.MakeClocking_blockVec());
           cblocks = m->Clocking_blocks();
         }
         cblocks->push_back(cblock.getActual());
         break;
      }
    }  
  }

  // Assertions
  if (mod->getAssertions()) {
    m->Assertions(mod->getAssertions());
    for (auto ps : *m->Assertions()) {
      ps->VpiParent(m);
    }
  }
}

void writeInterface(ModuleDefinition* mod, interface* m, Serializer& s,
        ComponentMap& componentMap,
        ModPortMap& modPortMap, ModuleInstance* instance = nullptr) {
  SignalBaseClassMap signalBaseMap;
  SignalMap portMap;
  SignalMap netMap;
  // Typepecs
  VectorOftypespec* typespecs = s.MakeTypespecVec();
  m->Typespecs(typespecs);
  writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  // Ports
  std::vector<Signal*>& orig_ports = mod->getPorts();
  VectorOfport* dest_ports = s.MakePortVec();
  VectorOfnet* dest_nets = s.MakeNetVec();
  writePorts(orig_ports, m, dest_ports, dest_nets, s, componentMap,
        modPortMap, signalBaseMap, portMap, instance);
  m->Ports(dest_ports);
  std::vector<Signal*> orig_nets = mod->getSignals();
  writeNets(orig_nets, m, dest_nets, s, signalBaseMap, netMap, portMap, instance);
  m->Nets(dest_nets);
  // Modports
  ModuleDefinition::ModPortSignalMap& orig_modports = mod->getModPortSignalMap();
  VectorOfmodport* dest_modports = s.MakeModportVec();
  for (auto& orig_modport : orig_modports ) {
    modport* dest_modport = s.MakeModport();
    //dest_modport->Interface(m); // Loop in elaboration!
    dest_modport->VpiParent(m);
    modPortMap.insert(std::make_pair(&orig_modport.second, dest_modport));
    dest_modport->VpiName(orig_modport.first);
    VectorOfio_decl* ios = s.MakeIo_declVec();
    for (auto& sig : orig_modport.second.getPorts()) {
      io_decl* io = s.MakeIo_decl();
      io->VpiName(sig.getName());
      unsigned int direction = UhdmWriter::getVpiDirection(sig.getDirection());
      io->VpiDirection(direction);
      ios->push_back(io);
    }
    dest_modport->Io_decls(ios);
    dest_modports->push_back(dest_modport);
  }
  m->Modports(dest_modports);
  // Function and tasks
  m->Task_funcs(mod->getTask_funcs());
  if (m->Task_funcs()) {
    for (auto tf : *m->Task_funcs()) {
      tf->VpiParent(m);
    }
  }

   // ClockingBlocks
  for (auto ctupple : mod->getClockingBlockMap()) {
    ClockingBlock& cblock = ctupple.second;
    switch (cblock.getType()) {
      case ClockingBlock::Type::Default: {
         m->Default_clocking(cblock.getActual());
         break;
      }
      case ClockingBlock::Type::Global: {
         m->Global_clocking(cblock.getActual());
         break;
      }
      case ClockingBlock::Type::Regular: {
         VectorOfclocking_block* cblocks = m->Clocking_blocks();
         if (cblocks == nullptr) {
           m->Clocking_blocks(s.MakeClocking_blockVec());
           cblocks = m->Clocking_blocks();
         }
         cblocks->push_back(cblock.getActual());
         break;
      }
    }  
  }

}

void writeProgram(Program* mod, program* m, Serializer& s,
        ComponentMap& componentMap,
        ModPortMap& modPortMap,
        ModuleInstance* instance = nullptr) {
  SignalBaseClassMap signalBaseMap;
  SignalMap portMap;
  SignalMap netMap;
  // Typepecs
  VectorOftypespec* typespecs = s.MakeTypespecVec();
  m->Typespecs(typespecs);
  writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  // Ports
  std::vector<Signal*>& orig_ports = mod->getPorts();
  VectorOfport* dest_ports = s.MakePortVec();
  VectorOfnet* dest_nets = s.MakeNetVec();
  writePorts(orig_ports, m, dest_ports, dest_nets, s, componentMap,
        modPortMap, signalBaseMap, portMap, instance);
  m->Ports(dest_ports);
   // Nets
  std::vector<Signal*>& orig_nets = mod->getSignals();
  writeNets(orig_nets, m, dest_nets, s, signalBaseMap, netMap, portMap, instance);
  m->Nets(dest_nets);
  mapLowConns(orig_ports, s, signalBaseMap);
  // Classes
  ClassNameClassDefinitionMultiMap& orig_classes = mod->getClassDefinitions();
  VectorOfclass_defn* dest_classes = s.MakeClass_defnVec();
  writeClasses(orig_classes, dest_classes, s, componentMap, m);
  m->Class_defns(dest_classes);
  // Variables
  const DesignComponent::VariableMap& orig_vars = mod->getVariables();
  VectorOfvariables* dest_vars = s.MakeVariablesVec();
  writeVariables(orig_vars, m, dest_vars, s, componentMap);
  m->Variables(dest_vars);
  // Processes
  m->Process(mod->getProcesses());
  if (m->Process()) {
    for (auto ps : *m->Process()) {
      ps->VpiParent(m);
    }
  }
  m->Task_funcs(mod->getTask_funcs());
  if (m->Task_funcs()) {
    for (auto tf : *m->Task_funcs()) {
      tf->VpiParent(m);
    }
  }

  // ClockingBlocks
  for (auto ctupple : mod->getClockingBlockMap()) {
    ClockingBlock& cblock = ctupple.second;
    switch (cblock.getType()) {
      case ClockingBlock::Type::Default: {
         m->Default_clocking(cblock.getActual());
         break;
      }
      case ClockingBlock::Type::Regular: {
         VectorOfclocking_block* cblocks = m->Clocking_blocks();
         if (cblocks == nullptr) {
           m->Clocking_blocks(s.MakeClocking_blockVec());
           cblocks = m->Clocking_blocks();
         }
         cblocks->push_back(cblock.getActual());
         break;
      }
      default:
        break;
    }  
  }

}


bool writeElabProgram(Serializer& s, ModuleInstance* instance, program* m) {
  Netlist* netlist = instance->getNetlist();

  // Typepecs
  DesignComponent* mod = instance->getDefinition();
  if (mod) {
    VectorOftypespec* typespecs = s.MakeTypespecVec();
    m->Typespecs(typespecs);
    writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  }

  m->Ports(netlist->ports());
  if (netlist->ports()) {
    for (auto obj : *netlist->ports()) {
      obj->VpiParent(m);
    }
  }
  m->Nets(netlist->nets());
  if (netlist->nets()) {
    for (auto obj : *netlist->nets()) {
      obj->VpiParent(m);
    }
  }
  m->Gen_scope_arrays(netlist->gen_scopes());
  m->Variables(netlist->variables());
  if (netlist->variables()) {
    for (auto obj : *netlist->variables()) {
      obj->VpiParent(m);
    }
  }
  m->Array_vars(netlist->array_vars());
  if (netlist->array_vars()) {
    for (auto obj : *netlist->array_vars()) {
      obj->VpiParent(m);
    }
  }
  m->Array_nets(netlist->array_nets());
  if (netlist->array_nets()) {
    for (auto obj : *netlist->array_nets()) {
      obj->VpiParent(m);
    }
  }

  if (netlist->cont_assigns()) {
    std::vector<cont_assign*>* assigns = m->Cont_assigns();
    if (assigns == nullptr) {
      m->Cont_assigns(s.MakeCont_assignVec());
      assigns = m->Cont_assigns();
    }
    for (auto obj : *netlist->cont_assigns()) {
      obj->VpiParent(m);
      assigns->push_back(obj);
    }
  }

  if (mod) {
    for (UHDM::ref_obj* ref : mod->getLateBinding()) {
      if (ref->Actual_group()) continue;
      const std::string& name = ref->VpiName();
      if (m->Nets()) {
        for (auto n : *m->Nets()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Variables()) {
        for (auto n : *m->Variables()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Parameters()) {
        for (auto n : *m->Parameters()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
    }
  }

  return true;
}


bool writeElabGenScope(Serializer& s, ModuleInstance* instance, gen_scope* m) {
  Netlist* netlist = instance->getNetlist();

  // Typepecs
  ModuleDefinition* mod = dynamic_cast<ModuleDefinition*> (instance->getDefinition());
  if (mod) {
    VectorOftypespec* typespecs = s.MakeTypespecVec();
    m->Typespecs(typespecs);
    writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  }

  m->Nets(netlist->nets());
  if (netlist->nets()) {
    for (auto obj : *netlist->nets()) {
      obj->VpiParent(m);
    }
  }

  std::vector<gen_scope_array*>* gen_scope_arrays = netlist->gen_scopes();
  if (gen_scope_arrays) {
    for (gen_scope_array* scope_arr : *gen_scope_arrays) {
      for (gen_scope* scope : *scope_arr->Gen_scopes()) {
        m->Cont_assigns(scope->Cont_assigns());
        if (m->Cont_assigns()) {
          for (auto ps : *m->Cont_assigns()) {
            ps->VpiParent(m);
          }
        }
        m->Process(scope->Process());
        if (m->Process()) {
          for (auto ps : *m->Process()) {
            ps->VpiParent(m);
          }
        }
        if (scope->Parameters()) {
          if (m->Parameters()) {
            for (auto p : *scope->Parameters()) {
              m->Parameters()->push_back(p);
            }
          } else {
            m->Parameters(scope->Parameters());
          }
        }
        m->Param_assigns(scope->Param_assigns());
      }
    }
  }

  m->Variables(netlist->variables());
  if (netlist->variables()) {
    for (auto obj : *netlist->variables()) {
      obj->VpiParent(m);
    }
  }
  m->Array_vars(netlist->array_vars());
  if (netlist->array_vars()) {
    for (auto obj : *netlist->array_vars()) {
      obj->VpiParent(m);
    }
  }
  m->Array_nets(netlist->array_nets());
  if (netlist->array_nets()) {
    for (auto obj : *netlist->array_nets()) {
      obj->VpiParent(m);
    }
  }

  if (netlist->cont_assigns()) {
    std::vector<cont_assign*>* assigns = m->Cont_assigns();
    if (assigns == nullptr) {
      m->Cont_assigns(s.MakeCont_assignVec());
      assigns = m->Cont_assigns();
    }
    for (auto obj : *netlist->cont_assigns()) {
      obj->VpiParent(m);
      assigns->push_back(obj);
    }
  }

  // ClockingBlocks
  for (auto ctupple : mod->getClockingBlockMap()) {
    ClockingBlock& cblock = ctupple.second;
    switch (cblock.getType()) {
      case ClockingBlock::Type::Default: {
         // No default clocking
         //m->Default_clocking(cblock.getActual());
         break;
      }
      case ClockingBlock::Type::Regular: {
         VectorOfclocking_block* cblocks = m->Clocking_blocks();
         if (cblocks == nullptr) {
           m->Clocking_blocks(s.MakeClocking_blockVec());
           cblocks = m->Clocking_blocks();
         }
         cblocks->push_back(cblock.getActual());
         break;
      }
      default:
        break;
    }  
  }


  if (mod) {
    for (UHDM::ref_obj* ref : mod->getLateBinding()) {
      if (ref->Actual_group()) continue;
      const std::string& name = ref->VpiName();
      if (m->Nets()) {
        for (auto n : *m->Nets()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Variables()) {
        for (auto n : *m->Variables()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Parameters()) {
        for (auto n : *m->Parameters()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
    }
  }

  return true;
}


bool writeElabModule(Serializer& s, ModuleInstance* instance, module* m) {
  Netlist* netlist = instance->getNetlist();
  m->Ports(netlist->ports());

  // Typepecs
  DesignComponent* mod = instance->getDefinition();
  if (mod) {
    VectorOftypespec* typespecs = s.MakeTypespecVec();
    m->Typespecs(typespecs);
    writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  }

  if (mod) {
    // Specifc handling of type parameters
    VectorOfany* params = m->Parameters();
    if (params == nullptr) params = s.MakeAnyVec();
    m->Parameters(params);
    VectorOfany* orig_params = mod->getParameters();
    if (orig_params) {
      for (auto orig : *orig_params) {
        bool pushed = false;
        if (orig->UhdmType() == uhdmtype_parameter) {
          for (auto p : instance->getTypeParams()) {
            if (p->getName() == orig->VpiName()) {
              any* uparam = p->getUhdmParam();
              if (uparam) {
                uparam->VpiParent(m);
                for (VectorOfany::iterator itr = params->begin();
                     itr != params->end(); itr++) {
                  if ((*itr)->VpiName() == p->getName()) {
                    params->erase(itr);
                    break;
                  }
                }
                params->push_back(uparam);
                pushed = true;
              }
              break;
            }
          }
          if (!pushed) {
            // These point to the sole copy (unelaborated)
            for (VectorOfany::iterator itr = params->begin();
                 itr != params->end(); itr++) {
              if ((*itr)->VpiName() == orig->VpiName()) {
                params->erase(itr);
                break;
              }
            }
            params->push_back(orig);
          }
        }
      }
    }
  }

  if (netlist->ports()) {
    for (auto obj : *netlist->ports()) {
      obj->VpiParent(m);
    }
  }
  m->Nets(netlist->nets());
  if (netlist->nets()) {
    for (auto obj : *netlist->nets()) {
      obj->VpiParent(m);
    }
  }
  m->Gen_scope_arrays(netlist->gen_scopes());
  if (netlist->gen_scopes()) {
    for (auto obj : *netlist->gen_scopes()) {
      obj->VpiParent(m);
    }
  }
  m->Variables(netlist->variables());
  if (netlist->variables()) {
    for (auto obj : *netlist->variables()) {
      obj->VpiParent(m);
    }
  }
  m->Array_vars(netlist->array_vars());
  if (netlist->array_vars()) {
    for (auto obj : *netlist->array_vars()) {
      obj->VpiParent(m);
    }
  }
  m->Array_nets(netlist->array_nets());
  if (netlist->array_nets()) {
    for (auto obj : *netlist->array_nets()) {
      obj->VpiParent(m);
    }
  }

  if (netlist->cont_assigns()) {
    std::vector<cont_assign*>* assigns = m->Cont_assigns();
    if (assigns == nullptr) {
      m->Cont_assigns(s.MakeCont_assignVec());
      assigns = m->Cont_assigns();
    }
    for (auto obj : *netlist->cont_assigns()) {
      obj->VpiParent(m);
      assigns->push_back(obj);
    }
  }

  if (netlist->param_assigns()) {
    m->Param_assigns(netlist->param_assigns());
    for (auto ps : *m->Param_assigns()) {
      ps->VpiParent(m);
    }
  }

  if (mod) {
    for (UHDM::ref_obj* ref : mod->getLateBinding()) {
      if (ref->Actual_group()) continue;
      const std::string& name = ref->VpiName();
      if (m->Nets()) {
        for (auto n : *m->Nets()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Variables()) {
        for (auto n : *m->Variables()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Parameters()) {
        for (auto n : *m->Parameters()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Typespecs()) {
        for (auto n : *m->Typespecs()) {
          if (n->UhdmType() == uhdmenum_typespec) {
            enum_typespec* tps = dynamic_cast<enum_typespec*>(n);
            if (tps && tps->Enum_consts()) {
              for (auto c : *tps->Enum_consts()) {
                if (c->VpiName() == name) {
                  ref->Actual_group(c);
                  break;
                }
              }
            }
          }
          if (ref->Actual_group()) 
            break;
        }
        if (ref->Actual_group()) continue;
      }
    }
  }

  return true;
}


bool writeElabInterface(Serializer& s, ModuleInstance* instance, interface* m) {
  Netlist* netlist = instance->getNetlist();

  // Typepecs
  DesignComponent* mod = instance->getDefinition();
  if (mod) {
    VectorOftypespec* typespecs = s.MakeTypespecVec();
    m->Typespecs(typespecs);
    writeDataTypes(mod->getDataTypeMap(), m, typespecs, s);
  }

  m->Ports(netlist->ports());
  if (netlist->ports()) {
    for (auto obj : *netlist->ports()) {
      obj->VpiParent(m);
    }
  }
  m->Nets(netlist->nets());
  if (netlist->nets()) {
    for (auto obj : *netlist->nets()) {
      obj->VpiParent(m);
    }
  }
  m->Gen_scope_arrays(netlist->gen_scopes());
  if (netlist->gen_scopes()) {
    for (auto obj : *netlist->gen_scopes()) {
      obj->VpiParent(m);
    }
  }
  m->Variables(netlist->variables());
  if (netlist->variables()) {
    for (auto obj : *netlist->variables()) {
      obj->VpiParent(m);
    }
  }
  m->Array_vars(netlist->array_vars());
  if (netlist->array_vars()) {
    for (auto obj : *netlist->array_vars()) {
      obj->VpiParent(m);
    }
  }
  m->Array_nets(netlist->array_nets());
  if (netlist->array_nets()) {
    for (auto obj : *netlist->array_nets()) {
      obj->VpiParent(m);
    }
  }

  if (netlist->cont_assigns()) {
    std::vector<cont_assign*>* assigns = m->Cont_assigns();
    if (assigns == nullptr) {
      m->Cont_assigns(s.MakeCont_assignVec());
      assigns = m->Cont_assigns();
    }
    for (auto obj : *netlist->cont_assigns()) {
      obj->VpiParent(m);
      assigns->push_back(obj);
    }
  }
 
  // Modports
  ModuleDefinition* module = (ModuleDefinition*) mod;
  ModuleDefinition::ModPortSignalMap& orig_modports = module->getModPortSignalMap();
  VectorOfmodport* dest_modports = s.MakeModportVec();
  for (auto& orig_modport : orig_modports ) {
    modport* dest_modport = s.MakeModport();
     dest_modport->Interface(m);
    dest_modport->VpiName(orig_modport.first);
    dest_modport->VpiParent(m);
    VectorOfio_decl* ios = s.MakeIo_declVec();
    for (auto& sig : orig_modport.second.getPorts()) {
      io_decl* io = s.MakeIo_decl();
      io->VpiName(sig.getName());
      unsigned int direction = UhdmWriter::getVpiDirection(sig.getDirection());
      io->VpiDirection(direction);
      io->VpiParent(dest_modport);
      ios->push_back(io);
    }
    dest_modport->Io_decls(ios);
    dest_modports->push_back(dest_modport);
  }
  m->Modports(dest_modports);
 

  if (mod) {
    for (UHDM::ref_obj* ref : mod->getLateBinding()) {
      if (ref->Actual_group()) continue;
      const std::string& name = ref->VpiName();
      if (m->Nets()) {
        for (auto n : *m->Nets()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
      if (m->Variables()) {
        for (auto n : *m->Variables()) {
          if (n->VpiName() == name) {
            ref->Actual_group(n);
            break;
          }
        }
        if (ref->Actual_group()) continue;
      }
    }
  }

  return true;
}

void writePrimTerms(ModuleInstance* instance, primitive* prim, int vpiGateType, Serializer& s) {
  Netlist* netlist = instance->getNetlist();
  VectorOfprim_term* terms = s.MakePrim_termVec();
  prim->Prim_terms(terms);
  if (netlist->ports()) {
    unsigned int index = 0;
    VectorOfport* ports = netlist->ports();
    for (auto port : *ports) {
      prim_term* term = s.MakePrim_term();
      terms->push_back(term);
      const any* hconn = port->High_conn();
      term->Expr((expr*)hconn);
      term->VpiFile(port->VpiFile());
      term->VpiLineNo(port->VpiLineNo());
      term->VpiDirection(port->VpiDirection());
      term->VpiParent(prim);
      term->VpiTermIndex(index);
      if (vpiGateType == vpiBufPrim ||
          vpiGateType == vpiNotPrim) {
        if (index < ports->size() -1) {
          term->VpiDirection(vpiOutput);
        } else {
          term->VpiDirection(vpiInput);
        }
      } else if (vpiGateType == vpiTranif1Prim ||
                 vpiGateType == vpiTranif0Prim ||
                 vpiGateType == vpiRtranif1Prim ||
                 vpiGateType == vpiRtranif0Prim || 
                 vpiGateType == vpiTranPrim ||
                 vpiGateType == vpiRtranPrim) {
        if (index < ports->size() -1) {
          term->VpiDirection(vpiInout);
        } else {
          term->VpiDirection(vpiInput);
        }           
      } else {
        if (index == 0) {
          term->VpiDirection(vpiOutput);
        } else {
          term->VpiDirection(vpiInput);
        }
      }
      index++;
    }
  }
}

void writeInstance(ModuleDefinition* mod, ModuleInstance* instance, any* m,
        Serializer& s,
        ComponentMap& componentMap,
        ModPortMap& modPortMap,
        InstanceMap& instanceMap) {
  VectorOfmodule* subModules = nullptr;
  VectorOfprogram* subPrograms = nullptr;
  VectorOfinterface* subInterfaces = nullptr;
  VectorOfprimitive* subPrimitives = nullptr;
  VectorOfprimitive_array* subPrimitiveArrays = nullptr;
  VectorOfgen_scope_array* subGenScopeArrays = nullptr;
  
  // Parameters with values (No type params)
  for (auto& param : instance->getMappedValues()) {
    const std::string& name = param.first;
    Value* val = param.second.first;
    VectorOfany* params = nullptr;
    if (m->UhdmType() == uhdmmodule) {
      params = ((module*)m)->Parameters();
    } else if (m->UhdmType() == uhdmgen_scope) {
      params = ((gen_scope*)m)->Parameters();
    } else if (m->UhdmType() == uhdminterface) {
      params = ((interface*)m)->Parameters();
    }
    if (params == nullptr) {
      params = s.MakeAnyVec();
    }
    parameter* p = s.MakeParameter();
    p->VpiName(name);
    if (val->isValid())
      p->VpiValue(val->uhdmValue());
    p->VpiFile(instance->getFileName());
    p->VpiLineNo(param.second.second);
    p->VpiParent(m);
    params->push_back(p);
    if (m->UhdmType() == uhdmmodule)
      ((module*)m)->Parameters(params);
    else if (m->UhdmType() == uhdmgen_scope)
      ((gen_scope*)m)->Parameters(params);
    else if (m->UhdmType() == uhdminterface)
      ((interface*)m)->Parameters(params);
  }

  if (m->UhdmType() == uhdmmodule) {
    writeElabModule(s, instance, (module*) m);
  } else if (m->UhdmType() == uhdmgen_scope) {
    writeElabGenScope(s, instance, (gen_scope*) m);
  } else if (m->UhdmType() == uhdminterface) {
    writeElabInterface(s, instance, (interface*) m);
  }

  for (unsigned int i = 0; i < instance->getNbChildren(); i++) {
    ModuleInstance* child = instance->getChildren(i);
    DesignComponent* childDef = child->getDefinition();
    if (ModuleDefinition* mm = dynamic_cast<ModuleDefinition*> (childDef)) {
      VObjectType insttype = child->getType();
      if (insttype == VObjectType::slModule_instantiation) {
        if (subModules == nullptr)
          subModules = s.MakeModuleVec();
        module* sm = s.MakeModule();
        sm->VpiName(child->getInstanceName());
        sm->VpiDefName(child->getModuleName());
        sm->VpiFullName(child->getFullPathName());
        sm->VpiFile(child->getFileName());
        sm->VpiLineNo(child->getLineNb());
        subModules->push_back(sm);
        if (m->UhdmType() == uhdmmodule) {
          ((module*) m)->Modules(subModules);
          sm->Instance((module*) m);
          sm->Module((module*) m);
          sm->VpiParent(m);
        } else if (m->UhdmType() == uhdmgen_scope) {
          ((gen_scope*) m)->Modules(subModules);
          sm->VpiParent(m);
        }
        writeInstance(mm, child, sm, s, componentMap, modPortMap,instanceMap);
      } else if (insttype == VObjectType::slConditional_generate_construct ||
                 insttype == VObjectType::slLoop_generate_construct ||
                 insttype == VObjectType::slGenerate_block ||
                 insttype == VObjectType::slGenerate_item ||
                 insttype == VObjectType::slGenerate_module_loop_statement ||
                 insttype == VObjectType::slGenerate_module_conditional_statement ||
                 insttype == VObjectType::slGenerate_module_block ||
                 insttype == VObjectType::slGenerate_module_item ||
                 insttype == VObjectType::slGenerate_module_named_block ||
                 insttype == VObjectType::slGenerate_module_block ||
                 insttype == VObjectType::slGenerate_module_item ||
                 insttype == VObjectType::slGenerate_interface_loop_statement ||
                 insttype == VObjectType::slGenerate_interface_conditional_statement ||
                 insttype == VObjectType::slGenerate_interface_block ||
                 insttype == VObjectType::slGenerate_interface_item ||
                 insttype == VObjectType::slGenerate_interface_named_block ||
                 insttype == VObjectType::slGenerate_interface_block ||
                 insttype == VObjectType::slGenerate_interface_item) {

        if (subGenScopeArrays == nullptr)
          subGenScopeArrays = s.MakeGen_scope_arrayVec();
        gen_scope_array* sm = s.MakeGen_scope_array();
        sm->VpiName(child->getInstanceName());
        sm->VpiFullName(child->getFullPathName());
        sm->VpiFile(child->getFileName());
        sm->VpiLineNo(child->getLineNb());
        subGenScopeArrays->push_back(sm);
        gen_scope* a_gen_scope = s.MakeGen_scope();
        sm->Gen_scopes(s.MakeGen_scopeVec());
        sm->Gen_scopes()->push_back(a_gen_scope);
        a_gen_scope->VpiParent(sm);
        UHDM_OBJECT_TYPE utype = m->UhdmType();
        if (utype == uhdmmodule) {
          ((module*) m)->Gen_scope_arrays(subGenScopeArrays);
          sm->VpiParent(m);
        } else if (utype == uhdmgen_scope) {
          ((gen_scope*)m)->Gen_scope_arrays(subGenScopeArrays);
          sm->VpiParent(m);
        } else if (utype == uhdminterface) {
          ((interface*)m)->Gen_scope_arrays(subGenScopeArrays);
          sm->VpiParent(m);
        }
        writeInstance(mm, child, a_gen_scope, s, componentMap, modPortMap,instanceMap);

      } else if (insttype == VObjectType::slInterface_instantiation) {
        if (subInterfaces == nullptr)
          subInterfaces = s.MakeInterfaceVec();
        interface* sm = s.MakeInterface();
        sm->VpiName(child->getInstanceName());
        sm->VpiDefName(child->getModuleName());
        sm->VpiFullName(child->getFullPathName());
        sm->VpiFile(child->getFileName());
        sm->VpiLineNo(child->getLineNb());
        subInterfaces->push_back(sm);
        UHDM_OBJECT_TYPE utype = m->UhdmType();
        if (utype == uhdmmodule) {
          ((module*) m)->Interfaces(subInterfaces);
          sm->Instance((module*) m);
          sm->VpiParent(m);
        } else if (utype == uhdmgen_scope) {
          ((gen_scope*) m)->Interfaces(subInterfaces);
          sm->VpiParent(m);
        } else if (utype == uhdminterface) {
          ((interface*) m)->Interfaces(subInterfaces);
          sm->VpiParent(m);
        }
        writeInstance(mm, child, sm, s, componentMap, modPortMap,instanceMap);

      } else if ((insttype == VObjectType::slUdp_instantiation) ||
                 (insttype == VObjectType::slGate_instantiation)) {
        UHDM::primitive* gate = nullptr;
        UHDM::primitive_array* gate_array = nullptr;
        const FileContent* fC = instance->getFileContent();
        NodeId gatenode = fC->Child(child->getNodeId());
        VObjectType gatetype = fC->Type(gatenode);
        int vpiGateType = getBuiltinType(gatetype);
        if (insttype == VObjectType::slUdp_instantiation) {
          UHDM::udp* udp = s.MakeUdp();
          gate = udp;
          if (ModuleDefinition* mm = dynamic_cast<ModuleDefinition*> (childDef)) {
            udp->Udp_defn(mm->getUdpDefn());
          }
          if (UHDM::VectorOfrange* ranges = child->getNetlist()->ranges()) {
            gate_array = s.MakeUdp_array();
            VectorOfprimitive* prims = s.MakePrimitiveVec();
            gate_array->Primitives(prims);
            gate_array->Ranges(ranges);
            prims->push_back(gate);
            if (subPrimitiveArrays == nullptr)
              subPrimitiveArrays = s.MakePrimitive_arrayVec();
            subPrimitiveArrays->push_back(gate_array);  
          } else {
            if (subPrimitives == nullptr)
              subPrimitives = s.MakePrimitiveVec();
            subPrimitives->push_back(gate);  
          }
        } else if (vpiGateType == vpiPmosPrim || vpiGateType == vpiRpmosPrim ||
            vpiGateType == vpiNmosPrim || vpiGateType == vpiRnmosPrim ||
            vpiGateType == vpiCmosPrim || vpiGateType == vpiRcmosPrim ||
            vpiGateType == vpiTranif1Prim || vpiGateType == vpiTranif0Prim ||
            vpiGateType == vpiRtranif1Prim || vpiGateType == vpiRtranif0Prim ||
            vpiGateType == vpiTranPrim || vpiGateType == vpiRtranPrim) {
          gate = s.MakeSwitch_tran();
          if (UHDM::VectorOfrange* ranges = child->getNetlist()->ranges()) {
            gate_array = s.MakeSwitch_array();
            VectorOfprimitive* prims = s.MakePrimitiveVec();
            gate_array->Primitives(prims);
            gate_array->Ranges(ranges);
            prims->push_back(gate);
            if (subPrimitiveArrays == nullptr)
              subPrimitiveArrays = s.MakePrimitive_arrayVec();
            subPrimitiveArrays->push_back(gate_array);  
          } else {
            if (subPrimitives == nullptr)
              subPrimitives = s.MakePrimitiveVec();
            subPrimitives->push_back(gate);  
          }
          gate->VpiPrimType(vpiGateType);
        } else {
          gate = s.MakeGate();
          if (UHDM::VectorOfrange* ranges = child->getNetlist()->ranges()) {
            gate_array = s.MakeGate_array();
            VectorOfprimitive* prims = s.MakePrimitiveVec();
            gate_array->Primitives(prims);
            gate_array->Ranges(ranges);
            prims->push_back(gate);
            if (subPrimitiveArrays == nullptr)
              subPrimitiveArrays = s.MakePrimitive_arrayVec();
            subPrimitiveArrays->push_back(gate_array);    
          } else {
            if (subPrimitives == nullptr)
              subPrimitives = s.MakePrimitiveVec();
            subPrimitives->push_back(gate);  
          }
          gate->VpiPrimType(vpiGateType);
        }
        if (UHDM::VectorOfexpr* delays = child->getNetlist()->delays()) {
          if (delays->size() == 1) {
            gate->Delay((*delays)[0]);
          }
        }
        
        gate->VpiName(child->getInstanceName());
        gate->VpiDefName(child->getModuleName());
        gate->VpiFullName(child->getFullPathName());
        gate->VpiFile(child->getFileName());
        gate->VpiLineNo(child->getLineNb());
        UHDM_OBJECT_TYPE utype = m->UhdmType();
        if (utype == uhdmmodule) {
          ((module*) m)->Primitives(subPrimitives);
          ((module*) m)->Primitive_arrays(subPrimitiveArrays);
          gate->VpiParent(m);
        } else if (utype == uhdmgen_scope) {
          ((gen_scope*) m)->Primitives(subPrimitives);
          ((gen_scope*) m)->Primitive_arrays(subPrimitiveArrays);
          gate->VpiParent(m);
        }
        writePrimTerms(child, gate, vpiGateType, s);
      } else {
        // Unknown object type
      }
    } else if (dynamic_cast<Program*> (childDef)) {
      if (subPrograms == nullptr)
        subPrograms = s.MakeProgramVec();
      program* sm = s.MakeProgram();
      sm->VpiName(child->getInstanceName());
      sm->VpiDefName(child->getModuleName());
      sm->VpiFullName(child->getFullPathName());
      sm->VpiFile(child->getFileName());
      sm->VpiLineNo(child->getLineNb());
      subPrograms->push_back(sm);
      UHDM_OBJECT_TYPE utype = m->UhdmType();
      if (utype == uhdmmodule) {
        ((module*) m)->Programs(subPrograms);
        sm->Instance((module*) m);
        sm->VpiParent(m);
      } else if (utype == uhdmgen_scope) {
        ((gen_scope*) m)->Programs(subPrograms);
        sm->VpiParent(m);
      }
      writeElabProgram(s, child, sm);
    } else {
      // Undefined module
      if (subModules == nullptr)
        subModules = s.MakeModuleVec();
      module* sm = s.MakeModule();
      sm->VpiName(child->getInstanceName());
      sm->VpiDefName(child->getModuleName());
      sm->VpiFullName(child->getFullPathName());
      sm->VpiFile(child->getFileName());
      sm->VpiLineNo(child->getLineNb());
      subModules->push_back(sm);
      UHDM_OBJECT_TYPE utype = m->UhdmType();
      if (utype == uhdmmodule) {
        ((module*) m)->Modules(subModules);
        sm->Instance((module*) m);
        sm->Module((module*) m);
        sm->VpiParent(m);
      } else if (utype == uhdmgen_scope) {
        ((gen_scope*) m)->Modules(subModules);
        sm->VpiParent(m);
      }
      writeInstance(mm, child, sm, s, componentMap, modPortMap,instanceMap);
    }
  }
}

vpiHandle UhdmWriter::write(const std::string& uhdmFile) const {
  ComponentMap componentMap;
  ModPortMap modPortMap;
  InstanceMap instanceMap;
  Serializer& s = m_compileDesign->getSerializer();
  vpiHandle designHandle = 0;
  std::vector<vpiHandle> designs;
  if (m_design) {
    design* d = s.MakeDesign();
    designHandle = reinterpret_cast<vpiHandle>(new uhdm_handle(uhdmdesign, d));
    std::string designName = "unnamed";
    auto topLevelModules = m_design->getTopLevelModuleInstances();
    for (auto inst : topLevelModules) {
      designName = inst->getModuleName();
      break;
    }
    d->VpiName(designName);
    designs.push_back(designHandle);
    // -------------------------------
    // Non-Elaborated Model

    // FileContent
    // Typepecs
    VectorOftypespec* typespecs = s.MakeTypespecVec();
    d->Typespecs(typespecs);
    for (auto& fileIdContent : m_design->getAllFileContents()) {
      writeDataTypes(fileIdContent.second->getDataTypeMap(), d, typespecs, s);
    }

    // Packages
    auto packages = m_design->getPackageDefinitions();
    VectorOfpackage* v2 = s.MakePackageVec();
    for (auto packNamePair : packages) {
      Package* pack = packNamePair.second;
      if (pack->getFileContents().size() &&
          pack->getType() == VObjectType::slPackage_declaration) {
        const FileContent* fC = pack->getFileContents()[0];
        package* p = s.MakePackage();
        componentMap.insert(std::make_pair(pack, p));
        p->VpiParent(d);
        p->VpiDefName(pack->getName());
        p->Attributes(pack->Attributes());
        writePackage(pack, p, s, componentMap);
        if (fC) {
          // Builtin package has no file
          p->VpiFile(fC->getFileName());
          p->VpiLineNo(fC->Line(pack->getNodeIds()[0]));
        }
        v2->push_back(p);
      }
    }
    d->AllPackages(v2);

    // Programs
    auto programs = m_design->getProgramDefinitions();
    VectorOfprogram* uhdm_programs = s.MakeProgramVec();
    for (auto progNamePair : programs) {
      Program* prog = progNamePair.second;
      if (prog->getFileContents().size() &&
          prog->getType() == VObjectType::slProgram_declaration) {
        const FileContent* fC = prog->getFileContents()[0];
        program* p = s.MakeProgram();
        componentMap.insert(std::make_pair(prog, p));
        p->VpiParent(d);
        p->VpiDefName(prog->getName());
        p->VpiFile(fC->getFileName());
        p->VpiLineNo(fC->Line(prog->getNodeIds()[0]));
        p->Attributes(prog->Attributes());
        writeProgram(prog, p, s, componentMap,modPortMap);
        uhdm_programs->push_back(p);
      }
    }
    d->AllPrograms(uhdm_programs);

    // Interfaces
    auto modules = m_design->getModuleDefinitions();
    VectorOfinterface* uhdm_interfaces = s.MakeInterfaceVec();
    for (auto modNamePair : modules) {
      ModuleDefinition* mod = modNamePair.second;
      if (mod->getFileContents().size() == 0) {
        // Built-in primitive
      } else if (mod->getType() == VObjectType::slInterface_declaration) {
        const FileContent* fC = mod->getFileContents()[0];
        interface* m = s.MakeInterface();
        componentMap.insert(std::make_pair(mod, m));
        m->VpiParent(d);
        m->VpiDefName(mod->getName());
        m->VpiFile(fC->getFileName());
        m->VpiLineNo(fC->Line(mod->getNodeIds()[0]));
        m->Attributes(mod->Attributes());
        uhdm_interfaces->push_back(m);
        writeInterface(mod, m, s, componentMap, modPortMap);
      }
    }
    d->AllInterfaces(uhdm_interfaces);

    // Modules
    VectorOfmodule* uhdm_modules = s.MakeModuleVec();
    // Udps
    VectorOfudp_defn* uhdm_udps = s.MakeUdp_defnVec();
    for (auto modNamePair : modules) {
      ModuleDefinition* mod = modNamePair.second;
      if (mod->getFileContents().size() == 0) {
        // Built-in primitive
      } else if (mod->getType() == VObjectType::slModule_declaration) {
        const FileContent* fC = mod->getFileContents()[0];
        module* m = s.MakeModule();
        componentMap.insert(std::make_pair(mod, m));
        m->VpiParent(d);
        m->VpiDefName(mod->getName());
        m->Attributes(mod->Attributes());
        m->VpiFile(fC->getFileName());
        m->VpiLineNo(fC->Line(mod->getNodeIds()[0]));
        uhdm_modules->push_back(m);
        writeModule(mod, m, s, componentMap, modPortMap);
      } else if (mod->getType() == VObjectType::slUdp_declaration) {
        const FileContent* fC = mod->getFileContents()[0];
        UHDM::udp_defn* defn = mod->getUdpDefn();
        if (defn) {
          defn->VpiParent(d);
          defn->VpiDefName(mod->getName());
          defn->VpiFile(fC->getFileName());
          defn->VpiLineNo(fC->Line(mod->getNodeIds()[0]));
          defn->Attributes(mod->Attributes());
          uhdm_udps->push_back(defn);
        }
      }
    }
    d->AllModules(uhdm_modules);
    d->AllUdps(uhdm_udps);

    // Classes
    auto classes = m_design->getClassDefinitions();
    VectorOfclass_defn* v4 = s.MakeClass_defnVec();
    for (auto classNamePair : classes) {
      ClassDefinition* classDef = classNamePair.second;
      if (classDef->getFileContents().size() &&
          classDef->getType() == VObjectType::slClass_declaration) {
        class_defn* c = classDef->getUhdmDefinition();
        if (!c->VpiParent()) {
          writeClass(classDef, v4, s, componentMap, d);
        }
      }
    }
    d->AllClasses(v4);

    // -------------------------------
    // Elaborated Model (Folded)

    // Top-level modules
    VectorOfmodule* uhdm_top_modules = s.MakeModuleVec();
    for (ModuleInstance* inst : topLevelModules) {
      DesignComponent* component = inst->getDefinition();
      ModuleDefinition* mod = dynamic_cast<ModuleDefinition*> (component);
      const auto &itr = componentMap.find(mod);
      module* m = s.MakeModule();
      module* def = (module*) itr->second;
      m->VpiDefName(def->VpiDefName());
      m->VpiName(def->VpiDefName()); // Top's instance name is module name
      m->VpiFullName(def->VpiDefName()); // Top's full instance name is module name
      m->VpiFile(def->VpiFile());
      m->VpiLineNo(def->VpiLineNo());
      writeInstance(mod, inst, m, s, componentMap, modPortMap, instanceMap);
      uhdm_top_modules->push_back(m);
    }
    d->TopModules(uhdm_top_modules);
  }

  // ----------------------------------
  // Fully elaborated model
  if (m_compileDesign->getCompiler()->getCommandLineParser()->getElabUhdm()) {
      ElaboratorListener* listener = new ElaboratorListener(&s, false);
      listen_designs(designs,listener);
  }

  s.Save(uhdmFile);

  if (m_compileDesign->getCompiler()->getCommandLineParser()->getDebugUhdm() ||
      m_compileDesign->getCompiler()->getCommandLineParser()->getCoverUhdm()) {
    // Check before restore
    UhdmChecker* uhdmchecker = new UhdmChecker(m_compileDesign, m_design);
    uhdmchecker->check(std::string(uhdmFile) + ".chk");
    delete uhdmchecker;
  }
  if (m_compileDesign->getCompiler()->getCommandLineParser()->getDebugUhdm()) {
    std::cout << "====== UHDM =======\n";
    const std::vector<vpiHandle>& restoredDesigns = s.Restore(uhdmFile);
    if (restoredDesigns.size()) {
      designHandle = restoredDesigns[0];
    }
    vpi_show_ids(m_compileDesign->getCompiler()->getCommandLineParser()->showVpiIds());
    std::string restored = visit_designs(restoredDesigns);
    std::cout << restored;
    std::cout << "===================\n";

  }
  m_compileDesign->getCompiler()->getErrorContainer()->printMessages(m_compileDesign->getCompiler()->getCommandLineParser()->muteStdout());
  return designHandle;
}
