---
title: RamMem_MDD
linkTitle: RamMem_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>RamMem</strong></p>
<p><strong>Oct 23, 2017</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Shruthi Raghavan,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong><u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 56%" />
<col style="width: 17%" />
<col style="width: 13%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>Shruthi Raghavan</td>
<td>1.0</td>
<td>23-Oct-2017</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><strong><u>Table of Contents</u></strong></p>
<p><a href="#introduction">1 Introduction <span>5</span></a></p>
<p><a href="#purpose">1.1 Purpose <span>5</span></a></p>
<p><a href="#rammem-high-level-description">2 RamMem &amp; High-Level Description <span>6</span></a></p>
<p><a href="#design-details-of-software-module">3 Design details of software module <span>7</span></a></p>
<p><a href="#graphical-representation-of-rammem">3.1 Graphical representation of RamMem <span>7</span></a></p>
<p><a href="#data-flow-diagram">3.2 Data Flow Diagram <span>7</span></a></p>
<p><a href="#component-level-dfd">3.2.1 Component level DFD <span>7</span></a></p>
<p><a href="#function-level-dfd">3.2.2 Function level DFD <span>7</span></a></p>
<p><a href="#constant-data-dictionary">4 Constant Data Dictionary <span>8</span></a></p>
<p><a href="#program-fixed-constants">4.1 Program (fixed) Constants <span>8</span></a></p>
<p><a href="#embedded-constants">4.1.1 Embedded Constants <span>8</span></a></p>
<p><a href="#software-component-implementation">5 Software Component Implementation <span>10</span></a></p>
<p><a href="#sub-module-functions">5.1 Sub-Module Functions <span>10</span></a></p>
<p><a href="#init-rammeminit1">5.1.1 Init: RamMemInit1 <span>10</span></a></p>
<p><a href="#design-rationale">5.1.1.1 Design Rationale <span>10</span></a></p>
<p><a href="#per-rammemper1">5.1.2 Per: RamMemPer1 <span>10</span></a></p>
<p><a href="#design-rationale-1">5.1.2.1 Design Rationale <span>10</span></a></p>
<p><a href="#server-runables">5.2 Server Runables <span>10</span></a></p>
<p><a href="#interrupt-functions">5.3 Interrupt Functions <span>10</span></a></p>
<p><a href="#rammemlclramsngbitecc">5.3.1 RamMemLclRamSngBitEcc <span>10</span></a></p>
<p><a href="#design-rationale-2">5.3.1.1 Design Rationale <span>10</span></a></p>
<p><a href="#rammemglbramsngbitecc">5.3.2 RamMemGlbRamSngBitEcc <span>10</span></a></p>
<p><a href="#design-rationale-3">5.3.2.1 Design Rationale <span>10</span></a></p>
<p><a href="#module-internal-local-functions">5.4 Module Internal (Local) Functions <span>10</span></a></p>
<p><a href="#local-function-1">5.4.1 Local Function #1 <span>10</span></a></p>
<p><a href="#design-rationale-4">5.4.1.1 Design Rationale <span>10</span></a></p>
<p><a href="#local-function-2">5.4.2 Local Function #2 <span>11</span></a></p>
<p><a href="#design-rationale-5">5.4.2.1 Design Rationale <span>11</span></a></p>
<p><a href="#local-function-3">5.4.3 Local Function #3 <span>11</span></a></p>
<p><a href="#design-rationale-6">5.4.3.1 Design Rationale <span>11</span></a></p>
<p><a href="#global-functionmacro-definitions">5.5 GLOBAL Function/Macro Definitions <span>11</span></a></p>
<p><a href="#global-function-1">5.5.1 GLOBAL Function #1 <span>11</span></a></p>
<p><a href="#design-rationale-7">5.5.1.1 Design Rationale <span>11</span></a></p>
<p><a href="#known-limitations-with-design">6 Known Limitations with Design <span>12</span></a></p>
<p><a href="#unit-test-consideration">7 UNIT TEST CONSIDERATION <span>13</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>14</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>15</span></a></p>
<p><a href="#references">Appendix C References <span>16</span></a></p>
<h1 id="introduction">Introduction</h1>
<h2 id="purpose">Purpose</h2>
<p>Module Design Document for Implementation details of RamMem component from CM103B FDD.</p>
<h1 id="rammem-high-level-description">RamMem &amp; High-Level Description</h1>
<p>Diagnostics related to RAM memory - Local, periperal and I-Cache.</p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-rammem">Graphical representation of RamMem</h2>
<p><img src="ElectricPowerSteering_RH850_FORD_T3T6_website/static/media/image1.png" style="width:3.16575in;height:1.4098in" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<h3 id="component-level-dfd">Component level DFD</h3>
<blockquote>
<p>Refer FDD</p>
</blockquote>
<h3 id="function-level-dfd">Function level DFD</h3>
<blockquote>
<p>Refer FDD</p>
</blockquote>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 57%" />
<col style="width: 15%" />
<col style="width: 9%" />
<col style="width: 17%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>LCLRAMSNGBITCNTRMAX_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>100U</td>
</tr>
<tr class="even">
<td>GLBRAMSNGBITCNTRMAX_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>100U</td>
</tr>
<tr class="odd">
<td>PRPHLRAMSNGBITECCRDACSERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000002U</td>
</tr>
<tr class="even">
<td>PRPHLRAMSNGBITECCERRADDRSAVED_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00010000U</td>
</tr>
<tr class="odd">
<td>PRPHLRAMSNGBITECCERRDETDFLGCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00000200U</td>
</tr>
<tr class="even">
<td>PRPHLRAMDBLBITECCRDACSERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000004U</td>
</tr>
<tr class="odd">
<td>PRPHLRAMDBLBITECCERRADDRSAVED_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00020000U</td>
</tr>
<tr class="even">
<td>PRPHLRAMDBLBITECCERRDETDFLGCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00000400U</td>
</tr>
<tr class="odd">
<td>DTSRAMSNGBITECCRDACSERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00008000U</td>
</tr>
<tr class="even">
<td>DTSRAMSNGBITECCERRADRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00000FFFU</td>
</tr>
<tr class="odd">
<td>DTSRAMSNGBITECCERRDETDFLGCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00008000U</td>
</tr>
<tr class="even">
<td>INSTRCACHEBNK0SNGBITECCERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000001U</td>
</tr>
<tr class="odd">
<td>INSTRCACHEBNK1SNGBITECCERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000100U</td>
</tr>
<tr class="even">
<td>INSTRCACHEBNK0DBLBITECCERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000002U</td>
</tr>
<tr class="odd">
<td>INSTRCACHEBNK1DBLBITECCERRDETD_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000200U</td>
</tr>
<tr class="even">
<td>INSTRCACHESNGBITECCFLGCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00000003U</td>
</tr>
<tr class="odd">
<td>INSTRCACHEDBLBITECCFLGCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0X00000003U</td>
</tr>
<tr class="even">
<td>INSTRCACHEECCFLTECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00040000U</td>
</tr>
<tr class="odd">
<td>CSIHRAMECCDBLBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00200000U</td>
</tr>
<tr class="even">
<td>MCANRAMECCDBLBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00400000U</td>
</tr>
<tr class="odd">
<td>FRRAMECCDBLBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x01000000U</td>
</tr>
<tr class="even">
<td>GTMRAMECCDBLBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x02000000U</td>
</tr>
<tr class="odd">
<td>DTSRAMECCSNGBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000200U</td>
</tr>
<tr class="even">
<td>CSIHRAMECCSNGBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00200000U</td>
</tr>
<tr class="odd">
<td>MCANRAMECCSNGBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00400000U</td>
</tr>
<tr class="even">
<td>FRRAMECCSNGBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x01000000U</td>
</tr>
<tr class="odd">
<td>GTMRAMECCSNGBITECMCLRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x02000000U</td>
</tr>
<tr class="even">
<td>LCLRAMECCSNGBITSOFTFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x01U</td>
</tr>
<tr class="odd">
<td>GLBRAMECCSNGBITSOFTFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x02U</td>
</tr>
<tr class="even">
<td>INSTRCACHEECCFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x04U</td>
</tr>
<tr class="odd">
<td>DTSRAMECCSNGBITFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x08U</td>
</tr>
<tr class="even">
<td>MCANRAMECCSNGBITFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x10U</td>
</tr>
<tr class="odd">
<td>FRRAMECCSNGBITFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x20U</td>
</tr>
<tr class="even">
<td>CSIHRAMECCSNGBITFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x40U</td>
</tr>
<tr class="odd">
<td>GTMRAMECCSNGBITFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x80U</td>
</tr>
<tr class="even">
<td>CSIHRAMECCDBLBITFLTPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x02U</td>
</tr>
<tr class="odd">
<td>MTTCANRAMDBLBITECCERRPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x02U</td>
</tr>
<tr class="even">
<td>MCAN0RAMDBLBITECCERRPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x08U</td>
</tr>
<tr class="odd">
<td>MCAN1RAMDBLBITECCERRPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x20U</td>
</tr>
<tr class="even">
<td>FRMRAMDBLBITECCERRPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x02U</td>
</tr>
<tr class="odd">
<td>FRTBUFADBLBITECCERRPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x08U</td>
</tr>
<tr class="even">
<td>FRTBUFBDBLBITECCERRPRMBYTE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>0x20U</td>
</tr>
<tr class="odd">
<td>LCLRAMWORDLINERDADROFFS_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000010U</td>
</tr>
<tr class="even">
<td>LCLRAMWORDLINEADRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFFFFF8FU</td>
</tr>
<tr class="odd">
<td>GLBRAMWORDLINERDADROFFS_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000008U</td>
</tr>
<tr class="even">
<td>GLBRAMWORDLINEADRMSK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFFFFFC7U</td>
</tr>
<tr class="odd">
<td>LCLRAMECCSEDECMFLGCLRMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00010000U</td>
</tr>
<tr class="even">
<td>GLBRAMECCSEDECMFLGCLRMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00020000U</td>
</tr>
<tr class="odd">
<td>LCLRAMBASADR_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEBE0000U</td>
</tr>
<tr class="even">
<td>LCLRAMSEDERRBASADRBNK0_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEBC0000U</td>
</tr>
<tr class="odd">
<td>LCLRAMSEDERRBASADRBNK1_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEBC0004U</td>
</tr>
<tr class="even">
<td>LCLRAMSEDERRBASADRBNK2_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEBC0008U</td>
</tr>
<tr class="odd">
<td>LCLRAMSEDERRBASADRBNK3_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEBC000CU</td>
</tr>
<tr class="even">
<td>GLBRAMBASADR_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEED8000U</td>
</tr>
<tr class="odd">
<td>GLBRAMSEDERRBASADR_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFEE00000U</td>
</tr>
<tr class="even">
<td>GLBRAMSEDERRADRSTRT_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFC64040U</td>
</tr>
<tr class="odd">
<td>LCLRAMBNK0SEDERRADRSTRT_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFC65460U</td>
</tr>
<tr class="even">
<td>LCLRAMBNK1SEDERRADRSTRT_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFC65464U</td>
</tr>
<tr class="odd">
<td>LCLRAMBNK2SEDERRADRSTRT_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFC65468U</td>
</tr>
<tr class="even">
<td>LCLRAMBNK3SEDERRADRSTRT_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFC6546CU</td>
</tr>
<tr class="odd">
<td>SIZEOFRAMSNGBITECCERRADRREG_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>4U</td>
</tr>
<tr class="even">
<td>NROFGLBRAMSEDERRADRREG_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>32U</td>
</tr>
<tr class="odd">
<td>NROFRAMADRINWORDLINE_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>8U</td>
</tr>
<tr class="even">
<td>NROFLCLRAMSEGPERBNK_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>8U</td>
</tr>
<tr class="odd">
<td>NROFLCLRAMMEMBNK_CNT_U08</td>
<td>uint8</td>
<td>Cnt</td>
<td>4U</td>
</tr>
<tr class="even">
<td>LCLRAMBNKLOGLADROFFS_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>4U</td>
</tr>
<tr class="odd">
<td>LCLRAMBNK0SNGBITERRMONREGMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x11111111U</td>
</tr>
<tr class="even">
<td>LCLRAMBNK1SNGBITERRMONREGMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x22222222U</td>
</tr>
<tr class="odd">
<td>LCLRAMBNK2SNGBITERRMONREGMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x44444444U</td>
</tr>
<tr class="even">
<td>LCLRAMBNK3SNGBITERRMONREGMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x88888888U</td>
</tr>
<tr class="odd">
<td>LCLRAMWORDLINERDADROFFS_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000010U</td>
</tr>
<tr class="even">
<td>LCLRAMWORDLINEADRMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFFFFF8FU</td>
</tr>
<tr class="odd">
<td>GLBRAMWORDLINERDADROFFS_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0x00000008U</td>
</tr>
<tr class="even">
<td>GLBRAMWORDLINEADRMASK_CNT_U32</td>
<td>uint32</td>
<td>Cnt</td>
<td>0xFFFFFFC7U</td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h2 id="init-rammeminit1">Init: RamMemInit1</h2>
<h2 id="design-rationale">Design Rationale</h2>
<p>Refer FDD document.</p>
<h2 id="per-rammemper1">Per: RamMemPer1</h2>
<h2 id="design-rationale-1">Design Rationale</h2>
<p>Refer FDD document.</p>
<h2 id="server-runables">Server Runables </h2>
<blockquote>
<p>None</p>
</blockquote>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<h2 id="rammemlclramsngbitecc">RamMemLclRamSngBitEcc</h2>
<h2 id="design-rationale-2">Design Rationale</h2>
<p>Refer to the FDD document.</p>
<h2 id="rammemglbramsngbitecc">RamMemGlbRamSngBitEcc</h2>
<h2 id="design-rationale-3">Design Rationale</h2>
<p>Refer to the FDD document.</p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h2 id="local-function-1">Local Function #1</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>SpiEccErrChkAndHndlg</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-4">Design Rationale</h2>
<blockquote>
<p>Handles RAM single and double bit ECC error checking for Spi peripheral [CSIH0-3].</p>
<p>Called from the periodic runnable RamMemPer1</p>
</blockquote>
<h2 id="local-function-2">Local Function #2</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>MCanEccErrChkAndHndlg</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-5">Design Rationale</h2>
<blockquote>
<p>Handles RAM single and double bit ECC error checking for MCAN peripheral [MTTCAN,MCAN0 and MCAN1].</p>
</blockquote>
<p>Called from the periodic runnable RamMemPer1</p>
<h2 id="local-function-3">Local Function #3</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>FrEccErrChkAndHndlg</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-6">Design Rationale</h2>
<blockquote>
<p>Handles RAM single and double bit ECC error checking for FlexRay peripheral [MRAM,TBF A,TBF B].</p>
</blockquote>
<p>Called from the periodic runnable RamMemPer1</p>
<ol type="1">
<li><p><strong>Local Function #4</strong></p></li>
</ol>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>GtmRamEccErrChkAndHndlg</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<ol type="1">
<li><p><strong>Design Rationale</strong></p></li>
</ol>
<blockquote>
<p>Handles RAM single bit ECC error checking for GTM peripheral..</p>
</blockquote>
<p>Called from the periodic runnable RamMemPer1</p>
<ol start="2" type="1">
<li><p><strong>Local Function #4</strong></p></li>
</ol>
<table>
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>RamFailrModClassnChk</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>LclRamFailrAdr_Cnt_T_u32</td>
<td>uint32</td>
<td>0</td>
<td>4294967295</td>
</tr>
<tr class="odd">
<td></td>
<td>ErrClrMask_Cnt_T_u32</td>
<td>uint32</td>
<td>0</td>
<td>4294967295</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>N/A</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<ol type="1">
<li><p><strong>Design Rationale</strong></p></li>
</ol>
<p>None</p>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<h2 id="global-function-1">GLOBAL Function #1</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>None.</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-7">Design Rationale</h2>
<blockquote>
<p>N/A</p>
</blockquote>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>Design updates dRamMemFrRamTmpBufBDblBitEccErrAdr and dRamMemFrRamTmpBufADblBitEccErrAdr in the wrong places. They should be intercahnged. Corrected in code.</p>
<p>The NTC parameter bytes are also interchanged for the above.</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<blockquote>
<p>Register file definitions are in the P1Xc/include folder of AR202A since this component is designed for P1X-c micro.</p>
</blockquote>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 60%" />
<col style="width: 31%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.00.01</td>
</tr>
<tr class="odd">
<td>3</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>01.01.00</td>
</tr>
<tr class="even">
<td>4</td>
<td>Software Design and Coding Standards.doc</td>
<td>2.1</td>
</tr>
<tr class="odd">
<td>5</td>
<td>Functional Design Document: CM103B_RamMem_Design</td>
<td>See Synergy SubProject Version</td>
</tr>
</tbody>
</table>
