INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
