# compile vhdl design source files
vhdl xil_defaultlib  "../../../Pisca_Led.srcs/sources_1/new/G_XOR_2.vhd"
vhdl xil_defaultlib  "../../../Pisca_Led.srcs/sources_1/new/G_XOR_3.vhd"
vhdl xil_defaultlib  "../../../Pisca_Led.srcs/sources_1/new/G_XOR_4.vhd"
vhdl xil_defaultlib  "../../../Pisca_Led.srcs/sources_1/new/G_xor.vhd"
vhdl xil_defaultlib  "../../../Pisca_Led.srcs/sources_1/new/Led.vhd"
vhdl xil_defaultlib  "../../../Pisca_Led.srcs/sim_1/new/tb_Led.vhd"

# Do not sort compile order
nosort
