// Seed: 3739084076
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output wor id_3
);
  assign id_3 = -1;
  assign id_3 = 1;
  assign module_1.id_12 = 0;
  logic id_5;
  wire ["" : 1 'b0] id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input tri1 id_3
    , id_27,
    input tri1 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input supply0 id_14,
    output wire id_15,
    input wire id_16,
    output uwire id_17,
    input supply0 id_18,
    input wor id_19
    , id_28,
    input uwire id_20,
    output tri0 id_21,
    output tri1 id_22,
    input wand id_23,
    input wor id_24
    , id_29,
    input wand id_25
);
  logic id_30;
  ;
  module_0 modCall_1 (
      id_6,
      id_23,
      id_3,
      id_22
  );
endmodule
