// Seed: 1574311977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1'b0, id_6 = id_3;
  assign id_3 = id_3;
  assign module_1.id_4 = 0;
  wire id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    output uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
