// Seed: 1138928460
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2
);
  genvar id_4;
  always force id_0 = id_2;
  assign id_4 = id_2;
  wire id_5 = id_2, id_6;
  assign id_4[{1, -1}] = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    inout wire id_2,
    output uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15,
    output wand id_16,
    output wor id_17,
    input tri id_18,
    output uwire id_19
);
  wire [-1 : -1  ==  1] id_21;
  module_0 modCall_1 (
      id_19,
      id_15,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
