Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Sep  8 18:00:49 2019
| Host         : amer-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file factorial_fpga_timing_summary_routed.rpt -pb factorial_fpga_timing_summary_routed.pb -rpx factorial_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : factorial_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock_generation/clk_5KHz_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: debouncer/debounced_button_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_level/control_unit/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_level/control_unit/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_level/control_unit/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.234        0.000                      0                   33        0.267        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.234        0.000                      0                   33        0.267        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 2.174ns (45.146%)  route 2.641ns (54.854%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  clock_generation/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.737    clock_generation/count20_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  clock_generation/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.060    clock_generation/count20_carry__6_n_6
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.523    14.946    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[30]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.109    15.294    clock_generation/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 2.090ns (44.172%)  route 2.641ns (55.828%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  clock_generation/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.737    clock_generation/count20_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.976 r  clock_generation/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.976    clock_generation/count20_carry__6_n_5
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.523    14.946    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[31]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.109    15.294    clock_generation/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 2.070ns (43.935%)  route 2.641ns (56.065%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  clock_generation/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.737    clock_generation/count20_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.956 r  clock_generation/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.956    clock_generation/count20_carry__6_n_7
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.523    14.946    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[29]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_D)        0.109    15.294    clock_generation/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 2.057ns (43.780%)  route 2.641ns (56.220%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.943 r  clock_generation/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.943    clock_generation/count20_carry__5_n_6
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[26]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 2.049ns (43.684%)  route 2.641ns (56.316%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.935 r  clock_generation/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.935    clock_generation/count20_carry__5_n_4
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[28]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.973ns (42.757%)  route 2.641ns (57.243%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.859 r  clock_generation/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.859    clock_generation/count20_carry__5_n_5
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[27]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.953ns (42.508%)  route 2.641ns (57.492%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642     5.245    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  clock_generation/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.572    clock_generation/count2[24]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.696 r  clock_generation/count20_carry_i_9/O
                         net (fo=1, routed)           0.954     7.650    clock_generation/count20_carry_i_9_n_0
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.124     7.774 r  clock_generation/count20_carry_i_5/O
                         net (fo=6, routed)           0.879     8.652    clock_generation/count20_carry_i_5_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.776    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.152 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.152    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.386    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.503 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.503    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.620 r  clock_generation/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.620    clock_generation/count20_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.839 r  clock_generation/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.839    clock_generation/count20_carry__5_n_7
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  clock_generation/count2_reg[25]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.223ns (48.535%)  route 2.357ns (51.465%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.243    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  clock_generation/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  clock_generation/count2_reg[0]/Q
                         net (fo=3, routed)           1.275     6.973    clock_generation/count2[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.150     7.123 r  clock_generation/count20_carry_i_8/O
                         net (fo=1, routed)           0.296     7.419    clock_generation/count20_carry_i_8_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.326     7.745 f  clock_generation/count20_carry_i_4/O
                         net (fo=6, routed)           0.787     8.532    clock_generation/count20_carry_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.656 r  clock_generation/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.656    clock_generation/count2_0[4]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.032 r  clock_generation/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.032    clock_generation/count20_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.149 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.149    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.266 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.383 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.383    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.500 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.500    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.823 r  clock_generation/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.823    clock_generation/count20_carry__4_n_6
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[22]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.215ns (48.445%)  route 2.357ns (51.555%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.243    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  clock_generation/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  clock_generation/count2_reg[0]/Q
                         net (fo=3, routed)           1.275     6.973    clock_generation/count2[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.150     7.123 r  clock_generation/count20_carry_i_8/O
                         net (fo=1, routed)           0.296     7.419    clock_generation/count20_carry_i_8_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.326     7.745 f  clock_generation/count20_carry_i_4/O
                         net (fo=6, routed)           0.787     8.532    clock_generation/count20_carry_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.656 r  clock_generation/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.656    clock_generation/count2_0[4]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.032 r  clock_generation/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.032    clock_generation/count20_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.149 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.149    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.266 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.383 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.383    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.500 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.500    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.815 r  clock_generation/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.815    clock_generation/count20_carry__4_n_4
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[24]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 clock_generation/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 2.139ns (47.573%)  route 2.357ns (52.427%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.640     5.243    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  clock_generation/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  clock_generation/count2_reg[0]/Q
                         net (fo=3, routed)           1.275     6.973    clock_generation/count2[0]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.150     7.123 r  clock_generation/count20_carry_i_8/O
                         net (fo=1, routed)           0.296     7.419    clock_generation/count20_carry_i_8_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I4_O)        0.326     7.745 f  clock_generation/count20_carry_i_4/O
                         net (fo=6, routed)           0.787     8.532    clock_generation/count20_carry_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.656 r  clock_generation/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.656    clock_generation/count2_0[4]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.032 r  clock_generation/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.032    clock_generation/count20_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.149 r  clock_generation/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.149    clock_generation/count20_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.266 r  clock_generation/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clock_generation/count20_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.383 r  clock_generation/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.383    clock_generation/count20_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.500 r  clock_generation/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.500    clock_generation/count20_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.739 r  clock_generation/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.739    clock_generation/count20_carry__4_n_5
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    14.945    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  clock_generation/count2_reg[23]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109    15.293    clock_generation/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  clock_generation/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  clock_generation/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.779    clock_generation/count2[11]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  clock_generation/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.889    clock_generation/count20_carry__1_n_5
    SLICE_X10Y82         FDRE                                         r  clock_generation/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  clock_generation/count2_reg[11]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134     1.622    clock_generation/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.570     1.489    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  clock_generation/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  clock_generation/count2_reg[15]/Q
                         net (fo=2, routed)           0.127     1.780    clock_generation/count2[15]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  clock_generation/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.890    clock_generation/count20_carry__2_n_5
    SLICE_X10Y83         FDRE                                         r  clock_generation/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  clock_generation/count2_reg[15]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.134     1.623    clock_generation/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.490    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  clock_generation/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  clock_generation/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.781    clock_generation/count2[19]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  clock_generation/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.891    clock_generation/count20_carry__3_n_5
    SLICE_X10Y84         FDRE                                         r  clock_generation/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.840     2.005    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  clock_generation/count2_reg[19]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.134     1.624    clock_generation/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  clock_generation/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clock_generation/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.777    clock_generation/count2[3]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  clock_generation/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.887    clock_generation/count20_carry_n_5
    SLICE_X10Y80         FDRE                                         r  clock_generation/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  clock_generation/count2_reg[3]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    clock_generation/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  clock_generation/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  clock_generation/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.778    clock_generation/count2[7]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  clock_generation/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.888    clock_generation/count20_carry__0_n_5
    SLICE_X10Y81         FDRE                                         r  clock_generation/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  clock_generation/count2_reg[7]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.134     1.621    clock_generation/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.572     1.491    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  clock_generation/count2_reg[31]/Q
                         net (fo=2, routed)           0.129     1.784    clock_generation/count2[31]
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  clock_generation/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.894    clock_generation/count20_carry__6_n_5
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.007    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  clock_generation/count2_reg[31]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.134     1.625    clock_generation/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  clock_generation/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  clock_generation/count2_reg[8]/Q
                         net (fo=2, routed)           0.149     1.801    clock_generation/count2[8]
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  clock_generation/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.846    clock_generation/count2_0[8]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.910 r  clock_generation/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.910    clock_generation/count20_carry__0_n_4
    SLICE_X10Y81         FDRE                                         r  clock_generation/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  clock_generation/count2_reg[8]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.134     1.621    clock_generation/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  clock_generation/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clock_generation/count2_reg[4]/Q
                         net (fo=2, routed)           0.149     1.800    clock_generation/count2[4]
    SLICE_X10Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  clock_generation/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.845    clock_generation/count2_0[4]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  clock_generation/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.909    clock_generation/count20_carry_n_4
    SLICE_X10Y80         FDRE                                         r  clock_generation/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  clock_generation/count2_reg[4]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    clock_generation/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clock_generation/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.852%)  route 0.195ns (51.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  clock_generation/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clock_generation/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.195     1.824    clock_generation/clk_5KHz
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  clock_generation/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.869    clock_generation/clk_5KHz_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  clock_generation/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  clock_generation/clk_5KHz_reg/C
                         clock pessimism             -0.514     1.488    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.091     1.579    clock_generation/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clock_generation/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  clock_generation/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  clock_generation/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.779    clock_generation/count2[11]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.925 r  clock_generation/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.925    clock_generation/count20_carry__1_n_4
    SLICE_X10Y82         FDRE                                         r  clock_generation/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_generation/clk_100MHZ_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  clock_generation/count2_reg[12]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.134     1.622    clock_generation/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y82    clock_generation/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y84    clock_generation/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y82    clock_generation/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y82    clock_generation/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y82    clock_generation/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y83    clock_generation/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y83    clock_generation/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y83    clock_generation/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y83    clock_generation/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    clock_generation/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    clock_generation/count2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y87    clock_generation/count2_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y85    clock_generation/count2_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y85    clock_generation/count2_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y85    clock_generation/count2_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y85    clock_generation/count2_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y86    clock_generation/count2_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y86    clock_generation/count2_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y86    clock_generation/count2_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    clock_generation/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    clock_generation/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    clock_generation/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    clock_generation/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    clock_generation/count2_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    clock_generation/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y84    clock_generation/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y84    clock_generation/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    clock_generation/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    clock_generation/count2_reg[11]/C



