	component nios is
		port (
			clk_clk             : in  std_logic                    := 'X';             -- clk
			gpio_out_export     : out std_logic_vector(7 downto 0);                    -- export
			led_out_export      : out std_logic_vector(7 downto 0);                    -- export
			switches_out_export : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component nios;

