{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1074:1084@HdlIdDef", "  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n  // instantiations\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1073:1083", "  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1069:1079", "  // internal signals\n\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1070:1080", "\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1068:1078", "\n  // internal signals\n\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1075:1085", "  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n  // instantiations\n\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1076:1086", "  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n  // instantiations\n\n  generate\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1071:1081", "  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1072:1082", "  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n"]], "Diff Content": {"Delete": [], "Add": [[1079, "  wire            qpll1_clk_8;\n"], [1079, "  wire            qpll1_ref_clk_8;\n"], [1079, "  wire            qpll1_locked_8;\n"], [1079, "  wire [ 1:0]     sys_clk_sel_8;\n"], [1079, "  wire            qpll_sel_8;\n"]]}}