#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  1 19:44:10 2025
# Process ID: 30812
# Current directory: C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1
# Command line: vivado.exe -log Zynq_CPU_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zynq_CPU_wrapper.tcl -notrace
# Log file: C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper.vdi
# Journal file: C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1\vivado.jou
# Running On: austen-legion, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
source Zynq_CPU_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.840 ; gain = 0.000
Command: link_design -top Zynq_CPU_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_ddpuf_spi_0_0/Zynq_CPU_ddpuf_spi_0_0.dcp' for cell 'Zynq_CPU_i/ddpuf_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_fsm_0_0/Zynq_CPU_fsm_0_0.dcp' for cell 'Zynq_CPU_i/fsm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0.dcp' for cell 'Zynq_CPU_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_0_0/Zynq_CPU_system_ila_0_0.dcp' for cell 'Zynq_CPU_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_1_1/Zynq_CPU_system_ila_1_1.dcp' for cell 'Zynq_CPU_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_5_0/Zynq_CPU_system_ila_5_0.dcp' for cell 'Zynq_CPU_i/system_ila_5'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1369.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Zynq_CPU_i/system_ila_0/inst/ila_lib UUID: 518d3909-7a17-5136-b220-f31140868eb6 
INFO: [Chipscope 16-324] Core: Zynq_CPU_i/system_ila_1/inst/ila_lib UUID: 1a4ac660-e877-59f4-a7b9-6b473eb39df0 
INFO: [Chipscope 16-324] Core: Zynq_CPU_i/system_ila_5/inst/ila_lib UUID: 31bddd5e-6156-5fb4-b142-4430eb6c09bb 
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0.xdc] for cell 'Zynq_CPU_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/Zynq_CPU_processing_system7_0_0.xdc] for cell 'Zynq_CPU_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_CPU_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_CPU_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_CPU_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_CPU_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_5_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_CPU_i/system_ila_5/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_5_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_CPU_i/system_ila_5/inst/ila_lib/inst'
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_5_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_CPU_i/system_ila_5/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_5_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_CPU_i/system_ila_5/inst/ila_lib/inst'
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_CPU_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_CPU_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_CPU_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_CPU_i/system_ila_1/inst/ila_lib/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1369.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 112 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.840 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1369.840 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f1948bc6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1695.117 ; gain = 325.277

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4db03eab5f900def.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2041.977 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: a98dbb6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter Zynq_CPU_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1 into driver instance Zynq_CPU_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14a6de6b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930
INFO: [Opt 31-389] Phase Retarget created 140 cells and removed 174 cells
INFO: [Opt 31-1021] In phase Retarget, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1a6bfc2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1072d9b5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 192 cells
INFO: [Opt 31-1021] In phase Sweep, 1619 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Zynq_CPU_i/processing_system7_0/inst/SPI1_SCLK_O_BUFG_inst to drive 198 load(s) on clock net Zynq_CPU_i/processing_system7_0/inst/SPI1_SCLK_O_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 11b33b539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 11b33b539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 11b33b539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             140  |             174  |                                            103  |
|  Constant propagation         |               0  |              48  |                                             55  |
|  Sweep                        |               0  |             192  |                                           1619  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2041.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 65b36734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2041.977 ; gain = 43.930

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 10ae69b8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2125.203 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10ae69b8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.901 . Memory (MB): peak = 2125.203 ; gain = 83.227

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10ae69b8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.203 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2125.203 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11f2b6ad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2125.203 ; gain = 755.363
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_CPU_wrapper_drc_opted.rpt -pb Zynq_CPU_wrapper_drc_opted.pb -rpx Zynq_CPU_wrapper_drc_opted.rpx
Command: report_drc -file Zynq_CPU_wrapper_drc_opted.rpt -pb Zynq_CPU_wrapper_drc_opted.pb -rpx Zynq_CPU_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 646e1d44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2125.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1152d5c0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1488ef524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1488ef524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1488ef524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.920 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1622e6a17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bf732678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bf732678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 190 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 0 LUT, combined 82 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2125.203 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    82  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1174d5f15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 188de3adf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 2 Global Placement | Checksum: 188de3adf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 141451ce6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a06d76d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15bebb8df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1758446be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 260dacf73

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24baaee4e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b522c909

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b522c909

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11c280e5f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.944 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 100f27cdf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a78dc2e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11c280e5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.944. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1253d54e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1253d54e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1253d54e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1253d54e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1253d54e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2125.203 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b20b0c1a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000
Ending Placer Task | Checksum: 1799e2c8a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Zynq_CPU_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Zynq_CPU_wrapper_utilization_placed.rpt -pb Zynq_CPU_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zynq_CPU_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2125.203 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 2125.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d5f2df0f ConstDB: 0 ShapeSum: a3ab4d7b RouteDB: 0
Post Restoration Checksum: NetGraph: 5e5101c3 NumContArr: 1e54f18a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 7ca5f34d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.766 ; gain = 80.562

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7ca5f34d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.773 ; gain = 80.570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7ca5f34d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.359 ; gain = 87.156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7ca5f34d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.359 ; gain = 87.156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 192863e23

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2239.074 ; gain = 113.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.008  | TNS=0.000  | WHS=-0.205 | THS=-145.365|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2217899c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2239.074 ; gain = 113.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1605d7471

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.496 ; gain = 122.293

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00942322 %
  Global Horizontal Routing Utilization  = 0.00262001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6010
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6010
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fd886a33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fd886a33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.496 ; gain = 122.293
Phase 3 Initial Routing | Checksum: 13298fa80

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 459
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.654  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2539c2978

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.654  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2208f9dbf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293
Phase 4 Rip-up And Reroute | Checksum: 2208f9dbf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19bb5fe26

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.769  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17a27fb5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17a27fb5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293
Phase 5 Delay and Skew Optimization | Checksum: 17a27fb5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16537754d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 141658c80

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293
Phase 6 Post Hold Fix | Checksum: 141658c80

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.776846 %
  Global Horizontal Routing Utilization  = 0.9405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1af27d738

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af27d738

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca1f3865

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.496 ; gain = 122.293

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.769  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ca1f3865

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.496 ; gain = 122.293
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.496 ; gain = 122.293

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2247.496 ; gain = 122.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.382 . Memory (MB): peak = 2258.098 ; gain = 10.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_CPU_wrapper_drc_routed.rpt -pb Zynq_CPU_wrapper_drc_routed.pb -rpx Zynq_CPU_wrapper_drc_routed.rpx
Command: report_drc -file Zynq_CPU_wrapper_drc_routed.rpt -pb Zynq_CPU_wrapper_drc_routed.pb -rpx Zynq_CPU_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zynq_CPU_wrapper_methodology_drc_routed.rpt -pb Zynq_CPU_wrapper_methodology_drc_routed.pb -rpx Zynq_CPU_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zynq_CPU_wrapper_methodology_drc_routed.rpt -pb Zynq_CPU_wrapper_methodology_drc_routed.pb -rpx Zynq_CPU_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.runs/impl_1/Zynq_CPU_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Zynq_CPU_wrapper_power_routed.rpt -pb Zynq_CPU_wrapper_power_summary_routed.pb -rpx Zynq_CPU_wrapper_power_routed.rpx
Command: report_power -file Zynq_CPU_wrapper_power_routed.rpt -pb Zynq_CPU_wrapper_power_summary_routed.pb -rpx Zynq_CPU_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Zynq_CPU_wrapper_route_status.rpt -pb Zynq_CPU_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Zynq_CPU_wrapper_timing_summary_routed.rpt -pb Zynq_CPU_wrapper_timing_summary_routed.pb -rpx Zynq_CPU_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zynq_CPU_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zynq_CPU_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zynq_CPU_wrapper_bus_skew_routed.rpt -pb Zynq_CPU_wrapper_bus_skew_routed.pb -rpx Zynq_CPU_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Zynq_CPU_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A2)+(A5*(~A2)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A2)+(A5*(~A2)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, Zynq_CPU_i/system_ila_5/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], Zynq_CPU_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 35 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zynq_CPU_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2755.816 ; gain = 486.395
INFO: [Common 17-206] Exiting Vivado at Thu May  1 19:45:46 2025...
