{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443812082746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443812082747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 14:54:42 2015 " "Processing started: Fri Oct 02 14:54:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443812082747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443812082747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443812082747 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443812084119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/timercontrollertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/timercontrollertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerControllerTester " "Found entity 1: TimerControllerTester" {  } { { "verilog_files/TimerControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/timercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/timercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerController " "Found entity 1: TimerController" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084773 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "verilog_files/sevenseg2_dec.v " "Can't analyze file -- file verilog_files/sevenseg2_dec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1443812084779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/onboardtester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/onboardtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoardTester " "Found entity 1: OnBoardTester" {  } { { "verilog_files/OnBoardTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoardTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OnBoard.v(85) " "Verilog HDL information at OnBoard.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443812084856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/onboard.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/onboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoard " "Found entity 1: OnBoard" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbitregistertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbitregistertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegisterTester " "Found entity 1: nBitRegisterTester" {  } { { "verilog_files/nBitRegisterTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBitRegisterTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "verilog_files/nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBitRegister.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbit2inputmuxtester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbit2inputmuxtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMuxTester " "Found entity 1: nBit2InputMuxTester" {  } { { "verilog_files/nBit2InputMuxTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBit2InputMuxTester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nbit2inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nbit2inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMux " "Found entity 1: nBit2InputMux" {  } { { "verilog_files/nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBit2InputMux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/divideclock.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/divideclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideClock " "Found entity 1: divideClock" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/dec2_7segtester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/dec2_7segtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7segTester " "Found entity 1: dec2_7segTester" {  } { { "verilog_files/dec2_7segTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/dec2_7segTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/dec2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/dec2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7seg " "Found entity 1: dec2_7seg" {  } { { "verilog_files/dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/dec2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTester " "Found entity 1: ControllerTester" {  } { { "verilog_files/ControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "verilog_files/Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/clockdivivertester.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/clockdivivertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDividerTester " "Found entity 1: ClockDividerTester" {  } { { "verilog_files/ClockDiviverTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ClockDiviverTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812084988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812084988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/clockdiviver.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/clockdiviver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDiviver " "Found entity 1: ClockDiviver" {  } { { "verilog_files/ClockDiviver.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/ClockDiviver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812085003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812085003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OnBoard " "Elaborating entity \"OnBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443812085415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OnBoard.v(43) " "Verilog HDL assignment warning at OnBoard.v(43): truncated value with size 32 to match size of target (1)" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443812085494 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OnBoard.v(63) " "Verilog HDL assignment warning at OnBoard.v(63): truncated value with size 32 to match size of target (4)" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443812085494 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OnBoard.v(66) " "Verilog HDL assignment warning at OnBoard.v(66): truncated value with size 32 to match size of target (4)" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443812085494 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OnBoard.v(69) " "Verilog HDL assignment warning at OnBoard.v(69): truncated value with size 32 to match size of target (4)" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443812085494 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OnBoard.v(72) " "Verilog HDL assignment warning at OnBoard.v(72): truncated value with size 32 to match size of target (4)" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443812085494 "|OnBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerController TimerController:fsm " "Elaborating entity \"TimerController\" for hierarchy \"TimerController:fsm\"" {  } { { "verilog_files/OnBoard.v" "fsm" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812085501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideClock divideClock:dvd " "Elaborating entity \"divideClock\" for hierarchy \"divideClock:dvd\"" {  } { { "verilog_files/OnBoard.v" "dvd" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812085570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:disp3 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:disp3\"" {  } { { "verilog_files/OnBoard.v" "disp3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812085611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit2InputMux nBit2InputMux:mux3 " "Elaborating entity \"nBit2InputMux\" for hierarchy \"nBit2InputMux:mux3\"" {  } { { "verilog_files/OnBoard.v" "mux3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812085667 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 nBit2InputMux.v(17) " "Verilog HDL Always Construct warning at nBit2InputMux.v(17): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_files/nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBit2InputMux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1443812085677 "|OnBoard|nBit2InputMux:mux3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 nBit2InputMux.v(20) " "Verilog HDL Always Construct warning at nBit2InputMux.v(20): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_files/nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/nBit2InputMux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1443812085677 "|OnBoard|nBit2InputMux:mux3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideClock divideClock:ledrclock " "Elaborating entity \"divideClock\" for hierarchy \"divideClock:ledrclock\"" {  } { { "verilog_files/OnBoard.v" "ledrclock" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812085686 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divideClock:ledrclock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divideClock:ledrclock\|Mod0\"" {  } { { "verilog_files/divideClock.v" "Mod0" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443812087136 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divideClock:dvd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divideClock:dvd\|Mod0\"" {  } { { "verilog_files/divideClock.v" "Mod0" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443812087136 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1443812087136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divideClock:ledrclock\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"divideClock:ledrclock\|lpm_divide:Mod0\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443812087702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divideClock:ledrclock\|lpm_divide:Mod0 " "Instantiated megafunction \"divideClock:ledrclock\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812087704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812087704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812087704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812087704 ""}  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443812087704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_48m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_48m " "Found entity 1: lpm_divide_48m" {  } { { "db/lpm_divide_48m.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/lpm_divide_48m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divideClock:dvd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"divideClock:dvd\|lpm_divide:Mod0\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443812088737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divideClock:dvd\|lpm_divide:Mod0 " "Instantiated megafunction \"divideClock:dvd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812088737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812088737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812088737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443812088737 ""}  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443812088737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_58m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_58m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_58m " "Found entity 1: lpm_divide_58m" {  } { { "db/lpm_divide_58m.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/lpm_divide_58m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812088904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812088904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443812089048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443812089048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg " "Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443812093168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443812094004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443812094004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1304 " "Implemented 1304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443812095554 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443812095554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1254 " "Implemented 1254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443812095554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443812095554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443812095617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 14:54:55 2015 " "Processing ended: Fri Oct 02 14:54:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443812095617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443812095617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443812095617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443812095617 ""}
