# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_10.srcs/sources_1/new/network_pkg.vhd" \
"../../../../exercise_10.srcs/sources_1/new/arbiter.vhd" \
"../../../../exercise_10.srcs/sources_1/new/network.vhd" \
"../../../../exercise_10.srcs/sources_1/new/switch.vhd" \
"../../../../exercise_10.srcs/sim_1/new/network_test.vhd" \

# Do not sort compile order
nosort
