PPA Report for t_ff_async_reset_pipelined.v (Module: t_ff_async_reset_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 6
IO Count: 6
Cell Count: 26

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1103.75 MHz
Reg-to-Reg Critical Path Delay: 0.787 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
