[2025-09-17 18:27:28] START suite=cs trace=nutch_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2518145 heartbeat IPC: 3.971 cumulative IPC: 3.971 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4956814 heartbeat IPC: 4.101 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4956814 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4956814 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12995888 heartbeat IPC: 1.244 cumulative IPC: 1.244 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23403870 heartbeat IPC: 0.9608 cumulative IPC: 1.084 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 35253943 heartbeat IPC: 0.8439 cumulative IPC: 0.9902 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 47356842 heartbeat IPC: 0.8262 cumulative IPC: 0.9434 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 59811030 heartbeat IPC: 0.8029 cumulative IPC: 0.9115 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 74144469 heartbeat IPC: 0.6977 cumulative IPC: 0.8672 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 87787855 heartbeat IPC: 0.733 cumulative IPC: 0.8451 (Simulation time: 00 hr 09 min 46 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000022 cycles: 101743397 heartbeat IPC: 0.7166 cumulative IPC: 0.8266 (Simulation time: 00 hr 11 min 08 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 116967252 heartbeat IPC: 0.6569 cumulative IPC: 0.8035 (Simulation time: 00 hr 12 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 127109161 cumulative IPC: 0.7867 (Simulation time: 00 hr 14 min 02 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 127109161 cumulative IPC: 0.7867 (Simulation time: 00 hr 14 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7867 instructions: 100000001 cycles: 127109161
CPU 0 Branch Prediction Accuracy: 97.56% MPKI: 0.2642 Average ROB Occupancy at Mispredict: 3180
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02578
BRANCH_INDIRECT: 0.2261
BRANCH_CONDITIONAL: 0.01224
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1209687
LQ_STALL: 196905
SQ_STALL: 534882


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 242.488
REPLAY_LOAD: 132.81134
NON_REPLAY_LOAD: 14.072566

== Total ==
ADDR_TRANS: 343848
REPLAY_LOAD: 287935
NON_REPLAY_LOAD: 577904

== Counts ==
ADDR_TRANS: 1418
REPLAY_LOAD: 2168
NON_REPLAY_LOAD: 41066

cpu0->cpu0_STLB TOTAL        ACCESS:     338012 HIT:     325986 MISS:      12026 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:     338012 HIT:     325986 MISS:      12026 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1653357 HIT:    1222633 MISS:     430724 MSHR_MERGE:      75270
cpu0->cpu0_L2C LOAD         ACCESS:    1064286 HIT:     859386 MISS:     204900 MSHR_MERGE:       7544
cpu0->cpu0_L2C RFO          ACCESS:      73796 HIT:      43894 MISS:      29902 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     253525 HIT:      79683 MISS:     173842 MSHR_MERGE:      67725
cpu0->cpu0_L2C WRITE        ACCESS:     239278 HIT:     238377 MISS:        901 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22472 HIT:       1293 MISS:      21179 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     158658 ISSUED:     158649 USEFUL:      36654 USELESS:      18081
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.59 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7808417 HIT:    6713139 MISS:    1095278 MSHR_MERGE:     293510
cpu0->cpu0_L1I LOAD         ACCESS:    7808417 HIT:    6713139 MISS:    1095278 MSHR_MERGE:     293510
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26232996 HIT:   25326142 MISS:     906854 MSHR_MERGE:     453163
cpu0->cpu0_L1D LOAD         ACCESS:   15805293 HIT:   15434539 MISS:     370754 MSHR_MERGE:     108235
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     985352 HIT:     815715 MISS:     169637 MSHR_MERGE:      74738
cpu0->cpu0_L1D WRITE        ACCESS:    9415523 HIT:    9071921 MISS:     343602 MSHR_MERGE:     269801
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26828 HIT:       3967 MISS:      22861 MSHR_MERGE:        389
cpu0->cpu0_L1D PREFETCH REQUESTED:    1193810 ISSUED:     985352 USEFUL:      77258 USELESS:      14708
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 68.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6291678 HIT:    6061482 MISS:     230196 MSHR_MERGE:     106303
cpu0->cpu0_ITLB LOAD         ACCESS:    6291678 HIT:    6061482 MISS:     230196 MSHR_MERGE:     106303
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.62 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24377528 HIT:   24074871 MISS:     302657 MSHR_MERGE:      88538
cpu0->cpu0_DTLB LOAD         ACCESS:   24377528 HIT:   24074871 MISS:     302657 MSHR_MERGE:      88538
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.85 cycles
cpu0->LLC TOTAL        ACCESS:     527792 HIT:     268156 MISS:     259636 MSHR_MERGE:       1142
cpu0->LLC LOAD         ACCESS:     197355 HIT:      69277 MISS:     128078 MSHR_MERGE:        287
cpu0->LLC RFO          ACCESS:      29901 HIT:       3450 MISS:      26451 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     106117 HIT:      18189 MISS:      87928 MSHR_MERGE:        855
cpu0->LLC WRITE        ACCESS:     173240 HIT:     173003 MISS:        237 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21179 HIT:       4237 MISS:      16942 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15764
  ROW_BUFFER_MISS:     242489
  AVG DBUS CONGESTED CYCLE: 4.449
Channel 0 WQ ROW_BUFFER_HIT:      16383
  ROW_BUFFER_MISS:     149816
  FULL:          0
Channel 0 REFRESHES ISSUED:      10592

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       179534        31457         9151         9811
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           36          123          655         6074
  STLB miss resolved @ L2C                0           16          111          441         1263
  STLB miss resolved @ LLC                0           36          176         1804         1688
  STLB miss resolved @ MEM                0           32          324         1922        11358

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              58956         7559       127438         6439         3230
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           70          316          615
  STLB miss resolved @ L2C                0            3           50          179          251
  STLB miss resolved @ LLC                0           18           84          932          434
  STLB miss resolved @ MEM                0           13          103         1107         3193
[2025-09-17 18:41:31] END   suite=cs trace=nutch_phase3_core0 (rc=0)
