

================================================================
== Vivado HLS Report for 'filtrel_kernel'
================================================================
* Date:           Sat Jun  4 16:23:45 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.603|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+--------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+------+------+----------+-----------+-----------+--------+----------+
        |- Loop 1             |     ?|     ?|         ?|          -|          -|      18|    no    |
        | + Loop 1.1          |  2920|  2920|       292|          -|          -|      10|    no    |
        |  ++ Loop 1.1.1      |   290|   290|         1|          -|          -|     290|    no    |
        | + Loop 1.2          |     ?|     ?|         ?|          -|          -|      29|    no    |
        |  ++ Loop 1.2.1      |     ?|     ?|  4 ~ 24  |          -|          -|       ?|    no    |
        |   +++ Loop 1.2.1.1  |     2|    21|         2|          -|          -| 1 ~ 10 |    no    |
        | + Loop 1.3          |  5820|  5820|       582|          -|          -|      10|    no    |
        |  ++ Loop 1.3.1      |   580|   580|         2|          -|          -|     290|    no    |
        +---------------------+------+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     428|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       2|       1|    -|
|Multiplexer      |        -|      -|       -|     287|    -|
|Register         |        -|      -|     302|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|     304|     716|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |TOP_fuct_mul_mul_mb6_U99  |TOP_fuct_mul_mul_mb6  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Line_Flag2_U  |filtrel_kernel_LilbW  |        0|  2|   1|    29|    1|     1|           29|
    |line_buf1_U   |filtrel_kernel_likbM  |        2|  0|   0|  2900|    8|     1|        23200|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        2|  2|   1|  2929|    9|     2|        23229|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |count_2_fu_350_p2    |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_407_p2        |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_460_p2        |     +    |      0|  0|  39|          32|           1|
    |k_2_fu_480_p2        |     +    |      0|  0|  12|           4|           1|
    |next_mul2_fu_567_p2  |     +    |      0|  0|  25|          18|          10|
    |next_mul_fu_356_p2   |     +    |      0|  0|  19|          12|           9|
    |p_sum1_fu_390_p2     |     +    |      0|  0|  19|          12|          12|
    |p_sum_fu_504_p2      |     +    |      0|  0|  20|          13|          13|
    |temp_3_fu_520_p2     |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_486_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_22_fu_495_p2     |     +    |      0|  0|  16|           9|           9|
    |xi_3_fu_380_p2       |     +    |      0|  0|  16|           9|           1|
    |xi_4_fu_561_p2       |     +    |      0|  0|  16|           9|           1|
    |yi_3_fu_368_p2       |     +    |      0|  0|  12|           4|           1|
    |yi_4_fu_549_p2       |     +    |      0|  0|  12|           4|           1|
    |ap_block_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_260     |    and   |      0|  0|   2|           1|           1|
    |or_cond7_fu_454_p2   |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_555_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond4_fu_362_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_fu_401_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond7_fu_374_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond8_fu_344_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_543_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_fu_537_p2       |   icmp   |      0|  0|  20|          28|           1|
    |tmp_16_fu_442_p2     |   icmp   |      0|  0|  20|          32|           4|
    |tmp_19_fu_474_p2     |   icmp   |      0|  0|   9|           4|           4|
    |tmp_23_fu_514_p2     |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11     |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_448_p2     |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 428|         289|         120|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Line_Flag2_address0                 |  21|          4|    5|         20|
    |Line_Flag2_d0                       |  15|          3|    1|          3|
    |ap_NS_fsm                           |  53|         12|    1|         12|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_flag_be_phi_fu_302_p4    |   9|          2|    1|          2|
    |ap_phi_mux_temp_1_be_phi_fu_289_p4  |  15|          3|   32|         96|
    |count_reg_172                       |   9|          2|    5|         10|
    |dst_data_stream_V_blk_n             |   9|          2|    1|          2|
    |dst_data_stream_V_din               |  15|          3|    8|         24|
    |flag_reg_240                        |   9|          2|    1|          2|
    |i_reg_217                           |   9|          2|    5|         10|
    |j_reg_251                           |   9|          2|   32|         64|
    |k_reg_274                           |   9|          2|    4|          8|
    |line_buf1_address0                  |  15|          3|   12|         36|
    |phi_mul2_reg_333                    |   9|          2|   18|         36|
    |phi_mul_reg_194                     |   9|          2|   12|         24|
    |src_data_stream_V_blk_n             |   9|          2|    1|          2|
    |temp_1_reg_262                      |   9|          2|   32|         64|
    |temp_reg_228                        |   9|          2|   32|         64|
    |xi2_reg_322                         |   9|          2|    9|         18|
    |xi_reg_206                          |   9|          2|    9|         18|
    |yi1_reg_311                         |   9|          2|    4|          8|
    |yi_reg_183                          |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 287|         62|  230|        533|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |Line_Flag2_addr_reg_631   |   5|   0|    5|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |count_2_reg_597           |   5|   0|    5|          0|
    |count_reg_172             |   5|   0|    5|          0|
    |flag_be_reg_297           |   1|   0|    1|          0|
    |flag_reg_240              |   1|   0|    1|          0|
    |i_2_reg_626               |   5|   0|    5|          0|
    |i_reg_217                 |   5|   0|    5|          0|
    |j_2_reg_649               |  32|   0|   32|          0|
    |j_reg_251                 |  32|   0|   32|          0|
    |k_2_reg_663               |   4|   0|    4|          0|
    |k_reg_274                 |   4|   0|    4|          0|
    |next_mul2_reg_695         |  18|   0|   18|          0|
    |next_mul_reg_602          |  12|   0|   12|          0|
    |p_shl9_cast_cast_reg_641  |   5|   0|    7|          2|
    |p_shl_cast_reg_636        |   5|   0|    9|          4|
    |phi_mul2_reg_333          |  18|   0|   18|          0|
    |phi_mul_reg_194           |  12|   0|   12|          0|
    |temp_1_reg_262            |  32|   0|   32|          0|
    |temp_reg_228              |  32|   0|   32|          0|
    |tmp_18_reg_654            |  13|   0|   13|          0|
    |tmp_19_reg_659            |   1|   0|    1|          0|
    |xi2_reg_322               |   9|   0|    9|          0|
    |xi_4_reg_690              |   9|   0|    9|          0|
    |xi_reg_206                |   9|   0|    9|          0|
    |yi1_reg_311               |   4|   0|    4|          0|
    |yi_3_reg_610              |   4|   0|    4|          0|
    |yi_4_reg_682              |   4|   0|    4|          0|
    |yi_reg_183                |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 302|   0|  308|          6|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   filtrel_kernel  | return value |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

