net,length_um
_0473_,640.6
_0479_,547.98
_0392_,502.42
_0467_,499.37
_0470_,486.43
_0476_,479.1
clknet_1_0__leaf_clk,474.16
_0396_,467.27
clknet_1_1__leaf_clk,445.4
_0455_,445.11
_2110_,430.57
_2102_,412.71
_0390_,406.44
_0393_,406.1
_1951_,397.34
_0408_,393.26
net4,382.01
_0399_,379.03
_0482_,377.92
_2104_,370.21
_0405_,363.18
_0402_,362.53
_0461_,359.22
_0485_,354.195
_0623_,351.3
_0387_,351.12
_2108_,350.82
_0411_,341.36
_2067_,341.32
_2105_,336.55
_0428_,335.96
_2088_,334.42
_0593_,333.2
_0592_,329.73
net9,329.55
_0579_,326.64
_1946_,325.11
net16,324.98
_2087_,317.6
net41,315.59
_0398_,314.86
_0595_,313.14
net7,306.96
_0417_,305.22
_0582_,304.78
_0605_,296.04
net31,294.65
net22,293.215
_0584_,290.74
_0489_,286.45
_0414_,281.49
_0587_,277.585
net1,272.07
_0440_,271.9
_0497_,269.96
net23,264.495
net26,264.24
net42,262.38
net25,259.36
RAM1.mem\[11\]\[6\],258.84
_0404_,258.82
net14,255.09
_0464_,250.32
_0583_,246.8
_0591_,246.04
_0449_,245.64
net43,244.72
_0600_,243.405
net35,242.82
_1454_,241.14
_0596_,239.205
net33,235.81
_1308_,234.07
_2063_,232.45
_0410_,231.8
net44,230.85
_0498_,228.93
_0457_,228.88
RAM1.mem\[13\]\[6\],228.26
_1145_,227.3
_0586_,226.85
_2075_,225.36
_0589_,223.535
RAM1.mem\[9\]\[6\],222.97
_0833_,220.23
_0580_,219.4
net15,218.97
RAM1.mem\[8\]\[6\],217.73
_2058_,212.8
net18,212.62
net30,211.94
_1220_,211.2
net45,211.04
net17,209.6
_0581_,204.945
_0599_,204.27
_0443_,203.04
_2046_,200.98
_1263_,198.44
clknet_leaf_0_clk,195.335
_1155_,194.51
_0578_,193.56
_0401_,192.405
RAM1.mem\[12\]\[6\],191.94
_1116_,191.82
_0419_,190.86
_1118_,189.615
_1138_,185.2
_0389_,184.39
net19,183.33
RAM1.mem\[21\]\[2\],183.25
clknet_leaf_2_clk,182.795
clknet_leaf_13_clk,182.46
net39,181.75
RAM1.mem\[19\]\[6\],180.96
_0838_,179.845
_0416_,179.64
_1939_,179.52
_0825_,177.575
_1248_,177.44
clknet_leaf_7_clk,177.12
net21,176.61
_1137_,176.4
clknet_0_clk,176.31
_1122_,174.76
net34,174.45
_1131_,173.33
RAM1.mem\[10\]\[6\],172.06
_2069_,171.46
RAM1.mem\[4\]\[6\],170.34
_2101_,170.06
_0494_,169.87
net47,169.38
_2107_,168.91
_0458_,168.64
net10,167.57
_1125_,167.5
net13,167.36
_1162_,167.34
net40,167.23
_1190_,166.28
_1128_,166.2
_0434_,165.56
_2098_,163.17
_1194_,162.34
_2077_,161.38
_1158_,161.16
_2066_,160.09
_1134_,159.9
_0437_,158.7
_1090_,158.6
_1952_,157.11
_0446_,156.47
CPU1.ir_load,156.45
clknet_leaf_22_clk,156.2
clknet_leaf_6_clk,155.94
_1144_,155.32
_2029_,155.29
net36,154.65
_1117_,154.6
_1417_,154.31
net37,152.99
_1575_,152.18
net11,151.875
_0456_,151.18
_0495_,151
_2081_,150.94
_0837_,150.295
_1438_,150.04
_1115_,148.92
_1380_,148.6
_1774_,148.3
net29,147.56
RAM1.mem\[18\]\[6\],145.8
_0830_,145.59
_1154_,145.365
_1139_,145.15
_1135_,143.56
net38,143.42
_2078_,143.365
net28,142.7
clknet_leaf_1_clk,142.6
clknet_leaf_12_clk,142.42
_1378_,142.405
_1157_,141.16
_1771_,141.04
_1919_,140.88
_0432_,140.5
_1940_,140.48
_0423_,139.6
clknet_leaf_25_clk,139.6
_0459_,138.4
_1941_,138.32
_1477_,138.14
CPU1.instr_reg_out\[6\],138.09
_1121_,137.72
_1259_,136.88
clknet_leaf_16_clk,136.24
_1649_,135.1
_0945_,135.075
_1119_,134.97
_1669_,134.88
_1630_,133.9
_1633_,132.92
_1611_,132.32
_1381_,131.68
_0496_,130.855
_0452_,130.7
_1132_,129.96
_0712_,129.82
_1366_,128.82
RAM1.mem\[21\]\[3\],128.76
_0615_,128.42
_1207_,128.42
clknet_leaf_5_clk,128.34
net32,127.45
_0427_,127.24
_0834_,127.12
_2080_,126.35
_0906_,126.085
_0430_,125.81
_1143_,125.62
clknet_leaf_4_clk,125.62
_1165_,125.36
_2039_,125.2
_1435_,125.16
_1572_,123.64
RAM1.mem\[21\]\[6\],123.36
_0836_,123.15
_1398_,122.84
clknet_leaf_19_clk,122.74
_0835_,122.72
_2076_,122.38
_2093_,122.14
CPU1.reg_b_out\[2\],121.44
_1552_,121.16
_2086_,121.12
net8,121.06
_0612_,121.01
_1007_,120.73
_1944_,120.72
_0961_,120.21
_1055_,120.07
_0577_,119.89
_1475_,119.78
_1401_,119.74
_1306_,119.72
_1651_,119.68
_1591_,119.2
_1614_,119.08
_0879_,119.005
_0832_,118.895
_1826_,118.26
RAM1.mem\[1\]\[6\],117.3
_0972_,117.09
_1250_,116.96
_1222_,116.9
_2099_,116.75
clknet_leaf_20_clk,116.18
_0687_,116.17
_1291_,115.88
_1594_,115.8
_0905_,115.765
_1555_,115.74
_0924_,115.68
_1672_,115.48
clknet_leaf_8_clk,115.42
_1092_,115.37
_1094_,115.175
_0637_,114.73
RAM1.mem\[21\]\[0\],114.2
_1377_,114.2
RAM1.mem\[21\]\[1\],113.93
_0395_,113.72
CPU1.reg_b_out\[1\],113.61
clknet_leaf_24_clk,112.44
_1932_,111.96
_0569_,111.63
clknet_leaf_21_clk,111.12
_0732_,111.11
clknet_leaf_10_clk,111.04
_1344_,110.98
UART1.RX_dataOut\[3\],110.76
net6,110.62
_0799_,110.46
_1075_,109.5
_2051_,109.29
CPU1.reg_b_out\[3\],108.69
_1149_,108.52
_1419_,108.395
UART1.UART_RX1.index\[2\],108.2
_2062_,107.98
_0521_,107.1
_0560_,107
CPU1.instr_reg_out\[7\],106.76
_0915_,106.76
_1335_,106.29
_0842_,106.14
_0499_,106.1
UART1.UART_RX1.regIn,106.05
_0426_,106.04
_0545_,105.865
_2094_,105.23
_0429_,105.16
clk,104.99
CPU1.reg_a_out\[1\],104.035
_0843_,103.7
_2074_,103.64
clknet_leaf_23_clk,103.4
clknet_leaf_3_clk,103.14
uart_curr_state\[1\],102.82
CPU1.reg_a_out\[0\],102.7
RAM1.mem\[21\]\[4\],102
net20,101.76
_0425_,101.69
RAM1.mem\[19\]\[3\],101.66
_0966_,101.28
_2049_,101.24
_1365_,100.41
_1828_,100.38
_2092_,100.165
CPU1.reg_b_out\[0\],100.11
clknet_leaf_17_clk,99.9
_1948_,99.24
_0912_,99.16
_1530_,98.92
clknet_leaf_26_clk,98.74
RAM1.mem\[21\]\[5\],98.61
_0923_,97.8
_0894_,97.27
_0827_,96.605
CPU1.instr_reg_out\[4\],96.55
_0907_,96.5
RAM1.mem\[18\]\[3\],96.42
_0969_,95.83
net2,95.79
_0852_,95.78
_1533_,95.4
net173,95.35
_1192_,95.19
clknet_leaf_18_clk,95.14
_2004_,95.04
_2059_,94.9
_0524_,94.52
net46,94.44
_0917_,94.09
_0540_,93.68
RAM1.mem\[22\]\[1\],93.58
_1035_,93.56
CPU1.PC1.pc_out\[0\],93.35
_1937_,92.95
_1363_,92.82
RAM1.mem\[22\]\[0\],92.54
net5,92.1
_0519_,91.775
clknet_leaf_11_clk,91.54
net3,90.56
_0492_,90.045
_2056_,89.855
_2005_,89.52
_0557_,89.24
_0610_,89.24
_1493_,89.08
_0826_,88.9
CPU1.reg_b_out\[4\],88.57
CPU1.reg_a_out\[2\],88.45
CPU1.PC1.pc_out\[3\],88.11
_1133_,87.6
_0662_,87.49
_0953_,87.46
_2002_,87.44
_1455_,87.42
_0921_,87.14
net12,87.14
_0709_,87.03
_0550_,86.92
_1513_,86.92
_1754_,86.82
_1495_,86.54
_2032_,86.365
_1372_,86.26
net27,86.21
_0956_,86.06
_0903_,85.98
_1278_,85.42
_2028_,85.4
UART1.UART_RX1.state\[1\],85.18
RAM1.mem\[0\]\[6\],84.94
_0490_,84.8
_0493_,84.6
_2061_,84.6
_0829_,83.87
RAM1.mem\[22\]\[2\],83.32
_1511_,82.72
_1873_,82.695
_0936_,82.525
_2036_,82.465
RAM1.mem\[14\]\[5\],82.22
_0898_,82.21
_1029_,81.92
RAM1.mem\[19\]\[1\],81.66
_1457_,81.5
_1751_,81.22
clknet_leaf_9_clk,80.62
_1550_,79.82
CPU1.PC1.pc_out\[4\],79.58
_1113_,79.54
_1458_,79.52
_1304_,79.28
_0849_,78.73
_0901_,77.34
_1792_,77.19
_1142_,77.11
_1931_,77.02
_1989_,76.88
UART1.UART_TX1.index\[1\],76.48
UART1.UART_RX1.clkCount\[0\],76.06
_2070_,75.96
_2037_,75.8
_1923_,75.28
_1719_,75.04
RAM1.mem\[14\]\[3\],74.24
CPU1.instr_reg_out\[5\],74.14
_0515_,73.54
CPU1.PC1.pc_out\[5\],72.47
_1874_,72.38
_1551_,72.305
_1182_,72.16
_0900_,72.11
_0465_,72.02
UART1.UART_RX1.clkCount\[1\],71.88
CPU1.alu_reg_out\[7\],71.77
_0413_,71.47
_1295_,71.21
_0913_,71.09
_1287_,71.08
_0782_,71.06
_0889_,70.94
RAM1.mem\[8\]\[1\],70.9
_2044_,70.81
RAM1.mem\[11\]\[1\],70.755
_0517_,70.7
_0999_,70.7
RAM1.mem\[14\]\[1\],70.3
RAM1.mem\[0\]\[4\],69.14
CPU1.PC1.pc_out\[7\],69.12
_0462_,69.12
CPU1.reg_a_out\[4\],69.08
_0665_,68.95
clknet_leaf_14_clk,68.815
_1720_,68.66
_0407_,68.49
_1276_,68.45
UART1.UART_TX1.clkCount\[3\],68.32
_1695_,68.2
RAM1.mem\[11\]\[3\],68.025
_0857_,67.85
CPU1.reg_a_out\[6\],67.515
UART1.UART_TX1.index\[0\],67.44
_0516_,67.44
_1235_,67.2
RAM1.mem\[22\]\[3\],67.025
RAM1.mem\[23\]\[0\],67
CPU1.curr_state\[1\],66.82
CPU1.reg_a_out\[3\],66.73
_1000_,66.58
RAM1.mem\[11\]\[0\],66.54
_0888_,66.04
_0588_,65.93
_2068_,65.78
RAM1.mem\[18\]\[1\],65.36
RAM1.mem\[11\]\[2\],65.355
_1710_,65.32
_1163_,65.22
_1203_,64.9
_2033_,64.54
_0904_,64.12
_1926_,64.09
RAM1.mem\[14\]\[0\],63.72
_0914_,63.55
_0780_,63.38
_1239_,63.22
net24,62.805
_0943_,62.75
_1694_,62.64
_0850_,62.62
RAM1.mem\[22\]\[4\],62.615
_0831_,62.42
_1178_,62.18
_1474_,61.75
_1345_,61.7
_0767_,61.62
RAM1.mem\[13\]\[3\],61.395
_2072_,61.11
_0824_,60.72
_1211_,60.4
RAM1.mem\[19\]\[0\],60.32
CPU1.instr_reg_out\[1\],60.15
CPU1.PC1.pc_out\[6\],60.01
_1013_,59.9
_0993_,59.54
RAM1.mem\[23\]\[2\],58.92
CPU1.RF1.rf\[1\]\[0\],58.86
_0575_,58.055
CPU1.RF1.rf\[1\]\[1\],58.02
net120,57.8
net142,57.78
RAM1.mem\[23\]\[1\],57.6
CPU1.RF1.rf\[2\]\[6\],57.4
_0734_,57.32
CPU1.RF1.rf\[0\]\[0\],56.97
_1688_,56.86
_1692_,56.84
UART1.UART_TX1.clkCount\[4\],56.635
RAM1.mem\[19\]\[2\],56.6
net145,56.5
_0420_,56.08
RAM1.mem\[9\]\[1\],55.64
net130,55.48
CPU1.reg_a_out\[7\],55.24
_2041_,55.14
CPU1.curr_state\[4\],54.84
UART1.UART_RX1.state\[3\],54.8
_1218_,54.52
_0937_,54.44
CPU1.PC1.pc_out\[2\],54.26
RAM1.mem\[13\]\[1\],54.26
_1791_,54.26
RAM1.mem\[14\]\[4\],54.12
_1260_,54.12
net49,54.02
_0763_,53.96
_2055_,53.79
CPU1.curr_state\[2\],53.75
CPU1.reg_a_out\[5\],53.63
_1288_,53.2
_0645_,53.08
RAM1.mem\[4\]\[4\],53.04
UART1.UART_RX1.clkCount\[3\],53.02
UART1.UART_RX1.clkCount\[2\],52.96
RAM1.mem\[10\]\[2\],52.82
UART1.UART_RX1.clkCount\[9\],52.415
RAM1.mem\[10\]\[0\],51.98
CPU1.RF1.rf\[0\]\[6\],51.68
_1160_,51.66
_2085_,51.62
RAM1.mem\[10\]\[1\],51.56
_0421_,51.55
CPU1.RF1.rf\[0\]\[5\],51.24
RAM1.mem\[9\]\[2\],51.17
_2031_,51.11
RAM1.mem\[22\]\[5\],50.905
_0941_,50.66
_0761_,50.5
CPU1.RF1.rf\[2\]\[5\],50.38
_1790_,50.34
CPU1.RF1.rf\[0\]\[1\],49.93
UART1.UART_TX1.index\[2\],49.93
_2071_,49.8
_1208_,49.78
_1112_,49.72
_0922_,49.58
_1794_,49.55
_0693_,49.42
RAM1.mem\[13\]\[0\],49.38
UART1.UART_RX1.clkCount\[4\],49.02
_1148_,48.94
_0714_,48.9
RAM1.mem\[21\]\[7\],48.79
_0639_,48.78
RAM1.mem\[8\]\[0\],48.68
net137,48.56
_1267_,48.47
UART1.UART_TX1.clkCount\[2\],48.32
_2090_,48.32
CPU1.RF1.rf\[0\]\[2\],48.22
_0574_,48
_0522_,47.8
_1058_,47.72
_1348_,47.61
_1189_,47.34
CPU1.RF1.rf\[1\]\[3\],47.27
net113,47.18
CPU1.RF1.rf\[1\]\[7\],47.02
_0789_,46.74
_0630_,46.6
RAM1.mem\[3\]\[1\],46.585
UART1.UART_RX1.clkCount\[6\],46.375
CPU1.RF1.rf\[2\]\[7\],46.24
RAM1.mem\[18\]\[0\],46.24
_1246_,46.2
_0614_,46.06
_0846_,46
CPU1.RF1.rf\[3\]\[5\],45.98
RAM1.mem\[1\]\[4\],45.76
CPU1.instr_reg_out\[3\],45.7
CPU1.RF1.rf\[2\]\[4\],45.4
_1331_,45.4
_1302_,45.3
_1231_,45.14
_1852_,45.06
UART1.UART_TX1.index\[3\],45.055
_0847_,45
RAM1.mem\[3\]\[5\],44.915
_0786_,44.9
RAM1.mem\[16\]\[1\],44.8
net131,44.8
RAM1.mem\[1\]\[2\],44.7
_0853_,44.64
_0620_,44.62
RAM1.mem\[7\]\[3\],44.605
net157,44.565
_1068_,44.42
_1727_,44.36
_0651_,44.24
_0606_,44.195
RAM1.mem\[8\]\[2\],43.7
_0738_,43.68
_0848_,43.615
CPU1.RF1.rf\[1\]\[2\],43.48
_1986_,43.42
_1979_,43.21
RAM1.mem\[4\]\[3\],43.08
_0680_,43
_0988_,42.9
_1977_,42.84
CPU1.RF1.rf\[2\]\[2\],42.76
net124,42.52
_1175_,42.38
RAM1.mem\[9\]\[0\],42.12
_2064_,42.08
UART1.UART_RX1.clkCount\[5\],41.82
RAM1.mem\[10\]\[4\],41.8
_1812_,41.78
RAM1.mem\[11\]\[4\],41.755
_2065_,41.58
_1018_,41.54
CPU1.RF1.rf\[1\]\[6\],41.46
RAM1.mem\[0\]\[2\],41.46
_0713_,41.24
_0602_,41.2
_0788_,41.12
CPU1.PC1.pc_out\[1\],41.01
_1183_,40.96
RAM1.mem\[4\]\[2\],40.93
UART1.UART_TX1.clkCount\[1\],40.905
UART1.UART_RX1.clkCount\[7\],40.61
CPU1.RF1.rf\[1\]\[5\],40.45
_1964_,40.36
_0725_,40.24
UART1.RX_dataOut\[7\],40.14
_1040_,40.14
CPU1.curr_state\[5\],39.74
CPU1.RF1.rf\[0\]\[3\],39.62
_1173_,39.5
_2038_,39.48
net118,39.26
_1274_,39.2
UART1.RX_done,38.92
_1067_,38.9
_0910_,38.78
RAM1.mem\[3\]\[3\],38.745
RAM1.mem\[7\]\[1\],38.74
RAM1.mem\[7\]\[5\],38.625
UART1.UART_TX1.clkCount\[0\],38.605
_1174_,38.6
UART1.UART_TX1.state\[0\],38.56
_1359_,38.5
_0655_,38.44
_0705_,38.4
RAM1.mem\[13\]\[2\],38.28
_1881_,38.18
_1316_,37.86
_1017_,37.78
_0670_,37.58
RAM1.mem\[10\]\[7\],37.44
RAM1.mem\[3\]\[2\],37.42
_0739_,37.34
_0694_,37.2
_0696_,37.18
_1114_,37.18
_2052_,37.06
UART1.RX_dataOut\[4\],37.02
RAM1.mem\[10\]\[3\],36.94
uart_curr_state\[4\],36.94
RAM1.mem\[18\]\[2\],36.92
RAM1.mem\[4\]\[7\],36.82
_0984_,36.78
_0856_,36.66
_0735_,36.64
_0939_,36.22
RAM1.mem\[19\]\[4\],36.18
UART1.UART_TX1.clkCount\[7\],36.08
_1859_,36
_1804_,35.84
_0975_,35.76
_1238_,35.72
CPU1.RF1.rf\[0\]\[7\],35.56
UART1.UART_TX1.clkCount\[6\],35.5
_0653_,35.27
_1204_,35.24
_0892_,35.22
_1949_,35.16
RAM1.mem\[7\]\[6\],35.065
_1136_,34.9
_1361_,34.84
CPU1.alu_reg_out\[0\],34.72
_1257_,34.64
UART1.UART_TX1.packet\[3\],34.5
RAM1.mem\[5\]\[3\],34.38
RAM1.mem\[23\]\[3\],34.32
_0590_,34.24
_0840_,34.22
_1044_,34.2
_0683_,34.18
_1255_,34.06
_1933_,33.88
RAM1.mem\[15\]\[0\],33.78
_1240_,33.58
UART1.UART_RX1.clkCount\[8\],33.56
_0928_,33.52
_0690_,33.4
_1844_,33.4
RAM1.mem\[20\]\[5\],33.16
UART1.UART_TX1.clkCount\[5\],33.14
RAM1.mem\[0\]\[3\],32.96
_1285_,32.7
_1340_,32.58
_1892_,32.52
RAM1.mem\[1\]\[3\],32.4
net112,32.38
_1181_,32.36
_1227_,32.16
_1808_,32.1
_1210_,32.06
_1212_,32.06
_0870_,32
_1232_,31.98
_1294_,31.92
_0902_,31.9
_1960_,31.88
_1742_,31.58
RAM1.mem\[23\]\[4\],31.5
_0758_,31.5
_1088_,31.5
CPU1.RF1.rf\[1\]\[4\],31.44
_2042_,31.32
RAM1.mem\[18\]\[4\],31.3
RAM1.mem\[11\]\[7\],31.285
_1026_,31.25
_0010_,31.24
RAM1.mem\[6\]\[6\],30.94
UART1.UART_RX1.index\[0\],30.94
RAM1.mem\[4\]\[1\],30.74
_0737_,30.5
_0736_,30.46
CPU1.z_flag_out,30.42
_1342_,30.4
_1819_,30.38
_1973_,30.3
net115,30.25
uart_curr_state\[2\],30.06
CPU1.RF1.rf\[2\]\[0\],30.02
_0899_,29.92
RAM1.mem\[6\]\[5\],29.82
_0674_,29.68
_1816_,29.5
_0692_,29.48
net50,29.42
_0728_,29.32
_1349_,29.2
RAM1.mem\[2\]\[2\],29.16
_1929_,29.16
_1861_,29.135
RAM1.mem\[2\]\[5\],29
_1968_,28.92
_0649_,28.82
CPU1.instr_reg_out\[2\],28.58
RAM1.mem\[18\]\[7\],28.51
RAM1.mem\[6\]\[3\],28.41
_0658_,28.36
RAM1.mem\[12\]\[1\],28.34
_1896_,28.18
RAM1.mem\[3\]\[6\],28.125
_1705_,28.1
_0807_,28.08
net105,28.06
_0783_,28
RAM1.mem\[16\]\[6\],27.98
_2030_,27.92
_1954_,27.89
_0866_,27.88
_1150_,27.8
CPU1.alu_reg_out\[2\],27.78
net54,27.765
UART1.UART_RX1.regInMeta,27.56
_1967_,27.535
RAM1.mem\[4\]\[0\],27.52
_1375_,27.52
_0719_,27.48
_1272_,27.48
RAM1.mem\[16\]\[4\],27.34
_0633_,27.34
_0691_,27.32
net89,27.22
_1343_,27.18
_2027_,27.08
RAM1.mem\[7\]\[2\],27.02
RAM1.mem\[15\]\[5\],26.705
CPU1.RF1.rf\[2\]\[1\],26.68
_0942_,26.62
_0768_,26.58
UART1.RX_dataOut\[6\],26.36
_2022_,26.28
RAM1.mem\[15\]\[1\],26.225
_0751_,26.22
_1004_,26.22
RAM1.mem\[11\]\[5\],26.16
CPU1.RF1.rf\[3\]\[4\],26.14
_0646_,26.08
_1052_,25.94
_1179_,25.8
_0764_,25.76
_0754_,25.68
_0715_,25.64
_1126_,25.48
RAM1.mem\[14\]\[7\],25.36
_1795_,25.34
_0647_,25.32
cmd_byte[2],25.28
RAM1.mem\[19\]\[7\],25.08
_1803_,24.94
_1811_,24.93
_1814_,24.88
_1961_,24.84
RAM1.mem\[16\]\[0\],24.82
_1885_,24.82
_2003_,24.65
_1985_,24.64
_0998_,24.6
RAM1.mem\[14\]\[2\],24.52
RAM1.mem\[8\]\[3\],24.38
_1039_,24.3
_1221_,24.28
_1334_,24.2
_0621_,24.14
_1805_,24.1
_1266_,24.02
_1019_,24.01
RAM1.mem\[5\]\[1\],23.96
RAM1.mem\[0\]\[1\],23.92
_1400_,23.8
net139,23.74
_0955_,23.72
_1098_,23.48
_1333_,23.46
UART1.UART_RX1.index\[1\],23.44
_0701_,23.28
_0671_,23.16
_1317_,23.12
_1845_,23.12
_0702_,23.08
_1339_,23.08
_0839_,23.06
CPU1.RF1.rf\[2\]\[3\],23.04
_1156_,23
CPU1.mdr_out\[5\],22.96
_1279_,22.96
_1934_,22.96
_1473_,22.9
RAM1.mem\[17\]\[0\],22.88
addr_byte[4],22.83
RAM1.mem\[9\]\[4\],22.78
_1958_,22.76
CPU1.RF1.rf\[3\]\[0\],22.7
_1077_,22.68
RAM1.mem\[8\]\[5\],22.64
_0995_,22.64
CPU1.reg_b_out\[5\],22.58
_1709_,22.54
UART1.UART_RX1.state\[0\],22.52
_0750_,22.46
_1858_,22.46
RAM1.mem\[22\]\[6\],22.38
RAM1.mem\[15\]\[6\],22.28
_1945_,22.24
_1823_,22.1
UART1.UART_TX1.clkCount\[8\],22.06
_0682_,21.92
data_byte[2],21.85
_1099_,21.82
_1796_,21.74
UART1.UART_TX1.packet\[4\],21.72
_0981_,21.645
_0518_,21.54
_0716_,21.46
_1701_,21.28
_0613_,21.24
RAM1.mem\[20\]\[3\],21.22
_0811_,21.17
_1955_,21.14
RAM1.mem\[12\]\[0\],21.12
_1906_,21.1
uart_curr_state\[3\],21.02
net94,20.82
_1807_,20.8
net57,20.8
_1956_,20.78
_0636_,20.72
_1201_,20.66
_2012_,20.66
RAM1.mem\[17\]\[4\],20.64
_1993_,20.5
_0619_,20.4
_1801_,20.4
net156,20.36
_2025_,20.32
net52,20.26
_0883_,20.16
_0727_,20.14
_1369_,20.14
UART1.RX_dataOut\[0\],20.04
_2040_,20.01
UART1.UART_TX1.packet\[6\],19.97
_1078_,19.88
RAM1.mem\[15\]\[2\],19.86
_0018_,19.845
_1305_,19.84
RAM1.mem\[19\]\[5\],19.82
_1724_,19.82
CPU1.RF1.rf\[3\]\[3\],19.78
_1936_,19.74
_1671_,19.58
_0114_,19.545
_0887_,19.52
uart_curr_state\[6\],19.5
_0594_,19.4
net48,19.39
_0881_,19.36
_1038_,19.34
_1351_,19.28
_1610_,19.16
_0629_,19.14
_0133_,19.125
UART1.UART_TX1.state\[1\],19.12
RAM1.mem\[8\]\[4\],19.06
_0679_,19.04
_0624_,18.98
_0626_,18.94
_0627_,18.94
net117,18.9
RAM1.mem\[9\]\[3\],18.89
RAM1.mem\[16\]\[3\],18.86
_0873_,18.84
_0965_,18.82
net65,18.82
clknet_leaf_15_clk,18.78
_1866_,18.74
RAM1.mem\[7\]\[4\],18.665
_0724_,18.64
RAM1.mem\[20\]\[4\],18.6
_0878_,18.6
net82,18.6
RAM1.mem\[14\]\[6\],18.58
_0748_,18.58
RAM1.mem\[6\]\[1\],18.56
RAM1.mem\[20\]\[7\],18.48
_1860_,18.48
CPU1.RF1.rf\[0\]\[4\],18.46
_1245_,18.46
RAM1.mem\[3\]\[4\],18.415
_2047_,18.4
_1908_,18.36
net74,18.33
_1800_,18.32
UART1.UART_RX1.dataOut\[6\],18.24
run_reg,18.175
RAM1.mem\[9\]\[5\],18.16
_1872_,18.16
_0862_,18.14
_1277_,18.14
net103,18.14
_1050_,18.06
_1328_,17.96
_1168_,17.8
_1244_,17.76
_2007_,17.68
net135,17.68
_0249_,17.645
_0604_,17.64
RAM1.mem\[10\]\[5\],17.62
_1809_,17.62
RAM1.mem\[0\]\[5\],17.52
_0948_,17.5
_1818_,17.48
_1733_,17.44
RAM1.mem\[23\]\[5\],17.42
_1971_,17.4
RAM1.mem\[6\]\[0\],17.36
RAM1.mem\[6\]\[4\],17.34
_1529_,17.32
UART1.UART_TX1.clkCount\[9\],17.28
_1170_,17.24
_1904_,17.22
RAM1.mem\[2\]\[3\],17.18
_1374_,17.18
_0908_,17.08
RAM1.mem\[18\]\[5\],17.02
_1236_,17.02
_0980_,17.015
UART1.UART_RX1.dataOut\[1\],16.98
_0804_,16.98
RAM1.mem\[17\]\[3\],16.92
_1862_,16.9
_1865_,16.9
_0858_,16.88
net84,16.86
_0115_,16.845
CPU1.RF1.rf\[3\]\[1\],16.82
addr_byte[7],16.81
_0775_,16.78
_1056_,16.765
net150,16.74
RAM1.mem\[8\]\[7\],16.72
_1327_,16.72
UART1.UART_TX1.packet\[2\],16.7
_1066_,16.7
_1876_,16.7
_0132_,16.645
RAM1.mem\[1\]\[7\],16.64
_1071_,16.62
_1505_,16.58
_1668_,16.58
_1054_,16.54
net78,16.5
net61,16.48
_1924_,16.46
_1036_,16.42
net152,16.42
CPU1.RF1.rf\[3\]\[6\],16.4
_1997_,16.4
CPU1.mdr_out\[6\],16.38
_1938_,16.34
net100,16.32
addr_byte[6],16.31
net95,16.3
net116,16.3
_1350_,16.28
_2023_,16.28
CPU1.mdr_out\[7\],16.24
net119,16.24
_0798_,16.21
net55,16.2
RAM1.mem\[2\]\[6\],16.16
_0918_,16.14
_0976_,16.14
_1129_,16.14
_1813_,16.14
_1864_,16.1
_0963_,16.08
_0708_,16.06
RAM1.mem\[0\]\[7\],16.04
_1284_,16.04
_1492_,16.02
_1048_,15.94
_1739_,15.835
_1228_,15.76
_1584_,15.76
RAM1.mem\[4\]\[5\],15.72
_1793_,15.72
_1897_,15.72
UART1.TX_done,15.7
_1300_,15.7
RAM1.mem\[17\]\[6\],15.68
_1247_,15.68
_1625_,15.68
_0991_,15.64
_1057_,15.64
RAM1.mem\[1\]\[5\],15.62
RAM1.mem\[17\]\[7\],15.6
_2053_,15.56
net108,15.56
net146,15.5
_0601_,15.46
UART1.UART_TX1.state\[2\],15.42
net143,15.42
_0920_,15.4
data_byte[0],15.4
_0210_,15.325
RAM1.mem\[3\]\[0\],15.315
_1817_,15.28
_2054_,15.28
_0916_,15.18
net153,15.1
RAM1.mem\[12\]\[2\],15.04
_1031_,15.04
_2015_,15.04
CPU1.alu_reg_out\[1\],15.02
_1957_,15.02
_2016_,15.02
net99,15.02
RAM1.mem\[1\]\[1\],15
RAM1.mem\[6\]\[2\],14.98
RAM1.mem\[16\]\[7\],14.94
_0675_,14.94
_1249_,14.94
_1286_,14.92
_1299_,14.92
net106,14.92
RAM1.mem\[5\]\[7\],14.88
_1662_,14.88
_0864_,14.86
_1928_,14.86
_1410_,14.84
_1521_,14.84
_0002_,14.825
_0544_,14.82
_0785_,14.76
_1660_,14.76
net98,14.76
_0661_,14.74
_1870_,14.74
RAM1.mem\[6\]\[7\],14.68
net161,14.68
RAM1.mem\[2\]\[4\],14.52
_1356_,14.52
_0552_,14.46
_1303_,14.46
_0379_,14.445
_0447_,14.4
_1141_,14.38
_0566_,14.36
_0654_,14.34
_0815_,14.34
_0672_,14.32
_0551_,14.3
tx_reg[2],14.24
_0013_,14.225
net101,14.22
_0909_,14.17
_1721_,14.14
_1639_,14.08
_0559_,14
net151,14
_1880_,13.98
_0077_,13.925
_0771_,13.92
_1043_,13.92
_1273_,13.92
RAM1.mem\[16\]\[2\],13.9
UART1.RX_dataOut\[2\],13.9
_0882_,13.9
_0677_,13.88
net134,13.88
_1837_,13.86
_0565_,13.84
_0109_,13.825
net107,13.82
_0871_,13.8
_1414_,13.76
RAM1.mem\[15\]\[7\],13.74
RAM1.mem\[5\]\[2\],13.7
_1283_,13.68
_0982_,13.64
_0875_,13.62
_1824_,13.62
_1397_,13.58
cmd_byte[6],13.57
_1461_,13.56
_1015_,13.54
net102,13.54
RAM1.mem\[1\]\[0\],13.5
RAM1.mem\[16\]\[5\],13.48
_1469_,13.48
_1921_,13.48
_0816_,13.44
_0874_,13.44
_0952_,13.44
_0450_,13.42
_0872_,13.42
_1491_,13.42
RAM1.mem\[5\]\[4\],13.38
_1468_,13.38
_1311_,13.36
_1905_,13.36
net122,13.34
_0019_,13.325
RAM1.mem\[20\]\[0\],13.32
_0704_,13.32
_1627_,13.32
UART1.UART_RX1.state\[2\],13.3
UART1.UART_RX1.dataOut\[2\],13.26
RAM1.mem\[5\]\[6\],13.24
_0731_,13.22
_0890_,13.205
net56,13.205
_0974_,13.18
_2013_,13.16
_0572_,13.11
_0989_,13.1
_1603_,13.1
_0351_,13.085
_1042_,13.08
_1362_,13.04
net64,13.04
data_byte[4],13.01
_0570_,13
net110,12.98
RAM1.mem\[17\]\[2\],12.96
_1713_,12.96
_1766_,12.96
_1502_,12.94
_1689_,12.92
_1942_,12.92
RAM1.mem\[20\]\[2\],12.9
_1820_,12.88
_0484_,12.86
_0643_,12.8
_0947_,12.8
_1911_,12.74
_1632_,12.7
_1185_,12.68
_0987_,12.64
net53,12.64
_1159_,12.62
_1810_,12.62
_0828_,12.6
_1472_,12.6
net121,12.58
_1072_,12.54
_0744_,12.5
_1799_,12.5
_1014_,12.46
RAM1.mem\[15\]\[3\],12.44
RAM1.mem\[20\]\[6\],12.42
_0501_,12.38
_0374_,12.365
_2073_,12.34
cmd_byte[3],12.33
_1460_,12.32
RAM1.mem\[3\]\[7\],12.315
_0790_,12.3
_1254_,12.3
_2100_,12.3
_0144_,12.245
_0723_,12.24
_0280_,12.205
_1187_,12.18
_1353_,12.18
cmd_byte[7],12.18
_0823_,12.16
_0845_,12.16
_0964_,12.16
_1008_,12.16
_1583_,12.16
_1307_,12.12
net104,12.1
_0108_,12.065
_0448_,12.06
_1797_,12.06
_0644_,12.04
_1003_,12.04
_0472_,12.02
_0638_,12.02
RAM1.mem\[0\]\[0\],12
_1755_,11.98
_2043_,11.98
_0962_,11.96
_1413_,11.94
cmd_byte[4],11.94
data_byte[6],11.94
net76,11.94
_0973_,11.935
_0014_,11.885
CPU1.mdr_out\[4\],11.88
_1953_,11.88
RAM1.mem\[20\]\[1\],11.84
_1268_,11.82
_2045_,11.8
_0740_,11.78
RAM1.mem\[22\]\[7\],11.74
_0502_,11.7
_0755_,11.7
_1153_,11.7
_0151_,11.675
CPU1.instr_reg_out\[0\],11.66
RAM1.mem\[13\]\[5\],11.66
RAM1.mem\[17\]\[1\],11.66
_1999_,11.66
_1702_,11.62
_1737_,11.62
_0110_,11.6
UART1.UART_RX1.dataOut\[7\],11.56
_0118_,11.56
_0486_,11.56
_2050_,11.56
_1385_,11.5
_0664_,11.48
tx_reg[4],11.45
net67,11.43
CPU1.RF1.rf\[3\]\[2\],11.42
_0717_,11.38
net71,11.38
_1450_,11.36
_0926_,11.34
_1371_,11.34
_0650_,11.32
_1927_,11.32
net70,11.3
_0533_,11.26
_0865_,11.26
_2060_,11.26
halt,11.26
_0632_,11.24
_0863_,11.24
_1562_,11.24
_1871_,11.24
_0193_,11.205
_0243_,11.205
RAM1.mem\[5\]\[0\],11.2
_1215_,11.2
_1525_,11.2
_1875_,11.2
_0949_,11.175
_2057_,11.16
_1020_,11.14
RAM1.mem\[12\]\[3\],11.12
_0525_,11.12
_1177_,11.12
_1314_,11.12
_1581_,11.12
_1903_,11.12
_0094_,11.105
net154,11.08
_1574_,11.06
_1233_,11.04
_0787_,11.02
_1060_,11.02
_1425_,11.02
UART1.TX_en,11
_0092_,10.985
_0373_,10.98
_0277_,10.965
RAM1.mem\[23\]\[6\],10.96
RAM1.mem\[12\]\[4\],10.92
_0808_,10.92
_1863_,10.92
_1974_,10.92
_2048_,10.92
net90,10.92
_0016_,10.9
_1716_,10.9
_1526_,10.88
_1540_,10.88
_2096_,10.88
_0471_,10.84
_0244_,10.825
RAM1.mem\[12\]\[7\],10.82
_1330_,10.82
_1483_,10.82
_0007_,10.815
CPU1.mdr_out\[1\],10.8
_0561_,10.78
_0867_,10.78
_0968_,10.78
_0622_,10.76
_0885_,10.74
_0078_,10.72
_0970_,10.705
_0669_,10.7
_1434_,10.7
net127,10.7
_0349_,10.665
_1711_,10.66
_1815_,10.66
_0233_,10.645
_0526_,10.64
RAM1.mem\[7\]\[0\],10.625
CPU1.reg_b_out\[6\],10.62
UART1.UART_TX1.packet\[7\],10.62
_0134_,10.6
UART1.UART_RX1.index\[3\],10.58
_0880_,10.58
_1641_,10.56
addr_byte[3],10.56
_0322_,10.525
_0376_,10.505
RAM1.mem\[23\]\[7\],10.5
_1338_,10.5
_1354_,10.5
_1096_,10.48
net172,10.48
net160,10.46
RAM1.mem\[9\]\[7\],10.44
_1708_,10.42
_1821_,10.42
_1847_,10.415
_0563_,10.4
_0676_,10.4
_0686_,10.4
_1597_,10.4
_1715_,10.4
_0469_,10.36
_0861_,10.36
_1747_,10.36
net60,10.36
_1376_,10.34
_0017_,10.325
_1320_,10.32
_1549_,10.32
_1619_,10.32
net168,10.32
RAM1.mem\[17\]\[5\],10.28
RAM1.mem\[5\]\[5\],10.28
_0818_,10.28
_1091_,10.28
uart_tx,10.25
_0127_,10.24
_1914_,10.2
CPU1.RF1.rf\[3\]\[7\],10.18
RAM1.mem\[12\]\[5\],10.18
_0350_,10.165
RAM1.mem\[13\]\[7\],10.16
_0699_,10.1
_0609_,10.08
_1667_,10.08
_0245_,10.075
clk_per_bit[5],10.07
_1930_,10.04
_0334_,10.005
_1599_,9.98
tx_reg[1],9.98
net165,9.96
_0105_,9.945
_0129_,9.945
_0957_,9.94
_1100_,9.94
_1600_,9.94
_1728_,9.94
_0354_,9.905
_0720_,9.88
_1563_,9.88
_1565_,9.88
data_byte[3],9.88
_1582_,9.86
_1963_,9.86
net163,9.86
_1571_,9.84
_0794_,9.82
_1243_,9.82
_1618_,9.82
_0648_,9.78
_1452_,9.78
_1913_,9.78
_0080_,9.76
_0532_,9.76
_1490_,9.76
_1167_,9.74
_1467_,9.72
_1950_,9.72
_0098_,9.685
_1725_,9.68
_1437_,9.66
cmd_byte[1],9.64
cmd_byte[5],9.64
tx_reg[3],9.64
tx_reg[5],9.64
_0931_,9.62
_1700_,9.62
_0896_,9.6
UART1.UART_TX1.packet\[5\],9.58
RAM1.mem\[2\]\[7\],9.56
_0324_,9.545
_0855_,9.54
net79,9.54
_1569_,9.52
_0100_,9.505
_0895_,9.5
_1313_,9.5
CPU1.mdr_out\[3\],9.48
_0564_,9.48
_1869_,9.48
net132,9.48
_0318_,9.445
_0344_,9.445
_0071_,9.44
_0436_,9.4
_0478_,9.4
_0500_,9.4
_0510_,9.4
_0803_,9.4
_0925_,9.4
_1471_,9.4
_1834_,9.36
_1024_,9.34
_1982_,9.3
_0698_,9.28
net170,9.28
_0143_,9.265
_1684_,9.26
RAM1.mem\[15\]\[4\],9.245
_0203_,9.24
_0222_,9.24
_1706_,9.24
_1731_,9.24
_0226_,9.205
_0362_,9.185
_0474_,9.18
_1408_,9.16
_0841_,9.14
_1920_,9.14
_1532_,9.1
_1640_,9.06
_1642_,9.06
_0299_,9.045
_1704_,9.02
_2095_,9.02
net92,9.02
_0412_,8.98
_0548_,8.98
_1041_,8.98
_0770_,8.96
_1084_,8.96
done,8.96
tx_reg[6],8.96
_1193_,8.94
_2008_,8.94
addr_byte[1],8.93
_0684_,8.92
_0946_,8.92
_1991_,8.92
_0652_,8.9
_0774_,8.9
_1242_,8.9
_1326_,8.9
_1321_,8.86
_1646_,8.86
_0281_,8.84
_0346_,8.84
_1499_,8.84
clk_per_bit[4],8.84
net126,8.84
_1323_,8.82
_1840_,8.8
_0202_,8.785
_0218_,8.765
_1547_,8.76
_0538_,8.74
_0954_,8.74
_1061_,8.74
rst,8.72
net87,8.7
_1593_,8.68
_0101_,8.665
UART1.UART_TX1.packet\[8\],8.66
_1109_,8.66
_1786_,8.66
_1822_,8.66
_1086_,8.64
_0020_,8.605
CPU1.mdr_out\[2\],8.6
_1224_,8.6
_1564_,8.6
net62,8.6
_0156_,8.585
_0536_,8.56
_1200_,8.56
_1976_,8.56
_1045_,8.54
_1735_,8.54
_0160_,8.525
_0445_,8.52
_1002_,8.52
_1166_,8.52
_1265_,8.52
RAM1.mem\[7\]\[7\],8.485
_0294_,8.485
RAM1.mem\[2\]\[0\],8.48
UART1.UART_RX1.dataOut\[3\],8.48
_1102_,8.48
_0054_,8.445
_0315_,8.445
_0483_,8.44
_1063_,8.44
_1106_,8.44
_1195_,8.44
_1370_,8.44
_1686_,8.44
_1717_,8.44
_1886_,8.44
_0769_,8.4
_1191_,8.4
_1496_,8.4
_0743_,8.39
_0250_,8.385
_1456_,8.38
clk_per_bit[2],8.35
_2084_,8.345
_1602_,8.34
UART1.UART_RX1.dataOut\[5\],8.32
_0571_,8.32
net144,8.32
_0505_,8.3
_1341_,8.26
tx_reg[7],8.25
_0247_,8.225
_0319_,8.205
_1894_,8.2
_0345_,8.195
_0688_,8.16
_1271_,8.16
_1293_,8.16
UART1.UART_RX1.dataOut\[4\],8.14
_0657_,8.14
_1103_,8.14
_1494_,8.12
_1891_,8.12
net80,8.12
_0064_,8.105
_1604_,8.1
_0556_,8.06
_1440_,8.06
_1459_,8.06
_1315_,8.04
_0180_,8.025
_0316_,8.025
_0776_,8.02
_1318_,8.02
_0140_,8.015
_2035_,7.99
_0066_,7.985
_0131_,7.985
RAM1.mem\[13\]\[4\],7.98
_0546_,7.98
_0573_,7.98
_0618_,7.98
_1051_,7.98
_1734_,7.98
_0938_,7.96
_0543_,7.94
_1382_,7.94
_1479_,7.94
_0123_,7.92
_0795_,7.9
_1943_,7.9
_0198_,7.88
_0971_,7.84
_1462_,7.84
_2024_,7.84
_0523_,7.82
net149,7.82
_0369_,7.815
_0099_,7.805
_0183_,7.805
_0288_,7.805
RAM1.mem\[2\]\[1\],7.8
_1515_,7.8
_0729_,7.78
_0159_,7.765
_0051_,7.745
CPU1.alu_reg_out\[5\],7.74
_1012_,7.74
_1620_,7.74
_0206_,7.705
_0884_,7.7
_1998_,7.7
net68,7.7
net169,7.7
CPU1.mdr_out\[0\],7.68
_0553_,7.68
_0759_,7.68
_0869_,7.68
_1214_,7.68
_1718_,7.68
_1857_,7.68
_1309_,7.665
_1358_,7.66
_1466_,7.66
_1992_,7.66
_0859_,7.64
_1787_,7.64
_0227_,7.625
_0979_,7.62
_0251_,7.605
_0530_,7.6
_1270_,7.6
net73,7.58
_0166_,7.565
_0190_,7.565
_0282_,7.565
_0295_,7.565
_0313_,7.565
_0415_,7.56
_0547_,7.56
_1509_,7.56
net69,7.56
_0385_,7.54
UART1.UART_TX1.packet\[1\],7.52
_0777_,7.52
_1184_,7.52
_1488_,7.52
_1636_,7.52
_0008_,7.495
_0060_,7.48
_0746_,7.48
_1433_,7.48
_0157_,7.46
_0537_,7.44
_0608_,7.44
_1854_,7.44
_0058_,7.42
_0508_,7.42
net111,7.385
_0756_,7.38
_0141_,7.365
_0911_,7.32
_1197_,7.32
_0323_,7.305
_1421_,7.3
_1504_,7.3
_0986_,7.26
_1310_,7.26
clk_per_bit[8],7.25
_0660_,7.24
_0851_,7.24
_1436_,7.24
UART1.RX_dataOut\[5\],7.22
_0673_,7.22
_1237_,7.22
_1522_,7.22
_1566_,7.22
_1978_,7.22
_1994_,7.22
_2026_,7.22
net96,7.22
_1867_,7.2
_1124_,7.18
_1312_,7.18
_1355_,7.18
_1699_,7.18
_1749_,7.18
_0347_,7.145
_0372_,7.145
_0868_,7.14
_1768_,7.14
_1987_,7.12
_0364_,7.105
_0554_,7.1
_0611_,7.1
_0772_,7.1
_0821_,7.1
_1022_,7.1
_1105_,7.1
_1346_,7.1
_1506_,7.1
_1691_,7.1
_1883_,7.1
net51,7.1
net136,7.1
_0791_,7.08
_0778_,7.06
_1500_,7.06
_1638_,7.06
_1687_,7.06
_1806_,7.06
_1995_,7.06
_2018_,7.06
_0730_,7.04
clk_per_bit[7],7.01
_0228_,7
_0265_,7
_1776_,7
_0539_,6.98
_0960_,6.98
_1780_,6.98
_1888_,6.98
_1901_,6.98
_1965_,6.98
_0503_,6.96
_2091_,6.94
data_byte[7],6.89
_0106_,6.885
_0192_,6.88
_0762_,6.88
_1329_,6.88
_0329_,6.86
_1996_,6.86
_1089_,6.84
_1745_,6.83
_0040_,6.825
_0125_,6.825
_1387_,6.82
_1423_,6.82
_0819_,6.78
_1512_,6.78
_0090_,6.765
_0514_,6.76
_0567_,6.76
_0886_,6.76
_1073_,6.76
_1752_,6.76
_1918_,6.76
_2010_,6.76
_0232_,6.725
UART1.UART_RX1.dataOut\[0\],6.72
_0562_,6.72
_0642_,6.72
_0876_,6.72
_0932_,6.72
_1107_,6.72
_1256_,6.72
_1336_,6.72
_1392_,6.72
_1403_,6.72
_1407_,6.72
_1484_,6.72
_1769_,6.72
_1898_,6.72
_1909_,6.72
net85,6.72
net128,6.72
net147,6.72
_0031_,6.705
_0208_,6.705
_0209_,6.705
_1893_,6.7
_1789_,6.69
_0292_,6.685
_0102_,6.66
_1198_,6.66
_0000_,6.645
_0697_,6.64
_1325_,6.64
_1373_,6.64
_1519_,6.64
_1753_,6.64
_1899_,6.64
_0167_,6.625
_0113_,6.62
_0308_,6.605
_0391_,6.6
_0597_,6.6
_1104_,6.6
_1196_,6.6
_1264_,6.6
_1427_,6.6
_1650_,6.6
_1657_,6.6
_1729_,6.6
_1781_,6.6
_0005_,6.545
_0747_,6.54
_1093_,6.54
_1223_,6.54
_1545_,6.54
_1661_,6.54
_0792_,6.52
_0814_,6.52
_2019_,6.52
_0246_,6.5
_1079_,6.5
_1726_,6.5
_1756_,6.5
_0188_,6.48
_0117_,6.465
_0211_,6.445
_1626_,6.44
clk_per_bit[9],6.43
_0001_,6.425
_0259_,6.42
_0438_,6.42
_1234_,6.4
_0706_,6.38
_1554_,6.38
_1690_,6.37
_0046_,6.365
_0081_,6.365
_0238_,6.365
_0263_,6.365
_0271_,6.365
_0237_,6.345
clk_per_bit[1],6.33
_0343_,6.325
_0779_,6.32
net171,6.32
_0135_,6.305
UART1.RX_dataOut\[1\],6.3
_0433_,6.3
_0854_,6.3
_1028_,6.3
_1032_,6.3
_1337_,6.3
_1598_,6.3
_1730_,6.3
_1767_,6.3
_1831_,6.3
_0139_,6.285
_0796_,6.28
_1021_,6.275
_0057_,6.265
_0212_,6.265
CPU1.alu_reg_out\[3\],6.26
CPU1.alu_reg_out\[4\],6.26
_0531_,6.26
_1390_,6.26
_1531_,6.26
_1536_,6.26
_1616_,6.26
_1722_,6.26
_1775_,6.26
net97,6.26
clk_per_bit[6],6.23
_0174_,6.225
_0219_,6.225
_0378_,6.225
addr_byte[0],6.21
cmd_byte[0],6.21
data_byte[1],6.21
data_byte[5],6.21
_1538_,6.2
_0038_,6.185
_0075_,6.185
_0258_,6.185
_0375_,6.185
_0733_,6.18
_0745_,6.18
_1046_,6.18
_1164_,6.18
_1252_,6.18
_1258_,6.18
_1422_,6.18
_1609_,6.18
_1634_,6.18
_1879_,6.18
_1962_,6.18
_2001_,6.16
_0635_,6.14
_1062_,6.14
_1120_,6.14
_1225_,6.14
_1463_,6.14
_1510_,6.14
_1546_,6.14
_0059_,6.1
_0296_,6.085
_1514_,6.08
_1543_,6.08
_1127_,6.045
_0286_,6.04
_0520_,6.04
_1503_,6.04
_1622_,6.04
_1637_,6.04
_1693_,6.02
_0086_,6.015
_0091_,6.005
_0260_,5.985
_1010_,5.98
_1476_,5.96
_1612_,5.94
_0380_,5.92
_0934_,5.915
_0050_,5.905
_0201_,5.885
_0707_,5.86
_0877_,5.86
_0919_,5.86
_1101_,5.84
_1147_,5.84
_1186_,5.84
_1443_,5.84
_1778_,5.84
_1850_,5.84
_0128_,5.825
_1037_,5.82
_0047_,5.805
_0122_,5.805
_0451_,5.8
_0760_,5.8
_0820_,5.8
_1023_,5.8
_1282_,5.8
_1384_,5.8
_1404_,5.8
_1835_,5.8
_1856_,5.8
net164,5.8
_0022_,5.765
_0273_,5.765
_0328_,5.765
_0363_,5.765
_0454_,5.75
_0406_,5.74
_0439_,5.74
_1296_,5.74
_1388_,5.74
_1412_,5.74
_1420_,5.74
_1424_,5.74
_1465_,5.74
_1478_,5.74
_1516_,5.74
_1542_,5.74
_1548_,5.74
_1556_,5.74
_1629_,5.74
_1656_,5.74
_1833_,5.74
_1975_,5.74
_0535_,5.72
_0749_,5.72
_1034_,5.72
_1152_,5.72
_1253_,5.72
_1357_,5.72
_1389_,5.72
_1395_,5.72
_1439_,5.72
_1451_,5.72
net129,5.72
_0116_,5.705
_0119_,5.7
CPU1.alu_reg_out\[6\],5.68
_0431_,5.68
_0475_,5.68
_0512_,5.68
_1172_,5.68
_1241_,5.68
_1432_,5.68
_1486_,5.68
_1621_,5.68
_1685_,5.68
_1802_,5.68
_1966_,5.68
_1990_,5.68
clk_per_bit[3],5.65
_0310_,5.64
uart_rx,5.63
_0360_,5.62
_0793_,5.62
_1444_,5.62
_1523_,5.62
_1744_,5.62
_1838_,5.62
_1935_,5.62
_1059_,5.6
_1665_,5.6
_1680_,5.6
_0084_,5.585
_0326_,5.58
_0370_,5.58
_0757_,5.58
_1230_,5.56
_0021_,5.545
_1788_,5.52
net63,5.52
_0330_,5.515
_0194_,5.505
_0468_,5.5
_1030_,5.48
_1298_,5.48
net158,5.48
_0049_,5.475
_1541_,5.44
_0145_,5.435
_0032_,5.425
clk_per_bit[0],5.41
net72,5.4
net159,5.4
_0441_,5.38
_0634_,5.38
_1206_,5.38
_1324_,5.38
_1364_,5.38
_1570_,5.38
_1592_,5.38
_1623_,5.38
_1981_,5.38
net167,5.38
_0327_,5.365
net114,5.36
_0161_,5.345
_0435_,5.34
_0617_,5.34
_0667_,5.34
_1074_,5.34
_1352_,5.34
_1368_,5.34
_1426_,5.34
_1648_,5.34
_1723_,5.34
_1915_,5.34
net83,5.34
_0112_,5.305
_0317_,5.305
_0082_,5.3
_1011_,5.28
_1064_,5.28
_1065_,5.28
_1524_,5.28
_2020_,5.28
_0029_,5.265
_0072_,5.265
_0860_,5.26
_1322_,5.26
_1394_,5.26
_1567_,5.26
_1578_,5.26
_1783_,5.26
_2089_,5.26
_1161_,5.25
_0067_,5.245
_0085_,5.245
_0797_,5.24
_0930_,5.24
_0978_,5.22
_1087_,5.22
_1123_,5.22
_1169_,5.22
_0155_,5.215
addr_byte[5],5.19
tx_reg[0],5.19
_0262_,5.185
_0170_,5.16
_0214_,5.16
_0784_,5.16
_1464_,5.16
_1497_,5.16
_0711_,5.14
_1553_,5.14
_0403_,5.12
_1418_,5.12
_0093_,5.085
_0185_,5.085
_0336_,5.06
net140,5.06
_0044_,5.045
_0205_,5.04
_1697_,5.02
_0352_,4.985
_0367_,4.98
_0242_,4.965
_1301_,4.94
_1613_,4.94
_1784_,4.94
net162,4.94
_1405_,4.92
_1498_,4.92
_1560_,4.92
_1590_,4.92
_1606_,4.92
_1757_,4.92
_1969_,4.92
_2011_,4.92
net109,4.92
_0142_,4.905
_0074_,4.88
_0542_,4.88
_0558_,4.88
_1151_,4.88
_1367_,4.88
_1868_,4.88
addr_byte[2],4.85
_0070_,4.845
_0121_,4.845
_0152_,4.845
_0181_,4.845
_0189_,4.845
_0382_,4.845
_0397_,4.84
_0069_,4.82
_0607_,4.82
_0453_,4.8
_0603_,4.8
_0810_,4.8
_0929_,4.8
_0994_,4.8
_1205_,4.8
_1480_,4.8
_1568_,4.8
_1601_,4.8
_1647_,4.8
_1666_,4.8
_1681_,4.8
_1750_,4.8
_1910_,4.8
_1988_,4.8
net155,4.8
_0422_,4.76
_0722_,4.76
_1470_,4.76
_1558_,4.76
_2034_,4.76
_0220_,4.72
_0321_,4.7
_1431_,4.7
net125,4.7
CPU1.reg_b_out\[7\],4.68
_0034_,4.675
_0689_,4.66
_1517_,4.66
_1655_,4.66
_0048_,4.625
_0268_,4.625
net58,4.6
net59,4.6
net77,4.6
_0033_,4.585
_0278_,4.58
_0668_,4.58
_0940_,4.58
_1682_,4.58
_0365_,4.505
_0035_,4.48
_1006_,4.48
_1738_,4.48
_0466_,4.46
_0721_,4.46
_0985_,4.46
_0992_,4.46
_1576_,4.46
_1589_,4.46
_1608_,4.46
_1675_,4.46
_1782_,4.46
_1851_,4.46
_1877_,4.46
_0951_,4.44
_0130_,4.425
_0254_,4.425
_0752_,4.42
_1617_,4.42
_1740_,4.42
net81,4.42
_0052_,4.385
_2082_,4.38
_1895_,4.37
_0386_,4.34
_0409_,4.34
_0480_,4.34
_0504_,4.34
_1083_,4.34
_1188_,4.34
_1217_,4.34
_1396_,4.34
_1508_,4.34
_1534_,4.34
_1644_,4.34
_2014_,4.34
_0353_,4.265
_1670_,4.24
_1922_,4.24
_1027_,4.23
_1983_,4.22
_1527_,4.2
_1663_,4.2
_0239_,4.165
_0897_,4.14
_0366_,4.125
_0585_,4.12
_1281_,4.12
_1841_,4.1
_1070_,4.09
_0023_,4.085
_0006_,4.065
_1180_,4.02
_1732_,4.02
_0640_,4
_0718_,4
_0806_,4
_1251_,4
_1297_,4
_1319_,4
_1430_,4
_1448_,4
_1537_,4
_1635_,4
_1736_,4
_1798_,4
_1825_,4
_2009_,4
_1770_,3.98
_1884_,3.98
_0150_,3.965
_0204_,3.965
_0341_,3.965
_0355_,3.965
_0138_,3.925
_0162_,3.925
_0173_,3.925
_0221_,3.925
_0331_,3.925
_0146_,3.92
_0104_,3.9
_1081_,3.9
_1171_,3.9
_0442_,3.88
_0511_,3.88
_0555_,3.88
_0625_,3.88
_0967_,3.88
_0997_,3.88
_1140_,3.88
_1406_,3.88
_1485_,3.88
_1595_,3.88
_1596_,3.88
_1628_,3.88
_1643_,3.88
_1890_,3.88
_0087_,3.875
_1703_,3.84
_0311_,3.805
_0154_,3.78
_0196_,3.78
_0291_,3.78
_0325_,3.78
_1383_,3.78
_1577_,3.78
_2109_,3.76
_2103_,3.74
_0103_,3.705
_0120_,3.705
_0187_,3.705
_0293_,3.705
_0309_,3.705
_1487_,3.68
net88,3.68
net93,3.68
net141,3.68
_0935_,3.66
_1846_,3.66
_0959_,3.64
_0223_,3.625
_0230_,3.625
_0257_,3.625
_0335_,3.625
_0337_,3.625
_0356_,3.625
_0710_,3.56
_1025_,3.56
_0063_,3.54
_0073_,3.54
_0460_,3.54
_0576_,3.54
_0685_,3.54
_1202_,3.54
_1528_,3.54
_1741_,3.54
_1743_,3.54
_1902_,3.54
net86,3.54
_0089_,3.505
_0287_,3.505
_0199_,3.44
_0377_,3.44
_0695_,3.44
_0742_,3.44
_0891_,3.44
_0990_,3.44
_1049_,3.44
_0529_,3.42
_1005_,3.42
_1053_,3.42
_1080_,3.42
_1520_,3.42
_1605_,3.42
_1654_,3.42
_1765_,3.42
_1779_,3.42
_0306_,3.405
_0340_,3.405
_0148_,3.345
_0042_,3.34
_0213_,3.34
_0264_,3.34
_0275_,3.34
_0297_,3.34
_0301_,3.34
_0314_,3.34
_0338_,3.34
_0158_,3.32
_0168_,3.32
_0207_,3.32
_0241_,3.32
_0303_,3.32
_0444_,3.32
_0805_,3.32
_1442_,3.32
_1481_,3.32
_1489_,3.32
_1579_,3.32
_1827_,3.32
net138,3.32
_1033_,3.295
_0027_,3.245
_0175_,3.245
_0176_,3.245
_0184_,3.245
_0266_,3.245
_0269_,3.245
_1016_,3.24
_0011_,3.22
_0927_,3.22
_0216_,3.175
_0339_,3.145
_0358_,3.145
_0149_,3.125
_0015_,3.11
_0541_,3.1
_0549_,3.1
_0568_,3.1
_0817_,3.1
_0822_,3.1
_1653_,3.1
_1972_,3.1
_2017_,3.1
_0488_,3.08
_0628_,3.08
_0659_,3.08
_0741_,3.08
_0773_,3.08
_1069_,3.08
_1292_,3.08
_1518_,3.08
_1561_,3.08
_1586_,3.08
_1631_,3.08
_1761_,3.08
_1839_,3.08
_1878_,3.08
_1959_,3.08
uart_curr_state\[0\],3.08
_0844_,3.075
net66,3.07
_1907_,3.06
_0003_,3.005
_0368_,3.005
_0043_,2.995
_0172_,2.98
_0394_,2.98
_0509_,2.98
_1379_,2.98
_1678_,2.98
_0477_,2.96
_0598_,2.96
_0700_,2.96
_0809_,2.96
_0977_,2.96
_1226_,2.96
_1261_,2.96
_1269_,2.96
_1607_,2.96
_1659_,2.96
_1763_,2.96
_2079_,2.96
_0030_,2.945
_0037_,2.945
_0041_,2.945
_0045_,2.945
_0053_,2.945
_0056_,2.945
_0061_,2.945
_0096_,2.945
_0147_,2.945
_0177_,2.945
_0178_,2.945
_0179_,2.945
_0182_,2.945
_0186_,2.945
_0195_,2.945
_0197_,2.945
_0217_,2.945
_0224_,2.945
_0225_,2.945
_0229_,2.945
_0234_,2.945
_0235_,2.945
_0240_,2.945
_0252_,2.945
_0253_,2.945
_0267_,2.945
_0270_,2.945
_0272_,2.945
_0274_,2.945
_0279_,2.945
_0298_,2.945
_0304_,2.945
_0307_,2.945
_0332_,2.945
_0357_,2.945
_0359_,2.945
_0191_,2.86
_0200_,2.86
_0641_,2.86
_1573_,2.86
_0083_,2.785
_1409_,2.76
_1748_,2.76
_1001_,2.74
_1009_,2.74
_0062_,2.715
_0248_,2.715
_0284_,2.715
_1076_,2.67
_0463_,2.64
_0507_,2.64
_0616_,2.64
_0663_,2.64
_0666_,2.64
_1108_,2.64
_1110_,2.64
_1229_,2.64
_1674_,2.64
_1830_,2.64
_1836_,2.64
_0487_,2.62
_0766_,2.62
_0958_,2.62
_1047_,2.62
_1130_,2.62
_1146_,2.62
_1280_,2.62
_1360_,2.62
_1411_,2.62
_1535_,2.62
_1615_,2.62
_1624_,2.62
_1772_,2.62
_1829_,2.62
_1843_,2.62
_1887_,2.62
_2000_,2.62
_2083_,2.62
net75,2.62
net133,2.62
_0036_,2.585
_0055_,2.585
_0153_,2.585
_1453_,2.56
_0026_,2.545
_0124_,2.545
_0171_,2.545
_1707_,2.53
_0388_,2.52
_0703_,2.52
_1652_,2.52
_1658_,2.52
_2006_,2.52
_0813_,2.5
_1176_,2.5
_1482_,2.5
_1832_,2.5
_1925_,2.5
_1970_,2.5
_1980_,2.5
_0290_,2.495
_0231_,2.435
_0289_,2.425
_1507_,2.4
_1213_,2.38
_1848_,2.38
_0261_,2.375
_1696_,2.36
_0215_,2.325
_0361_,2.325
_0491_,2.3
_0781_,2.3
_1219_,2.3
_1275_,2.3
_1289_,2.3
_1391_,2.3
_1393_,2.3
_1399_,2.3
_1501_,2.3
_1842_,2.3
_1900_,2.3
_0631_,2.28
_2021_,2.28
_0111_,2.26
_0312_,2.255
_0348_,2.255
_0076_,2.205
_0305_,2.205
_0681_,2.18
_0726_,2.18
_0801_,2.18
_1758_,2.18
_1085_,2.16
_1216_,2.16
_1402_,2.16
_1544_,2.16
_1588_,2.16
_1664_,2.16
_1777_,2.16
_1882_,2.16
_1984_,2.16
_0371_,2.145
_0107_,2.125
_0256_,2.125
_0276_,2.125
_0300_,2.125
_0024_,2.085
_0025_,2.085
_0065_,2.085
_0169_,2.085
_0302_,2.085
_0097_,2.06
_0481_,2.06
_0527_,2.06
_0765_,2.06
_1449_,2.06
_1698_,2.06
_1912_,2.06
_0983_,2.04
_1097_,2.04
_1199_,2.04
_1290_,2.04
_2106_,2.04
_0088_,2.025
_0126_,2.025
_0802_,2.02
_0424_,1.94
_0513_,1.94
_1429_,1.94
_0283_,1.915
_0285_,1.915
_0004_,1.865
_0009_,1.865
_0039_,1.865
_0079_,1.865
_0137_,1.865
_0163_,1.865
_0165_,1.865
_0255_,1.865
_0320_,1.865
_0333_,1.865
_0381_,1.865
_0528_,1.84
_0534_,1.84
_0950_,1.84
_1415_,1.84
_1446_,1.84
_1539_,1.84
_1557_,1.84
_1559_,1.84
_1585_,1.84
_1587_,1.84
_1746_,1.84
_1762_,1.84
_1764_,1.84
_1947_,1.84
net166,1.84
_0800_,1.72
_0812_,1.72
_0012_,1.7
_0418_,1.7
_0678_,1.7
_0753_,1.7
_0933_,1.7
_1082_,1.7
_1209_,1.7
_1332_,1.7
_1416_,1.7
_1645_,1.7
_1677_,1.7
_1712_,1.7
_1853_,1.7
_1855_,1.7
_1889_,1.7
_1785_,1.63
_0400_,1.6
_1428_,1.6
_1441_,1.6
_1445_,1.6
_1580_,1.6
_1673_,1.6
_1679_,1.6
_0136_,1.575
_1676_,1.48
net123,1.48
_0342_,1.46
_0028_,1.405
_0068_,1.405
_0095_,1.405
_0164_,1.405
_0236_,1.405
_0383_,1.405
_1095_,1.38
_0656_,1.36
_1262_,1.26
_1347_,1.26
_1849_,1.26
_0506_,1.14
_0893_,1.14
_0944_,1.14
_1386_,1.14
_1447_,1.14
_1683_,1.14
_1714_,1.14
_1759_,1.14
_1916_,1.14
_1917_,1.14
_2097_,1.14
_1760_,1.02
net148,1.02
_0996_,0.92
_1111_,0.92
_1773_,0.92
step_pulse,0.8
net91,0.46
