!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ANI_H	./ath5k/ani.h	17;"	d
APL1_APLA	./regd_common.h	/^	APL1_APLA = 0x54,$/;"	e	enum:EnumRd
APL1_ETSIC	./regd_common.h	/^	APL1_ETSIC = 0x55,$/;"	e	enum:EnumRd
APL1_FCCA	./regd_common.h	/^	APL1_FCCA = 0x53,$/;"	e	enum:EnumRd
APL1_WORLD	./regd_common.h	/^	APL1_WORLD = 0x52,$/;"	e	enum:EnumRd
APL2_APLC	./regd_common.h	/^	APL2_APLC = 0x46,$/;"	e	enum:EnumRd
APL2_APLD	./regd_common.h	/^	APL2_APLD = 0x49,$/;"	e	enum:EnumRd
APL2_ETSIC	./regd_common.h	/^	APL2_ETSIC = 0x56,$/;"	e	enum:EnumRd
APL2_WORLD	./regd_common.h	/^	APL2_WORLD = 0x45,$/;"	e	enum:EnumRd
APL3_FCCA	./regd_common.h	/^	APL3_FCCA = 0x50,$/;"	e	enum:EnumRd
APL3_WORLD	./regd_common.h	/^	APL3_WORLD = 0x47,$/;"	e	enum:EnumRd
APL4_WORLD	./regd_common.h	/^	APL4_WORLD = 0x42,$/;"	e	enum:EnumRd
APL5_WORLD	./regd_common.h	/^	APL5_WORLD = 0x58,$/;"	e	enum:EnumRd
APL6_WORLD	./regd_common.h	/^	APL6_WORLD = 0x5B,$/;"	e	enum:EnumRd
APL7_FCCA	./regd_common.h	/^	APL7_FCCA = 0x5C,$/;"	e	enum:EnumRd
APL8_WORLD	./regd_common.h	/^	APL8_WORLD = 0x5D,$/;"	e	enum:EnumRd
APL9_WORLD	./regd_common.h	/^	APL9_WORLD = 0x5E,$/;"	e	enum:EnumRd
APL_RESERVED	./regd_common.h	/^	APL_RESERVED = 0x44,$/;"	e	enum:EnumRd
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT	./ath5k/desc.h	146;"	d
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5210	./ath5k/desc.h	144;"	d
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5211	./ath5k/desc.h	145;"	d
AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_S	./ath5k/desc.h	150;"	d
AR5K_2W_TX_DESC_CTL0_CLRDMASK	./ath5k/desc.h	143;"	d
AR5K_2W_TX_DESC_CTL0_ENCRYPT_KEY_VALID	./ath5k/desc.h	154;"	d
AR5K_2W_TX_DESC_CTL0_FRAME_LEN	./ath5k/desc.h	135;"	d
AR5K_2W_TX_DESC_CTL0_FRAME_TYPE_5210	./ath5k/desc.h	151;"	d
AR5K_2W_TX_DESC_CTL0_FRAME_TYPE_5210_S	./ath5k/desc.h	152;"	d
AR5K_2W_TX_DESC_CTL0_HEADER_LEN_5210	./ath5k/desc.h	136;"	d
AR5K_2W_TX_DESC_CTL0_HEADER_LEN_5210_S	./ath5k/desc.h	137;"	d
AR5K_2W_TX_DESC_CTL0_INTREQ	./ath5k/desc.h	153;"	d
AR5K_2W_TX_DESC_CTL0_LONG_PACKET_5210	./ath5k/desc.h	141;"	d
AR5K_2W_TX_DESC_CTL0_RTSENA	./ath5k/desc.h	140;"	d
AR5K_2W_TX_DESC_CTL0_VEOL_5211	./ath5k/desc.h	142;"	d
AR5K_2W_TX_DESC_CTL0_XMIT_RATE	./ath5k/desc.h	138;"	d
AR5K_2W_TX_DESC_CTL0_XMIT_RATE_S	./ath5k/desc.h	139;"	d
AR5K_2W_TX_DESC_CTL1_BUF_LEN	./ath5k/desc.h	157;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX	./ath5k/desc.h	161;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5210	./ath5k/desc.h	159;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5211	./ath5k/desc.h	160;"	d
AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_S	./ath5k/desc.h	165;"	d
AR5K_2W_TX_DESC_CTL1_FRAME_TYPE_5211	./ath5k/desc.h	166;"	d
AR5K_2W_TX_DESC_CTL1_FRAME_TYPE_5211_S	./ath5k/desc.h	167;"	d
AR5K_2W_TX_DESC_CTL1_MORE	./ath5k/desc.h	158;"	d
AR5K_2W_TX_DESC_CTL1_NOACK_5211	./ath5k/desc.h	168;"	d
AR5K_2W_TX_DESC_CTL1_RTS_DURATION_5210	./ath5k/desc.h	169;"	d
AR5K_4W_TX_DESC_CTL0_ANT_MODE_XMIT	./ath5k/desc.h	197;"	d
AR5K_4W_TX_DESC_CTL0_ANT_MODE_XMIT_S	./ath5k/desc.h	198;"	d
AR5K_4W_TX_DESC_CTL0_CLRDMASK	./ath5k/desc.h	196;"	d
AR5K_4W_TX_DESC_CTL0_CTSENA	./ath5k/desc.h	201;"	d
AR5K_4W_TX_DESC_CTL0_ENCRYPT_KEY_VALID	./ath5k/desc.h	200;"	d
AR5K_4W_TX_DESC_CTL0_FRAME_LEN	./ath5k/desc.h	191;"	d
AR5K_4W_TX_DESC_CTL0_INTREQ	./ath5k/desc.h	199;"	d
AR5K_4W_TX_DESC_CTL0_RTSENA	./ath5k/desc.h	194;"	d
AR5K_4W_TX_DESC_CTL0_VEOL	./ath5k/desc.h	195;"	d
AR5K_4W_TX_DESC_CTL0_XMIT_POWER	./ath5k/desc.h	192;"	d
AR5K_4W_TX_DESC_CTL0_XMIT_POWER_S	./ath5k/desc.h	193;"	d
AR5K_4W_TX_DESC_CTL1_BUF_LEN	./ath5k/desc.h	204;"	d
AR5K_4W_TX_DESC_CTL1_COMP_ICV_LEN	./ath5k/desc.h	215;"	d
AR5K_4W_TX_DESC_CTL1_COMP_ICV_LEN_S	./ath5k/desc.h	216;"	d
AR5K_4W_TX_DESC_CTL1_COMP_IV_LEN	./ath5k/desc.h	213;"	d
AR5K_4W_TX_DESC_CTL1_COMP_IV_LEN_S	./ath5k/desc.h	214;"	d
AR5K_4W_TX_DESC_CTL1_COMP_PROC	./ath5k/desc.h	211;"	d
AR5K_4W_TX_DESC_CTL1_COMP_PROC_S	./ath5k/desc.h	212;"	d
AR5K_4W_TX_DESC_CTL1_ENCRYPT_KEY_IDX	./ath5k/desc.h	206;"	d
AR5K_4W_TX_DESC_CTL1_ENCRYPT_KEY_IDX_S	./ath5k/desc.h	207;"	d
AR5K_4W_TX_DESC_CTL1_FRAME_TYPE	./ath5k/desc.h	208;"	d
AR5K_4W_TX_DESC_CTL1_FRAME_TYPE_S	./ath5k/desc.h	209;"	d
AR5K_4W_TX_DESC_CTL1_MORE	./ath5k/desc.h	205;"	d
AR5K_4W_TX_DESC_CTL1_NOACK	./ath5k/desc.h	210;"	d
AR5K_4W_TX_DESC_CTL2_DURATION_UPD_EN	./ath5k/desc.h	220;"	d
AR5K_4W_TX_DESC_CTL2_RTS_DURATION	./ath5k/desc.h	219;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES0	./ath5k/desc.h	221;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES0_S	./ath5k/desc.h	222;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES1	./ath5k/desc.h	223;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES1_S	./ath5k/desc.h	224;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES2	./ath5k/desc.h	225;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES2_S	./ath5k/desc.h	226;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES3	./ath5k/desc.h	227;"	d
AR5K_4W_TX_DESC_CTL2_XMIT_TRIES3_S	./ath5k/desc.h	228;"	d
AR5K_4W_TX_DESC_CTL3_RTS_CTS_RATE	./ath5k/desc.h	238;"	d
AR5K_4W_TX_DESC_CTL3_RTS_CTS_RATE_S	./ath5k/desc.h	239;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE0	./ath5k/desc.h	231;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE1	./ath5k/desc.h	232;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE1_S	./ath5k/desc.h	233;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE2	./ath5k/desc.h	234;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE2_S	./ath5k/desc.h	235;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE3	./ath5k/desc.h	236;"	d
AR5K_4W_TX_DESC_CTL3_XMIT_RATE3_S	./ath5k/desc.h	237;"	d
AR5K_5210_RX_DESC_STATUS0_DATA_LEN	./ath5k/desc.h	46;"	d
AR5K_5210_RX_DESC_STATUS0_MORE	./ath5k/desc.h	47;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5210	./ath5k/desc.h	48;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5211	./ath5k/desc.h	53;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5211_S	./ath5k/desc.h	54;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_RATE	./ath5k/desc.h	49;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_RATE_S	./ath5k/desc.h	50;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_SIGNAL	./ath5k/desc.h	51;"	d
AR5K_5210_RX_DESC_STATUS0_RECEIVE_SIGNAL_S	./ath5k/desc.h	52;"	d
AR5K_5210_RX_DESC_STATUS1_CRC_ERROR	./ath5k/desc.h	59;"	d
AR5K_5210_RX_DESC_STATUS1_DECRYPT_CRC_ERROR	./ath5k/desc.h	61;"	d
AR5K_5210_RX_DESC_STATUS1_DONE	./ath5k/desc.h	57;"	d
AR5K_5210_RX_DESC_STATUS1_FIFO_OVERRUN_5210	./ath5k/desc.h	60;"	d
AR5K_5210_RX_DESC_STATUS1_FRAME_RECEIVE_OK	./ath5k/desc.h	58;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_CACHE_MISS	./ath5k/desc.h	69;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_INDEX	./ath5k/desc.h	65;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_S	./ath5k/desc.h	66;"	d
AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_VALID	./ath5k/desc.h	64;"	d
AR5K_5210_RX_DESC_STATUS1_PHY_ERROR	./ath5k/desc.h	62;"	d
AR5K_5210_RX_DESC_STATUS1_PHY_ERROR_S	./ath5k/desc.h	63;"	d
AR5K_5210_RX_DESC_STATUS1_RECEIVE_TIMESTAMP	./ath5k/desc.h	67;"	d
AR5K_5210_RX_DESC_STATUS1_RECEIVE_TIMESTAMP_S	./ath5k/desc.h	68;"	d
AR5K_5212_RX_DESC_STATUS0_DATA_LEN	./ath5k/desc.h	73;"	d
AR5K_5212_RX_DESC_STATUS0_DECOMP_CRC_ERROR	./ath5k/desc.h	75;"	d
AR5K_5212_RX_DESC_STATUS0_MORE	./ath5k/desc.h	74;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_ANTENNA	./ath5k/desc.h	80;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_ANTENNA_S	./ath5k/desc.h	81;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_RATE	./ath5k/desc.h	76;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_RATE_S	./ath5k/desc.h	77;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_SIGNAL	./ath5k/desc.h	78;"	d
AR5K_5212_RX_DESC_STATUS0_RECEIVE_SIGNAL_S	./ath5k/desc.h	79;"	d
AR5K_5212_RX_DESC_STATUS1_CRC_ERROR	./ath5k/desc.h	86;"	d
AR5K_5212_RX_DESC_STATUS1_DECRYPT_CRC_ERROR	./ath5k/desc.h	87;"	d
AR5K_5212_RX_DESC_STATUS1_DONE	./ath5k/desc.h	84;"	d
AR5K_5212_RX_DESC_STATUS1_FRAME_RECEIVE_OK	./ath5k/desc.h	85;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_CACHE_MISS	./ath5k/desc.h	95;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_INDEX	./ath5k/desc.h	91;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_S	./ath5k/desc.h	92;"	d
AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_VALID	./ath5k/desc.h	90;"	d
AR5K_5212_RX_DESC_STATUS1_MIC_ERROR	./ath5k/desc.h	89;"	d
AR5K_5212_RX_DESC_STATUS1_PHY_ERROR	./ath5k/desc.h	88;"	d
AR5K_5212_RX_DESC_STATUS1_PHY_ERROR_CODE	./ath5k/desc.h	96;"	d
AR5K_5212_RX_DESC_STATUS1_PHY_ERROR_CODE_S	./ath5k/desc.h	97;"	d
AR5K_5212_RX_DESC_STATUS1_RECEIVE_TIMESTAMP	./ath5k/desc.h	93;"	d
AR5K_5212_RX_DESC_STATUS1_RECEIVE_TIMESTAMP_S	./ath5k/desc.h	94;"	d
AR5K_5414_CBCFG	./ath5k/reg.h	980;"	d
AR5K_5414_CBCFG_BUF_DIS	./ath5k/reg.h	981;"	d
AR5K_ACKSIFS	./ath5k/reg.h	1736;"	d
AR5K_ACKSIFS_INC	./ath5k/reg.h	1737;"	d
AR5K_ACK_FAIL	./ath5k/reg.h	1544;"	d
AR5K_ACK_FAIL_5210	./ath5k/reg.h	1542;"	d
AR5K_ACK_FAIL_5211	./ath5k/reg.h	1543;"	d
AR5K_ADDAC_TEST	./ath5k/reg.h	1463;"	d
AR5K_ADDAC_TEST_CAPTURE	./ath5k/reg.h	1473;"	d
AR5K_ADDAC_TEST_LOOP_EN	./ath5k/reg.h	1466;"	d
AR5K_ADDAC_TEST_LOOP_LEN	./ath5k/reg.h	1467;"	d
AR5K_ADDAC_TEST_MSB	./ath5k/reg.h	1469;"	d
AR5K_ADDAC_TEST_RXCONT	./ath5k/reg.h	1472;"	d
AR5K_ADDAC_TEST_TRIG_PTY	./ath5k/reg.h	1471;"	d
AR5K_ADDAC_TEST_TRIG_SEL	./ath5k/reg.h	1470;"	d
AR5K_ADDAC_TEST_TST_ARM	./ath5k/reg.h	1474;"	d
AR5K_ADDAC_TEST_TST_MODE	./ath5k/reg.h	1465;"	d
AR5K_ADDAC_TEST_TXCONT	./ath5k/reg.h	1464;"	d
AR5K_ADDAC_TEST_USE_U8	./ath5k/reg.h	1468;"	d
AR5K_AGC_SETTLING	./ath5k/ath5k.h	270;"	d
AR5K_AGC_SETTLING_TURBO	./ath5k/ath5k.h	272;"	d
AR5K_ANTMODE_DEBUG	./ath5k/ath5k.h	/^	AR5K_ANTMODE_DEBUG	= 6,	\/* Debug mode -A -> Rx, B-> Tx- *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_DEFAULT	./ath5k/ath5k.h	/^	AR5K_ANTMODE_DEFAULT	= 0,	\/* default antenna setup *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_FIXED_A	./ath5k/ath5k.h	/^	AR5K_ANTMODE_FIXED_A	= 1,	\/* only antenna A is present *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_FIXED_B	./ath5k/ath5k.h	/^	AR5K_ANTMODE_FIXED_B	= 2,	\/* only antenna B is present *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_MAX	./ath5k/ath5k.h	/^	AR5K_ANTMODE_MAX,$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_SECTOR_AP	./ath5k/ath5k.h	/^	AR5K_ANTMODE_SECTOR_AP	= 4,	\/* AP with tx antenna set on tx desc *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_SECTOR_STA	./ath5k/ath5k.h	/^	AR5K_ANTMODE_SECTOR_STA	= 5,	\/* STA with tx antenna set on tx desc *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANTMODE_SINGLE_AP	./ath5k/ath5k.h	/^	AR5K_ANTMODE_SINGLE_AP	= 3,	\/* sta locked on a single ap *\/$/;"	e	enum:ath5k_ant_mode
AR5K_ANT_CTL	./ath5k/eeprom.h	/^	AR5K_ANT_CTL		= 0,	\/* Idle switch table settings *\/$/;"	e	enum:ath5k_ant_table
AR5K_ANT_MAX	./ath5k/eeprom.h	/^	AR5K_ANT_MAX,$/;"	e	enum:ath5k_ant_table
AR5K_ANT_SWTABLE_A	./ath5k/eeprom.h	/^	AR5K_ANT_SWTABLE_A	= 1,	\/* Switch table for antenna A *\/$/;"	e	enum:ath5k_ant_table
AR5K_ANT_SWTABLE_B	./ath5k/eeprom.h	/^	AR5K_ANT_SWTABLE_B	= 2,	\/* Switch table for antenna B *\/$/;"	e	enum:ath5k_ant_table
AR5K_AR2315_AHB_ARB_CTL	./ath5k/reg.h	2585;"	d
AR5K_AR2315_AHB_ARB_CTL_WLAN	./ath5k/reg.h	2586;"	d
AR5K_AR2315_BYTESWAP	./ath5k/reg.h	2588;"	d
AR5K_AR2315_BYTESWAP_WMAC	./ath5k/reg.h	2589;"	d
AR5K_AR2315_PCI_BASE	./ath5k/ath5k.h	1531;"	d
AR5K_AR2315_RESET	./ath5k/reg.h	2581;"	d
AR5K_AR2315_RESET_BB_WARM	./ath5k/reg.h	2583;"	d
AR5K_AR2315_RESET_WMAC	./ath5k/reg.h	2582;"	d
AR5K_AR5210	./ath5k/ath5k.h	/^	AR5K_AR5210	= 0,$/;"	e	enum:ath5k_version
AR5K_AR5210_TX_DESC_FRAME_TYPE_ATIM	./ath5k/desc.h	173;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_NORMAL	./ath5k/desc.h	172;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_NO_DELAY	./ath5k/desc.h	175;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_PIFS	./ath5k/desc.h	177;"	d
AR5K_AR5210_TX_DESC_FRAME_TYPE_PSPOLL	./ath5k/desc.h	174;"	d
AR5K_AR5211	./ath5k/ath5k.h	/^	AR5K_AR5211	= 1,$/;"	e	enum:ath5k_version
AR5K_AR5211_TX_DESC_FRAME_TYPE_BEACON	./ath5k/desc.h	176;"	d
AR5K_AR5211_TX_DESC_FRAME_TYPE_PRESP	./ath5k/desc.h	178;"	d
AR5K_AR5212	./ath5k/ath5k.h	/^	AR5K_AR5212	= 2,$/;"	e	enum:ath5k_version
AR5K_AR5312_ENABLE	./ath5k/reg.h	2577;"	d
AR5K_AR5312_ENABLE_WLAN0	./ath5k/reg.h	2578;"	d
AR5K_AR5312_ENABLE_WLAN1	./ath5k/reg.h	2579;"	d
AR5K_AR5312_RESET	./ath5k/reg.h	2569;"	d
AR5K_AR5312_RESET_BB0_COLD	./ath5k/reg.h	2570;"	d
AR5K_AR5312_RESET_BB0_WARM	./ath5k/reg.h	2573;"	d
AR5K_AR5312_RESET_BB1_COLD	./ath5k/reg.h	2571;"	d
AR5K_AR5312_RESET_BB1_WARM	./ath5k/reg.h	2575;"	d
AR5K_AR5312_RESET_WMAC0	./ath5k/reg.h	2572;"	d
AR5K_AR5312_RESET_WMAC1	./ath5k/reg.h	2574;"	d
AR5K_ASSERT_ENTRY	./ath5k/ath5k.h	810;"	d
AR5K_BACKOFF	./ath5k/reg.h	1502;"	d
AR5K_BACKOFF_CNT	./ath5k/reg.h	1504;"	d
AR5K_BACKOFF_CW	./ath5k/reg.h	1503;"	d
AR5K_BB_GAIN	./ath5k/reg.h	2384;"	d
AR5K_BB_GAIN_BASE	./ath5k/reg.h	2383;"	d
AR5K_BCR	./ath5k/reg.h	102;"	d
AR5K_BCR_ADHOC	./ath5k/reg.h	104;"	d
AR5K_BCR_AP	./ath5k/reg.h	103;"	d
AR5K_BCR_BCGET	./ath5k/reg.h	108;"	d
AR5K_BCR_BDMAE	./ath5k/reg.h	105;"	d
AR5K_BCR_TQ1FV	./ath5k/reg.h	106;"	d
AR5K_BCR_TQ1V	./ath5k/reg.h	107;"	d
AR5K_BEACON	./ath5k/reg.h	1246;"	d
AR5K_BEACON_5210	./ath5k/reg.h	1244;"	d
AR5K_BEACON_5211	./ath5k/reg.h	1245;"	d
AR5K_BEACON_CNT	./ath5k/reg.h	1560;"	d
AR5K_BEACON_CNT_5210	./ath5k/reg.h	1558;"	d
AR5K_BEACON_CNT_5211	./ath5k/reg.h	1559;"	d
AR5K_BEACON_ENA	./ath5k/ath5k.h	656;"	d
AR5K_BEACON_ENABLE	./ath5k/reg.h	1252;"	d
AR5K_BEACON_PERIOD	./ath5k/ath5k.h	655;"	d
AR5K_BEACON_PERIOD	./ath5k/reg.h	1248;"	d
AR5K_BEACON_PERIOD_S	./ath5k/reg.h	1249;"	d
AR5K_BEACON_RESET_TSF	./ath5k/ath5k.h	657;"	d
AR5K_BEACON_RESET_TSF	./ath5k/reg.h	1253;"	d
AR5K_BEACON_TIM	./ath5k/reg.h	1250;"	d
AR5K_BEACON_TIM_S	./ath5k/reg.h	1251;"	d
AR5K_BSR	./ath5k/reg.h	139;"	d
AR5K_BSR_ATIMDLY	./ath5k/reg.h	143;"	d
AR5K_BSR_BDLYDMA	./ath5k/reg.h	141;"	d
AR5K_BSR_BDLYSW	./ath5k/reg.h	140;"	d
AR5K_BSR_SNAPSHOTSVALID	./ath5k/reg.h	148;"	d
AR5K_BSR_SNPADHOC	./ath5k/reg.h	144;"	d
AR5K_BSR_SNPBDMAE	./ath5k/reg.h	145;"	d
AR5K_BSR_SNPTQ1FV	./ath5k/reg.h	146;"	d
AR5K_BSR_SNPTQ1V	./ath5k/reg.h	147;"	d
AR5K_BSR_SWBA_CNT	./ath5k/reg.h	149;"	d
AR5K_BSR_TXQ1F	./ath5k/reg.h	142;"	d
AR5K_BSS_ID0	./ath5k/reg.h	1158;"	d
AR5K_BSS_ID1	./ath5k/reg.h	1165;"	d
AR5K_BSS_ID1_AID	./ath5k/reg.h	1166;"	d
AR5K_BSS_ID1_AID_S	./ath5k/reg.h	1167;"	d
AR5K_BWMODE_10MHZ	./ath5k/ath5k.h	/^	AR5K_BWMODE_10MHZ	= 2,	\/* Half rate *\/$/;"	e	enum:ath5k_bw_mode
AR5K_BWMODE_40MHZ	./ath5k/ath5k.h	/^	AR5K_BWMODE_40MHZ	= 3	\/* Turbo *\/$/;"	e	enum:ath5k_bw_mode
AR5K_BWMODE_5MHZ	./ath5k/ath5k.h	/^	AR5K_BWMODE_5MHZ	= 1,	\/* Quarter rate *\/$/;"	e	enum:ath5k_bw_mode
AR5K_BWMODE_DEFAULT	./ath5k/ath5k.h	/^	AR5K_BWMODE_DEFAULT	= 0,	\/* 20MHz, default operation *\/$/;"	e	enum:ath5k_bw_mode
AR5K_CALIBRATION_ANI	./ath5k/ath5k.h	/^	AR5K_CALIBRATION_ANI = 0x04,$/;"	e	enum:ath5k_calibration_mask
AR5K_CALIBRATION_FULL	./ath5k/ath5k.h	/^	AR5K_CALIBRATION_FULL = 0x01,$/;"	e	enum:ath5k_calibration_mask
AR5K_CALIBRATION_SHORT	./ath5k/ath5k.h	/^	AR5K_CALIBRATION_SHORT = 0x02,$/;"	e	enum:ath5k_calibration_mask
AR5K_CCFG	./ath5k/reg.h	506;"	d
AR5K_CCFG_CCU	./ath5k/reg.h	510;"	d
AR5K_CCFG_CCU_CD_THRES	./ath5k/reg.h	513;"	d
AR5K_CCFG_CCU_CREDIT	./ath5k/reg.h	512;"	d
AR5K_CCFG_CCU_CUP_EN	./ath5k/reg.h	511;"	d
AR5K_CCFG_CCU_CUP_LCNT	./ath5k/reg.h	514;"	d
AR5K_CCFG_CCU_INIT	./ath5k/reg.h	515;"	d
AR5K_CCFG_CPC_EN	./ath5k/reg.h	508;"	d
AR5K_CCFG_WINDOW_SIZE	./ath5k/reg.h	507;"	d
AR5K_CCK_FIL_CNT	./ath5k/reg.h	1769;"	d
AR5K_CFG	./ath5k/reg.h	69;"	d
AR5K_CFG_CLKGD	./ath5k/reg.h	78;"	d
AR5K_CFG_EEBS	./ath5k/reg.h	77;"	d
AR5K_CFG_IBSS	./ath5k/reg.h	75;"	d
AR5K_CFG_PCI_THRES	./ath5k/reg.h	83;"	d
AR5K_CFG_PCI_THRES_S	./ath5k/reg.h	84;"	d
AR5K_CFG_PHY_OK	./ath5k/reg.h	76;"	d
AR5K_CFG_SWRB	./ath5k/reg.h	73;"	d
AR5K_CFG_SWRD	./ath5k/reg.h	72;"	d
AR5K_CFG_SWRG	./ath5k/reg.h	74;"	d
AR5K_CFG_SWTB	./ath5k/reg.h	71;"	d
AR5K_CFG_SWTD	./ath5k/reg.h	70;"	d
AR5K_CFG_TXCNT	./ath5k/reg.h	79;"	d
AR5K_CFG_TXCNT_S	./ath5k/reg.h	80;"	d
AR5K_CFG_TXFSTAT	./ath5k/reg.h	81;"	d
AR5K_CFG_TXFSTRT	./ath5k/reg.h	82;"	d
AR5K_CFP_DUR	./ath5k/reg.h	1321;"	d
AR5K_CFP_DUR_5210	./ath5k/reg.h	1319;"	d
AR5K_CFP_DUR_5211	./ath5k/reg.h	1320;"	d
AR5K_CFP_PERIOD	./ath5k/reg.h	1260;"	d
AR5K_CFP_PERIOD_5210	./ath5k/reg.h	1258;"	d
AR5K_CFP_PERIOD_5211	./ath5k/reg.h	1259;"	d
AR5K_CLR_TMASK	./ath5k/reg.h	1380;"	d
AR5K_CPC0	./ath5k/reg.h	520;"	d
AR5K_CPC1	./ath5k/reg.h	521;"	d
AR5K_CPC2	./ath5k/reg.h	522;"	d
AR5K_CPC3	./ath5k/reg.h	523;"	d
AR5K_CPCOVF	./ath5k/reg.h	524;"	d
AR5K_CR	./ath5k/reg.h	52;"	d
AR5K_CR_RXD	./ath5k/reg.h	58;"	d
AR5K_CR_RXE	./ath5k/reg.h	55;"	d
AR5K_CR_SWI	./ath5k/reg.h	59;"	d
AR5K_CR_TXD0	./ath5k/reg.h	56;"	d
AR5K_CR_TXD1	./ath5k/reg.h	57;"	d
AR5K_CR_TXE0	./ath5k/reg.h	53;"	d
AR5K_CR_TXE1	./ath5k/reg.h	54;"	d
AR5K_CTL_11A	./ath5k/eeprom.h	/^	AR5K_CTL_11A = 0,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_11B	./ath5k/eeprom.h	/^	AR5K_CTL_11B = 1,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_11G	./ath5k/eeprom.h	/^	AR5K_CTL_11G = 2,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_2GHT20	./ath5k/eeprom.h	/^	AR5K_CTL_2GHT20 = 5,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_2GHT40	./ath5k/eeprom.h	/^	AR5K_CTL_2GHT40 = 7,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_5GHT20	./ath5k/eeprom.h	/^	AR5K_CTL_5GHT20 = 6,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_5GHT40	./ath5k/eeprom.h	/^	AR5K_CTL_5GHT40 = 8,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_MODE_M	./ath5k/eeprom.h	/^	AR5K_CTL_MODE_M = 15,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_TURBO	./ath5k/eeprom.h	/^	AR5K_CTL_TURBO = 3,$/;"	e	enum:ath5k_ctl_mode
AR5K_CTL_TURBOG	./ath5k/eeprom.h	/^	AR5K_CTL_TURBOG = 4,$/;"	e	enum:ath5k_ctl_mode
AR5K_DB2RATE	./ath5k/reg.h	1819;"	d
AR5K_DB2RATE_BASE	./ath5k/reg.h	1818;"	d
AR5K_DCCFG	./ath5k/reg.h	497;"	d
AR5K_DCCFG_BCAST_EN	./ath5k/reg.h	500;"	d
AR5K_DCCFG_BYPASS_EN	./ath5k/reg.h	499;"	d
AR5K_DCCFG_GLOBAL_EN	./ath5k/reg.h	498;"	d
AR5K_DCCFG_MCAST_EN	./ath5k/reg.h	501;"	d
AR5K_DCM_ADDR	./ath5k/reg.h	461;"	d
AR5K_DCM_DATA	./ath5k/reg.h	462;"	d
AR5K_DCU_CHAN_TIME_BASE	./ath5k/reg.h	703;"	d
AR5K_DCU_CHAN_TIME_DUR	./ath5k/reg.h	704;"	d
AR5K_DCU_CHAN_TIME_DUR_S	./ath5k/reg.h	705;"	d
AR5K_DCU_CHAN_TIME_ENABLE	./ath5k/reg.h	706;"	d
AR5K_DCU_FP	./ath5k/reg.h	800;"	d
AR5K_DCU_FP_BURST_DCU_EN	./ath5k/reg.h	803;"	d
AR5K_DCU_FP_NOBURST_DCU_EN	./ath5k/reg.h	801;"	d
AR5K_DCU_FP_NOBURST_EN	./ath5k/reg.h	802;"	d
AR5K_DCU_GBL_IFS_EIFS	./ath5k/reg.h	772;"	d
AR5K_DCU_GBL_IFS_EIFS_M	./ath5k/reg.h	773;"	d
AR5K_DCU_GBL_IFS_MISC	./ath5k/reg.h	785;"	d
AR5K_DCU_GBL_IFS_MISC_AIFS_CNT_RST	./ath5k/reg.h	794;"	d
AR5K_DCU_GBL_IFS_MISC_DCU_ARB_DELAY	./ath5k/reg.h	792;"	d
AR5K_DCU_GBL_IFS_MISC_LFSR_SLICE	./ath5k/reg.h	786;"	d
AR5K_DCU_GBL_IFS_MISC_RND_LFSR_SL_DIS	./ath5k/reg.h	795;"	d
AR5K_DCU_GBL_IFS_MISC_SIFS_CNT_RST	./ath5k/reg.h	793;"	d
AR5K_DCU_GBL_IFS_MISC_SIFS_DUR_USEC	./ath5k/reg.h	788;"	d
AR5K_DCU_GBL_IFS_MISC_SIFS_DUR_USEC_S	./ath5k/reg.h	789;"	d
AR5K_DCU_GBL_IFS_MISC_TURBO_MODE	./ath5k/reg.h	787;"	d
AR5K_DCU_GBL_IFS_MISC_USEC_DUR	./ath5k/reg.h	790;"	d
AR5K_DCU_GBL_IFS_MISC_USEC_DUR_S	./ath5k/reg.h	791;"	d
AR5K_DCU_GBL_IFS_SIFS	./ath5k/reg.h	760;"	d
AR5K_DCU_GBL_IFS_SIFS_M	./ath5k/reg.h	761;"	d
AR5K_DCU_GBL_IFS_SLOT	./ath5k/reg.h	766;"	d
AR5K_DCU_GBL_IFS_SLOT_M	./ath5k/reg.h	767;"	d
AR5K_DCU_LCL_IFS_AIFS	./ath5k/reg.h	682;"	d
AR5K_DCU_LCL_IFS_AIFS_MAX	./ath5k/reg.h	684;"	d
AR5K_DCU_LCL_IFS_AIFS_S	./ath5k/reg.h	683;"	d
AR5K_DCU_LCL_IFS_BASE	./ath5k/reg.h	677;"	d
AR5K_DCU_LCL_IFS_CW_MAX	./ath5k/reg.h	680;"	d
AR5K_DCU_LCL_IFS_CW_MAX_S	./ath5k/reg.h	681;"	d
AR5K_DCU_LCL_IFS_CW_MIN	./ath5k/reg.h	678;"	d
AR5K_DCU_LCL_IFS_CW_MIN_S	./ath5k/reg.h	679;"	d
AR5K_DCU_MISC_ARBLOCK_CTL	./ath5k/reg.h	737;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_GLOBAL	./ath5k/reg.h	741;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_INTFRM	./ath5k/reg.h	740;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_NONE	./ath5k/reg.h	739;"	d
AR5K_DCU_MISC_ARBLOCK_CTL_S	./ath5k/reg.h	738;"	d
AR5K_DCU_MISC_ARBLOCK_IGNORE	./ath5k/reg.h	742;"	d
AR5K_DCU_MISC_BACKOFF	./ath5k/reg.h	722;"	d
AR5K_DCU_MISC_BACKOFF_FRAG	./ath5k/reg.h	729;"	d
AR5K_DCU_MISC_BACKOFF_PERSIST	./ath5k/reg.h	731;"	d
AR5K_DCU_MISC_BASE	./ath5k/reg.h	721;"	d
AR5K_DCU_MISC_BCN_ENABLE	./ath5k/reg.h	736;"	d
AR5K_DCU_MISC_BLOWN_IFS_POLICY	./ath5k/reg.h	746;"	d
AR5K_DCU_MISC_ETS_CW_POL	./ath5k/reg.h	726;"	d
AR5K_DCU_MISC_ETS_RTS_POL	./ath5k/reg.h	723;"	d
AR5K_DCU_MISC_FRAG_WAIT	./ath5k/reg.h	728;"	d
AR5K_DCU_MISC_FRMPRFTCH_ENABLE	./ath5k/reg.h	732;"	d
AR5K_DCU_MISC_HCFPOLL_ENABLE	./ath5k/reg.h	730;"	d
AR5K_DCU_MISC_POST_FR_BKOFF_DIS	./ath5k/reg.h	744;"	d
AR5K_DCU_MISC_SEQNUM_CTL	./ath5k/reg.h	747;"	d
AR5K_DCU_MISC_SEQ_NUM_INCR_DIS	./ath5k/reg.h	743;"	d
AR5K_DCU_MISC_VIRTCOL	./ath5k/reg.h	733;"	d
AR5K_DCU_MISC_VIRTCOL_IGNORE	./ath5k/reg.h	735;"	d
AR5K_DCU_MISC_VIRTCOL_NORMAL	./ath5k/reg.h	734;"	d
AR5K_DCU_MISC_VIRT_COLL_POLICY	./ath5k/reg.h	745;"	d
AR5K_DCU_QCUMASK_BASE	./ath5k/reg.h	670;"	d
AR5K_DCU_QCUMASK_M	./ath5k/reg.h	671;"	d
AR5K_DCU_RETRY_LMT_BASE	./ath5k/reg.h	691;"	d
AR5K_DCU_RETRY_LMT_RTS	./ath5k/reg.h	692;"	d
AR5K_DCU_RETRY_LMT_RTS_S	./ath5k/reg.h	693;"	d
AR5K_DCU_RETRY_LMT_STA_DATA	./ath5k/reg.h	696;"	d
AR5K_DCU_RETRY_LMT_STA_DATA_S	./ath5k/reg.h	697;"	d
AR5K_DCU_RETRY_LMT_STA_RTS	./ath5k/reg.h	694;"	d
AR5K_DCU_RETRY_LMT_STA_RTS_S	./ath5k/reg.h	695;"	d
AR5K_DCU_SEQNUM_BASE	./ath5k/reg.h	753;"	d
AR5K_DCU_SEQNUM_M	./ath5k/reg.h	754;"	d
AR5K_DCU_TXP	./ath5k/reg.h	808;"	d
AR5K_DCU_TXP_M	./ath5k/reg.h	809;"	d
AR5K_DCU_TXP_STATUS	./ath5k/reg.h	810;"	d
AR5K_DCU_TX_FILTER_0	./ath5k/reg.h	818;"	d
AR5K_DCU_TX_FILTER_0_BASE	./ath5k/reg.h	817;"	d
AR5K_DCU_TX_FILTER_1	./ath5k/reg.h	824;"	d
AR5K_DCU_TX_FILTER_1_BASE	./ath5k/reg.h	823;"	d
AR5K_DCU_TX_FILTER_CLR	./ath5k/reg.h	829;"	d
AR5K_DCU_TX_FILTER_SET	./ath5k/reg.h	834;"	d
AR5K_DEFAULT_ANTENNA	./ath5k/reg.h	1479;"	d
AR5K_DESC_RX_CTL1_BUF_LEN	./ath5k/desc.h	32;"	d
AR5K_DESC_RX_CTL1_INTREQ	./ath5k/desc.h	33;"	d
AR5K_DESC_TX_STATUS0_EXCESSIVE_RETRIES	./ath5k/desc.h	251;"	d
AR5K_DESC_TX_STATUS0_FIFO_UNDERRUN	./ath5k/desc.h	252;"	d
AR5K_DESC_TX_STATUS0_FILTERED	./ath5k/desc.h	253;"	d
AR5K_DESC_TX_STATUS0_FRAME_XMIT_OK	./ath5k/desc.h	250;"	d
AR5K_DESC_TX_STATUS0_LONG_RETRY_COUNT	./ath5k/desc.h	261;"	d
AR5K_DESC_TX_STATUS0_LONG_RETRY_COUNT_S	./ath5k/desc.h	262;"	d
AR5K_DESC_TX_STATUS0_SEND_TIMESTAMP	./ath5k/desc.h	265;"	d
AR5K_DESC_TX_STATUS0_SEND_TIMESTAMP_S	./ath5k/desc.h	266;"	d
AR5K_DESC_TX_STATUS0_SHORT_RETRY_COUNT	./ath5k/desc.h	259;"	d
AR5K_DESC_TX_STATUS0_SHORT_RETRY_COUNT_S	./ath5k/desc.h	260;"	d
AR5K_DESC_TX_STATUS0_VIRTCOLL_CT_5211	./ath5k/desc.h	263;"	d
AR5K_DESC_TX_STATUS0_VIRTCOLL_CT_5212_S	./ath5k/desc.h	264;"	d
AR5K_DESC_TX_STATUS1_ACK_SIG_STRENGTH	./ath5k/desc.h	272;"	d
AR5K_DESC_TX_STATUS1_ACK_SIG_STRENGTH_S	./ath5k/desc.h	273;"	d
AR5K_DESC_TX_STATUS1_COMP_SUCCESS_5212	./ath5k/desc.h	276;"	d
AR5K_DESC_TX_STATUS1_DONE	./ath5k/desc.h	269;"	d
AR5K_DESC_TX_STATUS1_FINAL_TS_IX_5212	./ath5k/desc.h	274;"	d
AR5K_DESC_TX_STATUS1_FINAL_TS_IX_5212_S	./ath5k/desc.h	275;"	d
AR5K_DESC_TX_STATUS1_SEQ_NUM	./ath5k/desc.h	270;"	d
AR5K_DESC_TX_STATUS1_SEQ_NUM_S	./ath5k/desc.h	271;"	d
AR5K_DESC_TX_STATUS1_XMIT_ANTENNA_5212	./ath5k/desc.h	277;"	d
AR5K_DIAG_SW	./ath5k/reg.h	1395;"	d
AR5K_DIAG_SW_5210	./ath5k/reg.h	1393;"	d
AR5K_DIAG_SW_5211	./ath5k/reg.h	1394;"	d
AR5K_DIAG_SW_CHANNEL_IDLE_HIGH	./ath5k/reg.h	1436;"	d
AR5K_DIAG_SW_CHAN_INFO	./ath5k/reg.h	1417;"	d
AR5K_DIAG_SW_CHAN_INFO_5210	./ath5k/reg.h	1415;"	d
AR5K_DIAG_SW_CHAN_INFO_5211	./ath5k/reg.h	1416;"	d
AR5K_DIAG_SW_CORR_FCS	./ath5k/reg.h	1413;"	d
AR5K_DIAG_SW_CORR_FCS_5210	./ath5k/reg.h	1411;"	d
AR5K_DIAG_SW_CORR_FCS_5211	./ath5k/reg.h	1412;"	d
AR5K_DIAG_SW_DIS_ACK	./ath5k/reg.h	1398;"	d
AR5K_DIAG_SW_DIS_CTS	./ath5k/reg.h	1399;"	d
AR5K_DIAG_SW_DIS_DEC	./ath5k/reg.h	1401;"	d
AR5K_DIAG_SW_DIS_ENC	./ath5k/reg.h	1400;"	d
AR5K_DIAG_SW_DIS_RX	./ath5k/reg.h	1405;"	d
AR5K_DIAG_SW_DIS_RX_5210	./ath5k/reg.h	1403;"	d
AR5K_DIAG_SW_DIS_RX_5211	./ath5k/reg.h	1404;"	d
AR5K_DIAG_SW_DIS_SEQ_INC_5210	./ath5k/reg.h	1427;"	d
AR5K_DIAG_SW_DIS_TX_5210	./ath5k/reg.h	1402;"	d
AR5K_DIAG_SW_DIS_WEP_ACK	./ath5k/reg.h	1397;"	d
AR5K_DIAG_SW_ECO_ENABLE	./ath5k/reg.h	1423;"	d
AR5K_DIAG_SW_EN_SCRAM_SEED	./ath5k/reg.h	1421;"	d
AR5K_DIAG_SW_EN_SCRAM_SEED_5210	./ath5k/reg.h	1419;"	d
AR5K_DIAG_SW_EN_SCRAM_SEED_5211	./ath5k/reg.h	1420;"	d
AR5K_DIAG_SW_FRAME_NV0	./ath5k/reg.h	1430;"	d
AR5K_DIAG_SW_FRAME_NV0_5210	./ath5k/reg.h	1428;"	d
AR5K_DIAG_SW_FRAME_NV0_5211	./ath5k/reg.h	1429;"	d
AR5K_DIAG_SW_IGNORE_CARR_SENSE	./ath5k/reg.h	1435;"	d
AR5K_DIAG_SW_LOOP_BACK	./ath5k/reg.h	1409;"	d
AR5K_DIAG_SW_LOOP_BACK_5210	./ath5k/reg.h	1407;"	d
AR5K_DIAG_SW_LOOP_BACK_5211	./ath5k/reg.h	1408;"	d
AR5K_DIAG_SW_OBSPT_M	./ath5k/reg.h	1432;"	d
AR5K_DIAG_SW_OBSPT_S	./ath5k/reg.h	1433;"	d
AR5K_DIAG_SW_PHEAR_ME	./ath5k/reg.h	1437;"	d
AR5K_DIAG_SW_RX_CLEAR_HIGH	./ath5k/reg.h	1434;"	d
AR5K_DIAG_SW_SCRAM_SEED_M	./ath5k/reg.h	1425;"	d
AR5K_DIAG_SW_SCRAM_SEED_S	./ath5k/reg.h	1426;"	d
AR5K_DIAG_SW_SCVRAM_SEED	./ath5k/reg.h	1424;"	d
AR5K_DISABLE_QUEUE	./ath5k/reg.h	566;"	d
AR5K_DMASIZE_128B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_128B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_16B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_16B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_256B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_256B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_32B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_32B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_4B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_4B	= 0,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_512B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_512B$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_64B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_64B,$/;"	e	enum:ath5k_dmasize
AR5K_DMASIZE_8B	./ath5k/ath5k.h	/^	AR5K_DMASIZE_8B,$/;"	e	enum:ath5k_dmasize
AR5K_EEPROM_5413_SPUR_CHAN_1	./ath5k/eeprom.h	234;"	d
AR5K_EEPROM_5413_SPUR_CHAN_2	./ath5k/eeprom.h	236;"	d
AR5K_EEPROM_AES_DIS	./ath5k/eeprom.h	119;"	d
AR5K_EEPROM_ANT_GAIN	./ath5k/eeprom.h	88;"	d
AR5K_EEPROM_ANT_GAIN_2GHZ	./ath5k/eeprom.h	90;"	d
AR5K_EEPROM_ANT_GAIN_5GHZ	./ath5k/eeprom.h	89;"	d
AR5K_EEPROM_ART_BUILD_NUM	./ath5k/eeprom.h	109;"	d
AR5K_EEPROM_BAND_2GHZ	./ath5k/eeprom.h	/^	AR5K_EEPROM_BAND_2GHZ = 1,$/;"	e	enum:ath5k_eeprom_freq_bands
AR5K_EEPROM_BAND_5GHZ	./ath5k/eeprom.h	/^	AR5K_EEPROM_BAND_5GHZ = 0,$/;"	e	enum:ath5k_eeprom_freq_bands
AR5K_EEPROM_BASE	./ath5k/reg.h	1053;"	d
AR5K_EEPROM_BURST_DIS	./ath5k/eeprom.h	121;"	d
AR5K_EEPROM_CAL_DATA_START	./ath5k/eeprom.h	113;"	d
AR5K_EEPROM_CCK_OFDM_DELTA	./ath5k/eeprom.h	223;"	d
AR5K_EEPROM_CFG	./ath5k/reg.h	1086;"	d
AR5K_EEPROM_CFG_CLK_RATE	./ath5k/reg.h	1093;"	d
AR5K_EEPROM_CFG_CLK_RATE_156KHZ	./ath5k/reg.h	1095;"	d
AR5K_EEPROM_CFG_CLK_RATE_312KHZ	./ath5k/reg.h	1096;"	d
AR5K_EEPROM_CFG_CLK_RATE_625KHZ	./ath5k/reg.h	1097;"	d
AR5K_EEPROM_CFG_CLK_RATE_S	./ath5k/reg.h	1094;"	d
AR5K_EEPROM_CFG_LIND_EN	./ath5k/reg.h	1100;"	d
AR5K_EEPROM_CFG_PROT_KEY	./ath5k/reg.h	1098;"	d
AR5K_EEPROM_CFG_PROT_KEY_S	./ath5k/reg.h	1099;"	d
AR5K_EEPROM_CFG_SIZE	./ath5k/reg.h	1087;"	d
AR5K_EEPROM_CFG_SIZE_16KBIT	./ath5k/reg.h	1091;"	d
AR5K_EEPROM_CFG_SIZE_4KBIT	./ath5k/reg.h	1089;"	d
AR5K_EEPROM_CFG_SIZE_8KBIT	./ath5k/reg.h	1090;"	d
AR5K_EEPROM_CFG_SIZE_AUTO	./ath5k/reg.h	1088;"	d
AR5K_EEPROM_CFG_WR_WAIT_DIS	./ath5k/reg.h	1092;"	d
AR5K_EEPROM_CHANNEL_DIS	./ath5k/eeprom.h	204;"	d
AR5K_EEPROM_CHANNEL_POWER	./ath5k/eeprom.h	201;"	d
AR5K_EEPROM_CHECKSUM	./ath5k/eeprom.h	45;"	d
AR5K_EEPROM_CMD	./ath5k/reg.h	1066;"	d
AR5K_EEPROM_CMD_READ	./ath5k/reg.h	1067;"	d
AR5K_EEPROM_CMD_RESET	./ath5k/reg.h	1069;"	d
AR5K_EEPROM_CMD_WRITE	./ath5k/reg.h	1068;"	d
AR5K_EEPROM_COMP_DIS	./ath5k/eeprom.h	118;"	d
AR5K_EEPROM_CTL	./ath5k/eeprom.h	140;"	d
AR5K_EEPROM_DATA	./ath5k/reg.h	1060;"	d
AR5K_EEPROM_DATA_5210	./ath5k/reg.h	1059;"	d
AR5K_EEPROM_DATA_5211	./ath5k/reg.h	1058;"	d
AR5K_EEPROM_EARSTART	./ath5k/eeprom.h	94;"	d
AR5K_EEPROM_EAR_FILE_ID	./ath5k/eeprom.h	110;"	d
AR5K_EEPROM_EAR_FILE_VERSION	./ath5k/eeprom.h	106;"	d
AR5K_EEPROM_EEMAP	./ath5k/eeprom.h	97;"	d
AR5K_EEPROM_EEP_DELTA	./ath5k/eeprom.h	182;"	d
AR5K_EEPROM_EEP_FILE_VERSION	./ath5k/eeprom.h	105;"	d
AR5K_EEPROM_EEP_SCALE	./ath5k/eeprom.h	181;"	d
AR5K_EEPROM_FCC_MID_EN	./ath5k/eeprom.h	129;"	d
AR5K_EEPROM_FF_DIS	./ath5k/eeprom.h	120;"	d
AR5K_EEPROM_FREQ_M	./ath5k/eeprom.h	195;"	d
AR5K_EEPROM_GROUP1_OFFSET	./ath5k/eeprom.h	142;"	d
AR5K_EEPROM_GROUP2_OFFSET	./ath5k/eeprom.h	143;"	d
AR5K_EEPROM_GROUP3_OFFSET	./ath5k/eeprom.h	144;"	d
AR5K_EEPROM_GROUP4_OFFSET	./ath5k/eeprom.h	145;"	d
AR5K_EEPROM_GROUP5_OFFSET	./ath5k/eeprom.h	146;"	d
AR5K_EEPROM_GROUP6_OFFSET	./ath5k/eeprom.h	147;"	d
AR5K_EEPROM_GROUP7_OFFSET	./ath5k/eeprom.h	148;"	d
AR5K_EEPROM_GROUP8_OFFSET	./ath5k/eeprom.h	149;"	d
AR5K_EEPROM_GROUPS_START	./ath5k/eeprom.h	141;"	d
AR5K_EEPROM_HAS32KHZCRYSTAL	./ath5k/eeprom.h	101;"	d
AR5K_EEPROM_HAS32KHZCRYSTAL_OLD	./ath5k/eeprom.h	102;"	d
AR5K_EEPROM_HDR	./ath5k/eeprom.h	74;"	d
AR5K_EEPROM_HDR_11A	./ath5k/eeprom.h	75;"	d
AR5K_EEPROM_HDR_11B	./ath5k/eeprom.h	76;"	d
AR5K_EEPROM_HDR_11G	./ath5k/eeprom.h	77;"	d
AR5K_EEPROM_HDR_DEVICE	./ath5k/eeprom.h	80;"	d
AR5K_EEPROM_HDR_RFKILL	./ath5k/eeprom.h	81;"	d
AR5K_EEPROM_HDR_T_2GHZ_DIS	./ath5k/eeprom.h	78;"	d
AR5K_EEPROM_HDR_T_5GHZ_DBM	./ath5k/eeprom.h	79;"	d
AR5K_EEPROM_HDR_T_5GHZ_DIS	./ath5k/eeprom.h	82;"	d
AR5K_EEPROM_HDR_XR2_DIS	./ath5k/eeprom.h	95;"	d
AR5K_EEPROM_HDR_XR5_DIS	./ath5k/eeprom.h	96;"	d
AR5K_EEPROM_HEAVY_CLIP_EN	./ath5k/eeprom.h	123;"	d
AR5K_EEPROM_INFO	./ath5k/eeprom.h	49;"	d
AR5K_EEPROM_INFO_BASE	./ath5k/eeprom.h	46;"	d
AR5K_EEPROM_INFO_CKSUM	./ath5k/eeprom.h	48;"	d
AR5K_EEPROM_INFO_MAX	./ath5k/eeprom.h	47;"	d
AR5K_EEPROM_IS_HB63	./ath5k/eeprom.h	28;"	d
AR5K_EEPROM_I_GAIN	./ath5k/eeprom.h	222;"	d
AR5K_EEPROM_JAP_11A_NEW_EN	./ath5k/eeprom.h	134;"	d
AR5K_EEPROM_JAP_MID_EN	./ath5k/eeprom.h	132;"	d
AR5K_EEPROM_JAP_U1EVEN_EN	./ath5k/eeprom.h	130;"	d
AR5K_EEPROM_JAP_U1ODD_EN	./ath5k/eeprom.h	133;"	d
AR5K_EEPROM_JAP_U2_EN	./ath5k/eeprom.h	131;"	d
AR5K_EEPROM_KEY_CACHE_SIZE	./ath5k/eeprom.h	124;"	d
AR5K_EEPROM_MAGIC	./ath5k/eeprom.h	25;"	d
AR5K_EEPROM_MAGIC_VALUE	./ath5k/eeprom.h	26;"	d
AR5K_EEPROM_MASK_R0	./ath5k/eeprom.h	114;"	d
AR5K_EEPROM_MASK_R1	./ath5k/eeprom.h	115;"	d
AR5K_EEPROM_MAX_CHAN	./ath5k/eeprom.h	188;"	d
AR5K_EEPROM_MAX_CTLS	./ath5k/eeprom.h	207;"	d
AR5K_EEPROM_MAX_QCU	./ath5k/eeprom.h	122;"	d
AR5K_EEPROM_MISC0	./ath5k/eeprom.h	93;"	d
AR5K_EEPROM_MISC1	./ath5k/eeprom.h	99;"	d
AR5K_EEPROM_MISC2	./ath5k/eeprom.h	104;"	d
AR5K_EEPROM_MISC3	./ath5k/eeprom.h	108;"	d
AR5K_EEPROM_MISC4	./ath5k/eeprom.h	112;"	d
AR5K_EEPROM_MISC5	./ath5k/eeprom.h	117;"	d
AR5K_EEPROM_MISC6	./ath5k/eeprom.h	126;"	d
AR5K_EEPROM_MODES_11A	./ath5k/eeprom.h	137;"	d
AR5K_EEPROM_MODES_11B	./ath5k/eeprom.h	138;"	d
AR5K_EEPROM_MODES_11G	./ath5k/eeprom.h	139;"	d
AR5K_EEPROM_MODE_11A	./ath5k/eeprom.h	70;"	d
AR5K_EEPROM_MODE_11B	./ath5k/eeprom.h	71;"	d
AR5K_EEPROM_MODE_11G	./ath5k/eeprom.h	72;"	d
AR5K_EEPROM_NON_EDGE_M	./ath5k/eeprom.h	200;"	d
AR5K_EEPROM_NO_SPUR	./ath5k/eeprom.h	238;"	d
AR5K_EEPROM_N_2GHZ_CHAN	./ath5k/eeprom.h	185;"	d
AR5K_EEPROM_N_2GHZ_CHAN_2413	./ath5k/eeprom.h	186;"	d
AR5K_EEPROM_N_2GHZ_CHAN_MAX	./ath5k/eeprom.h	187;"	d
AR5K_EEPROM_N_5GHZ_CHAN	./ath5k/eeprom.h	184;"	d
AR5K_EEPROM_N_CTLS	./ath5k/eeprom.h	206;"	d
AR5K_EEPROM_N_EDGES	./ath5k/eeprom.h	193;"	d
AR5K_EEPROM_N_FREQ_BANDS	./ath5k/eeprom.h	/^	AR5K_EEPROM_N_FREQ_BANDS,$/;"	e	enum:ath5k_eeprom_freq_bands
AR5K_EEPROM_N_INTERCEPTS	./ath5k/eeprom.h	194;"	d
AR5K_EEPROM_N_INTERCEPT_10_2GHZ	./ath5k/eeprom.h	213;"	d
AR5K_EEPROM_N_INTERCEPT_10_5GHZ	./ath5k/eeprom.h	214;"	d
AR5K_EEPROM_N_IQ_CAL	./ath5k/eeprom.h	224;"	d
AR5K_EEPROM_N_MODES	./ath5k/eeprom.h	183;"	d
AR5K_EEPROM_N_OBDB	./ath5k/eeprom.h	202;"	d
AR5K_EEPROM_N_PCDAC	./ath5k/eeprom.h	190;"	d
AR5K_EEPROM_N_PD_CURVES	./ath5k/eeprom.h	208;"	d
AR5K_EEPROM_N_PD_GAINS	./ath5k/eeprom.h	211;"	d
AR5K_EEPROM_N_PD_POINTS	./ath5k/eeprom.h	212;"	d
AR5K_EEPROM_N_PHASE_CAL	./ath5k/eeprom.h	191;"	d
AR5K_EEPROM_N_POWER_LOC_11B	./ath5k/eeprom.h	220;"	d
AR5K_EEPROM_N_POWER_LOC_11G	./ath5k/eeprom.h	221;"	d
AR5K_EEPROM_N_PWR_POINTS_5111	./ath5k/eeprom.h	189;"	d
AR5K_EEPROM_N_SPUR_CHANS	./ath5k/eeprom.h	232;"	d
AR5K_EEPROM_N_TEST_FREQ	./ath5k/eeprom.h	192;"	d
AR5K_EEPROM_N_XPD0_POINTS	./ath5k/eeprom.h	209;"	d
AR5K_EEPROM_N_XPD3_POINTS	./ath5k/eeprom.h	210;"	d
AR5K_EEPROM_OBDB0_2GHZ	./ath5k/eeprom.h	159;"	d
AR5K_EEPROM_OBDB1_2GHZ	./ath5k/eeprom.h	160;"	d
AR5K_EEPROM_OBDB_DIS	./ath5k/eeprom.h	203;"	d
AR5K_EEPROM_OFF	./ath5k/eeprom.h	85;"	d
AR5K_EEPROM_PCDAC_M	./ath5k/eeprom.h	196;"	d
AR5K_EEPROM_PCDAC_START	./ath5k/eeprom.h	197;"	d
AR5K_EEPROM_PCDAC_STEP	./ath5k/eeprom.h	199;"	d
AR5K_EEPROM_PCDAC_STOP	./ath5k/eeprom.h	198;"	d
AR5K_EEPROM_PCIE_OFFSET	./ath5k/eeprom.h	22;"	d
AR5K_EEPROM_PCIE_SERDES_SECTION	./ath5k/eeprom.h	23;"	d
AR5K_EEPROM_POWER_M	./ath5k/eeprom.h	215;"	d
AR5K_EEPROM_POWER_MAX	./ath5k/eeprom.h	217;"	d
AR5K_EEPROM_POWER_MIN	./ath5k/eeprom.h	216;"	d
AR5K_EEPROM_POWER_STEP	./ath5k/eeprom.h	218;"	d
AR5K_EEPROM_POWER_TABLE_SIZE	./ath5k/eeprom.h	219;"	d
AR5K_EEPROM_PROTECT	./ath5k/eeprom.h	162;"	d
AR5K_EEPROM_PROTECT_RD_0_31	./ath5k/eeprom.h	163;"	d
AR5K_EEPROM_PROTECT_RD_128_191	./ath5k/eeprom.h	169;"	d
AR5K_EEPROM_PROTECT_RD_192_207	./ath5k/eeprom.h	171;"	d
AR5K_EEPROM_PROTECT_RD_208_223	./ath5k/eeprom.h	173;"	d
AR5K_EEPROM_PROTECT_RD_224_239	./ath5k/eeprom.h	175;"	d
AR5K_EEPROM_PROTECT_RD_240_255	./ath5k/eeprom.h	177;"	d
AR5K_EEPROM_PROTECT_RD_32_63	./ath5k/eeprom.h	165;"	d
AR5K_EEPROM_PROTECT_RD_64_127	./ath5k/eeprom.h	167;"	d
AR5K_EEPROM_PROTECT_WR_0_31	./ath5k/eeprom.h	164;"	d
AR5K_EEPROM_PROTECT_WR_128_191	./ath5k/eeprom.h	170;"	d
AR5K_EEPROM_PROTECT_WR_192_207	./ath5k/eeprom.h	172;"	d
AR5K_EEPROM_PROTECT_WR_208_223	./ath5k/eeprom.h	174;"	d
AR5K_EEPROM_PROTECT_WR_224_239	./ath5k/eeprom.h	176;"	d
AR5K_EEPROM_PROTECT_WR_240_255	./ath5k/eeprom.h	178;"	d
AR5K_EEPROM_PROTECT_WR_32_63	./ath5k/eeprom.h	166;"	d
AR5K_EEPROM_PROTECT_WR_64_127	./ath5k/eeprom.h	168;"	d
AR5K_EEPROM_READ	./ath5k/eeprom.h	243;"	d
AR5K_EEPROM_READ_HDR	./ath5k/eeprom.h	248;"	d
AR5K_EEPROM_REG_DOMAIN	./ath5k/eeprom.h	36;"	d
AR5K_EEPROM_RFKILL	./ath5k/eeprom.h	30;"	d
AR5K_EEPROM_RFKILL_GPIO_SEL	./ath5k/eeprom.h	31;"	d
AR5K_EEPROM_RFKILL_GPIO_SEL_S	./ath5k/eeprom.h	32;"	d
AR5K_EEPROM_RFKILL_POLARITY	./ath5k/eeprom.h	33;"	d
AR5K_EEPROM_RFKILL_POLARITY_S	./ath5k/eeprom.h	34;"	d
AR5K_EEPROM_RX_CHAIN_DIS	./ath5k/eeprom.h	128;"	d
AR5K_EEPROM_SCALE_OC_DELTA	./ath5k/eeprom.h	205;"	d
AR5K_EEPROM_SIZE_ENDLOC_SHIFT	./ath5k/eeprom.h	43;"	d
AR5K_EEPROM_SIZE_LOWER	./ath5k/eeprom.h	39;"	d
AR5K_EEPROM_SIZE_UPPER	./ath5k/eeprom.h	40;"	d
AR5K_EEPROM_SIZE_UPPER_MASK	./ath5k/eeprom.h	41;"	d
AR5K_EEPROM_SIZE_UPPER_SHIFT	./ath5k/eeprom.h	42;"	d
AR5K_EEPROM_SPUR_CHAN_MASK	./ath5k/eeprom.h	237;"	d
AR5K_EEPROM_STATUS	./ath5k/reg.h	1076;"	d
AR5K_EEPROM_STAT_5210	./ath5k/reg.h	1074;"	d
AR5K_EEPROM_STAT_5211	./ath5k/reg.h	1075;"	d
AR5K_EEPROM_STAT_RDDONE	./ath5k/reg.h	1079;"	d
AR5K_EEPROM_STAT_RDERR	./ath5k/reg.h	1078;"	d
AR5K_EEPROM_STAT_WRDONE	./ath5k/reg.h	1081;"	d
AR5K_EEPROM_STAT_WRERR	./ath5k/reg.h	1080;"	d
AR5K_EEPROM_TARGET_PWRSTART	./ath5k/eeprom.h	100;"	d
AR5K_EEPROM_TARGET_PWR_OFF_11A	./ath5k/eeprom.h	151;"	d
AR5K_EEPROM_TARGET_PWR_OFF_11B	./ath5k/eeprom.h	153;"	d
AR5K_EEPROM_TARGET_PWR_OFF_11G	./ath5k/eeprom.h	155;"	d
AR5K_EEPROM_TX_CHAIN_DIS	./ath5k/eeprom.h	127;"	d
AR5K_EEPROM_VERSION	./ath5k/eeprom.h	51;"	d
AR5K_EEPROM_VERSION_3_0	./ath5k/eeprom.h	52;"	d
AR5K_EEPROM_VERSION_3_1	./ath5k/eeprom.h	53;"	d
AR5K_EEPROM_VERSION_3_2	./ath5k/eeprom.h	54;"	d
AR5K_EEPROM_VERSION_3_3	./ath5k/eeprom.h	55;"	d
AR5K_EEPROM_VERSION_3_4	./ath5k/eeprom.h	56;"	d
AR5K_EEPROM_VERSION_4_0	./ath5k/eeprom.h	57;"	d
AR5K_EEPROM_VERSION_4_1	./ath5k/eeprom.h	58;"	d
AR5K_EEPROM_VERSION_4_2	./ath5k/eeprom.h	59;"	d
AR5K_EEPROM_VERSION_4_3	./ath5k/eeprom.h	60;"	d
AR5K_EEPROM_VERSION_4_4	./ath5k/eeprom.h	61;"	d
AR5K_EEPROM_VERSION_4_5	./ath5k/eeprom.h	62;"	d
AR5K_EEPROM_VERSION_4_6	./ath5k/eeprom.h	63;"	d
AR5K_EEPROM_VERSION_4_7	./ath5k/eeprom.h	64;"	d
AR5K_EEPROM_VERSION_4_9	./ath5k/eeprom.h	65;"	d
AR5K_EEPROM_VERSION_5_0	./ath5k/eeprom.h	66;"	d
AR5K_EEPROM_VERSION_5_1	./ath5k/eeprom.h	67;"	d
AR5K_EEPROM_VERSION_5_3	./ath5k/eeprom.h	68;"	d
AR5K_ENABLE_QUEUE	./ath5k/reg.h	559;"	d
AR5K_FCS_FAIL	./ath5k/reg.h	1552;"	d
AR5K_FCS_FAIL_5210	./ath5k/reg.h	1550;"	d
AR5K_FCS_FAIL_5211	./ath5k/reg.h	1551;"	d
AR5K_FRAME_CTL_QOSM	./ath5k/reg.h	1485;"	d
AR5K_GAIN_CCK_OFDM_GAIN_DELTA	./ath5k/rfgain.h	450;"	d
AR5K_GAIN_CCK_PROBE_CORR	./ath5k/rfgain.h	449;"	d
AR5K_GAIN_CHECK_ADJUST	./ath5k/rfgain.h	455;"	d
AR5K_GAIN_CRN_FIX_BITS_5111	./ath5k/rfgain.h	444;"	d
AR5K_GAIN_CRN_FIX_BITS_5112	./ath5k/rfgain.h	445;"	d
AR5K_GAIN_CRN_MAX_FIX_BITS	./ath5k/rfgain.h	446;"	d
AR5K_GAIN_DYN_ADJUST_HI_MARGIN	./ath5k/rfgain.h	447;"	d
AR5K_GAIN_DYN_ADJUST_LO_MARGIN	./ath5k/rfgain.h	448;"	d
AR5K_GAIN_STEP_COUNT	./ath5k/rfgain.h	451;"	d
AR5K_GPIOCR	./ath5k/reg.h	932;"	d
AR5K_GPIOCR_IN	./ath5k/reg.h	936;"	d
AR5K_GPIOCR_INT_ENA	./ath5k/reg.h	933;"	d
AR5K_GPIOCR_INT_SEL	./ath5k/reg.h	940;"	d
AR5K_GPIOCR_INT_SELH	./ath5k/reg.h	935;"	d
AR5K_GPIOCR_INT_SELL	./ath5k/reg.h	934;"	d
AR5K_GPIOCR_OUT	./ath5k/reg.h	939;"	d
AR5K_GPIOCR_OUT0	./ath5k/reg.h	937;"	d
AR5K_GPIOCR_OUT1	./ath5k/reg.h	938;"	d
AR5K_GPIODI	./ath5k/reg.h	950;"	d
AR5K_GPIODI_M	./ath5k/reg.h	951;"	d
AR5K_GPIODO	./ath5k/reg.h	945;"	d
AR5K_IER	./ath5k/reg.h	89;"	d
AR5K_IER_DISABLE	./ath5k/reg.h	90;"	d
AR5K_IER_ENABLE	./ath5k/reg.h	91;"	d
AR5K_IFS0	./ath5k/reg.h	1299;"	d
AR5K_IFS0_DIFS	./ath5k/reg.h	1302;"	d
AR5K_IFS0_DIFS_S	./ath5k/reg.h	1303;"	d
AR5K_IFS0_SIFS	./ath5k/reg.h	1300;"	d
AR5K_IFS0_SIFS_S	./ath5k/reg.h	1301;"	d
AR5K_IFS1	./ath5k/reg.h	1308;"	d
AR5K_IFS1_CS_EN	./ath5k/reg.h	1313;"	d
AR5K_IFS1_CS_EN_S	./ath5k/reg.h	1314;"	d
AR5K_IFS1_EIFS	./ath5k/reg.h	1311;"	d
AR5K_IFS1_EIFS_S	./ath5k/reg.h	1312;"	d
AR5K_IFS1_PIFS	./ath5k/reg.h	1309;"	d
AR5K_IFS1_PIFS_S	./ath5k/reg.h	1310;"	d
AR5K_IMR	./ath5k/reg.h	378;"	d
AR5K_IMR_BCNMISC	./ath5k/reg.h	407;"	d
AR5K_IMR_BMISS	./ath5k/reg.h	398;"	d
AR5K_IMR_BNR	./ath5k/reg.h	400;"	d
AR5K_IMR_BRSSI	./ath5k/reg.h	397;"	d
AR5K_IMR_DPERR	./ath5k/reg.h	404;"	d
AR5K_IMR_GPIO	./ath5k/reg.h	409;"	d
AR5K_IMR_HIUERR	./ath5k/reg.h	399;"	d
AR5K_IMR_MCABT	./ath5k/reg.h	401;"	d
AR5K_IMR_MIB	./ath5k/reg.h	392;"	d
AR5K_IMR_QCBRORN	./ath5k/reg.h	410;"	d
AR5K_IMR_QCBRURN	./ath5k/reg.h	411;"	d
AR5K_IMR_QTRIG	./ath5k/reg.h	412;"	d
AR5K_IMR_RXCHIRP	./ath5k/reg.h	402;"	d
AR5K_IMR_RXDESC	./ath5k/reg.h	381;"	d
AR5K_IMR_RXDOPPLER	./ath5k/reg.h	405;"	d
AR5K_IMR_RXEOL	./ath5k/reg.h	384;"	d
AR5K_IMR_RXERR	./ath5k/reg.h	382;"	d
AR5K_IMR_RXKCM	./ath5k/reg.h	395;"	d
AR5K_IMR_RXNOFRM	./ath5k/reg.h	383;"	d
AR5K_IMR_RXOK	./ath5k/reg.h	380;"	d
AR5K_IMR_RXORN	./ath5k/reg.h	385;"	d
AR5K_IMR_RXPHY	./ath5k/reg.h	394;"	d
AR5K_IMR_SSERR	./ath5k/reg.h	403;"	d
AR5K_IMR_SWBA	./ath5k/reg.h	396;"	d
AR5K_IMR_SWI	./ath5k/reg.h	393;"	d
AR5K_IMR_TIM	./ath5k/reg.h	406;"	d
AR5K_IMR_TXDESC	./ath5k/reg.h	387;"	d
AR5K_IMR_TXEOL	./ath5k/reg.h	390;"	d
AR5K_IMR_TXERR	./ath5k/reg.h	388;"	d
AR5K_IMR_TXNOFRM	./ath5k/reg.h	389;"	d
AR5K_IMR_TXOK	./ath5k/reg.h	386;"	d
AR5K_IMR_TXURN	./ath5k/reg.h	391;"	d
AR5K_INIT_CARR_SENSE_EN	./ath5k/ath5k.h	206;"	d
AR5K_INIT_CFG	./ath5k/ath5k.h	210;"	d
AR5K_INIT_CFG	./ath5k/ath5k.h	214;"	d
AR5K_INIT_CYCRSSI_THR1	./ath5k/ath5k.h	218;"	d
AR5K_INIT_OFDM_PLCP_BITS	./ath5k/ath5k.h	246;"	d
AR5K_INIT_OFDM_PREAMBLE_TIME_MIN	./ath5k/ath5k.h	244;"	d
AR5K_INIT_OFDM_PREAMPLE_TIME	./ath5k/ath5k.h	242;"	d
AR5K_INIT_OFDM_SYMBOL_TIME	./ath5k/ath5k.h	245;"	d
AR5K_INIT_RETRY_LONG	./ath5k/ath5k.h	222;"	d
AR5K_INIT_RETRY_SHORT	./ath5k/ath5k.h	221;"	d
AR5K_INIT_RX_LATENCY_5210	./ath5k/ath5k.h	258;"	d
AR5K_INIT_RX_LAT_MAX	./ath5k/ath5k.h	249;"	d
AR5K_INIT_SIFS_DEFAULT_A	./ath5k/ath5k.h	235;"	d
AR5K_INIT_SIFS_DEFAULT_BG	./ath5k/ath5k.h	234;"	d
AR5K_INIT_SIFS_HALF_RATE	./ath5k/ath5k.h	236;"	d
AR5K_INIT_SIFS_QUARTER_RATE	./ath5k/ath5k.h	237;"	d
AR5K_INIT_SIFS_TURBO	./ath5k/ath5k.h	233;"	d
AR5K_INIT_SLOT_TIME_B	./ath5k/ath5k.h	229;"	d
AR5K_INIT_SLOT_TIME_DEFAULT	./ath5k/ath5k.h	226;"	d
AR5K_INIT_SLOT_TIME_HALF_RATE	./ath5k/ath5k.h	227;"	d
AR5K_INIT_SLOT_TIME_QUARTER_RATE	./ath5k/ath5k.h	228;"	d
AR5K_INIT_SLOT_TIME_TURBO	./ath5k/ath5k.h	225;"	d
AR5K_INIT_TXF2TXD_START_DEFAULT	./ath5k/ath5k.h	261;"	d
AR5K_INIT_TXF2TXD_START_DELAY_10MHZ	./ath5k/ath5k.h	262;"	d
AR5K_INIT_TXF2TXD_START_DELAY_5MHZ	./ath5k/ath5k.h	263;"	d
AR5K_INIT_TX_LATENCY_5210	./ath5k/ath5k.h	257;"	d
AR5K_INIT_TX_LAT_A	./ath5k/ath5k.h	252;"	d
AR5K_INIT_TX_LAT_BG	./ath5k/ath5k.h	253;"	d
AR5K_INIT_TX_LAT_MIN	./ath5k/ath5k.h	255;"	d
AR5K_INI_READ	./ath5k/initvals.c	/^		AR5K_INI_READ = 1,	\/* Cleared on read *\/$/;"	e	enum:ath5k_ini::__anon2	file:
AR5K_INI_WRITE	./ath5k/initvals.c	/^		AR5K_INI_WRITE = 0,	\/* Default *\/$/;"	e	enum:ath5k_ini::__anon2	file:
AR5K_INTPEND	./ath5k/reg.h	866;"	d
AR5K_INTPEND_M	./ath5k/reg.h	867;"	d
AR5K_INT_BCN_TIMEOUT	./ath5k/ath5k.h	/^	AR5K_INT_BCN_TIMEOUT =	0x02000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_BMISS	./ath5k/ath5k.h	/^	AR5K_INT_BMISS	= 0x00040000,$/;"	e	enum:ath5k_int
AR5K_INT_BNR	./ath5k/ath5k.h	/^	AR5K_INT_BNR	= 0x00100000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_BRSSI	./ath5k/ath5k.h	/^	AR5K_INT_BRSSI	= 0x00020000,$/;"	e	enum:ath5k_int
AR5K_INT_CAB_TIMEOUT	./ath5k/ath5k.h	/^	AR5K_INT_CAB_TIMEOUT =	0x04000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_COMMON	./ath5k/ath5k.h	/^	AR5K_INT_COMMON  = AR5K_INT_RXOK$/;"	e	enum:ath5k_int
AR5K_INT_DTIM	./ath5k/ath5k.h	/^	AR5K_INT_DTIM	= 0x00400000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_DTIM_SYNC	./ath5k/ath5k.h	/^	AR5K_INT_DTIM_SYNC =	0x00800000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_FATAL	./ath5k/ath5k.h	/^	AR5K_INT_FATAL	= 0x00080000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_GLOBAL	./ath5k/ath5k.h	/^	AR5K_INT_GLOBAL =	0x80000000,$/;"	e	enum:ath5k_int
AR5K_INT_GPIO	./ath5k/ath5k.h	/^	AR5K_INT_GPIO	=	0x01000000,$/;"	e	enum:ath5k_int
AR5K_INT_MIB	./ath5k/ath5k.h	/^	AR5K_INT_MIB	= 0x00001000,$/;"	e	enum:ath5k_int
AR5K_INT_NOCARD	./ath5k/ath5k.h	/^	AR5K_INT_NOCARD	= 0xffffffff$/;"	e	enum:ath5k_int
AR5K_INT_QCBRORN	./ath5k/ath5k.h	/^	AR5K_INT_QCBRORN =	0x10000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_QCBRURN	./ath5k/ath5k.h	/^	AR5K_INT_QCBRURN =	0x20000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_QTRIG	./ath5k/ath5k.h	/^	AR5K_INT_QTRIG	=	0x40000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_RXDESC	./ath5k/ath5k.h	/^	AR5K_INT_RXDESC	= 0x00000002,$/;"	e	enum:ath5k_int
AR5K_INT_RXEOL	./ath5k/ath5k.h	/^	AR5K_INT_RXEOL	= 0x00000010,$/;"	e	enum:ath5k_int
AR5K_INT_RXERR	./ath5k/ath5k.h	/^	AR5K_INT_RXERR	= 0x00000004,$/;"	e	enum:ath5k_int
AR5K_INT_RXKCM	./ath5k/ath5k.h	/^	AR5K_INT_RXKCM	= 0x00008000,$/;"	e	enum:ath5k_int
AR5K_INT_RXNOFRM	./ath5k/ath5k.h	/^	AR5K_INT_RXNOFRM = 0x00000008,$/;"	e	enum:ath5k_int
AR5K_INT_RXOK	./ath5k/ath5k.h	/^	AR5K_INT_RXOK	= 0x00000001,$/;"	e	enum:ath5k_int
AR5K_INT_RXORN	./ath5k/ath5k.h	/^	AR5K_INT_RXORN	= 0x00000020,$/;"	e	enum:ath5k_int
AR5K_INT_RXPHY	./ath5k/ath5k.h	/^	AR5K_INT_RXPHY	= 0x00004000,$/;"	e	enum:ath5k_int
AR5K_INT_RX_ALL	./ath5k/ath5k.h	/^	AR5K_INT_RX_ALL = AR5K_INT_RXOK$/;"	e	enum:ath5k_int
AR5K_INT_RX_DOPPLER	./ath5k/ath5k.h	/^	AR5K_INT_RX_DOPPLER =	0x08000000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_SWBA	./ath5k/ath5k.h	/^	AR5K_INT_SWBA	= 0x00010000,$/;"	e	enum:ath5k_int
AR5K_INT_SWI	./ath5k/ath5k.h	/^	AR5K_INT_SWI	= 0x00002000,$/;"	e	enum:ath5k_int
AR5K_INT_TIM	./ath5k/ath5k.h	/^	AR5K_INT_TIM	= 0x00200000, \/* Non common *\/$/;"	e	enum:ath5k_int
AR5K_INT_TXDESC	./ath5k/ath5k.h	/^	AR5K_INT_TXDESC	= 0x00000080,$/;"	e	enum:ath5k_int
AR5K_INT_TXEOL	./ath5k/ath5k.h	/^	AR5K_INT_TXEOL	= 0x00000400,$/;"	e	enum:ath5k_int
AR5K_INT_TXERR	./ath5k/ath5k.h	/^	AR5K_INT_TXERR	= 0x00000100,$/;"	e	enum:ath5k_int
AR5K_INT_TXNOFRM	./ath5k/ath5k.h	/^	AR5K_INT_TXNOFRM = 0x00000200,$/;"	e	enum:ath5k_int
AR5K_INT_TXOK	./ath5k/ath5k.h	/^	AR5K_INT_TXOK	= 0x00000040,$/;"	e	enum:ath5k_int
AR5K_INT_TXURN	./ath5k/ath5k.h	/^	AR5K_INT_TXURN	= 0x00000800,$/;"	e	enum:ath5k_int
AR5K_INT_TX_ALL	./ath5k/ath5k.h	/^	AR5K_INT_TX_ALL = AR5K_INT_TXOK$/;"	e	enum:ath5k_int
AR5K_ISR	./ath5k/reg.h	284;"	d
AR5K_ISR_BCNMISC	./ath5k/reg.h	313;"	d
AR5K_ISR_BMISS	./ath5k/reg.h	304;"	d
AR5K_ISR_BNR	./ath5k/reg.h	306;"	d
AR5K_ISR_BRSSI	./ath5k/reg.h	303;"	d
AR5K_ISR_DPERR	./ath5k/reg.h	310;"	d
AR5K_ISR_GPIO	./ath5k/reg.h	315;"	d
AR5K_ISR_HIUERR	./ath5k/reg.h	305;"	d
AR5K_ISR_MCABT	./ath5k/reg.h	307;"	d
AR5K_ISR_MIB	./ath5k/reg.h	298;"	d
AR5K_ISR_QCBRORN	./ath5k/reg.h	316;"	d
AR5K_ISR_QCBRURN	./ath5k/reg.h	317;"	d
AR5K_ISR_QTRIG	./ath5k/reg.h	318;"	d
AR5K_ISR_RXCHIRP	./ath5k/reg.h	308;"	d
AR5K_ISR_RXDESC	./ath5k/reg.h	287;"	d
AR5K_ISR_RXDOPPLER	./ath5k/reg.h	311;"	d
AR5K_ISR_RXEOL	./ath5k/reg.h	290;"	d
AR5K_ISR_RXERR	./ath5k/reg.h	288;"	d
AR5K_ISR_RXKCM	./ath5k/reg.h	301;"	d
AR5K_ISR_RXNOFRM	./ath5k/reg.h	289;"	d
AR5K_ISR_RXOK	./ath5k/reg.h	286;"	d
AR5K_ISR_RXORN	./ath5k/reg.h	291;"	d
AR5K_ISR_RXPHY	./ath5k/reg.h	300;"	d
AR5K_ISR_SSERR	./ath5k/reg.h	309;"	d
AR5K_ISR_SWBA	./ath5k/reg.h	302;"	d
AR5K_ISR_SWI	./ath5k/reg.h	299;"	d
AR5K_ISR_TIM	./ath5k/reg.h	312;"	d
AR5K_ISR_TXDESC	./ath5k/reg.h	293;"	d
AR5K_ISR_TXEOL	./ath5k/reg.h	296;"	d
AR5K_ISR_TXERR	./ath5k/reg.h	294;"	d
AR5K_ISR_TXNOFRM	./ath5k/reg.h	295;"	d
AR5K_ISR_TXOK	./ath5k/reg.h	292;"	d
AR5K_ISR_TXURN	./ath5k/reg.h	297;"	d
AR5K_KEYCACHE_SIZE	./ath5k/ath5k.h	798;"	d
AR5K_KEYTABLE_SIZE_5210	./ath5k/reg.h	1823;"	d
AR5K_KEYTABLE_SIZE_5211	./ath5k/reg.h	1824;"	d
AR5K_LAST_TSTP	./ath5k/reg.h	1458;"	d
AR5K_LED_ASSOC	./ath5k/ath5k.h	969;"	d
AR5K_LED_AUTH	./ath5k/ath5k.h	968;"	d
AR5K_LED_INIT	./ath5k/ath5k.h	966;"	d
AR5K_LED_RUN	./ath5k/ath5k.h	970;"	d
AR5K_LED_SCAN	./ath5k/ath5k.h	967;"	d
AR5K_MAX_GPIO	./ath5k/ath5k.h	1093;"	d
AR5K_MAX_RATES	./ath5k/ath5k.h	769;"	d
AR5K_MAX_RF_BANKS	./ath5k/ath5k.h	1094;"	d
AR5K_MCAST_FILTER0	./ath5k/reg.h	1355;"	d
AR5K_MCAST_FILTER0_5210	./ath5k/reg.h	1353;"	d
AR5K_MCAST_FILTER0_5211	./ath5k/reg.h	1354;"	d
AR5K_MCAST_FILTER1	./ath5k/reg.h	1363;"	d
AR5K_MCAST_FILTER1_5210	./ath5k/reg.h	1361;"	d
AR5K_MCAST_FILTER1_5211	./ath5k/reg.h	1362;"	d
AR5K_MIBC	./ath5k/reg.h	213;"	d
AR5K_MIBC_CMC	./ath5k/reg.h	216;"	d
AR5K_MIBC_COW	./ath5k/reg.h	214;"	d
AR5K_MIBC_FMC	./ath5k/reg.h	215;"	d
AR5K_MIBC_MCS	./ath5k/reg.h	217;"	d
AR5K_MIC_QOS_CTL	./ath5k/reg.h	1742;"	d
AR5K_MIC_QOS_CTL_MQ_EN	./ath5k/reg.h	1744;"	d
AR5K_MIC_QOS_CTL_OFF	./ath5k/reg.h	1743;"	d
AR5K_MIC_QOS_SEL	./ath5k/reg.h	1749;"	d
AR5K_MIC_QOS_SEL_OFF	./ath5k/reg.h	1750;"	d
AR5K_MISC	./ath5k/reg.h	256;"	d
AR5K_MISC_DMA_OBS_M	./ath5k/reg.h	257;"	d
AR5K_MISC_DMA_OBS_S	./ath5k/reg.h	258;"	d
AR5K_MISC_LED_BLINK	./ath5k/reg.h	266;"	d
AR5K_MISC_LED_DECAY	./ath5k/reg.h	265;"	d
AR5K_MISC_MAC_OBS_LSB_M	./ath5k/reg.h	261;"	d
AR5K_MISC_MAC_OBS_LSB_S	./ath5k/reg.h	262;"	d
AR5K_MISC_MAC_OBS_MSB_M	./ath5k/reg.h	263;"	d
AR5K_MISC_MAC_OBS_MSB_S	./ath5k/reg.h	264;"	d
AR5K_MISC_MISC_OBS_M	./ath5k/reg.h	259;"	d
AR5K_MISC_MISC_OBS_S	./ath5k/reg.h	260;"	d
AR5K_MISC_MODE	./ath5k/reg.h	1755;"	d
AR5K_MISC_MODE_ACKSIFS_MEM	./ath5k/reg.h	1757;"	d
AR5K_MISC_MODE_COMBINED_MIC	./ath5k/reg.h	1758;"	d
AR5K_MISC_MODE_FBSSID_MATCH	./ath5k/reg.h	1756;"	d
AR5K_MODE_11A	./ath5k/ath5k.h	/^	AR5K_MODE_11A		=	0,$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_11B	./ath5k/ath5k.h	/^	AR5K_MODE_11B		=	1,$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_11G	./ath5k/ath5k.h	/^	AR5K_MODE_11G		=	2,$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_MAX	./ath5k/ath5k.h	/^	AR5K_MODE_MAX		=	3$/;"	e	enum:ath5k_driver_mode
AR5K_MODE_XR	./ath5k/ath5k.h	/^	AR5K_MODE_XR		=	0,$/;"	e	enum:ath5k_driver_mode
AR5K_NAV	./ath5k/reg.h	1513;"	d
AR5K_NAV_5210	./ath5k/reg.h	1511;"	d
AR5K_NAV_5211	./ath5k/reg.h	1512;"	d
AR5K_NODCU_RETRY_LMT	./ath5k/reg.h	1209;"	d
AR5K_NODCU_RETRY_LMT_CW_MIN	./ath5k/reg.h	1218;"	d
AR5K_NODCU_RETRY_LMT_CW_MIN_S	./ath5k/reg.h	1219;"	d
AR5K_NODCU_RETRY_LMT_LG_RETRY	./ath5k/reg.h	1212;"	d
AR5K_NODCU_RETRY_LMT_LG_RETRY_S	./ath5k/reg.h	1213;"	d
AR5K_NODCU_RETRY_LMT_SH_RETRY	./ath5k/reg.h	1210;"	d
AR5K_NODCU_RETRY_LMT_SH_RETRY_S	./ath5k/reg.h	1211;"	d
AR5K_NODCU_RETRY_LMT_SLG_RETRY	./ath5k/reg.h	1216;"	d
AR5K_NODCU_RETRY_LMT_SLG_RETRY_S	./ath5k/reg.h	1217;"	d
AR5K_NODCU_RETRY_LMT_SSH_RETRY	./ath5k/reg.h	1214;"	d
AR5K_NODCU_RETRY_LMT_SSH_RETRY_S	./ath5k/reg.h	1215;"	d
AR5K_NOQCU_TXDP0	./ath5k/reg.h	46;"	d
AR5K_NOQCU_TXDP1	./ath5k/reg.h	47;"	d
AR5K_NUM_GPIO	./ath5k/reg.h	930;"	d
AR5K_NUM_TX_QUEUES	./ath5k/ath5k.h	493;"	d
AR5K_NUM_TX_QUEUES_NOQCU	./ath5k/ath5k.h	494;"	d
AR5K_OFDM_FIL_CNT	./ath5k/reg.h	1764;"	d
AR5K_PCICFG	./ath5k/reg.h	879;"	d
AR5K_PCICFG_BUS_SEL	./ath5k/reg.h	893;"	d
AR5K_PCICFG_CBEFIX_DIS	./ath5k/reg.h	894;"	d
AR5K_PCICFG_CLKRUNEN	./ath5k/reg.h	882;"	d
AR5K_PCICFG_EEAE	./ath5k/reg.h	880;"	d
AR5K_PCICFG_EESIZE	./ath5k/reg.h	883;"	d
AR5K_PCICFG_EESIZE_16K	./ath5k/reg.h	887;"	d
AR5K_PCICFG_EESIZE_4K	./ath5k/reg.h	885;"	d
AR5K_PCICFG_EESIZE_8K	./ath5k/reg.h	886;"	d
AR5K_PCICFG_EESIZE_FAIL	./ath5k/reg.h	888;"	d
AR5K_PCICFG_EESIZE_S	./ath5k/reg.h	884;"	d
AR5K_PCICFG_LED	./ath5k/reg.h	889;"	d
AR5K_PCICFG_LEDBLINK	./ath5k/reg.h	905;"	d
AR5K_PCICFG_LEDBLINK_S	./ath5k/reg.h	906;"	d
AR5K_PCICFG_LEDMODE	./ath5k/reg.h	900;"	d
AR5K_PCICFG_LEDMODE_PROM	./ath5k/reg.h	902;"	d
AR5K_PCICFG_LEDMODE_PROP	./ath5k/reg.h	901;"	d
AR5K_PCICFG_LEDMODE_PWR	./ath5k/reg.h	903;"	d
AR5K_PCICFG_LEDMODE_RAND	./ath5k/reg.h	904;"	d
AR5K_PCICFG_LEDSLOW	./ath5k/reg.h	907;"	d
AR5K_PCICFG_LEDSTATE	./ath5k/reg.h	908;"	d
AR5K_PCICFG_LED_ASSOC	./ath5k/reg.h	892;"	d
AR5K_PCICFG_LED_BCTL	./ath5k/reg.h	896;"	d
AR5K_PCICFG_LED_NONE	./ath5k/reg.h	890;"	d
AR5K_PCICFG_LED_PEND	./ath5k/reg.h	891;"	d
AR5K_PCICFG_RETRY_FIX	./ath5k/reg.h	897;"	d
AR5K_PCICFG_SLEEP_CLOCK_EN	./ath5k/reg.h	881;"	d
AR5K_PCICFG_SLEEP_CLOCK_RATE	./ath5k/reg.h	911;"	d
AR5K_PCICFG_SLEEP_CLOCK_RATE_S	./ath5k/reg.h	912;"	d
AR5K_PCICFG_SL_INPEN	./ath5k/reg.h	898;"	d
AR5K_PCICFG_SL_INTEN	./ath5k/reg.h	895;"	d
AR5K_PCICFG_SPWR_DN	./ath5k/reg.h	899;"	d
AR5K_PCIE_PM_CTL	./ath5k/reg.h	987;"	d
AR5K_PCIE_PM_CTL_AUX_PWR_DET	./ath5k/reg.h	997;"	d
AR5K_PCIE_PM_CTL_L0_L0S_CLEAR	./ath5k/reg.h	991;"	d
AR5K_PCIE_PM_CTL_L0_L0S_EN	./ath5k/reg.h	992;"	d
AR5K_PCIE_PM_CTL_L1_WHEN_D2	./ath5k/reg.h	989;"	d
AR5K_PCIE_PM_CTL_LDRESET_EN	./ath5k/reg.h	993;"	d
AR5K_PCIE_PM_CTL_PME_CLEAR	./ath5k/reg.h	998;"	d
AR5K_PCIE_PM_CTL_PME_EN	./ath5k/reg.h	996;"	d
AR5K_PCIE_PM_CTL_PSM_D0	./ath5k/reg.h	999;"	d
AR5K_PCIE_PM_CTL_PSM_D1	./ath5k/reg.h	1000;"	d
AR5K_PCIE_PM_CTL_PSM_D2	./ath5k/reg.h	1001;"	d
AR5K_PCIE_PM_CTL_PSM_D3	./ath5k/reg.h	1002;"	d
AR5K_PCIE_SERDES	./ath5k/reg.h	1013;"	d
AR5K_PCIE_SERDES_RESET	./ath5k/reg.h	1014;"	d
AR5K_PCIE_WAEN	./ath5k/reg.h	1007;"	d
AR5K_PCU_MAX	./ath5k/reg.h	1116;"	d
AR5K_PCU_MIN	./ath5k/reg.h	1115;"	d
AR5K_PHY	./ath5k/reg.h	1832;"	d
AR5K_PHYERR_CNT1	./ath5k/reg.h	1774;"	d
AR5K_PHYERR_CNT1_MASK	./ath5k/reg.h	1775;"	d
AR5K_PHYERR_CNT2	./ath5k/reg.h	1777;"	d
AR5K_PHYERR_CNT2_MASK	./ath5k/reg.h	1778;"	d
AR5K_PHY_ACT	./ath5k/reg.h	1903;"	d
AR5K_PHY_ACT_DISABLE	./ath5k/reg.h	1905;"	d
AR5K_PHY_ACT_ENABLE	./ath5k/reg.h	1904;"	d
AR5K_PHY_ADCSAT	./ath5k/reg.h	2021;"	d
AR5K_PHY_ADCSAT_ICNT	./ath5k/reg.h	2022;"	d
AR5K_PHY_ADCSAT_ICNT_S	./ath5k/reg.h	2023;"	d
AR5K_PHY_ADCSAT_THR	./ath5k/reg.h	2024;"	d
AR5K_PHY_ADCSAT_THR_S	./ath5k/reg.h	2025;"	d
AR5K_PHY_ADC_CTL	./ath5k/reg.h	1918;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_OFF	./ath5k/reg.h	1919;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_OFF_S	./ath5k/reg.h	1920;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_ON	./ath5k/reg.h	1924;"	d
AR5K_PHY_ADC_CTL_INBUFGAIN_ON_S	./ath5k/reg.h	1925;"	d
AR5K_PHY_ADC_CTL_PWD_ADC_OFF	./ath5k/reg.h	1923;"	d
AR5K_PHY_ADC_CTL_PWD_BAND_GAP_OFF	./ath5k/reg.h	1922;"	d
AR5K_PHY_ADC_CTL_PWD_DAC_OFF	./ath5k/reg.h	1921;"	d
AR5K_PHY_ADC_TEST	./ath5k/reg.h	2409;"	d
AR5K_PHY_ADC_TEST_I	./ath5k/reg.h	2410;"	d
AR5K_PHY_ADC_TEST_Q	./ath5k/reg.h	2411;"	d
AR5K_PHY_AGC	./ath5k/reg.h	1876;"	d
AR5K_PHY_AGCCOARSE	./ath5k/reg.h	1990;"	d
AR5K_PHY_AGCCOARSE_HI	./ath5k/reg.h	1993;"	d
AR5K_PHY_AGCCOARSE_HI_S	./ath5k/reg.h	1994;"	d
AR5K_PHY_AGCCOARSE_LO	./ath5k/reg.h	1991;"	d
AR5K_PHY_AGCCOARSE_LO_S	./ath5k/reg.h	1992;"	d
AR5K_PHY_AGCCTL	./ath5k/reg.h	1999;"	d
AR5K_PHY_AGCCTL_CAL	./ath5k/reg.h	2000;"	d
AR5K_PHY_AGCCTL_NF	./ath5k/reg.h	2001;"	d
AR5K_PHY_AGCCTL_NF_EN	./ath5k/reg.h	2003;"	d
AR5K_PHY_AGCCTL_NF_NOUPDATE	./ath5k/reg.h	2005;"	d
AR5K_PHY_AGCCTL_OFDM_DIV_DIS	./ath5k/reg.h	2002;"	d
AR5K_PHY_AGCTL_FLTR_CAL	./ath5k/reg.h	2004;"	d
AR5K_PHY_AGC_DISABLE	./ath5k/reg.h	1878;"	d
AR5K_PHY_ANT_CTL	./ath5k/reg.h	2139;"	d
AR5K_PHY_ANT_CTL_HITUNE5	./ath5k/reg.h	2142;"	d
AR5K_PHY_ANT_CTL_SECTORED_ANT	./ath5k/reg.h	2141;"	d
AR5K_PHY_ANT_CTL_SWTABLE_IDLE	./ath5k/reg.h	2143;"	d
AR5K_PHY_ANT_CTL_SWTABLE_IDLE_S	./ath5k/reg.h	2144;"	d
AR5K_PHY_ANT_CTL_TXRX_EN	./ath5k/reg.h	2140;"	d
AR5K_PHY_ANT_SWITCH_TABLE_0	./ath5k/reg.h	2314;"	d
AR5K_PHY_ANT_SWITCH_TABLE_1	./ath5k/reg.h	2315;"	d
AR5K_PHY_BAD_TX_RATE	./ath5k/reg.h	2428;"	d
AR5K_PHY_BASE	./ath5k/reg.h	1831;"	d
AR5K_PHY_BIN_MASK2_1	./ath5k/reg.h	2356;"	d
AR5K_PHY_BIN_MASK2_2	./ath5k/reg.h	2357;"	d
AR5K_PHY_BIN_MASK2_3	./ath5k/reg.h	2358;"	d
AR5K_PHY_BIN_MASK2_4	./ath5k/reg.h	2360;"	d
AR5K_PHY_BIN_MASK2_4_MASK_4	./ath5k/reg.h	2361;"	d
AR5K_PHY_BIN_MASK2_4_MASK_4_S	./ath5k/reg.h	2362;"	d
AR5K_PHY_BIN_MASK_1	./ath5k/reg.h	2126;"	d
AR5K_PHY_BIN_MASK_2	./ath5k/reg.h	2127;"	d
AR5K_PHY_BIN_MASK_3	./ath5k/reg.h	2128;"	d
AR5K_PHY_BIN_MASK_CTL	./ath5k/reg.h	2130;"	d
AR5K_PHY_BIN_MASK_CTL_MASK_4	./ath5k/reg.h	2131;"	d
AR5K_PHY_BIN_MASK_CTL_MASK_4_S	./ath5k/reg.h	2132;"	d
AR5K_PHY_BIN_MASK_CTL_RATE	./ath5k/reg.h	2133;"	d
AR5K_PHY_BIN_MASK_CTL_RATE_S	./ath5k/reg.h	2134;"	d
AR5K_PHY_BLUETOOTH	./ath5k/reg.h	2532;"	d
AR5K_PHY_CCKTXCTK_DAC_SCALE	./ath5k/reg.h	2500;"	d
AR5K_PHY_CCKTXCTL	./ath5k/reg.h	2496;"	d
AR5K_PHY_CCKTXCTL_JAPAN	./ath5k/reg.h	2498;"	d
AR5K_PHY_CCKTXCTL_SCRAMBLER_DIS	./ath5k/reg.h	2499;"	d
AR5K_PHY_CCKTXCTL_WORLD	./ath5k/reg.h	2497;"	d
AR5K_PHY_CCK_CROSSCORR	./ath5k/reg.h	2505;"	d
AR5K_PHY_CCK_CROSSCORR_WEAK_SIG_THR	./ath5k/reg.h	2506;"	d
AR5K_PHY_CCK_CROSSCORR_WEAK_SIG_THR_S	./ath5k/reg.h	2507;"	d
AR5K_PHY_CCK_RX_CTL_4	./ath5k/reg.h	2521;"	d
AR5K_PHY_CCK_RX_CTL_4_FREQ_EST_SHORT	./ath5k/reg.h	2522;"	d
AR5K_PHY_CCK_RX_CTL_4_FREQ_EST_SHORT_S	./ath5k/reg.h	2523;"	d
AR5K_PHY_CHAN_STATUS	./ath5k/reg.h	2441;"	d
AR5K_PHY_CHAN_STATUS_BT_ACT	./ath5k/reg.h	2442;"	d
AR5K_PHY_CHAN_STATUS_RX_CLR_MAC	./ath5k/reg.h	2444;"	d
AR5K_PHY_CHAN_STATUS_RX_CLR_PAP	./ath5k/reg.h	2445;"	d
AR5K_PHY_CHAN_STATUS_RX_CLR_RAW	./ath5k/reg.h	2443;"	d
AR5K_PHY_CHIP_ID	./ath5k/reg.h	1898;"	d
AR5K_PHY_CTL	./ath5k/reg.h	2199;"	d
AR5K_PHY_CTL_GEN_SCRAMBLER	./ath5k/reg.h	2202;"	d
AR5K_PHY_CTL_LATE_TX_SIG_SYM	./ath5k/reg.h	2201;"	d
AR5K_PHY_CTL_LOW_FREQ_SLE_EN	./ath5k/reg.h	2207;"	d
AR5K_PHY_CTL_RX_ANT_SEL	./ath5k/reg.h	2205;"	d
AR5K_PHY_CTL_RX_ANT_STATIC	./ath5k/reg.h	2206;"	d
AR5K_PHY_CTL_RX_DRAIN_RATE	./ath5k/reg.h	2200;"	d
AR5K_PHY_CTL_TX_ANT_SEL	./ath5k/reg.h	2203;"	d
AR5K_PHY_CTL_TX_ANT_STATIC	./ath5k/reg.h	2204;"	d
AR5K_PHY_CURRENT_RSSI	./ath5k/reg.h	2398;"	d
AR5K_PHY_DAC_TEST	./ath5k/reg.h	2416;"	d
AR5K_PHY_DAC_TEST_I	./ath5k/reg.h	2417;"	d
AR5K_PHY_DAC_TEST_Q	./ath5k/reg.h	2418;"	d
AR5K_PHY_DAG_CCK_CTL	./ath5k/reg.h	2525;"	d
AR5K_PHY_DAG_CCK_CTL_EN_RSSI_THR	./ath5k/reg.h	2526;"	d
AR5K_PHY_DAG_CCK_CTL_RSSI_THR	./ath5k/reg.h	2527;"	d
AR5K_PHY_DAG_CCK_CTL_RSSI_THR_S	./ath5k/reg.h	2528;"	d
AR5K_PHY_DESIRED_SIZE	./ath5k/reg.h	1968;"	d
AR5K_PHY_DESIRED_SIZE_ADC	./ath5k/reg.h	1969;"	d
AR5K_PHY_DESIRED_SIZE_ADC_S	./ath5k/reg.h	1970;"	d
AR5K_PHY_DESIRED_SIZE_PGA	./ath5k/reg.h	1971;"	d
AR5K_PHY_DESIRED_SIZE_PGA_S	./ath5k/reg.h	1972;"	d
AR5K_PHY_DESIRED_SIZE_TOT	./ath5k/reg.h	1973;"	d
AR5K_PHY_DESIRED_SIZE_TOT_S	./ath5k/reg.h	1974;"	d
AR5K_PHY_ERR_FIL	./ath5k/reg.h	1723;"	d
AR5K_PHY_ERR_FIL_CCK	./ath5k/reg.h	1726;"	d
AR5K_PHY_ERR_FIL_OFDM	./ath5k/reg.h	1725;"	d
AR5K_PHY_ERR_FIL_RADAR	./ath5k/reg.h	1724;"	d
AR5K_PHY_FAST_ADC	./ath5k/reg.h	2530;"	d
AR5K_PHY_FAST_ANT_DIV	./ath5k/reg.h	2510;"	d
AR5K_PHY_FAST_ANT_DIV_EN	./ath5k/reg.h	2511;"	d
AR5K_PHY_FRAME_CTL	./ath5k/reg.h	2245;"	d
AR5K_PHY_FRAME_CTL_5210	./ath5k/reg.h	2243;"	d
AR5K_PHY_FRAME_CTL_5211	./ath5k/reg.h	2244;"	d
AR5K_PHY_FRAME_CTL_EMU	./ath5k/reg.h	2253;"	d
AR5K_PHY_FRAME_CTL_EMU_S	./ath5k/reg.h	2254;"	d
AR5K_PHY_FRAME_CTL_ILLLEN_ERR	./ath5k/reg.h	2259;"	d
AR5K_PHY_FRAME_CTL_ILLRATE_ERR	./ath5k/reg.h	2258;"	d
AR5K_PHY_FRAME_CTL_INI	./ath5k/reg.h	2262;"	d
AR5K_PHY_FRAME_CTL_PARITY_ERR	./ath5k/reg.h	2257;"	d
AR5K_PHY_FRAME_CTL_PREP_CHINFO	./ath5k/reg.h	2252;"	d
AR5K_PHY_FRAME_CTL_SERVICE_ERR	./ath5k/reg.h	2260;"	d
AR5K_PHY_FRAME_CTL_TIMING_ERR	./ath5k/reg.h	2256;"	d
AR5K_PHY_FRAME_CTL_TXURN_ERR	./ath5k/reg.h	2261;"	d
AR5K_PHY_FRAME_CTL_TX_CLIP	./ath5k/reg.h	2250;"	d
AR5K_PHY_FRAME_CTL_TX_CLIP_S	./ath5k/reg.h	2251;"	d
AR5K_PHY_FRAME_CTL_WIN_LEN	./ath5k/reg.h	2248;"	d
AR5K_PHY_FRAME_CTL_WIN_LEN_S	./ath5k/reg.h	2249;"	d
AR5K_PHY_GAIN	./ath5k/reg.h	1955;"	d
AR5K_PHY_GAIN_2GHZ	./ath5k/reg.h	2516;"	d
AR5K_PHY_GAIN_2GHZ_INI_5111	./ath5k/reg.h	2519;"	d
AR5K_PHY_GAIN_2GHZ_MARGIN_TXRX	./ath5k/reg.h	2517;"	d
AR5K_PHY_GAIN_2GHZ_MARGIN_TXRX_S	./ath5k/reg.h	2518;"	d
AR5K_PHY_GAIN_OFFSET	./ath5k/reg.h	1961;"	d
AR5K_PHY_GAIN_OFFSET_RXTX_FLAG	./ath5k/reg.h	1962;"	d
AR5K_PHY_GAIN_TXRX_ATTEN	./ath5k/reg.h	1956;"	d
AR5K_PHY_GAIN_TXRX_ATTEN_S	./ath5k/reg.h	1957;"	d
AR5K_PHY_GAIN_TXRX_RF_MAX	./ath5k/reg.h	1958;"	d
AR5K_PHY_GAIN_TXRX_RF_MAX_S	./ath5k/reg.h	1959;"	d
AR5K_PHY_HEAVY_CLIP_ENABLE	./ath5k/reg.h	2450;"	d
AR5K_PHY_IQ	./ath5k/reg.h	2161;"	d
AR5K_PHY_IQRES_CAL_CORR	./ath5k/reg.h	2393;"	d
AR5K_PHY_IQRES_CAL_PWR_I	./ath5k/reg.h	2391;"	d
AR5K_PHY_IQRES_CAL_PWR_Q	./ath5k/reg.h	2392;"	d
AR5K_PHY_IQ_CAL_NUM_LOG_MAX	./ath5k/reg.h	2167;"	d
AR5K_PHY_IQ_CAL_NUM_LOG_MAX_S	./ath5k/reg.h	2168;"	d
AR5K_PHY_IQ_CHAN_MASK_EN	./ath5k/reg.h	2173;"	d
AR5K_PHY_IQ_CORR_ENABLE	./ath5k/reg.h	2166;"	d
AR5K_PHY_IQ_CORR_Q_I_COFF	./ath5k/reg.h	2164;"	d
AR5K_PHY_IQ_CORR_Q_I_COFF_S	./ath5k/reg.h	2165;"	d
AR5K_PHY_IQ_CORR_Q_Q_COFF	./ath5k/reg.h	2162;"	d
AR5K_PHY_IQ_CORR_Q_Q_COFF_S	./ath5k/reg.h	2163;"	d
AR5K_PHY_IQ_EARLY_TRIG_THR	./ath5k/reg.h	2171;"	d
AR5K_PHY_IQ_PILOT_MASK_EN	./ath5k/reg.h	2172;"	d
AR5K_PHY_IQ_RUN	./ath5k/reg.h	2169;"	d
AR5K_PHY_IQ_SPUR_FILT_EN	./ath5k/reg.h	2174;"	d
AR5K_PHY_IQ_SPUR_RSSI_EN	./ath5k/reg.h	2175;"	d
AR5K_PHY_IQ_USE_PT_DF	./ath5k/reg.h	2170;"	d
AR5K_PHY_MAX_RX_LEN	./ath5k/reg.h	2155;"	d
AR5K_PHY_MODE	./ath5k/reg.h	2478;"	d
AR5K_PHY_MODE_FREQ	./ath5k/reg.h	2482;"	d
AR5K_PHY_MODE_FREQ_2GHZ	./ath5k/reg.h	2484;"	d
AR5K_PHY_MODE_FREQ_5GHZ	./ath5k/reg.h	2483;"	d
AR5K_PHY_MODE_HALF_RATE	./ath5k/reg.h	2490;"	d
AR5K_PHY_MODE_MOD	./ath5k/reg.h	2479;"	d
AR5K_PHY_MODE_MOD_CCK	./ath5k/reg.h	2481;"	d
AR5K_PHY_MODE_MOD_DYN	./ath5k/reg.h	2485;"	d
AR5K_PHY_MODE_MOD_OFDM	./ath5k/reg.h	2480;"	d
AR5K_PHY_MODE_QUARTER_RATE	./ath5k/reg.h	2491;"	d
AR5K_PHY_MODE_RAD	./ath5k/reg.h	2486;"	d
AR5K_PHY_MODE_RAD_RF5111	./ath5k/reg.h	2487;"	d
AR5K_PHY_MODE_RAD_RF5112	./ath5k/reg.h	2488;"	d
AR5K_PHY_MODE_XR	./ath5k/reg.h	2489;"	d
AR5K_PHY_NF	./ath5k/reg.h	2010;"	d
AR5K_PHY_NFTHRES	./ath5k/reg.h	2320;"	d
AR5K_PHY_NF_M	./ath5k/reg.h	2011;"	d
AR5K_PHY_NF_MINCCA_PWR	./ath5k/reg.h	2015;"	d
AR5K_PHY_NF_MINCCA_PWR_S	./ath5k/reg.h	2016;"	d
AR5K_PHY_NF_SVAL	./ath5k/reg.h	2012;"	d
AR5K_PHY_NF_THRESH62	./ath5k/reg.h	2013;"	d
AR5K_PHY_NF_THRESH62_S	./ath5k/reg.h	2014;"	d
AR5K_PHY_OFDM_SELFCORR	./ath5k/reg.h	2182;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1	./ath5k/reg.h	2184;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1_EN	./ath5k/reg.h	2183;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR1_S	./ath5k/reg.h	2185;"	d
AR5K_PHY_OFDM_SELFCORR_CYPWR_THR3	./ath5k/reg.h	2186;"	d
AR5K_PHY_OFDM_SELFCORR_LSCTHR_HIRSSI	./ath5k/reg.h	2189;"	d
AR5K_PHY_OFDM_SELFCORR_RSSI_1ATHR	./ath5k/reg.h	2188;"	d
AR5K_PHY_OFDM_SELFCORR_RSSI_1ATHR_EN	./ath5k/reg.h	2187;"	d
AR5K_PHY_PAPD_I	./ath5k/reg.h	2467;"	d
AR5K_PHY_PAPD_I_BASE	./ath5k/reg.h	2466;"	d
AR5K_PHY_PAPD_PROBE	./ath5k/reg.h	2212;"	d
AR5K_PHY_PAPD_PROBE_COMP_GAIN	./ath5k/reg.h	2215;"	d
AR5K_PHY_PAPD_PROBE_GAINF	./ath5k/reg.h	2225;"	d
AR5K_PHY_PAPD_PROBE_GAINF_S	./ath5k/reg.h	2226;"	d
AR5K_PHY_PAPD_PROBE_INI_5111	./ath5k/reg.h	2227;"	d
AR5K_PHY_PAPD_PROBE_INI_5112	./ath5k/reg.h	2228;"	d
AR5K_PHY_PAPD_PROBE_PCDAC_BIAS	./ath5k/reg.h	2214;"	d
AR5K_PHY_PAPD_PROBE_PREDIST_EN	./ath5k/reg.h	2219;"	d
AR5K_PHY_PAPD_PROBE_SH_HI_PAR	./ath5k/reg.h	2213;"	d
AR5K_PHY_PAPD_PROBE_TXPOWER	./ath5k/reg.h	2216;"	d
AR5K_PHY_PAPD_PROBE_TXPOWER_S	./ath5k/reg.h	2217;"	d
AR5K_PHY_PAPD_PROBE_TX_NEXT	./ath5k/reg.h	2218;"	d
AR5K_PHY_PAPD_PROBE_TYPE	./ath5k/reg.h	2220;"	d
AR5K_PHY_PAPD_PROBE_TYPE_CCK	./ath5k/reg.h	2224;"	d
AR5K_PHY_PAPD_PROBE_TYPE_OFDM	./ath5k/reg.h	2222;"	d
AR5K_PHY_PAPD_PROBE_TYPE_S	./ath5k/reg.h	2221;"	d
AR5K_PHY_PAPD_PROBE_TYPE_XR	./ath5k/reg.h	2223;"	d
AR5K_PHY_PA_CTL	./ath5k/reg.h	1937;"	d
AR5K_PHY_PA_CTL_XPA_A_EN	./ath5k/reg.h	1940;"	d
AR5K_PHY_PA_CTL_XPA_A_HI	./ath5k/reg.h	1938;"	d
AR5K_PHY_PA_CTL_XPA_B_EN	./ath5k/reg.h	1941;"	d
AR5K_PHY_PA_CTL_XPA_B_HI	./ath5k/reg.h	1939;"	d
AR5K_PHY_PCDAC_TXPOWER	./ath5k/reg.h	2473;"	d
AR5K_PHY_PCDAC_TXPOWER_BASE	./ath5k/reg.h	2472;"	d
AR5K_PHY_PDADC_TXPOWER	./ath5k/reg.h	2564;"	d
AR5K_PHY_PDADC_TXPOWER_BASE	./ath5k/reg.h	2563;"	d
AR5K_PHY_PLL	./ath5k/reg.h	2068;"	d
AR5K_PHY_PLL_20MHZ	./ath5k/reg.h	2069;"	d
AR5K_PHY_PLL_40MHZ	./ath5k/reg.h	2074;"	d
AR5K_PHY_PLL_40MHZ_5211	./ath5k/reg.h	2071;"	d
AR5K_PHY_PLL_40MHZ_5212	./ath5k/reg.h	2072;"	d
AR5K_PHY_PLL_40MHZ_5413	./ath5k/reg.h	2073;"	d
AR5K_PHY_PLL_44MHZ	./ath5k/reg.h	2079;"	d
AR5K_PHY_PLL_44MHZ_5211	./ath5k/reg.h	2077;"	d
AR5K_PHY_PLL_44MHZ_5212	./ath5k/reg.h	2078;"	d
AR5K_PHY_PLL_HALF_RATE	./ath5k/reg.h	2084;"	d
AR5K_PHY_PLL_QUARTER_RATE	./ath5k/reg.h	2085;"	d
AR5K_PHY_PLL_RF5111	./ath5k/reg.h	2082;"	d
AR5K_PHY_PLL_RF5112	./ath5k/reg.h	2083;"	d
AR5K_PHY_PTAT	./ath5k/reg.h	2423;"	d
AR5K_PHY_RADAR	./ath5k/reg.h	2282;"	d
AR5K_PHY_RADAR_DISABLE	./ath5k/reg.h	2284;"	d
AR5K_PHY_RADAR_ENABLE	./ath5k/reg.h	2283;"	d
AR5K_PHY_RADAR_FIRPWR_THR	./ath5k/reg.h	2305;"	d
AR5K_PHY_RADAR_FIRPWR_THRS	./ath5k/reg.h	2309;"	d
AR5K_PHY_RADAR_INBANDTHR	./ath5k/reg.h	2285;"	d
AR5K_PHY_RADAR_INBANDTHR_S	./ath5k/reg.h	2288;"	d
AR5K_PHY_RADAR_PHEIGHT_THR	./ath5k/reg.h	2295;"	d
AR5K_PHY_RADAR_PHEIGHT_THR_S	./ath5k/reg.h	2298;"	d
AR5K_PHY_RADAR_PRSSI_THR	./ath5k/reg.h	2290;"	d
AR5K_PHY_RADAR_PRSSI_THR_S	./ath5k/reg.h	2293;"	d
AR5K_PHY_RADAR_RSSI_THR	./ath5k/reg.h	2300;"	d
AR5K_PHY_RADAR_RSSI_THR_S	./ath5k/reg.h	2303;"	d
AR5K_PHY_READ	./ath5k/ath5k.h	137;"	d
AR5K_PHY_RESTART	./ath5k/reg.h	2338;"	d
AR5K_PHY_RESTART_DIV_GC	./ath5k/reg.h	2339;"	d
AR5K_PHY_RESTART_DIV_GC_S	./ath5k/reg.h	2340;"	d
AR5K_PHY_RFBUS_GRANT	./ath5k/reg.h	2403;"	d
AR5K_PHY_RFBUS_GRANT_OK	./ath5k/reg.h	2404;"	d
AR5K_PHY_RFBUS_REQ	./ath5k/reg.h	2345;"	d
AR5K_PHY_RFBUS_REQ_REQUEST	./ath5k/reg.h	2346;"	d
AR5K_PHY_RFSTG	./ath5k/reg.h	2120;"	d
AR5K_PHY_RFSTG_DISABLE	./ath5k/reg.h	2121;"	d
AR5K_PHY_RF_CTL2	./ath5k/reg.h	1910;"	d
AR5K_PHY_RF_CTL2_TXF2TXD_START	./ath5k/reg.h	1911;"	d
AR5K_PHY_RF_CTL2_TXF2TXD_START_S	./ath5k/reg.h	1912;"	d
AR5K_PHY_RF_CTL3	./ath5k/reg.h	1914;"	d
AR5K_PHY_RF_CTL3_TXE2XLNA_ON	./ath5k/reg.h	1915;"	d
AR5K_PHY_RF_CTL3_TXE2XLNA_ON_S	./ath5k/reg.h	1916;"	d
AR5K_PHY_RF_CTL4	./ath5k/reg.h	1927;"	d
AR5K_PHY_RF_CTL4_TXE2XPA_A_OFF	./ath5k/reg.h	1930;"	d
AR5K_PHY_RF_CTL4_TXE2XPA_B_OFF	./ath5k/reg.h	1931;"	d
AR5K_PHY_RF_CTL4_TXF2XPA_A_ON	./ath5k/reg.h	1928;"	d
AR5K_PHY_RF_CTL4_TXF2XPA_B_ON	./ath5k/reg.h	1929;"	d
AR5K_PHY_RX_DELAY	./ath5k/reg.h	2149;"	d
AR5K_PHY_RX_DELAY_M	./ath5k/reg.h	2150;"	d
AR5K_PHY_SCAL	./ath5k/reg.h	2059;"	d
AR5K_PHY_SCAL_32MHZ	./ath5k/reg.h	2060;"	d
AR5K_PHY_SCAL_32MHZ_2417	./ath5k/reg.h	2062;"	d
AR5K_PHY_SCAL_32MHZ_5311	./ath5k/reg.h	2061;"	d
AR5K_PHY_SCAL_32MHZ_HB63	./ath5k/reg.h	2063;"	d
AR5K_PHY_SCLOCK	./ath5k/reg.h	2455;"	d
AR5K_PHY_SCLOCK_32MHZ	./ath5k/reg.h	2456;"	d
AR5K_PHY_SCR	./ath5k/reg.h	2054;"	d
AR5K_PHY_SDELAY	./ath5k/reg.h	2457;"	d
AR5K_PHY_SDELAY_32MHZ	./ath5k/reg.h	2458;"	d
AR5K_PHY_SETTLING	./ath5k/reg.h	1946;"	d
AR5K_PHY_SETTLING_AGC	./ath5k/reg.h	1947;"	d
AR5K_PHY_SETTLING_AGC_S	./ath5k/reg.h	1948;"	d
AR5K_PHY_SETTLING_SWITCH	./ath5k/reg.h	1949;"	d
AR5K_PHY_SETTLING_SWITCH_S	./ath5k/reg.h	1950;"	d
AR5K_PHY_SHIFT_2GHZ	./ath5k/reg.h	1854;"	d
AR5K_PHY_SHIFT_5GHZ	./ath5k/reg.h	1855;"	d
AR5K_PHY_SIG	./ath5k/reg.h	1980;"	d
AR5K_PHY_SIGMA_DELTA	./ath5k/reg.h	2325;"	d
AR5K_PHY_SIGMA_DELTA_ADC_CLIP	./ath5k/reg.h	2332;"	d
AR5K_PHY_SIGMA_DELTA_ADC_CLIP_S	./ath5k/reg.h	2333;"	d
AR5K_PHY_SIGMA_DELTA_ADC_SEL	./ath5k/reg.h	2326;"	d
AR5K_PHY_SIGMA_DELTA_ADC_SEL_S	./ath5k/reg.h	2327;"	d
AR5K_PHY_SIGMA_DELTA_FILT1	./ath5k/reg.h	2330;"	d
AR5K_PHY_SIGMA_DELTA_FILT1_S	./ath5k/reg.h	2331;"	d
AR5K_PHY_SIGMA_DELTA_FILT2	./ath5k/reg.h	2328;"	d
AR5K_PHY_SIGMA_DELTA_FILT2_S	./ath5k/reg.h	2329;"	d
AR5K_PHY_SIG_FIRPWR	./ath5k/reg.h	1983;"	d
AR5K_PHY_SIG_FIRPWR_S	./ath5k/reg.h	1984;"	d
AR5K_PHY_SIG_FIRSTEP	./ath5k/reg.h	1981;"	d
AR5K_PHY_SIG_FIRSTEP_S	./ath5k/reg.h	1982;"	d
AR5K_PHY_SLMT	./ath5k/reg.h	2056;"	d
AR5K_PHY_SLMT_32MHZ	./ath5k/reg.h	2057;"	d
AR5K_PHY_SPENDING	./ath5k/reg.h	2459;"	d
AR5K_PHY_SPUR_PWR	./ath5k/reg.h	2433;"	d
AR5K_PHY_SPUR_PWR_FILT	./ath5k/reg.h	2436;"	d
AR5K_PHY_SPUR_PWR_I	./ath5k/reg.h	2434;"	d
AR5K_PHY_SPUR_PWR_Q	./ath5k/reg.h	2435;"	d
AR5K_PHY_TIMING_10	./ath5k/reg.h	2365;"	d
AR5K_PHY_TIMING_10_PILOT_MASK_2	./ath5k/reg.h	2366;"	d
AR5K_PHY_TIMING_10_PILOT_MASK_2_S	./ath5k/reg.h	2367;"	d
AR5K_PHY_TIMING_11	./ath5k/reg.h	2372;"	d
AR5K_PHY_TIMING_11_SPUR_DELTA_PHASE	./ath5k/reg.h	2373;"	d
AR5K_PHY_TIMING_11_SPUR_DELTA_PHASE_S	./ath5k/reg.h	2374;"	d
AR5K_PHY_TIMING_11_SPUR_FREQ_SD	./ath5k/reg.h	2375;"	d
AR5K_PHY_TIMING_11_SPUR_FREQ_SD_S	./ath5k/reg.h	2376;"	d
AR5K_PHY_TIMING_11_USE_SPUR_IN_AGC	./ath5k/reg.h	2377;"	d
AR5K_PHY_TIMING_11_USE_SPUR_IN_SELFCOR	./ath5k/reg.h	2378;"	d
AR5K_PHY_TIMING_3	./ath5k/reg.h	1889;"	d
AR5K_PHY_TIMING_3_DSC_EXP	./ath5k/reg.h	1892;"	d
AR5K_PHY_TIMING_3_DSC_EXP_S	./ath5k/reg.h	1893;"	d
AR5K_PHY_TIMING_3_DSC_MAN	./ath5k/reg.h	1890;"	d
AR5K_PHY_TIMING_3_DSC_MAN_S	./ath5k/reg.h	1891;"	d
AR5K_PHY_TIMING_7	./ath5k/reg.h	2351;"	d
AR5K_PHY_TIMING_8	./ath5k/reg.h	2352;"	d
AR5K_PHY_TIMING_8_PILOT_MASK_2	./ath5k/reg.h	2353;"	d
AR5K_PHY_TIMING_8_PILOT_MASK_2_S	./ath5k/reg.h	2354;"	d
AR5K_PHY_TIMING_9	./ath5k/reg.h	2364;"	d
AR5K_PHY_TPC_RG1	./ath5k/reg.h	2538;"	d
AR5K_PHY_TPC_RG1_NUM_PD_GAIN	./ath5k/reg.h	2539;"	d
AR5K_PHY_TPC_RG1_NUM_PD_GAIN_S	./ath5k/reg.h	2540;"	d
AR5K_PHY_TPC_RG1_PDGAIN_1	./ath5k/reg.h	2541;"	d
AR5K_PHY_TPC_RG1_PDGAIN_1_S	./ath5k/reg.h	2542;"	d
AR5K_PHY_TPC_RG1_PDGAIN_2	./ath5k/reg.h	2543;"	d
AR5K_PHY_TPC_RG1_PDGAIN_2_S	./ath5k/reg.h	2544;"	d
AR5K_PHY_TPC_RG1_PDGAIN_3	./ath5k/reg.h	2545;"	d
AR5K_PHY_TPC_RG1_PDGAIN_3_S	./ath5k/reg.h	2546;"	d
AR5K_PHY_TPC_RG5	./ath5k/reg.h	2548;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_1	./ath5k/reg.h	2551;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_1_S	./ath5k/reg.h	2552;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_2	./ath5k/reg.h	2553;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_2_S	./ath5k/reg.h	2554;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_3	./ath5k/reg.h	2555;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_3_S	./ath5k/reg.h	2556;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_4	./ath5k/reg.h	2557;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_BOUNDARY_4_S	./ath5k/reg.h	2558;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP	./ath5k/reg.h	2549;"	d
AR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP_S	./ath5k/reg.h	2550;"	d
AR5K_PHY_TST1	./ath5k/reg.h	1877;"	d
AR5K_PHY_TST1_TXHOLD	./ath5k/reg.h	1879;"	d
AR5K_PHY_TST1_TXSRC_ALT	./ath5k/reg.h	1882;"	d
AR5K_PHY_TST1_TXSRC_ALT_S	./ath5k/reg.h	1883;"	d
AR5K_PHY_TST1_TXSRC_SRC	./ath5k/reg.h	1880;"	d
AR5K_PHY_TST1_TXSRC_SRC_S	./ath5k/reg.h	1881;"	d
AR5K_PHY_TST2	./ath5k/reg.h	1837;"	d
AR5K_PHY_TST2_ADC_OBS_SEL	./ath5k/reg.h	1851;"	d
AR5K_PHY_TST2_AGC_OBS_SEL_3	./ath5k/reg.h	1849;"	d
AR5K_PHY_TST2_ALT_RFDATA	./ath5k/reg.h	1845;"	d
AR5K_PHY_TST2_BBB_OBS_SEL	./ath5k/reg.h	1850;"	d
AR5K_PHY_TST2_CBUS_MODE	./ath5k/reg.h	1840;"	d
AR5K_PHY_TST2_CHANCOR_DUMP_EN	./ath5k/reg.h	1842;"	d
AR5K_PHY_TST2_CLK32	./ath5k/reg.h	1841;"	d
AR5K_PHY_TST2_EVEN_CHANCOR_DUMP	./ath5k/reg.h	1843;"	d
AR5K_PHY_TST2_FORCE_AGC_CLR	./ath5k/reg.h	1853;"	d
AR5K_PHY_TST2_MINI_OBS_EN	./ath5k/reg.h	1846;"	d
AR5K_PHY_TST2_RFSILENT_EN	./ath5k/reg.h	1844;"	d
AR5K_PHY_TST2_RX2_IS_RX5_INV	./ath5k/reg.h	1847;"	d
AR5K_PHY_TST2_RX_CLR_SEL	./ath5k/reg.h	1852;"	d
AR5K_PHY_TST2_SLOW_CLK160	./ath5k/reg.h	1848;"	d
AR5K_PHY_TST2_TRIG	./ath5k/reg.h	1839;"	d
AR5K_PHY_TST2_TRIG_SEL	./ath5k/reg.h	1838;"	d
AR5K_PHY_TURBO	./ath5k/reg.h	1867;"	d
AR5K_PHY_TURBO_MIMO	./ath5k/reg.h	1870;"	d
AR5K_PHY_TURBO_MODE	./ath5k/reg.h	1868;"	d
AR5K_PHY_TURBO_SHORT	./ath5k/reg.h	1869;"	d
AR5K_PHY_TXPOWER_RATE1	./ath5k/reg.h	2233;"	d
AR5K_PHY_TXPOWER_RATE2	./ath5k/reg.h	2234;"	d
AR5K_PHY_TXPOWER_RATE3	./ath5k/reg.h	2237;"	d
AR5K_PHY_TXPOWER_RATE4	./ath5k/reg.h	2238;"	d
AR5K_PHY_TXPOWER_RATE_MAX	./ath5k/reg.h	2235;"	d
AR5K_PHY_TXPOWER_RATE_MAX_TPC_ENABLE	./ath5k/reg.h	2236;"	d
AR5K_PHY_TX_PWR_ADJ	./ath5k/reg.h	2273;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA	./ath5k/reg.h	2274;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_GAIN_DELTA_S	./ath5k/reg.h	2275;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX	./ath5k/reg.h	2276;"	d
AR5K_PHY_TX_PWR_ADJ_CCK_PCDAC_INDEX_S	./ath5k/reg.h	2277;"	d
AR5K_PHY_WARM_RESET	./ath5k/reg.h	2194;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR	./ath5k/reg.h	2032;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M1	./ath5k/reg.h	2035;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M1_S	./ath5k/reg.h	2036;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2	./ath5k/reg.h	2037;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_COUNT	./ath5k/reg.h	2033;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_COUNT_S	./ath5k/reg.h	2034;"	d
AR5K_PHY_WEAK_OFDM_HIGH_THR_M2_S	./ath5k/reg.h	2038;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR	./ath5k/reg.h	2041;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M1	./ath5k/reg.h	2045;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M1_S	./ath5k/reg.h	2046;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2	./ath5k/reg.h	2047;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2_COUNT	./ath5k/reg.h	2043;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2_COUNT_S	./ath5k/reg.h	2044;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_M2_S	./ath5k/reg.h	2048;"	d
AR5K_PHY_WEAK_OFDM_LOW_THR_SELFCOR_EN	./ath5k/reg.h	2042;"	d
AR5K_PHY_WRITE	./ath5k/ath5k.h	140;"	d
AR5K_PIMR	./ath5k/reg.h	379;"	d
AR5K_PISR	./ath5k/reg.h	285;"	d
AR5K_PKT_TYPE_ATIM	./ath5k/ath5k.h	/^	AR5K_PKT_TYPE_ATIM		= 1,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_BEACON	./ath5k/ath5k.h	/^	AR5K_PKT_TYPE_BEACON		= 3,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_NORMAL	./ath5k/ath5k.h	/^	AR5K_PKT_TYPE_NORMAL		= 0,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_PIFS	./ath5k/ath5k.h	/^	AR5K_PKT_TYPE_PIFS		= 5,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_PROBE_RESP	./ath5k/ath5k.h	/^	AR5K_PKT_TYPE_PROBE_RESP	= 4,$/;"	e	enum:ath5k_pkt_type
AR5K_PKT_TYPE_PSPOLL	./ath5k/ath5k.h	/^	AR5K_PKT_TYPE_PSPOLL		= 2,$/;"	e	enum:ath5k_pkt_type
AR5K_PM_AUTO	./ath5k/ath5k.h	/^	AR5K_PM_AUTO,$/;"	e	enum:ath5k_power_mode
AR5K_PM_AWAKE	./ath5k/ath5k.h	/^	AR5K_PM_AWAKE,$/;"	e	enum:ath5k_power_mode
AR5K_PM_FULL_SLEEP	./ath5k/ath5k.h	/^	AR5K_PM_FULL_SLEEP,$/;"	e	enum:ath5k_power_mode
AR5K_PM_NETWORK_SLEEP	./ath5k/ath5k.h	/^	AR5K_PM_NETWORK_SLEEP,$/;"	e	enum:ath5k_power_mode
AR5K_PM_UNDEFINED	./ath5k/ath5k.h	/^	AR5K_PM_UNDEFINED = 0,$/;"	e	enum:ath5k_power_mode
AR5K_PROFCNT_CYCLE	./ath5k/reg.h	1685;"	d
AR5K_PROFCNT_RX	./ath5k/reg.h	1683;"	d
AR5K_PROFCNT_RXCLR	./ath5k/reg.h	1684;"	d
AR5K_PROFCNT_TX	./ath5k/reg.h	1682;"	d
AR5K_PWRTABLE_LINEAR_PCDAC	./ath5k/eeprom.h	/^	AR5K_PWRTABLE_LINEAR_PCDAC = 1,$/;"	e	enum:ath5k_powertable_type
AR5K_PWRTABLE_PWR_TO_PCDAC	./ath5k/eeprom.h	/^	AR5K_PWRTABLE_PWR_TO_PCDAC = 0,$/;"	e	enum:ath5k_powertable_type
AR5K_PWRTABLE_PWR_TO_PDADC	./ath5k/eeprom.h	/^	AR5K_PWRTABLE_PWR_TO_PDADC = 2,$/;"	e	enum:ath5k_powertable_type
AR5K_QCUDCU_CLKGT	./ath5k/reg.h	272;"	d
AR5K_QCUDCU_CLKGT_DCU	./ath5k/reg.h	274;"	d
AR5K_QCUDCU_CLKGT_QCU	./ath5k/reg.h	273;"	d
AR5K_QCU_CBB_ADDR	./ath5k/reg.h	640;"	d
AR5K_QCU_CBB_ADDR_S	./ath5k/reg.h	641;"	d
AR5K_QCU_CBB_SELECT	./ath5k/reg.h	639;"	d
AR5K_QCU_CBCFG	./ath5k/reg.h	647;"	d
AR5K_QCU_CBRCFG_BASE	./ath5k/reg.h	572;"	d
AR5K_QCU_CBRCFG_INTVAL	./ath5k/reg.h	573;"	d
AR5K_QCU_CBRCFG_INTVAL_S	./ath5k/reg.h	574;"	d
AR5K_QCU_CBRCFG_ORN_THRES	./ath5k/reg.h	575;"	d
AR5K_QCU_CBRCFG_ORN_THRES_S	./ath5k/reg.h	576;"	d
AR5K_QCU_GLOBAL_READ	./ath5k/reg.h	546;"	d
AR5K_QCU_GLOBAL_WRITE	./ath5k/reg.h	547;"	d
AR5K_QCU_MISC_BASE	./ath5k/reg.h	603;"	d
AR5K_QCU_MISC_BCN_ENABLE	./ath5k/reg.h	613;"	d
AR5K_QCU_MISC_CBREXP_BCN_DIS	./ath5k/reg.h	612;"	d
AR5K_QCU_MISC_CBREXP_DIS	./ath5k/reg.h	611;"	d
AR5K_QCU_MISC_CBR_RESET_CNT	./ath5k/reg.h	616;"	d
AR5K_QCU_MISC_CBR_THRES_ENABLE	./ath5k/reg.h	614;"	d
AR5K_QCU_MISC_DCU_CMP_EN	./ath5k/reg.h	618;"	d
AR5K_QCU_MISC_DCU_EARLY	./ath5k/reg.h	617;"	d
AR5K_QCU_MISC_FRSHED_ASAP	./ath5k/reg.h	605;"	d
AR5K_QCU_MISC_FRSHED_BCN_SENT_GT	./ath5k/reg.h	609;"	d
AR5K_QCU_MISC_FRSHED_CBR	./ath5k/reg.h	606;"	d
AR5K_QCU_MISC_FRSHED_DBA_GT	./ath5k/reg.h	607;"	d
AR5K_QCU_MISC_FRSHED_M	./ath5k/reg.h	604;"	d
AR5K_QCU_MISC_FRSHED_TIM_GT	./ath5k/reg.h	608;"	d
AR5K_QCU_MISC_ONESHOT_ENABLE	./ath5k/reg.h	610;"	d
AR5K_QCU_MISC_RDY_VEOL_POLICY	./ath5k/reg.h	615;"	d
AR5K_QCU_ONESHOTARM_CLEAR	./ath5k/reg.h	597;"	d
AR5K_QCU_ONESHOTARM_CLEAR_M	./ath5k/reg.h	598;"	d
AR5K_QCU_ONESHOTARM_SET	./ath5k/reg.h	591;"	d
AR5K_QCU_ONESHOTARM_SET_M	./ath5k/reg.h	592;"	d
AR5K_QCU_RDYTIMECFG_BASE	./ath5k/reg.h	582;"	d
AR5K_QCU_RDYTIMECFG_ENABLE	./ath5k/reg.h	585;"	d
AR5K_QCU_RDYTIMECFG_INTVAL	./ath5k/reg.h	583;"	d
AR5K_QCU_RDYTIMECFG_INTVAL_S	./ath5k/reg.h	584;"	d
AR5K_QCU_RDYTIMESHDN	./ath5k/reg.h	633;"	d
AR5K_QCU_RDYTIMESHDN_M	./ath5k/reg.h	634;"	d
AR5K_QCU_SLEEP_MASK	./ath5k/reg.h	970;"	d
AR5K_QCU_STS_BASE	./ath5k/reg.h	625;"	d
AR5K_QCU_STS_CBREXPCNT	./ath5k/reg.h	627;"	d
AR5K_QCU_STS_FRMPENDCNT	./ath5k/reg.h	626;"	d
AR5K_QCU_TXD	./ath5k/reg.h	565;"	d
AR5K_QCU_TXDP_BASE	./ath5k/reg.h	552;"	d
AR5K_QCU_TXE	./ath5k/reg.h	558;"	d
AR5K_QOS_NOACK	./ath5k/reg.h	1712;"	d
AR5K_QOS_NOACK_2BIT_VALUES	./ath5k/reg.h	1713;"	d
AR5K_QOS_NOACK_2BIT_VALUES_S	./ath5k/reg.h	1714;"	d
AR5K_QOS_NOACK_BIT_OFFSET	./ath5k/reg.h	1715;"	d
AR5K_QOS_NOACK_BIT_OFFSET_S	./ath5k/reg.h	1716;"	d
AR5K_QOS_NOACK_BYTE_OFFSET	./ath5k/reg.h	1717;"	d
AR5K_QOS_NOACK_BYTE_OFFSET_S	./ath5k/reg.h	1718;"	d
AR5K_QUEUE_CBRCFG	./ath5k/reg.h	577;"	d
AR5K_QUEUE_DCU_SEQNUM	./ath5k/reg.h	755;"	d
AR5K_QUEUE_DFS_CHANNEL_TIME	./ath5k/reg.h	707;"	d
AR5K_QUEUE_DFS_LOCAL_IFS	./ath5k/reg.h	685;"	d
AR5K_QUEUE_DFS_MISC	./ath5k/reg.h	748;"	d
AR5K_QUEUE_DFS_RETRY_LIMIT	./ath5k/reg.h	698;"	d
AR5K_QUEUE_DISABLED	./ath5k/reg.h	567;"	d
AR5K_QUEUE_ENABLED	./ath5k/reg.h	560;"	d
AR5K_QUEUE_MISC	./ath5k/reg.h	619;"	d
AR5K_QUEUE_QCUMASK	./ath5k/reg.h	672;"	d
AR5K_QUEUE_RDYTIMECFG	./ath5k/reg.h	586;"	d
AR5K_QUEUE_REG	./ath5k/reg.h	545;"	d
AR5K_QUEUE_STATUS	./ath5k/reg.h	628;"	d
AR5K_QUEUE_TXDP	./ath5k/reg.h	553;"	d
AR5K_QUIET_CTL1	./ath5k/reg.h	1690;"	d
AR5K_QUIET_CTL1_ACK_CTS_EN	./ath5k/reg.h	1694;"	d
AR5K_QUIET_CTL1_NEXT_QT_TSF	./ath5k/reg.h	1691;"	d
AR5K_QUIET_CTL1_NEXT_QT_TSF_S	./ath5k/reg.h	1692;"	d
AR5K_QUIET_CTL1_QT_EN	./ath5k/reg.h	1693;"	d
AR5K_QUIET_CTL2	./ath5k/reg.h	1696;"	d
AR5K_QUIET_CTL2_QT_DUR	./ath5k/reg.h	1699;"	d
AR5K_QUIET_CTL2_QT_DUR_S	./ath5k/reg.h	1700;"	d
AR5K_QUIET_CTL2_QT_PER	./ath5k/reg.h	1697;"	d
AR5K_QUIET_CTL2_QT_PER_S	./ath5k/reg.h	1698;"	d
AR5K_Q_DISABLE_BITS	./ath5k/ath5k.h	154;"	d
AR5K_Q_ENABLE_BITS	./ath5k/ath5k.h	150;"	d
AR5K_RAC_PISR	./ath5k/reg.h	365;"	d
AR5K_RAC_SISR0	./ath5k/reg.h	366;"	d
AR5K_RAC_SISR1	./ath5k/reg.h	367;"	d
AR5K_RAC_SISR2	./ath5k/reg.h	368;"	d
AR5K_RAC_SISR3	./ath5k/reg.h	369;"	d
AR5K_RAC_SISR4	./ath5k/reg.h	370;"	d
AR5K_RATE2DB	./ath5k/reg.h	1812;"	d
AR5K_RATE2DB_BASE	./ath5k/reg.h	1811;"	d
AR5K_RATE_ACKSIFS	./ath5k/reg.h	1797;"	d
AR5K_RATE_ACKSIFS_BASE	./ath5k/reg.h	1796;"	d
AR5K_RATE_ACKSIFS_NORMAL	./ath5k/reg.h	1798;"	d
AR5K_RATE_ACKSIFS_TURBO	./ath5k/reg.h	1799;"	d
AR5K_RATE_DUR	./ath5k/reg.h	1805;"	d
AR5K_RATE_DUR_BASE	./ath5k/reg.h	1804;"	d
AR5K_REG_DISABLE_BITS	./ath5k/ath5k.h	133;"	d
AR5K_REG_ENABLE_BITS	./ath5k/ath5k.h	130;"	d
AR5K_REG_MASKED_BITS	./ath5k/ath5k.h	126;"	d
AR5K_REG_MS	./ath5k/ath5k.h	114;"	d
AR5K_REG_READ_Q	./ath5k/ath5k.h	144;"	d
AR5K_REG_SM	./ath5k/ath5k.h	110;"	d
AR5K_REG_WAIT	./ath5k/ath5k.h	159;"	d
AR5K_REG_WRITE_BITS	./ath5k/ath5k.h	122;"	d
AR5K_REG_WRITE_Q	./ath5k/ath5k.h	147;"	d
AR5K_RESET_CTL	./ath5k/reg.h	839;"	d
AR5K_RESET_CTL_BASEBAND	./ath5k/reg.h	842;"	d
AR5K_RESET_CTL_DMA	./ath5k/reg.h	841;"	d
AR5K_RESET_CTL_MAC	./ath5k/reg.h	843;"	d
AR5K_RESET_CTL_PCI	./ath5k/reg.h	845;"	d
AR5K_RESET_CTL_PCU	./ath5k/reg.h	840;"	d
AR5K_RESET_CTL_PHY	./ath5k/reg.h	844;"	d
AR5K_RETRY_CNT	./ath5k/reg.h	1495;"	d
AR5K_RETRY_CNT_SLG	./ath5k/reg.h	1497;"	d
AR5K_RETRY_CNT_SSH	./ath5k/reg.h	1496;"	d
AR5K_RF2316	./ath5k/ath5k.h	/^	AR5K_RF2316	= 5,$/;"	e	enum:ath5k_radio
AR5K_RF2316_DB_2GHZ	./ath5k/rfbuffer.h	559;"	d
AR5K_RF2316_OB_2GHZ	./ath5k/rfbuffer.h	558;"	d
AR5K_RF2316_RF_TURBO	./ath5k/rfbuffer.h	555;"	d
AR5K_RF2317	./ath5k/ath5k.h	/^	AR5K_RF2317	= 6,$/;"	e	enum:ath5k_radio
AR5K_RF2413	./ath5k/ath5k.h	/^	AR5K_RF2413	= 3,$/;"	e	enum:ath5k_radio
AR5K_RF2413_DB_2GHZ	./ath5k/rfbuffer.h	500;"	d
AR5K_RF2413_OB_2GHZ	./ath5k/rfbuffer.h	499;"	d
AR5K_RF2413_RF_TURBO	./ath5k/rfbuffer.h	496;"	d
AR5K_RF2425	./ath5k/ath5k.h	/^	AR5K_RF2425	= 7,$/;"	e	enum:ath5k_radio
AR5K_RF2425_DB_2GHZ	./ath5k/rfbuffer.h	692;"	d
AR5K_RF2425_OB_2GHZ	./ath5k/rfbuffer.h	691;"	d
AR5K_RF2425_RF_TURBO	./ath5k/rfbuffer.h	688;"	d
AR5K_RF5110	./ath5k/ath5k.h	/^	AR5K_RF5110	= 0,$/;"	e	enum:ath5k_radio
AR5K_RF5111	./ath5k/ath5k.h	/^	AR5K_RF5111	= 1,$/;"	e	enum:ath5k_radio
AR5K_RF5111_DB_2GHZ	./ath5k/rfbuffer.h	144;"	d
AR5K_RF5111_DB_5GHZ	./ath5k/rfbuffer.h	147;"	d
AR5K_RF5111_GAIN_I	./ath5k/rfbuffer.h	156;"	d
AR5K_RF5111_MAX_TIME	./ath5k/rfbuffer.h	163;"	d
AR5K_RF5111_OB_2GHZ	./ath5k/rfbuffer.h	143;"	d
AR5K_RF5111_OB_5GHZ	./ath5k/rfbuffer.h	146;"	d
AR5K_RF5111_PLO_SEL	./ath5k/rfbuffer.h	157;"	d
AR5K_RF5111_PWD	./ath5k/rfbuffer.h	153;"	d
AR5K_RF5111_PWD_XPD	./ath5k/rfbuffer.h	149;"	d
AR5K_RF5111_RFGAIN_SEL	./ath5k/rfbuffer.h	158;"	d
AR5K_RF5111_RFGAIN_STEP	./ath5k/rfbuffer.h	159;"	d
AR5K_RF5111_RF_TURBO	./ath5k/rfbuffer.h	140;"	d
AR5K_RF5111_WAIT_I	./ath5k/rfbuffer.h	162;"	d
AR5K_RF5111_WAIT_S	./ath5k/rfbuffer.h	161;"	d
AR5K_RF5111_XPD_GAIN	./ath5k/rfbuffer.h	150;"	d
AR5K_RF5112	./ath5k/ath5k.h	/^	AR5K_RF5112	= 2,$/;"	e	enum:ath5k_radio
AR5K_RF5112A_DB_2GHZ	./ath5k/rfbuffer.h	364;"	d
AR5K_RF5112A_DB_5GHZ	./ath5k/rfbuffer.h	367;"	d
AR5K_RF5112A_FIXED_BIAS_A	./ath5k/rfbuffer.h	369;"	d
AR5K_RF5112A_FIXED_BIAS_B	./ath5k/rfbuffer.h	370;"	d
AR5K_RF5112A_HIGH_VC_CP	./ath5k/rfbuffer.h	380;"	d
AR5K_RF5112A_LOW_VC_CP	./ath5k/rfbuffer.h	382;"	d
AR5K_RF5112A_MID_VC_CP	./ath5k/rfbuffer.h	381;"	d
AR5K_RF5112A_OB_2GHZ	./ath5k/rfbuffer.h	363;"	d
AR5K_RF5112A_OB_5GHZ	./ath5k/rfbuffer.h	366;"	d
AR5K_RF5112A_PAD2GND	./ath5k/rfbuffer.h	386;"	d
AR5K_RF5112A_PDGAINHI	./ath5k/rfbuffer.h	374;"	d
AR5K_RF5112A_PDGAINLO	./ath5k/rfbuffer.h	373;"	d
AR5K_RF5112A_PUSH_UP	./ath5k/rfbuffer.h	383;"	d
AR5K_RF5112A_PWD	./ath5k/rfbuffer.h	377;"	d
AR5K_RF5112A_XB2_LVL	./ath5k/rfbuffer.h	387;"	d
AR5K_RF5112A_XB5_LVL	./ath5k/rfbuffer.h	388;"	d
AR5K_RF5112A_XPD_SEL	./ath5k/rfbuffer.h	372;"	d
AR5K_RF5112X_GAIN_I	./ath5k/rfbuffer.h	244;"	d
AR5K_RF5112X_MIXGAIN_OVR	./ath5k/rfbuffer.h	246;"	d
AR5K_RF5112X_MIXGAIN_STEP	./ath5k/rfbuffer.h	247;"	d
AR5K_RF5112X_MIXVGA_OVR	./ath5k/rfbuffer.h	245;"	d
AR5K_RF5112X_PD_DELAY_A	./ath5k/rfbuffer.h	248;"	d
AR5K_RF5112X_PD_DELAY_B	./ath5k/rfbuffer.h	249;"	d
AR5K_RF5112X_PD_DELAY_XR	./ath5k/rfbuffer.h	250;"	d
AR5K_RF5112X_PD_PERIOD_A	./ath5k/rfbuffer.h	251;"	d
AR5K_RF5112X_PD_PERIOD_B	./ath5k/rfbuffer.h	252;"	d
AR5K_RF5112X_PD_PERIOD_XR	./ath5k/rfbuffer.h	253;"	d
AR5K_RF5112X_RF_TURBO	./ath5k/rfbuffer.h	241;"	d
AR5K_RF5112_DB_2GHZ	./ath5k/rfbuffer.h	259;"	d
AR5K_RF5112_DB_5GHZ	./ath5k/rfbuffer.h	262;"	d
AR5K_RF5112_FIXED_BIAS_A	./ath5k/rfbuffer.h	264;"	d
AR5K_RF5112_FIXED_BIAS_B	./ath5k/rfbuffer.h	265;"	d
AR5K_RF5112_OB_2GHZ	./ath5k/rfbuffer.h	258;"	d
AR5K_RF5112_OB_5GHZ	./ath5k/rfbuffer.h	261;"	d
AR5K_RF5112_PWD	./ath5k/rfbuffer.h	271;"	d
AR5K_RF5112_XPD_GAIN	./ath5k/rfbuffer.h	268;"	d
AR5K_RF5112_XPD_SEL	./ath5k/rfbuffer.h	267;"	d
AR5K_RF5413	./ath5k/ath5k.h	/^	AR5K_RF5413	= 4,$/;"	e	enum:ath5k_radio
AR5K_RF5413_DB_2GHZ	./ath5k/rfbuffer.h	615;"	d
AR5K_RF5413_DB_5GHZ	./ath5k/rfbuffer.h	618;"	d
AR5K_RF5413_DERBY_CHAN_SEL_MODE	./ath5k/rfbuffer.h	621;"	d
AR5K_RF5413_OB_2GHZ	./ath5k/rfbuffer.h	614;"	d
AR5K_RF5413_OB_5GHZ	./ath5k/rfbuffer.h	617;"	d
AR5K_RF5413_PWD_ICLOBUF2G	./ath5k/rfbuffer.h	620;"	d
AR5K_RFCNT	./ath5k/reg.h	248;"	d
AR5K_RFCNT_M	./ath5k/reg.h	249;"	d
AR5K_RFCNT_RFCL	./ath5k/reg.h	250;"	d
AR5K_RFGAIN_ACTIVE	./ath5k/ath5k.h	/^	AR5K_RFGAIN_ACTIVE,$/;"	e	enum:ath5k_rfgain
AR5K_RFGAIN_INACTIVE	./ath5k/ath5k.h	/^	AR5K_RFGAIN_INACTIVE = 0,$/;"	e	enum:ath5k_rfgain
AR5K_RFGAIN_NEED_CHANGE	./ath5k/ath5k.h	/^	AR5K_RFGAIN_NEED_CHANGE,$/;"	e	enum:ath5k_rfgain
AR5K_RFGAIN_READ_REQUESTED	./ath5k/ath5k.h	/^	AR5K_RFGAIN_READ_REQUESTED,$/;"	e	enum:ath5k_rfgain
AR5K_RF_BUFFER	./ath5k/reg.h	2096;"	d
AR5K_RF_BUFFER_CONTROL_0	./ath5k/reg.h	2097;"	d
AR5K_RF_BUFFER_CONTROL_1	./ath5k/reg.h	2098;"	d
AR5K_RF_BUFFER_CONTROL_2	./ath5k/reg.h	2099;"	d
AR5K_RF_BUFFER_CONTROL_3	./ath5k/reg.h	2101;"	d
AR5K_RF_BUFFER_CONTROL_4	./ath5k/reg.h	2105;"	d
AR5K_RF_BUFFER_CONTROL_5	./ath5k/reg.h	2110;"	d
AR5K_RF_BUFFER_CONTROL_6	./ath5k/reg.h	2115;"	d
AR5K_RF_DB_2GHZ	./ath5k/rfbuffer.h	/^	AR5K_RF_DB_2GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_DB_5GHZ	./ath5k/rfbuffer.h	/^	AR5K_RF_DB_5GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_DERBY_CHAN_SEL_MODE	./ath5k/rfbuffer.h	/^	AR5K_RF_DERBY_CHAN_SEL_MODE,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_FIXED_BIAS_A	./ath5k/rfbuffer.h	/^	AR5K_RF_FIXED_BIAS_A,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_FIXED_BIAS_B	./ath5k/rfbuffer.h	/^	AR5K_RF_FIXED_BIAS_B,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_GAIN	./ath5k/reg.h	2386;"	d
AR5K_RF_GAIN_BASE	./ath5k/reg.h	2385;"	d
AR5K_RF_GAIN_I	./ath5k/rfbuffer.h	/^	AR5K_RF_GAIN_I,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_HIGH_VC_CP	./ath5k/rfbuffer.h	/^	AR5K_RF_HIGH_VC_CP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_LOW_VC_CP	./ath5k/rfbuffer.h	/^	AR5K_RF_LOW_VC_CP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MAX_TIME	./ath5k/rfbuffer.h	/^	AR5K_RF_MAX_TIME,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MID_VC_CP	./ath5k/rfbuffer.h	/^	AR5K_RF_MID_VC_CP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MIXGAIN_OVR	./ath5k/rfbuffer.h	/^	AR5K_RF_MIXGAIN_OVR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MIXGAIN_STEP	./ath5k/rfbuffer.h	/^	AR5K_RF_MIXGAIN_STEP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_MIXVGA_OVR	./ath5k/rfbuffer.h	/^	AR5K_RF_MIXVGA_OVR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_OB_2GHZ	./ath5k/rfbuffer.h	/^	AR5K_RF_OB_2GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_OB_5GHZ	./ath5k/rfbuffer.h	/^	AR5K_RF_OB_5GHZ,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PAD2GND	./ath5k/rfbuffer.h	/^	AR5K_RF_PAD2GND,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_DELAY_A	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_DELAY_A,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_DELAY_B	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_DELAY_B,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_DELAY_XR	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_DELAY_XR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_GAIN_HI	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_GAIN_HI,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_GAIN_LO	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_GAIN_LO,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_PERIOD_A	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_PERIOD_A,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_PERIOD_B	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_PERIOD_B,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PD_PERIOD_XR	./ath5k/rfbuffer.h	/^	AR5K_RF_PD_PERIOD_XR,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PLO_SEL	./ath5k/rfbuffer.h	/^	AR5K_RF_PLO_SEL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PUSH_UP	./ath5k/rfbuffer.h	/^	AR5K_RF_PUSH_UP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_130	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_130,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_131	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_131,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_132	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_132,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_136	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_136,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_137	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_137,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_138	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_138,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_166	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_166,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_167	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_167,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_84	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_84,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_90	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_90,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_ICLOBUF_2G	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_ICLOBUF_2G,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_PWD_XPD	./ath5k/rfbuffer.h	/^	AR5K_RF_PWD_XPD,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_RFGAIN_SEL	./ath5k/rfbuffer.h	/^	AR5K_RF_RFGAIN_SEL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_RFGAIN_STEP	./ath5k/rfbuffer.h	/^	AR5K_RF_RFGAIN_STEP,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_TURBO	./ath5k/rfbuffer.h	/^	AR5K_RF_TURBO = 0,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_WAIT_I	./ath5k/rfbuffer.h	/^	AR5K_RF_WAIT_I,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_WAIT_S	./ath5k/rfbuffer.h	/^	AR5K_RF_WAIT_S,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XB2_LVL	./ath5k/rfbuffer.h	/^	AR5K_RF_XB2_LVL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XB5_LVL	./ath5k/rfbuffer.h	/^	AR5K_RF_XB5_LVL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XPD_GAIN	./ath5k/rfbuffer.h	/^	AR5K_RF_XPD_GAIN,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RF_XPD_SEL	./ath5k/rfbuffer.h	/^	AR5K_RF_XPD_SEL,$/;"	e	enum:ath5k_rf_regs_idx
AR5K_RPGTO	./ath5k/reg.h	242;"	d
AR5K_RPGTO_M	./ath5k/reg.h	243;"	d
AR5K_RSSI_EP_MULTIPLIER	./ath5k/ath5k.h	808;"	d
AR5K_RSSI_THR	./ath5k/reg.h	1186;"	d
AR5K_RSSI_THR_BMISS	./ath5k/reg.h	1192;"	d
AR5K_RSSI_THR_BMISS_5210	./ath5k/reg.h	1188;"	d
AR5K_RSSI_THR_BMISS_5210_S	./ath5k/reg.h	1189;"	d
AR5K_RSSI_THR_BMISS_5211	./ath5k/reg.h	1190;"	d
AR5K_RSSI_THR_BMISS_5211_S	./ath5k/reg.h	1191;"	d
AR5K_RSSI_THR_BMISS_S	./ath5k/reg.h	1194;"	d
AR5K_RSSI_THR_M	./ath5k/reg.h	1187;"	d
AR5K_RTSD0	./ath5k/reg.h	113;"	d
AR5K_RTSD0_12	./ath5k/reg.h	118;"	d
AR5K_RTSD0_12_S	./ath5k/reg.h	119;"	d
AR5K_RTSD0_18	./ath5k/reg.h	120;"	d
AR5K_RTSD0_18_S	./ath5k/reg.h	121;"	d
AR5K_RTSD0_6	./ath5k/reg.h	114;"	d
AR5K_RTSD0_6_S	./ath5k/reg.h	115;"	d
AR5K_RTSD0_9	./ath5k/reg.h	116;"	d
AR5K_RTSD0_9_S	./ath5k/reg.h	117;"	d
AR5K_RTSD1	./ath5k/reg.h	154;"	d
AR5K_RTSD1_24	./ath5k/reg.h	155;"	d
AR5K_RTSD1_24_S	./ath5k/reg.h	156;"	d
AR5K_RTSD1_36	./ath5k/reg.h	157;"	d
AR5K_RTSD1_36_S	./ath5k/reg.h	158;"	d
AR5K_RTSD1_48	./ath5k/reg.h	159;"	d
AR5K_RTSD1_48_S	./ath5k/reg.h	160;"	d
AR5K_RTSD1_54	./ath5k/reg.h	161;"	d
AR5K_RTSD1_54_S	./ath5k/reg.h	162;"	d
AR5K_RTS_FAIL	./ath5k/reg.h	1536;"	d
AR5K_RTS_FAIL_5210	./ath5k/reg.h	1534;"	d
AR5K_RTS_FAIL_5211	./ath5k/reg.h	1535;"	d
AR5K_RTS_OK	./ath5k/reg.h	1528;"	d
AR5K_RTS_OK_5210	./ath5k/reg.h	1526;"	d
AR5K_RTS_OK_5211	./ath5k/reg.h	1527;"	d
AR5K_RXCFG	./ath5k/reg.h	195;"	d
AR5K_RXCFG_DEF_ANTENNA	./ath5k/reg.h	199;"	d
AR5K_RXCFG_JUMBO_RXE	./ath5k/reg.h	200;"	d
AR5K_RXCFG_JUMBO_WRAP	./ath5k/reg.h	201;"	d
AR5K_RXCFG_SDMAMW	./ath5k/reg.h	196;"	d
AR5K_RXCFG_SDMAMW_S	./ath5k/reg.h	197;"	d
AR5K_RXCFG_SLE_ENTRY	./ath5k/reg.h	202;"	d
AR5K_RXCFG_ZLFDMA	./ath5k/reg.h	198;"	d
AR5K_RXDESC_INTREQ	./ath5k/desc.h	318;"	d
AR5K_RXDP	./ath5k/reg.h	64;"	d
AR5K_RXERR_CRC	./ath5k/ath5k.h	642;"	d
AR5K_RXERR_DECRYPT	./ath5k/ath5k.h	645;"	d
AR5K_RXERR_FIFO	./ath5k/ath5k.h	644;"	d
AR5K_RXERR_MIC	./ath5k/ath5k.h	646;"	d
AR5K_RXERR_PHY	./ath5k/ath5k.h	643;"	d
AR5K_RXJLA	./ath5k/reg.h	208;"	d
AR5K_RXKEYIX_INVALID	./ath5k/ath5k.h	647;"	d
AR5K_RXNOFRM	./ath5k/reg.h	228;"	d
AR5K_RXNOFRM_M	./ath5k/reg.h	229;"	d
AR5K_RX_FILTER	./ath5k/reg.h	1329;"	d
AR5K_RX_FILTER_5210	./ath5k/reg.h	1327;"	d
AR5K_RX_FILTER_5211	./ath5k/reg.h	1328;"	d
AR5K_RX_FILTER_BCAST	./ath5k/reg.h	1333;"	d
AR5K_RX_FILTER_BEACON	./ath5k/reg.h	1335;"	d
AR5K_RX_FILTER_CONTROL	./ath5k/reg.h	1334;"	d
AR5K_RX_FILTER_MCAST	./ath5k/reg.h	1332;"	d
AR5K_RX_FILTER_PHYERR	./ath5k/reg.h	1343;"	d
AR5K_RX_FILTER_PHYERR_5211	./ath5k/reg.h	1341;"	d
AR5K_RX_FILTER_PHYERR_5212	./ath5k/reg.h	1339;"	d
AR5K_RX_FILTER_PROBEREQ	./ath5k/reg.h	1338;"	d
AR5K_RX_FILTER_PROM	./ath5k/reg.h	1336;"	d
AR5K_RX_FILTER_RADARERR	./ath5k/reg.h	1346;"	d
AR5K_RX_FILTER_RADARERR_5211	./ath5k/reg.h	1342;"	d
AR5K_RX_FILTER_RADARERR_5212	./ath5k/reg.h	1340;"	d
AR5K_RX_FILTER_UCAST	./ath5k/reg.h	1331;"	d
AR5K_RX_FILTER_XRPOLL	./ath5k/reg.h	1337;"	d
AR5K_RX_PHY_ERROR_CCK_HEADER_CRC	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_HEADER_CRC	= 26,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_RATE_ILLEGAL	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_RATE_ILLEGAL	= 27,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_RESTART	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_RESTART		= 31,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_SERVICE	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_SERVICE		= 30,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_CCK_TIMING	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_CCK_TIMING		= 25,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_LENGTH	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_LENGTH		= 4,	\/* Illegal length *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_LENGTH_ILLEGAL	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_LENGTH_ILLEGAL	= 20,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_POWER_DROP	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_POWER_DROP	= 21,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_RATE_ILLEGAL	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_RATE_ILLEGAL	= 19,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_RESTART	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_RESTART		= 23,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_SERVICE	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_SERVICE		= 22,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_SIGNAL_PARITY	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_SIGNAL_PARITY	= 18,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_OFDM_TIMING	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_OFDM_TIMING		= 17,$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_PARITY	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_PARITY		= 2,	\/* Illegal parity *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_RADAR	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_RADAR			= 5,	\/* Radar detect, [5210] 64 QAM rate *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_RATE	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_RATE			= 3,	\/* Illegal rate *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_SERVICE	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_SERVICE		= 6,	\/* Illegal service *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_TIMING	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_TIMING		= 1,	\/* Timing error *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_TOR	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_TOR			= 7,	\/* Transmit override receive *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_RX_PHY_ERROR_UNDERRUN	./ath5k/desc.h	/^	AR5K_RX_PHY_ERROR_UNDERRUN		= 0,	\/* Transmit underrun, [5210] No error *\/$/;"	e	enum:ath5k_phy_error_code
AR5K_SEQ_MASK	./ath5k/reg.h	1490;"	d
AR5K_SET_SHORT_PREAMBLE	./ath5k/ath5k.h	792;"	d
AR5K_SFR	./ath5k/reg.h	872;"	d
AR5K_SFR_EN	./ath5k/reg.h	873;"	d
AR5K_SIMR0	./ath5k/reg.h	417;"	d
AR5K_SIMR0_QCU_TXDESC	./ath5k/reg.h	420;"	d
AR5K_SIMR0_QCU_TXDESC_S	./ath5k/reg.h	421;"	d
AR5K_SIMR0_QCU_TXOK	./ath5k/reg.h	418;"	d
AR5K_SIMR0_QCU_TXOK_S	./ath5k/reg.h	419;"	d
AR5K_SIMR1	./ath5k/reg.h	423;"	d
AR5K_SIMR1_QCU_TXEOL	./ath5k/reg.h	426;"	d
AR5K_SIMR1_QCU_TXEOL_S	./ath5k/reg.h	427;"	d
AR5K_SIMR1_QCU_TXERR	./ath5k/reg.h	424;"	d
AR5K_SIMR1_QCU_TXERR_S	./ath5k/reg.h	425;"	d
AR5K_SIMR2	./ath5k/reg.h	429;"	d
AR5K_SIMR2_BCN_TIMEOUT	./ath5k/reg.h	438;"	d
AR5K_SIMR2_CAB_END	./ath5k/reg.h	436;"	d
AR5K_SIMR2_CAB_TIMEOUT	./ath5k/reg.h	439;"	d
AR5K_SIMR2_DPERR	./ath5k/reg.h	434;"	d
AR5K_SIMR2_DTIM	./ath5k/reg.h	440;"	d
AR5K_SIMR2_DTIM_SYNC	./ath5k/reg.h	437;"	d
AR5K_SIMR2_MCABT	./ath5k/reg.h	432;"	d
AR5K_SIMR2_QCU_TXURN	./ath5k/reg.h	430;"	d
AR5K_SIMR2_QCU_TXURN_S	./ath5k/reg.h	431;"	d
AR5K_SIMR2_SSERR	./ath5k/reg.h	433;"	d
AR5K_SIMR2_TIM	./ath5k/reg.h	435;"	d
AR5K_SIMR2_TSFOOR	./ath5k/reg.h	441;"	d
AR5K_SIMR3	./ath5k/reg.h	443;"	d
AR5K_SIMR3_QCBRORN	./ath5k/reg.h	444;"	d
AR5K_SIMR3_QCBRORN_S	./ath5k/reg.h	445;"	d
AR5K_SIMR3_QCBRURN	./ath5k/reg.h	446;"	d
AR5K_SIMR3_QCBRURN_S	./ath5k/reg.h	447;"	d
AR5K_SIMR4	./ath5k/reg.h	449;"	d
AR5K_SIMR4_QTRIG	./ath5k/reg.h	450;"	d
AR5K_SIMR4_QTRIG_S	./ath5k/reg.h	451;"	d
AR5K_SISR0	./ath5k/reg.h	326;"	d
AR5K_SISR0_QCU_TXDESC	./ath5k/reg.h	329;"	d
AR5K_SISR0_QCU_TXDESC_S	./ath5k/reg.h	330;"	d
AR5K_SISR0_QCU_TXOK	./ath5k/reg.h	327;"	d
AR5K_SISR0_QCU_TXOK_S	./ath5k/reg.h	328;"	d
AR5K_SISR1	./ath5k/reg.h	332;"	d
AR5K_SISR1_QCU_TXEOL	./ath5k/reg.h	335;"	d
AR5K_SISR1_QCU_TXEOL_S	./ath5k/reg.h	336;"	d
AR5K_SISR1_QCU_TXERR	./ath5k/reg.h	333;"	d
AR5K_SISR1_QCU_TXERR_S	./ath5k/reg.h	334;"	d
AR5K_SISR2	./ath5k/reg.h	338;"	d
AR5K_SISR2_BCN_TIMEOUT	./ath5k/reg.h	347;"	d
AR5K_SISR2_CAB_END	./ath5k/reg.h	345;"	d
AR5K_SISR2_CAB_TIMEOUT	./ath5k/reg.h	348;"	d
AR5K_SISR2_DPERR	./ath5k/reg.h	343;"	d
AR5K_SISR2_DTIM	./ath5k/reg.h	349;"	d
AR5K_SISR2_DTIM_SYNC	./ath5k/reg.h	346;"	d
AR5K_SISR2_MCABT	./ath5k/reg.h	341;"	d
AR5K_SISR2_QCU_TXURN	./ath5k/reg.h	339;"	d
AR5K_SISR2_QCU_TXURN_S	./ath5k/reg.h	340;"	d
AR5K_SISR2_SSERR	./ath5k/reg.h	342;"	d
AR5K_SISR2_TIM	./ath5k/reg.h	344;"	d
AR5K_SISR2_TSFOOR	./ath5k/reg.h	350;"	d
AR5K_SISR3	./ath5k/reg.h	352;"	d
AR5K_SISR3_QCBRORN	./ath5k/reg.h	353;"	d
AR5K_SISR3_QCBRORN_S	./ath5k/reg.h	354;"	d
AR5K_SISR3_QCBRURN	./ath5k/reg.h	355;"	d
AR5K_SISR3_QCBRURN_S	./ath5k/reg.h	356;"	d
AR5K_SISR4	./ath5k/reg.h	358;"	d
AR5K_SISR4_QTRIG	./ath5k/reg.h	359;"	d
AR5K_SISR4_QTRIG_S	./ath5k/reg.h	360;"	d
AR5K_SLEEP0	./ath5k/reg.h	1631;"	d
AR5K_SLEEP0_ASSUME_DTIM	./ath5k/reg.h	1634;"	d
AR5K_SLEEP0_CABTO	./ath5k/reg.h	1636;"	d
AR5K_SLEEP0_CABTO_S	./ath5k/reg.h	1637;"	d
AR5K_SLEEP0_ENH_SLEEP_EN	./ath5k/reg.h	1635;"	d
AR5K_SLEEP0_NEXT_DTIM	./ath5k/reg.h	1632;"	d
AR5K_SLEEP0_NEXT_DTIM_S	./ath5k/reg.h	1633;"	d
AR5K_SLEEP1	./ath5k/reg.h	1642;"	d
AR5K_SLEEP1_BEACON_TO	./ath5k/reg.h	1645;"	d
AR5K_SLEEP1_BEACON_TO_S	./ath5k/reg.h	1646;"	d
AR5K_SLEEP1_NEXT_TIM	./ath5k/reg.h	1643;"	d
AR5K_SLEEP1_NEXT_TIM_S	./ath5k/reg.h	1644;"	d
AR5K_SLEEP2	./ath5k/reg.h	1651;"	d
AR5K_SLEEP2_DTIM_PER	./ath5k/reg.h	1654;"	d
AR5K_SLEEP2_DTIM_PER_S	./ath5k/reg.h	1655;"	d
AR5K_SLEEP2_TIM_PER	./ath5k/reg.h	1652;"	d
AR5K_SLEEP2_TIM_PER_S	./ath5k/reg.h	1653;"	d
AR5K_SLEEP_CTL	./ath5k/reg.h	850;"	d
AR5K_SLEEP_CTL_DUR_TIM_POL	./ath5k/reg.h	859;"	d
AR5K_SLEEP_CTL_DUR_WRITE_POL	./ath5k/reg.h	860;"	d
AR5K_SLEEP_CTL_SLDUR	./ath5k/reg.h	851;"	d
AR5K_SLEEP_CTL_SLDUR_S	./ath5k/reg.h	852;"	d
AR5K_SLEEP_CTL_SLE	./ath5k/reg.h	853;"	d
AR5K_SLEEP_CTL_SLE_ALLOW	./ath5k/reg.h	857;"	d
AR5K_SLEEP_CTL_SLE_POL	./ath5k/reg.h	861;"	d
AR5K_SLEEP_CTL_SLE_S	./ath5k/reg.h	854;"	d
AR5K_SLEEP_CTL_SLE_SLP	./ath5k/reg.h	856;"	d
AR5K_SLEEP_CTL_SLE_UNITS	./ath5k/reg.h	858;"	d
AR5K_SLEEP_CTL_SLE_WAKE	./ath5k/reg.h	855;"	d
AR5K_SLOT_TIME	./ath5k/reg.h	1172;"	d
AR5K_SLOT_TIME_20	./ath5k/ath5k.h	696;"	d
AR5K_SLOT_TIME_9	./ath5k/ath5k.h	695;"	d
AR5K_SLOT_TIME_MAX	./ath5k/ath5k.h	230;"	d
AR5K_SLOT_TIME_MAX	./ath5k/ath5k.h	697;"	d
AR5K_SOFTLED_OFF	./ath5k/ath5k.h	975;"	d
AR5K_SOFTLED_ON	./ath5k/ath5k.h	974;"	d
AR5K_SOFTLED_PIN	./ath5k/ath5k.h	973;"	d
AR5K_SPUR_CHAN_WIDTH	./ath5k/eeprom.h	239;"	d
AR5K_SPUR_SYMBOL_WIDTH_BASE_100Hz	./ath5k/eeprom.h	240;"	d
AR5K_SPUR_SYMBOL_WIDTH_TURBO_100Hz	./ath5k/eeprom.h	241;"	d
AR5K_SREV	./ath5k/reg.h	956;"	d
AR5K_SREV_AR2313_R8	./ath5k/ath5k.h	323;"	d
AR5K_SREV_AR2315_R6	./ath5k/ath5k.h	327;"	d
AR5K_SREV_AR2315_R7	./ath5k/ath5k.h	328;"	d
AR5K_SREV_AR2317_R1	./ath5k/ath5k.h	330;"	d
AR5K_SREV_AR2317_R2	./ath5k/ath5k.h	331;"	d
AR5K_SREV_AR2413	./ath5k/ath5k.h	325;"	d
AR5K_SREV_AR2414	./ath5k/ath5k.h	326;"	d
AR5K_SREV_AR2415	./ath5k/ath5k.h	334;"	d
AR5K_SREV_AR2417	./ath5k/ath5k.h	338;"	d
AR5K_SREV_AR2425	./ath5k/ath5k.h	337;"	d
AR5K_SREV_AR5210	./ath5k/ath5k.h	313;"	d
AR5K_SREV_AR5211	./ath5k/ath5k.h	317;"	d
AR5K_SREV_AR5212	./ath5k/ath5k.h	318;"	d
AR5K_SREV_AR5212_V4	./ath5k/ath5k.h	320;"	d
AR5K_SREV_AR5213	./ath5k/ath5k.h	321;"	d
AR5K_SREV_AR5213A	./ath5k/ath5k.h	324;"	d
AR5K_SREV_AR5311	./ath5k/ath5k.h	314;"	d
AR5K_SREV_AR5311A	./ath5k/ath5k.h	315;"	d
AR5K_SREV_AR5311B	./ath5k/ath5k.h	316;"	d
AR5K_SREV_AR5312_R2	./ath5k/ath5k.h	319;"	d
AR5K_SREV_AR5312_R7	./ath5k/ath5k.h	322;"	d
AR5K_SREV_AR5413	./ath5k/ath5k.h	332;"	d
AR5K_SREV_AR5414	./ath5k/ath5k.h	333;"	d
AR5K_SREV_AR5416	./ath5k/ath5k.h	335;"	d
AR5K_SREV_AR5418	./ath5k/ath5k.h	336;"	d
AR5K_SREV_AR5424	./ath5k/ath5k.h	329;"	d
AR5K_SREV_PHY_2413	./ath5k/ath5k.h	362;"	d
AR5K_SREV_PHY_2425	./ath5k/ath5k.h	364;"	d
AR5K_SREV_PHY_5211	./ath5k/ath5k.h	358;"	d
AR5K_SREV_PHY_5212	./ath5k/ath5k.h	359;"	d
AR5K_SREV_PHY_5212A	./ath5k/ath5k.h	360;"	d
AR5K_SREV_PHY_5212B	./ath5k/ath5k.h	361;"	d
AR5K_SREV_PHY_5413	./ath5k/ath5k.h	363;"	d
AR5K_SREV_RAD_2111	./ath5k/ath5k.h	343;"	d
AR5K_SREV_RAD_2112	./ath5k/ath5k.h	347;"	d
AR5K_SREV_RAD_2112A	./ath5k/ath5k.h	348;"	d
AR5K_SREV_RAD_2112B	./ath5k/ath5k.h	349;"	d
AR5K_SREV_RAD_2316	./ath5k/ath5k.h	352;"	d
AR5K_SREV_RAD_2317	./ath5k/ath5k.h	353;"	d
AR5K_SREV_RAD_2413	./ath5k/ath5k.h	350;"	d
AR5K_SREV_RAD_2425	./ath5k/ath5k.h	355;"	d
AR5K_SREV_RAD_5110	./ath5k/ath5k.h	340;"	d
AR5K_SREV_RAD_5111	./ath5k/ath5k.h	341;"	d
AR5K_SREV_RAD_5111A	./ath5k/ath5k.h	342;"	d
AR5K_SREV_RAD_5112	./ath5k/ath5k.h	344;"	d
AR5K_SREV_RAD_5112A	./ath5k/ath5k.h	345;"	d
AR5K_SREV_RAD_5112B	./ath5k/ath5k.h	346;"	d
AR5K_SREV_RAD_5133	./ath5k/ath5k.h	356;"	d
AR5K_SREV_RAD_5413	./ath5k/ath5k.h	351;"	d
AR5K_SREV_RAD_5424	./ath5k/ath5k.h	354;"	d
AR5K_SREV_REV	./ath5k/reg.h	957;"	d
AR5K_SREV_REV_S	./ath5k/reg.h	958;"	d
AR5K_SREV_UNKNOWN	./ath5k/ath5k.h	311;"	d
AR5K_SREV_VER	./ath5k/reg.h	959;"	d
AR5K_SREV_VER_S	./ath5k/reg.h	960;"	d
AR5K_STA_ID0	./ath5k/reg.h	1121;"	d
AR5K_STA_ID0_ARRD_L32	./ath5k/reg.h	1122;"	d
AR5K_STA_ID1	./ath5k/reg.h	1127;"	d
AR5K_STA_ID1_ACKCTS_6MB	./ath5k/reg.h	1141;"	d
AR5K_STA_ID1_ADDR_U16	./ath5k/reg.h	1128;"	d
AR5K_STA_ID1_ADHOC	./ath5k/reg.h	1130;"	d
AR5K_STA_ID1_ANTENNA_SETTINGS	./ath5k/reg.h	1150;"	d
AR5K_STA_ID1_AP	./ath5k/reg.h	1129;"	d
AR5K_STA_ID1_BASE_RATE_11B	./ath5k/reg.h	1142;"	d
AR5K_STA_ID1_CBCIV_ENDIAN	./ath5k/reg.h	1147;"	d
AR5K_STA_ID1_CRYPT_MIC_EN	./ath5k/reg.h	1144;"	d
AR5K_STA_ID1_DEFAULT_ANTENNA	./ath5k/reg.h	1138;"	d
AR5K_STA_ID1_DESC_ANTENNA	./ath5k/reg.h	1139;"	d
AR5K_STA_ID1_KEYSRCH_MCAST	./ath5k/reg.h	1148;"	d
AR5K_STA_ID1_KEYSRCH_MODE	./ath5k/reg.h	1145;"	d
AR5K_STA_ID1_NO_KEYSRCH	./ath5k/reg.h	1132;"	d
AR5K_STA_ID1_NO_PSPOLL	./ath5k/reg.h	1133;"	d
AR5K_STA_ID1_PCF	./ath5k/reg.h	1136;"	d
AR5K_STA_ID1_PCF_5210	./ath5k/reg.h	1135;"	d
AR5K_STA_ID1_PCF_5211	./ath5k/reg.h	1134;"	d
AR5K_STA_ID1_PRESERVE_SEQ_NUM	./ath5k/reg.h	1146;"	d
AR5K_STA_ID1_PWR_SV	./ath5k/reg.h	1131;"	d
AR5K_STA_ID1_RTS_DEF_ANTENNA	./ath5k/reg.h	1140;"	d
AR5K_STA_ID1_SELFGEN_DEF_ANT	./ath5k/reg.h	1143;"	d
AR5K_SWITCH_SETTLING	./ath5k/ath5k.h	267;"	d
AR5K_SWITCH_SETTLING_TURBO	./ath5k/ath5k.h	268;"	d
AR5K_TIMER0	./ath5k/reg.h	1268;"	d
AR5K_TIMER0_5210	./ath5k/reg.h	1266;"	d
AR5K_TIMER0_5211	./ath5k/reg.h	1267;"	d
AR5K_TIMER1	./ath5k/reg.h	1276;"	d
AR5K_TIMER1_5210	./ath5k/reg.h	1274;"	d
AR5K_TIMER1_5211	./ath5k/reg.h	1275;"	d
AR5K_TIMER2	./ath5k/reg.h	1284;"	d
AR5K_TIMER2_5210	./ath5k/reg.h	1282;"	d
AR5K_TIMER2_5211	./ath5k/reg.h	1283;"	d
AR5K_TIMER3	./ath5k/reg.h	1292;"	d
AR5K_TIMER3_5210	./ath5k/reg.h	1290;"	d
AR5K_TIMER3_5211	./ath5k/reg.h	1291;"	d
AR5K_TIME_OUT	./ath5k/reg.h	1177;"	d
AR5K_TIME_OUT_ACK	./ath5k/reg.h	1178;"	d
AR5K_TIME_OUT_ACK_S	./ath5k/reg.h	1179;"	d
AR5K_TIME_OUT_CTS	./ath5k/reg.h	1180;"	d
AR5K_TIME_OUT_CTS_S	./ath5k/reg.h	1181;"	d
AR5K_TOPS	./ath5k/reg.h	222;"	d
AR5K_TOPS_M	./ath5k/reg.h	223;"	d
AR5K_TPC	./ath5k/reg.h	1569;"	d
AR5K_TPC_ACK	./ath5k/reg.h	1570;"	d
AR5K_TPC_ACK_S	./ath5k/reg.h	1571;"	d
AR5K_TPC_CHIRP	./ath5k/reg.h	1574;"	d
AR5K_TPC_CHIRP_S	./ath5k/reg.h	1575;"	d
AR5K_TPC_CTS	./ath5k/reg.h	1572;"	d
AR5K_TPC_CTS_S	./ath5k/reg.h	1573;"	d
AR5K_TPC_DOPPLER	./ath5k/reg.h	1576;"	d
AR5K_TPC_DOPPLER_S	./ath5k/reg.h	1577;"	d
AR5K_TRIG_LVL	./ath5k/reg.h	1385;"	d
AR5K_TSF_L32	./ath5k/reg.h	1444;"	d
AR5K_TSF_L32_5210	./ath5k/reg.h	1442;"	d
AR5K_TSF_L32_5211	./ath5k/reg.h	1443;"	d
AR5K_TSF_PARM	./ath5k/reg.h	1705;"	d
AR5K_TSF_PARM_INC	./ath5k/reg.h	1706;"	d
AR5K_TSF_PARM_INC_S	./ath5k/reg.h	1707;"	d
AR5K_TSF_THRES	./ath5k/reg.h	1786;"	d
AR5K_TSF_U32	./ath5k/reg.h	1452;"	d
AR5K_TSF_U32_5210	./ath5k/reg.h	1450;"	d
AR5K_TSF_U32_5211	./ath5k/reg.h	1451;"	d
AR5K_TUNE_ADDITIONAL_SWBA_BACKOFF	./ath5k/ath5k.h	170;"	d
AR5K_TUNE_AIFS	./ath5k/ath5k.h	186;"	d
AR5K_TUNE_AIFS_11B	./ath5k/ath5k.h	187;"	d
AR5K_TUNE_AIFS_XR	./ath5k/ath5k.h	188;"	d
AR5K_TUNE_BEACON_INTERVAL	./ath5k/ath5k.h	185;"	d
AR5K_TUNE_BMISS_THRES	./ath5k/ath5k.h	183;"	d
AR5K_TUNE_CCA_MAX_GOOD_VALUE	./ath5k/ath5k.h	196;"	d
AR5K_TUNE_CWMAX	./ath5k/ath5k.h	192;"	d
AR5K_TUNE_CWMAX_11B	./ath5k/ath5k.h	193;"	d
AR5K_TUNE_CWMAX_XR	./ath5k/ath5k.h	194;"	d
AR5K_TUNE_CWMIN	./ath5k/ath5k.h	189;"	d
AR5K_TUNE_CWMIN_11B	./ath5k/ath5k.h	190;"	d
AR5K_TUNE_CWMIN_XR	./ath5k/ath5k.h	191;"	d
AR5K_TUNE_DEFAULT_TXPOWER	./ath5k/ath5k.h	198;"	d
AR5K_TUNE_DMA_BEACON_RESP	./ath5k/ath5k.h	168;"	d
AR5K_TUNE_MAX_TXPOWER	./ath5k/ath5k.h	197;"	d
AR5K_TUNE_MAX_TX_FIFO_THRES	./ath5k/ath5k.h	173;"	d
AR5K_TUNE_MIN_TX_FIFO_THRES	./ath5k/ath5k.h	172;"	d
AR5K_TUNE_NOISE_FLOOR	./ath5k/ath5k.h	195;"	d
AR5K_TUNE_RADAR_ALERT	./ath5k/ath5k.h	171;"	d
AR5K_TUNE_REGISTER_DWELL_TIME	./ath5k/ath5k.h	184;"	d
AR5K_TUNE_REGISTER_TIMEOUT	./ath5k/ath5k.h	174;"	d
AR5K_TUNE_RSSI_THRES	./ath5k/ath5k.h	177;"	d
AR5K_TUNE_SW_BEACON_RESP	./ath5k/ath5k.h	169;"	d
AR5K_TUNE_TPC_TXPOWER	./ath5k/ath5k.h	199;"	d
AR5K_TXCFG	./ath5k/reg.h	168;"	d
AR5K_TXCFG_ADHOC_BCN_ATIM	./ath5k/reg.h	183;"	d
AR5K_TXCFG_ATIM_WINDOW_DEF_DIS	./ath5k/reg.h	184;"	d
AR5K_TXCFG_B_MODE	./ath5k/reg.h	171;"	d
AR5K_TXCFG_DCU_CACHING_DIS	./ath5k/reg.h	190;"	d
AR5K_TXCFG_DCU_DBL_BUF_DIS	./ath5k/reg.h	189;"	d
AR5K_TXCFG_DMASIZE	./ath5k/reg.h	181;"	d
AR5K_TXCFG_FRMPAD_DIS	./ath5k/reg.h	186;"	d
AR5K_TXCFG_JUMBO_DESC_EN	./ath5k/reg.h	182;"	d
AR5K_TXCFG_JUMBO_FRM_MODE	./ath5k/reg.h	188;"	d
AR5K_TXCFG_RDY_CBR_DIS	./ath5k/reg.h	187;"	d
AR5K_TXCFG_RTSRND	./ath5k/reg.h	185;"	d
AR5K_TXCFG_SDMAMR	./ath5k/reg.h	169;"	d
AR5K_TXCFG_SDMAMR_S	./ath5k/reg.h	170;"	d
AR5K_TXCFG_TXCONT_EN	./ath5k/reg.h	180;"	d
AR5K_TXCFG_TXFSTP	./ath5k/reg.h	172;"	d
AR5K_TXCFG_TXFULL	./ath5k/reg.h	173;"	d
AR5K_TXCFG_TXFULL_0B	./ath5k/reg.h	175;"	d
AR5K_TXCFG_TXFULL_128B	./ath5k/reg.h	177;"	d
AR5K_TXCFG_TXFULL_192B	./ath5k/reg.h	178;"	d
AR5K_TXCFG_TXFULL_256B	./ath5k/reg.h	179;"	d
AR5K_TXCFG_TXFULL_64B	./ath5k/reg.h	176;"	d
AR5K_TXCFG_TXFULL_S	./ath5k/reg.h	174;"	d
AR5K_TXDESC_CLRDMASK	./ath5k/desc.h	320;"	d
AR5K_TXDESC_CTSENA	./ath5k/desc.h	323;"	d
AR5K_TXDESC_INTREQ	./ath5k/desc.h	324;"	d
AR5K_TXDESC_NOACK	./ath5k/desc.h	321;"	d
AR5K_TXDESC_RTSENA	./ath5k/desc.h	322;"	d
AR5K_TXDESC_VEOL	./ath5k/desc.h	325;"	d
AR5K_TXEPOST	./ath5k/reg.h	965;"	d
AR5K_TXERR_FIFO	./ath5k/ath5k.h	473;"	d
AR5K_TXERR_FILT	./ath5k/ath5k.h	472;"	d
AR5K_TXERR_XRETRY	./ath5k/ath5k.h	471;"	d
AR5K_TXKEYIX_INVALID	./ath5k/ath5k.h	648;"	d
AR5K_TXNOFRM	./ath5k/reg.h	234;"	d
AR5K_TXNOFRM_M	./ath5k/reg.h	235;"	d
AR5K_TXNOFRM_QCU	./ath5k/reg.h	236;"	d
AR5K_TXNOFRM_QCU_S	./ath5k/reg.h	237;"	d
AR5K_TXPC	./ath5k/reg.h	1663;"	d
AR5K_TXPC_ACK_M	./ath5k/reg.h	1664;"	d
AR5K_TXPC_ACK_S	./ath5k/reg.h	1665;"	d
AR5K_TXPC_CHIRP_M	./ath5k/reg.h	1668;"	d
AR5K_TXPC_CHIRP_S	./ath5k/reg.h	1669;"	d
AR5K_TXPC_CTS_M	./ath5k/reg.h	1666;"	d
AR5K_TXPC_CTS_S	./ath5k/reg.h	1667;"	d
AR5K_TXPC_DOPPLER	./ath5k/reg.h	1670;"	d
AR5K_TXPC_DOPPLER_S	./ath5k/reg.h	1671;"	d
AR5K_TXPOWER_CCK	./ath5k/ath5k.h	604;"	d
AR5K_TXPOWER_OFDM	./ath5k/ath5k.h	599;"	d
AR5K_TXQ_FLAG_BACKOFF_DISABLE	./ath5k/ath5k.h	540;"	d
AR5K_TXQ_FLAG_CBRORNINT_ENABLE	./ath5k/ath5k.h	536;"	d
AR5K_TXQ_FLAG_CBRURNINT_ENABLE	./ath5k/ath5k.h	537;"	d
AR5K_TXQ_FLAG_COMPRESSION_ENABLE	./ath5k/ath5k.h	544;"	d
AR5K_TXQ_FLAG_FRAG_BURST_BACKOFF_ENABLE	./ath5k/ath5k.h	542;"	d
AR5K_TXQ_FLAG_POST_FR_BKOFF_DIS	./ath5k/ath5k.h	543;"	d
AR5K_TXQ_FLAG_QTRIGINT_ENABLE	./ath5k/ath5k.h	538;"	d
AR5K_TXQ_FLAG_RDYTIME_EXP_POLICY_ENABLE	./ath5k/ath5k.h	541;"	d
AR5K_TXQ_FLAG_TXDESCINT_ENABLE	./ath5k/ath5k.h	534;"	d
AR5K_TXQ_FLAG_TXEOLINT_ENABLE	./ath5k/ath5k.h	533;"	d
AR5K_TXQ_FLAG_TXERRINT_ENABLE	./ath5k/ath5k.h	532;"	d
AR5K_TXQ_FLAG_TXNOFRMINT_ENABLE	./ath5k/ath5k.h	539;"	d
AR5K_TXQ_FLAG_TXOKINT_ENABLE	./ath5k/ath5k.h	531;"	d
AR5K_TXQ_FLAG_TXURNINT_ENABLE	./ath5k/ath5k.h	535;"	d
AR5K_TXSTAT_ALTRATE	./ath5k/ath5k.h	470;"	d
AR5K_TX_MASK0	./ath5k/reg.h	1370;"	d
AR5K_TX_MASK1	./ath5k/reg.h	1375;"	d
AR5K_TX_QUEUE_BEACON	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_BEACON,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_CAB	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_CAB,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_DATA	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_DATA,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_ID_BEACON	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_BEACON		= 7, \/*IEEE80211_TX_QUEUE_BEACON*\/$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_CAB	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_CAB		= 6, \/*IEEE80211_TX_QUEUE_AFTER_BEACON*\/$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_DATA_MAX	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_DATA_MAX	= 3, \/*IEEE80211_TX_QUEUE_DATA3*\/$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_DATA_MIN	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_DATA_MIN	= 0, \/*IEEE80211_TX_QUEUE_DATA0*\/$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_DATA_SVP	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_DATA_SVP	= 5, \/*IEEE80211_TX_QUEUE_SVP - Spectralink Voice Protocol*\/$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_NOQCU_BEACON	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_NOQCU_BEACON	= 1,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_NOQCU_DATA	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_NOQCU_DATA	= 0,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_UAPSD	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_UAPSD		= 8,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_ID_XR_DATA	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_ID_XR_DATA	= 9,$/;"	e	enum:ath5k_tx_queue_id
AR5K_TX_QUEUE_INACTIVE	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_INACTIVE = 0,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_UAPSD	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_UAPSD,$/;"	e	enum:ath5k_tx_queue
AR5K_TX_QUEUE_XR_DATA	./ath5k/ath5k.h	/^	AR5K_TX_QUEUE_XR_DATA,$/;"	e	enum:ath5k_tx_queue
AR5K_USEC	./ath5k/reg.h	1226;"	d
AR5K_USEC_1	./ath5k/reg.h	1228;"	d
AR5K_USEC_1_S	./ath5k/reg.h	1229;"	d
AR5K_USEC_32	./ath5k/reg.h	1230;"	d
AR5K_USEC_32_S	./ath5k/reg.h	1231;"	d
AR5K_USEC_5210	./ath5k/reg.h	1224;"	d
AR5K_USEC_5211	./ath5k/reg.h	1225;"	d
AR5K_USEC_RX_LATENCY_5210	./ath5k/reg.h	1238;"	d
AR5K_USEC_RX_LATENCY_5210_S	./ath5k/reg.h	1239;"	d
AR5K_USEC_RX_LATENCY_5211	./ath5k/reg.h	1234;"	d
AR5K_USEC_RX_LATENCY_5211_S	./ath5k/reg.h	1235;"	d
AR5K_USEC_TX_LATENCY_5210	./ath5k/reg.h	1236;"	d
AR5K_USEC_TX_LATENCY_5210_S	./ath5k/reg.h	1237;"	d
AR5K_USEC_TX_LATENCY_5211	./ath5k/reg.h	1232;"	d
AR5K_USEC_TX_LATENCY_5211_S	./ath5k/reg.h	1233;"	d
AR5K_VERSION_MAC	./ath5k/ath5k.h	/^	AR5K_VERSION_MAC,$/;"	e	enum:ath5k_srev_type
AR5K_VERSION_RAD	./ath5k/ath5k.h	/^	AR5K_VERSION_RAD,$/;"	e	enum:ath5k_srev_type
AR5K_WME_AC_BE	./ath5k/ath5k.h	/^	AR5K_WME_AC_BE,		\/*Best-effort (normal) traffic*\/$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WME_AC_BK	./ath5k/ath5k.h	/^	AR5K_WME_AC_BK = 0,	\/*Background traffic*\/$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WME_AC_VI	./ath5k/ath5k.h	/^	AR5K_WME_AC_VI,		\/*Video traffic*\/$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WME_AC_VO	./ath5k/ath5k.h	/^	AR5K_WME_AC_VO,		\/*Voice traffic*\/$/;"	e	enum:ath5k_tx_queue_subtype
AR5K_WOW_PAT_DATA	./ath5k/reg.h	486;"	d
AR5K_WOW_PAT_DATA_0_3_M	./ath5k/reg.h	490;"	d
AR5K_WOW_PAT_DATA_0_3_V	./ath5k/reg.h	487;"	d
AR5K_WOW_PAT_DATA_1_4_M	./ath5k/reg.h	491;"	d
AR5K_WOW_PAT_DATA_1_4_V	./ath5k/reg.h	488;"	d
AR5K_WOW_PAT_DATA_2_5_M	./ath5k/reg.h	492;"	d
AR5K_WOW_PAT_DATA_2_5_V	./ath5k/reg.h	489;"	d
AR5K_WOW_PAT_IDX	./ath5k/reg.h	481;"	d
AR5K_WOW_PCFG	./ath5k/reg.h	467;"	d
AR5K_WOW_PCFG_LONG_FRAME_POL	./ath5k/reg.h	469;"	d
AR5K_WOW_PCFG_PAT_0_EN	./ath5k/reg.h	471;"	d
AR5K_WOW_PCFG_PAT_1_EN	./ath5k/reg.h	472;"	d
AR5K_WOW_PCFG_PAT_2_EN	./ath5k/reg.h	473;"	d
AR5K_WOW_PCFG_PAT_3_EN	./ath5k/reg.h	474;"	d
AR5K_WOW_PCFG_PAT_4_EN	./ath5k/reg.h	475;"	d
AR5K_WOW_PCFG_PAT_5_EN	./ath5k/reg.h	476;"	d
AR5K_WOW_PCFG_PAT_MATCH_EN	./ath5k/reg.h	468;"	d
AR5K_WOW_PCFG_WOBMISS	./ath5k/reg.h	470;"	d
AR5K_XRCHIRP	./ath5k/reg.h	1613;"	d
AR5K_XRCHIRP_GAP	./ath5k/reg.h	1615;"	d
AR5K_XRCHIRP_SEND	./ath5k/reg.h	1614;"	d
AR5K_XRDELAY	./ath5k/reg.h	1595;"	d
AR5K_XRDELAY_CHIRP_DELAY_M	./ath5k/reg.h	1598;"	d
AR5K_XRDELAY_CHIRP_DELAY_S	./ath5k/reg.h	1599;"	d
AR5K_XRDELAY_SLOT_DELAY_M	./ath5k/reg.h	1596;"	d
AR5K_XRDELAY_SLOT_DELAY_S	./ath5k/reg.h	1597;"	d
AR5K_XRLAT_TX	./ath5k/reg.h	1731;"	d
AR5K_XRMODE	./ath5k/reg.h	1582;"	d
AR5K_XRMODE_FRAME_HOLD_M	./ath5k/reg.h	1589;"	d
AR5K_XRMODE_FRAME_HOLD_S	./ath5k/reg.h	1590;"	d
AR5K_XRMODE_POLL_SUBTYPE_M	./ath5k/reg.h	1585;"	d
AR5K_XRMODE_POLL_SUBTYPE_S	./ath5k/reg.h	1586;"	d
AR5K_XRMODE_POLL_TYPE_M	./ath5k/reg.h	1583;"	d
AR5K_XRMODE_POLL_TYPE_S	./ath5k/reg.h	1584;"	d
AR5K_XRMODE_POLL_WAIT_ALL	./ath5k/reg.h	1587;"	d
AR5K_XRMODE_SIFS_DELAY	./ath5k/reg.h	1588;"	d
AR5K_XRSTOMP	./ath5k/reg.h	1620;"	d
AR5K_XRSTOMP_DATA	./ath5k/reg.h	1625;"	d
AR5K_XRSTOMP_RSSI_THRES	./ath5k/reg.h	1626;"	d
AR5K_XRSTOMP_RX	./ath5k/reg.h	1622;"	d
AR5K_XRSTOMP_TX	./ath5k/reg.h	1621;"	d
AR5K_XRSTOMP_TX_BSSID	./ath5k/reg.h	1624;"	d
AR5K_XRSTOMP_TX_RSSI	./ath5k/reg.h	1623;"	d
AR5K_XRTIMEOUT	./ath5k/reg.h	1604;"	d
AR5K_XRTIMEOUT_CHIRP_M	./ath5k/reg.h	1605;"	d
AR5K_XRTIMEOUT_CHIRP_S	./ath5k/reg.h	1606;"	d
AR5K_XRTIMEOUT_POLL_M	./ath5k/reg.h	1607;"	d
AR5K_XRTIMEOUT_POLL_S	./ath5k/reg.h	1608;"	d
AR_BSSMSKL	./reg.h	30;"	d
AR_BSSMSKU	./reg.h	31;"	d
AR_CCCNT	./reg.h	36;"	d
AR_KEYTABLE	./reg.h	39;"	d
AR_KEYTABLE_0	./reg.h	38;"	d
AR_KEYTABLE_ANT	./reg.h	50;"	d
AR_KEYTABLE_KEY0	./reg.h	52;"	d
AR_KEYTABLE_KEY1	./reg.h	53;"	d
AR_KEYTABLE_KEY2	./reg.h	54;"	d
AR_KEYTABLE_KEY3	./reg.h	55;"	d
AR_KEYTABLE_KEY4	./reg.h	56;"	d
AR_KEYTABLE_MAC0	./reg.h	58;"	d
AR_KEYTABLE_MAC1	./reg.h	59;"	d
AR_KEYTABLE_TYPE	./reg.h	57;"	d
AR_KEYTABLE_TYPE_104	./reg.h	44;"	d
AR_KEYTABLE_TYPE_128	./reg.h	45;"	d
AR_KEYTABLE_TYPE_40	./reg.h	43;"	d
AR_KEYTABLE_TYPE_AES	./reg.h	47;"	d
AR_KEYTABLE_TYPE_CCM	./reg.h	48;"	d
AR_KEYTABLE_TYPE_CLR	./reg.h	49;"	d
AR_KEYTABLE_TYPE_TKIP	./reg.h	46;"	d
AR_KEYTABLE_VALID	./reg.h	51;"	d
AR_KEY_CACHE_SIZE	./reg.h	40;"	d
AR_KEY_TYPE	./reg.h	42;"	d
AR_MIBC	./reg.h	20;"	d
AR_MIBC_CMC	./reg.h	23;"	d
AR_MIBC_COW	./reg.h	21;"	d
AR_MIBC_FMC	./reg.h	22;"	d
AR_MIBC_MCS	./reg.h	24;"	d
AR_RCCNT	./reg.h	35;"	d
AR_RFCNT	./reg.h	34;"	d
AR_RSVD_KEYTABLE_ENTRIES	./reg.h	41;"	d
AR_TFCNT	./reg.h	33;"	d
ATH5K_ANI_CCK_TRIG_HIGH	./ath5k/ani.h	23;"	d
ATH5K_ANI_CCK_TRIG_LOW	./ath5k/ani.h	24;"	d
ATH5K_ANI_LISTEN_PERIOD	./ath5k/ani.h	20;"	d
ATH5K_ANI_MAX_FIRSTEP_LVL	./ath5k/ani.h	31;"	d
ATH5K_ANI_MAX_NOISE_IMM_LVL	./ath5k/ani.h	32;"	d
ATH5K_ANI_MODE_AUTO	./ath5k/ani.h	/^	ATH5K_ANI_MODE_AUTO		= 3$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_MODE_MANUAL_HIGH	./ath5k/ani.h	/^	ATH5K_ANI_MODE_MANUAL_HIGH	= 2,$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_MODE_MANUAL_LOW	./ath5k/ani.h	/^	ATH5K_ANI_MODE_MANUAL_LOW	= 1,$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_MODE_OFF	./ath5k/ani.h	/^	ATH5K_ANI_MODE_OFF		= 0,$/;"	e	enum:ath5k_ani_mode
ATH5K_ANI_OFDM_TRIG_HIGH	./ath5k/ani.h	21;"	d
ATH5K_ANI_OFDM_TRIG_LOW	./ath5k/ani.h	22;"	d
ATH5K_ANI_RSSI_THR_HIGH	./ath5k/ani.h	27;"	d
ATH5K_ANI_RSSI_THR_LOW	./ath5k/ani.h	28;"	d
ATH5K_DBG	./ath5k/debug.h	/^ATH5K_DBG(struct ath5k_hw *ah, unsigned int m, const char *fmt, ...) {$/;"	f
ATH5K_DBG	./ath5k/debug.h	116;"	d
ATH5K_DBG_UNLIMIT	./ath5k/debug.h	/^ATH5K_DBG_UNLIMIT(struct ath5k_hw *ah, unsigned int m, const char *fmt, ...)$/;"	f
ATH5K_DBG_UNLIMIT	./ath5k/debug.h	123;"	d
ATH5K_DEBUG_ANI	./ath5k/debug.h	/^	ATH5K_DEBUG_ANI		= 0x00002000,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_ANY	./ath5k/debug.h	/^	ATH5K_DEBUG_ANY		= 0xffffffff$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_BEACON	./ath5k/debug.h	/^	ATH5K_DEBUG_BEACON	= 0x00000010,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_CALIBRATE	./ath5k/debug.h	/^	ATH5K_DEBUG_CALIBRATE	= 0x00000020,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_DESC	./ath5k/debug.h	/^	ATH5K_DEBUG_DESC	= 0x00004000,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_DMA	./ath5k/debug.h	/^	ATH5K_DEBUG_DMA		= 0x00000800,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_DUMPBANDS	./ath5k/debug.h	/^	ATH5K_DEBUG_DUMPBANDS	= 0x00000400,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_INTR	./ath5k/debug.h	/^	ATH5K_DEBUG_INTR	= 0x00000002,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_LED	./ath5k/debug.h	/^	ATH5K_DEBUG_LED		= 0x00000080,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_MODE	./ath5k/debug.h	/^	ATH5K_DEBUG_MODE	= 0x00000004,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_RESET	./ath5k/debug.h	/^	ATH5K_DEBUG_RESET	= 0x00000001,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_TXPOWER	./ath5k/debug.h	/^	ATH5K_DEBUG_TXPOWER	= 0x00000040,$/;"	e	enum:ath5k_debug_level
ATH5K_DEBUG_XMIT	./ath5k/debug.h	/^	ATH5K_DEBUG_XMIT	= 0x00000008,$/;"	e	enum:ath5k_debug_level
ATH5K_ERR	./ath5k/ath5k.h	100;"	d
ATH5K_INFO	./ath5k/ath5k.h	94;"	d
ATH5K_LED_MAX_NAME_LEN	./ath5k/ath5k.h	1028;"	d
ATH5K_MAX_TSF_READ	./ath5k/pcu.c	494;"	d	file:
ATH5K_NF_CAL_HIST_MAX	./ath5k/ath5k.h	1012;"	d
ATH5K_PHYERR_CNT_MAX	./ath5k/reg.h	1781;"	d
ATH5K_PM_OPS	./ath5k/pci.c	326;"	d	file:
ATH5K_PM_OPS	./ath5k/pci.c	328;"	d	file:
ATH5K_PRINTF	./ath5k/ath5k.h	81;"	d
ATH5K_PRINTK	./ath5k/ath5k.h	84;"	d
ATH5K_PRINTK_LIMIT	./ath5k/ath5k.h	89;"	d
ATH5K_RATE_CODE_11M	./ath5k/ath5k.h	775;"	d
ATH5K_RATE_CODE_12M	./ath5k/ath5k.h	779;"	d
ATH5K_RATE_CODE_18M	./ath5k/ath5k.h	780;"	d
ATH5K_RATE_CODE_1M	./ath5k/ath5k.h	772;"	d
ATH5K_RATE_CODE_24M	./ath5k/ath5k.h	781;"	d
ATH5K_RATE_CODE_2M	./ath5k/ath5k.h	773;"	d
ATH5K_RATE_CODE_36M	./ath5k/ath5k.h	782;"	d
ATH5K_RATE_CODE_48M	./ath5k/ath5k.h	783;"	d
ATH5K_RATE_CODE_54M	./ath5k/ath5k.h	784;"	d
ATH5K_RATE_CODE_5_5M	./ath5k/ath5k.h	774;"	d
ATH5K_RATE_CODE_6M	./ath5k/ath5k.h	777;"	d
ATH5K_RATE_CODE_9M	./ath5k/ath5k.h	778;"	d
ATH5K_RATE_CODE_XR_1M	./ath5k/ath5k.h	787;"	d
ATH5K_RATE_CODE_XR_2M	./ath5k/ath5k.h	788;"	d
ATH5K_RATE_CODE_XR_3M	./ath5k/ath5k.h	789;"	d
ATH5K_RATE_CODE_XR_500K	./ath5k/ath5k.h	786;"	d
ATH5K_TUNE_CALIBRATION_INTERVAL_ANI	./ath5k/ath5k.h	201;"	d
ATH5K_TUNE_CALIBRATION_INTERVAL_FULL	./ath5k/ath5k.h	200;"	d
ATH5K_TUNE_CALIBRATION_INTERVAL_NF	./ath5k/ath5k.h	202;"	d
ATH5K_TXQ_LEN_LOW	./ath5k/ath5k.h	1106;"	d
ATH5K_TXQ_LEN_MAX	./ath5k/ath5k.h	1105;"	d
ATH5K_TX_COMPLETE_POLL_INT	./ath5k/ath5k.h	204;"	d
ATH5K_WARN	./ath5k/ath5k.h	97;"	d
ATH9K_2GHZ_ALL	./regd.c	47;"	d	file:
ATH9K_2GHZ_CH01_11	./regd.c	31;"	d	file:
ATH9K_2GHZ_CH12_13	./regd.c	34;"	d	file:
ATH9K_2GHZ_CH14	./regd.c	36;"	d	file:
ATH9K_5GHZ_5150_5350	./regd.c	40;"	d	file:
ATH9K_5GHZ_5470_5850	./regd.c	42;"	d	file:
ATH9K_5GHZ_5725_5850	./regd.c	44;"	d	file:
ATH9K_5GHZ_ALL	./regd.c	51;"	d	file:
ATH9K_5GHZ_NO_MIDBAND	./regd.c	55;"	d	file:
ATH_AHB	./ath.h	/^	ATH_AHB,$/;"	e	enum:ath_bus_type
ATH_BCBUF	./ath5k/ath5k.h	1104;"	d
ATH_CHAN_MAX	./ath5k/ath5k.h	1097;"	d
ATH_CHAN_MAX	./ath5k/ath5k.h	1099;"	d
ATH_CIPHER_AES_CCM	./ath.h	/^	ATH_CIPHER_AES_CCM = 2,$/;"	e	enum:ath_cipher
ATH_CIPHER_AES_OCB	./ath.h	/^	ATH_CIPHER_AES_OCB = 1,$/;"	e	enum:ath_cipher
ATH_CIPHER_CKIP	./ath.h	/^	ATH_CIPHER_CKIP = 3,$/;"	e	enum:ath_cipher
ATH_CIPHER_CLR	./ath.h	/^	ATH_CIPHER_CLR = 5,$/;"	e	enum:ath_cipher
ATH_CIPHER_MIC	./ath.h	/^	ATH_CIPHER_MIC = 127$/;"	e	enum:ath_cipher
ATH_CIPHER_TKIP	./ath.h	/^	ATH_CIPHER_TKIP = 4,$/;"	e	enum:ath_cipher
ATH_CIPHER_WEP	./ath.h	/^	ATH_CIPHER_WEP = 0,$/;"	e	enum:ath_cipher
ATH_CRYPT_CAP_CIPHER_AESCCM	./ath.h	/^	ATH_CRYPT_CAP_CIPHER_AESCCM		= BIT(0),$/;"	e	enum:ath_crypt_caps
ATH_CRYPT_CAP_MIC_COMBINED	./ath.h	/^	ATH_CRYPT_CAP_MIC_COMBINED		= BIT(1),$/;"	e	enum:ath_crypt_caps
ATH_DBG_ANI	./ath.h	/^	ATH_DBG_ANI		= 0x00000040,$/;"	e	enum:ATH_DEBUG
ATH_DBG_ANY	./ath.h	/^	ATH_DBG_ANY		= 0xffffffff$/;"	e	enum:ATH_DEBUG
ATH_DBG_BEACON	./ath.h	/^	ATH_DBG_BEACON		= 0x00000100,$/;"	e	enum:ATH_DEBUG
ATH_DBG_BSTUCK	./ath.h	/^	ATH_DBG_BSTUCK		= 0x00008000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_BTCOEX	./ath.h	/^	ATH_DBG_BTCOEX		= 0x00002000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CALIBRATE	./ath.h	/^	ATH_DBG_CALIBRATE	= 0x00000008,$/;"	e	enum:ATH_DEBUG
ATH_DBG_CONFIG	./ath.h	/^	ATH_DBG_CONFIG		= 0x00000200,$/;"	e	enum:ATH_DEBUG
ATH_DBG_DEFAULT	./ath.h	247;"	d
ATH_DBG_EEPROM	./ath.h	/^	ATH_DBG_EEPROM		= 0x00000004,$/;"	e	enum:ATH_DEBUG
ATH_DBG_FATAL	./ath.h	/^	ATH_DBG_FATAL		= 0x00000400,$/;"	e	enum:ATH_DEBUG
ATH_DBG_HWTIMER	./ath.h	/^	ATH_DBG_HWTIMER		= 0x00001000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_INTERRUPT	./ath.h	/^	ATH_DBG_INTERRUPT	= 0x00000010,$/;"	e	enum:ATH_DEBUG
ATH_DBG_PS	./ath.h	/^	ATH_DBG_PS		= 0x00000800,$/;"	e	enum:ATH_DEBUG
ATH_DBG_QUEUE	./ath.h	/^	ATH_DBG_QUEUE		= 0x00000002,$/;"	e	enum:ATH_DEBUG
ATH_DBG_REGULATORY	./ath.h	/^	ATH_DBG_REGULATORY	= 0x00000020,$/;"	e	enum:ATH_DEBUG
ATH_DBG_RESET	./ath.h	/^	ATH_DBG_RESET		= 0x00000001,$/;"	e	enum:ATH_DEBUG
ATH_DBG_WARN	./ath.h	262;"	d
ATH_DBG_WARN	./ath.h	273;"	d
ATH_DBG_WARN_ON_ONCE	./ath.h	263;"	d
ATH_DBG_WARN_ON_ONCE	./ath.h	274;"	d
ATH_DBG_WMI	./ath.h	/^	ATH_DBG_WMI		= 0x00004000,$/;"	e	enum:ATH_DEBUG
ATH_DBG_XMIT	./ath.h	/^	ATH_DBG_XMIT		= 0x00000080,$/;"	e	enum:ATH_DEBUG
ATH_DEBUG	./ath.h	/^enum ATH_DEBUG {$/;"	g
ATH_H	./ath.h	18;"	d
ATH_HW_INITIALIZED	./ath.h	/^	ATH_HW_INITIALIZED,$/;"	e	enum:ath_device_state
ATH_HW_UNAVAILABLE	./ath.h	/^	ATH_HW_UNAVAILABLE,$/;"	e	enum:ath_device_state
ATH_KEYMAX	./ath.h	35;"	d
ATH_LED	./ath5k/led.c	50;"	d	file:
ATH_PCI	./ath.h	/^	ATH_PCI,$/;"	e	enum:ath_bus_type
ATH_PIN	./ath5k/led.c	51;"	d	file:
ATH_POLARITY	./ath5k/led.c	52;"	d	file:
ATH_REGISTERS_H	./reg.h	18;"	d
ATH_RXBUF	./ath5k/ath5k.h	1102;"	d
ATH_SDEVICE	./ath5k/led.c	46;"	d	file:
ATH_STAT_2G_DISABLED	./ath5k/ath5k.h	1140;"	d
ATH_STAT_INVALID	./ath5k/ath5k.h	1135;"	d
ATH_STAT_LEDSOFT	./ath5k/ath5k.h	1138;"	d
ATH_STAT_MRRETRY	./ath5k/ath5k.h	1136;"	d
ATH_STAT_PROMISC	./ath5k/ath5k.h	1137;"	d
ATH_STAT_STARTED	./ath5k/ath5k.h	1139;"	d
ATH_TXBUF	./ath5k/ath5k.h	1103;"	d
ATH_USB	./ath.h	/^	ATH_USB,$/;"	e	enum:ath_bus_type
CC	./Makefile	/^CC = gcc$/;"	m
CC	./ath5k/Makefile	/^CC = gcc$/;"	m
CC_PRINT	./ath5k/debug.c	750;"	d	file:
CC_PRINT	./ath5k/debug.c	764;"	d	file:
CHANNEL_2GHZ	./ath5k/ath5k.h	703;"	d
CHANNEL_5GHZ	./ath5k/ath5k.h	704;"	d
CHANNEL_A	./ath5k/ath5k.h	709;"	d
CHANNEL_ALL	./ath5k/ath5k.h	714;"	d
CHANNEL_B	./ath5k/ath5k.h	710;"	d
CHANNEL_CCK	./ath5k/ath5k.h	701;"	d
CHANNEL_CW_INT	./ath5k/ath5k.h	700;"	d
CHANNEL_DYN	./ath5k/ath5k.h	706;"	d
CHANNEL_G	./ath5k/ath5k.h	711;"	d
CHANNEL_HALF_BW	./regd.h	53;"	d
CHANNEL_MODES	./ath5k/ath5k.h	717;"	d
CHANNEL_OFDM	./ath5k/ath5k.h	702;"	d
CHANNEL_PASSIVE	./ath5k/ath5k.h	705;"	d
CHANNEL_QUARTER_BW	./regd.h	54;"	d
CHANNEL_X	./ath5k/ath5k.h	712;"	d
CHANNEL_XR	./ath5k/ath5k.h	707;"	d
CHAN_DEBUG	./ath5k/ath5k.h	24;"	d
CONFIG_ATH5K_DEBUG	./ath5k/ath5k.h	26;"	d
CONFIG_ATH_DEBUG	./ath.h	20;"	d
COUNTRY_ERD_FLAG	./regd.h	45;"	d
CREATE_TRACE_POINTS	./ath5k/base.c	65;"	d	file:
CTL_11A	./regd.h	34;"	d
CTL_11B	./regd.h	35;"	d
CTL_11G	./regd.h	36;"	d
CTL_2GHT20	./regd.h	37;"	d
CTL_2GHT40	./regd.h	39;"	d
CTL_5GHT20	./regd.h	38;"	d
CTL_5GHT40	./regd.h	40;"	d
CTL_ETSI	./regd.h	/^	CTL_ETSI = 0x30,$/;"	e	enum:ctl_group
CTL_FCC	./regd.h	/^	CTL_FCC = 0x10,$/;"	e	enum:ctl_group
CTL_MKK	./regd.h	/^	CTL_MKK = 0x40,$/;"	e	enum:ctl_group
CTRY_ALBANIA	./regd.h	/^	CTRY_ALBANIA = 8,$/;"	e	enum:CountryCode
CTRY_ALGERIA	./regd.h	/^	CTRY_ALGERIA = 12,$/;"	e	enum:CountryCode
CTRY_ARGENTINA	./regd.h	/^	CTRY_ARGENTINA = 32,$/;"	e	enum:CountryCode
CTRY_ARMENIA	./regd.h	/^	CTRY_ARMENIA = 51,$/;"	e	enum:CountryCode
CTRY_ARUBA	./regd.h	/^	CTRY_ARUBA = 533,$/;"	e	enum:CountryCode
CTRY_AUSTRALIA	./regd.h	/^	CTRY_AUSTRALIA = 36,$/;"	e	enum:CountryCode
CTRY_AUSTRALIA2	./regd.h	/^	CTRY_AUSTRALIA2 = 5000,$/;"	e	enum:CountryCode
CTRY_AUSTRIA	./regd.h	/^	CTRY_AUSTRIA = 40,$/;"	e	enum:CountryCode
CTRY_AZERBAIJAN	./regd.h	/^	CTRY_AZERBAIJAN = 31,$/;"	e	enum:CountryCode
CTRY_BAHRAIN	./regd.h	/^	CTRY_BAHRAIN = 48,$/;"	e	enum:CountryCode
CTRY_BANGLADESH	./regd.h	/^	CTRY_BANGLADESH = 50,$/;"	e	enum:CountryCode
CTRY_BARBADOS	./regd.h	/^	CTRY_BARBADOS = 52,$/;"	e	enum:CountryCode
CTRY_BELARUS	./regd.h	/^	CTRY_BELARUS = 112,$/;"	e	enum:CountryCode
CTRY_BELGIUM	./regd.h	/^	CTRY_BELGIUM = 56,$/;"	e	enum:CountryCode
CTRY_BELGIUM2	./regd.h	/^	CTRY_BELGIUM2 = 5002$/;"	e	enum:CountryCode
CTRY_BELIZE	./regd.h	/^	CTRY_BELIZE = 84,$/;"	e	enum:CountryCode
CTRY_BOLIVIA	./regd.h	/^	CTRY_BOLIVIA = 68,$/;"	e	enum:CountryCode
CTRY_BOSNIA_HERZ	./regd.h	/^	CTRY_BOSNIA_HERZ = 70,$/;"	e	enum:CountryCode
CTRY_BRAZIL	./regd.h	/^	CTRY_BRAZIL = 76,$/;"	e	enum:CountryCode
CTRY_BRUNEI_DARUSSALAM	./regd.h	/^	CTRY_BRUNEI_DARUSSALAM = 96,$/;"	e	enum:CountryCode
CTRY_BULGARIA	./regd.h	/^	CTRY_BULGARIA = 100,$/;"	e	enum:CountryCode
CTRY_CAMBODIA	./regd.h	/^	CTRY_CAMBODIA = 116,$/;"	e	enum:CountryCode
CTRY_CANADA	./regd.h	/^	CTRY_CANADA = 124,$/;"	e	enum:CountryCode
CTRY_CANADA2	./regd.h	/^	CTRY_CANADA2 = 5001,$/;"	e	enum:CountryCode
CTRY_CHILE	./regd.h	/^	CTRY_CHILE = 152,$/;"	e	enum:CountryCode
CTRY_CHINA	./regd.h	/^	CTRY_CHINA = 156,$/;"	e	enum:CountryCode
CTRY_COLOMBIA	./regd.h	/^	CTRY_COLOMBIA = 170,$/;"	e	enum:CountryCode
CTRY_COSTA_RICA	./regd.h	/^	CTRY_COSTA_RICA = 188,$/;"	e	enum:CountryCode
CTRY_CROATIA	./regd.h	/^	CTRY_CROATIA = 191,$/;"	e	enum:CountryCode
CTRY_CYPRUS	./regd.h	/^	CTRY_CYPRUS = 196,$/;"	e	enum:CountryCode
CTRY_CZECH	./regd.h	/^	CTRY_CZECH = 203,$/;"	e	enum:CountryCode
CTRY_DEBUG	./regd.h	42;"	d
CTRY_DEFAULT	./regd.h	43;"	d
CTRY_DENMARK	./regd.h	/^	CTRY_DENMARK = 208,$/;"	e	enum:CountryCode
CTRY_DOMINICAN_REPUBLIC	./regd.h	/^	CTRY_DOMINICAN_REPUBLIC = 214,$/;"	e	enum:CountryCode
CTRY_ECUADOR	./regd.h	/^	CTRY_ECUADOR = 218,$/;"	e	enum:CountryCode
CTRY_EGYPT	./regd.h	/^	CTRY_EGYPT = 818,$/;"	e	enum:CountryCode
CTRY_EL_SALVADOR	./regd.h	/^	CTRY_EL_SALVADOR = 222,$/;"	e	enum:CountryCode
CTRY_ESTONIA	./regd.h	/^	CTRY_ESTONIA = 233,$/;"	e	enum:CountryCode
CTRY_FAEROE_ISLANDS	./regd.h	/^	CTRY_FAEROE_ISLANDS = 234,$/;"	e	enum:CountryCode
CTRY_FINLAND	./regd.h	/^	CTRY_FINLAND = 246,$/;"	e	enum:CountryCode
CTRY_FRANCE	./regd.h	/^	CTRY_FRANCE = 250,$/;"	e	enum:CountryCode
CTRY_GEORGIA	./regd.h	/^	CTRY_GEORGIA = 268,$/;"	e	enum:CountryCode
CTRY_GERMANY	./regd.h	/^	CTRY_GERMANY = 276,$/;"	e	enum:CountryCode
CTRY_GREECE	./regd.h	/^	CTRY_GREECE = 300,$/;"	e	enum:CountryCode
CTRY_GREENLAND	./regd.h	/^	CTRY_GREENLAND = 304,$/;"	e	enum:CountryCode
CTRY_GRENEDA	./regd.h	/^	CTRY_GRENEDA = 308,$/;"	e	enum:CountryCode
CTRY_GUAM	./regd.h	/^	CTRY_GUAM = 316,$/;"	e	enum:CountryCode
CTRY_GUATEMALA	./regd.h	/^	CTRY_GUATEMALA = 320,$/;"	e	enum:CountryCode
CTRY_HAITI	./regd.h	/^	CTRY_HAITI = 332,$/;"	e	enum:CountryCode
CTRY_HONDURAS	./regd.h	/^	CTRY_HONDURAS = 340,$/;"	e	enum:CountryCode
CTRY_HONG_KONG	./regd.h	/^	CTRY_HONG_KONG = 344,$/;"	e	enum:CountryCode
CTRY_HUNGARY	./regd.h	/^	CTRY_HUNGARY = 348,$/;"	e	enum:CountryCode
CTRY_ICELAND	./regd.h	/^	CTRY_ICELAND = 352,$/;"	e	enum:CountryCode
CTRY_INDIA	./regd.h	/^	CTRY_INDIA = 356,$/;"	e	enum:CountryCode
CTRY_INDONESIA	./regd.h	/^	CTRY_INDONESIA = 360,$/;"	e	enum:CountryCode
CTRY_IRAN	./regd.h	/^	CTRY_IRAN = 364,$/;"	e	enum:CountryCode
CTRY_IRAQ	./regd.h	/^	CTRY_IRAQ = 368,$/;"	e	enum:CountryCode
CTRY_IRELAND	./regd.h	/^	CTRY_IRELAND = 372,$/;"	e	enum:CountryCode
CTRY_ISRAEL	./regd.h	/^	CTRY_ISRAEL = 376,$/;"	e	enum:CountryCode
CTRY_ITALY	./regd.h	/^	CTRY_ITALY = 380,$/;"	e	enum:CountryCode
CTRY_JAMAICA	./regd.h	/^	CTRY_JAMAICA = 388,$/;"	e	enum:CountryCode
CTRY_JAPAN	./regd.h	/^	CTRY_JAPAN = 392,$/;"	e	enum:CountryCode
CTRY_JAPAN1	./regd.h	/^	CTRY_JAPAN1 = 393,$/;"	e	enum:CountryCode
CTRY_JAPAN10	./regd.h	/^	CTRY_JAPAN10 = 4010,$/;"	e	enum:CountryCode
CTRY_JAPAN11	./regd.h	/^	CTRY_JAPAN11 = 4011,$/;"	e	enum:CountryCode
CTRY_JAPAN12	./regd.h	/^	CTRY_JAPAN12 = 4012,$/;"	e	enum:CountryCode
CTRY_JAPAN13	./regd.h	/^	CTRY_JAPAN13 = 4013,$/;"	e	enum:CountryCode
CTRY_JAPAN14	./regd.h	/^	CTRY_JAPAN14 = 4014,$/;"	e	enum:CountryCode
CTRY_JAPAN15	./regd.h	/^	CTRY_JAPAN15 = 4015,$/;"	e	enum:CountryCode
CTRY_JAPAN16	./regd.h	/^	CTRY_JAPAN16 = 4016,$/;"	e	enum:CountryCode
CTRY_JAPAN17	./regd.h	/^	CTRY_JAPAN17 = 4017,$/;"	e	enum:CountryCode
CTRY_JAPAN18	./regd.h	/^	CTRY_JAPAN18 = 4018,$/;"	e	enum:CountryCode
CTRY_JAPAN19	./regd.h	/^	CTRY_JAPAN19 = 4019,$/;"	e	enum:CountryCode
CTRY_JAPAN2	./regd.h	/^	CTRY_JAPAN2 = 394,$/;"	e	enum:CountryCode
CTRY_JAPAN20	./regd.h	/^	CTRY_JAPAN20 = 4020,$/;"	e	enum:CountryCode
CTRY_JAPAN21	./regd.h	/^	CTRY_JAPAN21 = 4021,$/;"	e	enum:CountryCode
CTRY_JAPAN22	./regd.h	/^	CTRY_JAPAN22 = 4022,$/;"	e	enum:CountryCode
CTRY_JAPAN23	./regd.h	/^	CTRY_JAPAN23 = 4023,$/;"	e	enum:CountryCode
CTRY_JAPAN24	./regd.h	/^	CTRY_JAPAN24 = 4024,$/;"	e	enum:CountryCode
CTRY_JAPAN25	./regd.h	/^	CTRY_JAPAN25 = 4025,$/;"	e	enum:CountryCode
CTRY_JAPAN26	./regd.h	/^	CTRY_JAPAN26 = 4026,$/;"	e	enum:CountryCode
CTRY_JAPAN27	./regd.h	/^	CTRY_JAPAN27 = 4027,$/;"	e	enum:CountryCode
CTRY_JAPAN28	./regd.h	/^	CTRY_JAPAN28 = 4028,$/;"	e	enum:CountryCode
CTRY_JAPAN29	./regd.h	/^	CTRY_JAPAN29 = 4029,$/;"	e	enum:CountryCode
CTRY_JAPAN3	./regd.h	/^	CTRY_JAPAN3 = 395,$/;"	e	enum:CountryCode
CTRY_JAPAN30	./regd.h	/^	CTRY_JAPAN30 = 4030,$/;"	e	enum:CountryCode
CTRY_JAPAN31	./regd.h	/^	CTRY_JAPAN31 = 4031,$/;"	e	enum:CountryCode
CTRY_JAPAN32	./regd.h	/^	CTRY_JAPAN32 = 4032,$/;"	e	enum:CountryCode
CTRY_JAPAN33	./regd.h	/^	CTRY_JAPAN33 = 4033,$/;"	e	enum:CountryCode
CTRY_JAPAN34	./regd.h	/^	CTRY_JAPAN34 = 4034,$/;"	e	enum:CountryCode
CTRY_JAPAN35	./regd.h	/^	CTRY_JAPAN35 = 4035,$/;"	e	enum:CountryCode
CTRY_JAPAN36	./regd.h	/^	CTRY_JAPAN36 = 4036,$/;"	e	enum:CountryCode
CTRY_JAPAN37	./regd.h	/^	CTRY_JAPAN37 = 4037,$/;"	e	enum:CountryCode
CTRY_JAPAN38	./regd.h	/^	CTRY_JAPAN38 = 4038,$/;"	e	enum:CountryCode
CTRY_JAPAN39	./regd.h	/^	CTRY_JAPAN39 = 4039,$/;"	e	enum:CountryCode
CTRY_JAPAN4	./regd.h	/^	CTRY_JAPAN4 = 396,$/;"	e	enum:CountryCode
CTRY_JAPAN40	./regd.h	/^	CTRY_JAPAN40 = 4040,$/;"	e	enum:CountryCode
CTRY_JAPAN41	./regd.h	/^	CTRY_JAPAN41 = 4041,$/;"	e	enum:CountryCode
CTRY_JAPAN42	./regd.h	/^	CTRY_JAPAN42 = 4042,$/;"	e	enum:CountryCode
CTRY_JAPAN43	./regd.h	/^	CTRY_JAPAN43 = 4043,$/;"	e	enum:CountryCode
CTRY_JAPAN44	./regd.h	/^	CTRY_JAPAN44 = 4044,$/;"	e	enum:CountryCode
CTRY_JAPAN45	./regd.h	/^	CTRY_JAPAN45 = 4045,$/;"	e	enum:CountryCode
CTRY_JAPAN46	./regd.h	/^	CTRY_JAPAN46 = 4046,$/;"	e	enum:CountryCode
CTRY_JAPAN47	./regd.h	/^	CTRY_JAPAN47 = 4047,$/;"	e	enum:CountryCode
CTRY_JAPAN48	./regd.h	/^	CTRY_JAPAN48 = 4048,$/;"	e	enum:CountryCode
CTRY_JAPAN49	./regd.h	/^	CTRY_JAPAN49 = 4049,$/;"	e	enum:CountryCode
CTRY_JAPAN5	./regd.h	/^	CTRY_JAPAN5 = 397,$/;"	e	enum:CountryCode
CTRY_JAPAN50	./regd.h	/^	CTRY_JAPAN50 = 4050,$/;"	e	enum:CountryCode
CTRY_JAPAN51	./regd.h	/^	CTRY_JAPAN51 = 4051,$/;"	e	enum:CountryCode
CTRY_JAPAN52	./regd.h	/^	CTRY_JAPAN52 = 4052,$/;"	e	enum:CountryCode
CTRY_JAPAN53	./regd.h	/^	CTRY_JAPAN53 = 4053,$/;"	e	enum:CountryCode
CTRY_JAPAN54	./regd.h	/^	CTRY_JAPAN54 = 4054,$/;"	e	enum:CountryCode
CTRY_JAPAN55	./regd.h	/^	CTRY_JAPAN55 = 4055,$/;"	e	enum:CountryCode
CTRY_JAPAN56	./regd.h	/^	CTRY_JAPAN56 = 4056,$/;"	e	enum:CountryCode
CTRY_JAPAN57	./regd.h	/^	CTRY_JAPAN57 = 4057,$/;"	e	enum:CountryCode
CTRY_JAPAN58	./regd.h	/^	CTRY_JAPAN58 = 4058,$/;"	e	enum:CountryCode
CTRY_JAPAN59	./regd.h	/^	CTRY_JAPAN59 = 4059,$/;"	e	enum:CountryCode
CTRY_JAPAN6	./regd.h	/^	CTRY_JAPAN6 = 4006,$/;"	e	enum:CountryCode
CTRY_JAPAN7	./regd.h	/^	CTRY_JAPAN7 = 4007,$/;"	e	enum:CountryCode
CTRY_JAPAN8	./regd.h	/^	CTRY_JAPAN8 = 4008,$/;"	e	enum:CountryCode
CTRY_JAPAN9	./regd.h	/^	CTRY_JAPAN9 = 4009,$/;"	e	enum:CountryCode
CTRY_JORDAN	./regd.h	/^	CTRY_JORDAN = 400,$/;"	e	enum:CountryCode
CTRY_KAZAKHSTAN	./regd.h	/^	CTRY_KAZAKHSTAN = 398,$/;"	e	enum:CountryCode
CTRY_KENYA	./regd.h	/^	CTRY_KENYA = 404,$/;"	e	enum:CountryCode
CTRY_KOREA_NORTH	./regd.h	/^	CTRY_KOREA_NORTH = 408,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC	./regd.h	/^	CTRY_KOREA_ROC = 410,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC2	./regd.h	/^	CTRY_KOREA_ROC2 = 411,$/;"	e	enum:CountryCode
CTRY_KOREA_ROC3	./regd.h	/^	CTRY_KOREA_ROC3 = 412,$/;"	e	enum:CountryCode
CTRY_KUWAIT	./regd.h	/^	CTRY_KUWAIT = 414,$/;"	e	enum:CountryCode
CTRY_LATVIA	./regd.h	/^	CTRY_LATVIA = 428,$/;"	e	enum:CountryCode
CTRY_LEBANON	./regd.h	/^	CTRY_LEBANON = 422,$/;"	e	enum:CountryCode
CTRY_LIBYA	./regd.h	/^	CTRY_LIBYA = 434,$/;"	e	enum:CountryCode
CTRY_LIECHTENSTEIN	./regd.h	/^	CTRY_LIECHTENSTEIN = 438,$/;"	e	enum:CountryCode
CTRY_LITHUANIA	./regd.h	/^	CTRY_LITHUANIA = 440,$/;"	e	enum:CountryCode
CTRY_LUXEMBOURG	./regd.h	/^	CTRY_LUXEMBOURG = 442,$/;"	e	enum:CountryCode
CTRY_MACAU	./regd.h	/^	CTRY_MACAU = 446,$/;"	e	enum:CountryCode
CTRY_MACEDONIA	./regd.h	/^	CTRY_MACEDONIA = 807,$/;"	e	enum:CountryCode
CTRY_MALAYSIA	./regd.h	/^	CTRY_MALAYSIA = 458,$/;"	e	enum:CountryCode
CTRY_MALTA	./regd.h	/^	CTRY_MALTA = 470,$/;"	e	enum:CountryCode
CTRY_MEXICO	./regd.h	/^	CTRY_MEXICO = 484,$/;"	e	enum:CountryCode
CTRY_MONACO	./regd.h	/^	CTRY_MONACO = 492,$/;"	e	enum:CountryCode
CTRY_MOROCCO	./regd.h	/^	CTRY_MOROCCO = 504,$/;"	e	enum:CountryCode
CTRY_NEPAL	./regd.h	/^	CTRY_NEPAL = 524,$/;"	e	enum:CountryCode
CTRY_NETHERLANDS	./regd.h	/^	CTRY_NETHERLANDS = 528,$/;"	e	enum:CountryCode
CTRY_NETHERLANDS_ANTILLES	./regd.h	/^	CTRY_NETHERLANDS_ANTILLES = 530,$/;"	e	enum:CountryCode
CTRY_NEW_ZEALAND	./regd.h	/^	CTRY_NEW_ZEALAND = 554,$/;"	e	enum:CountryCode
CTRY_NICARAGUA	./regd.h	/^	CTRY_NICARAGUA = 558,$/;"	e	enum:CountryCode
CTRY_NORWAY	./regd.h	/^	CTRY_NORWAY = 578,$/;"	e	enum:CountryCode
CTRY_OMAN	./regd.h	/^	CTRY_OMAN = 512,$/;"	e	enum:CountryCode
CTRY_PAKISTAN	./regd.h	/^	CTRY_PAKISTAN = 586,$/;"	e	enum:CountryCode
CTRY_PANAMA	./regd.h	/^	CTRY_PANAMA = 591,$/;"	e	enum:CountryCode
CTRY_PAPUA_NEW_GUINEA	./regd.h	/^	CTRY_PAPUA_NEW_GUINEA = 598,$/;"	e	enum:CountryCode
CTRY_PARAGUAY	./regd.h	/^	CTRY_PARAGUAY = 600,$/;"	e	enum:CountryCode
CTRY_PERU	./regd.h	/^	CTRY_PERU = 604,$/;"	e	enum:CountryCode
CTRY_PHILIPPINES	./regd.h	/^	CTRY_PHILIPPINES = 608,$/;"	e	enum:CountryCode
CTRY_POLAND	./regd.h	/^	CTRY_POLAND = 616,$/;"	e	enum:CountryCode
CTRY_PORTUGAL	./regd.h	/^	CTRY_PORTUGAL = 620,$/;"	e	enum:CountryCode
CTRY_PUERTO_RICO	./regd.h	/^	CTRY_PUERTO_RICO = 630,$/;"	e	enum:CountryCode
CTRY_QATAR	./regd.h	/^	CTRY_QATAR = 634,$/;"	e	enum:CountryCode
CTRY_ROMANIA	./regd.h	/^	CTRY_ROMANIA = 642,$/;"	e	enum:CountryCode
CTRY_RUSSIA	./regd.h	/^	CTRY_RUSSIA = 643,$/;"	e	enum:CountryCode
CTRY_SAUDI_ARABIA	./regd.h	/^	CTRY_SAUDI_ARABIA = 682,$/;"	e	enum:CountryCode
CTRY_SERBIA_MONTENEGRO	./regd.h	/^	CTRY_SERBIA_MONTENEGRO = 891,$/;"	e	enum:CountryCode
CTRY_SINGAPORE	./regd.h	/^	CTRY_SINGAPORE = 702,$/;"	e	enum:CountryCode
CTRY_SLOVAKIA	./regd.h	/^	CTRY_SLOVAKIA = 703,$/;"	e	enum:CountryCode
CTRY_SLOVENIA	./regd.h	/^	CTRY_SLOVENIA = 705,$/;"	e	enum:CountryCode
CTRY_SOUTH_AFRICA	./regd.h	/^	CTRY_SOUTH_AFRICA = 710,$/;"	e	enum:CountryCode
CTRY_SPAIN	./regd.h	/^	CTRY_SPAIN = 724,$/;"	e	enum:CountryCode
CTRY_SRI_LANKA	./regd.h	/^	CTRY_SRI_LANKA = 144,$/;"	e	enum:CountryCode
CTRY_SWEDEN	./regd.h	/^	CTRY_SWEDEN = 752,$/;"	e	enum:CountryCode
CTRY_SWITZERLAND	./regd.h	/^	CTRY_SWITZERLAND = 756,$/;"	e	enum:CountryCode
CTRY_SYRIA	./regd.h	/^	CTRY_SYRIA = 760,$/;"	e	enum:CountryCode
CTRY_TAIWAN	./regd.h	/^	CTRY_TAIWAN = 158,$/;"	e	enum:CountryCode
CTRY_THAILAND	./regd.h	/^	CTRY_THAILAND = 764,$/;"	e	enum:CountryCode
CTRY_TRINIDAD_Y_TOBAGO	./regd.h	/^	CTRY_TRINIDAD_Y_TOBAGO = 780,$/;"	e	enum:CountryCode
CTRY_TUNISIA	./regd.h	/^	CTRY_TUNISIA = 788,$/;"	e	enum:CountryCode
CTRY_TURKEY	./regd.h	/^	CTRY_TURKEY = 792,$/;"	e	enum:CountryCode
CTRY_UAE	./regd.h	/^	CTRY_UAE = 784,$/;"	e	enum:CountryCode
CTRY_UKRAINE	./regd.h	/^	CTRY_UKRAINE = 804,$/;"	e	enum:CountryCode
CTRY_UNITED_KINGDOM	./regd.h	/^	CTRY_UNITED_KINGDOM = 826,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES	./regd.h	/^	CTRY_UNITED_STATES = 840,$/;"	e	enum:CountryCode
CTRY_UNITED_STATES_FCC49	./regd.h	/^	CTRY_UNITED_STATES_FCC49 = 842,$/;"	e	enum:CountryCode
CTRY_URUGUAY	./regd.h	/^	CTRY_URUGUAY = 858,$/;"	e	enum:CountryCode
CTRY_UZBEKISTAN	./regd.h	/^	CTRY_UZBEKISTAN = 860,$/;"	e	enum:CountryCode
CTRY_VENEZUELA	./regd.h	/^	CTRY_VENEZUELA = 862,$/;"	e	enum:CountryCode
CTRY_VIET_NAM	./regd.h	/^	CTRY_VIET_NAM = 704,$/;"	e	enum:CountryCode
CTRY_YEMEN	./regd.h	/^	CTRY_YEMEN = 887,$/;"	e	enum:CountryCode
CTRY_ZIMBABWE	./regd.h	/^	CTRY_ZIMBABWE = 716,$/;"	e	enum:CountryCode
CountryCode	./regd.h	/^enum CountryCode {$/;"	g
DEBUG_REG_DMN	./regd_common.h	/^	DEBUG_REG_DMN = 0x01ff,$/;"	e	enum:EnumRd
ENABLE_REGWRITE_BUFFER	./key.c	26;"	d	file:
ETSI1_WORLD	./regd_common.h	/^	ETSI1_WORLD = 0x37,$/;"	e	enum:EnumRd
ETSI2_WORLD	./regd_common.h	/^	ETSI2_WORLD = 0x35,$/;"	e	enum:EnumRd
ETSI3_ETSIA	./regd_common.h	/^	ETSI3_ETSIA = 0x32,$/;"	e	enum:EnumRd
ETSI3_WORLD	./regd_common.h	/^	ETSI3_WORLD = 0x36,$/;"	e	enum:EnumRd
ETSI4_ETSIC	./regd_common.h	/^	ETSI4_ETSIC = 0x38,$/;"	e	enum:EnumRd
ETSI4_WORLD	./regd_common.h	/^	ETSI4_WORLD = 0x30,$/;"	e	enum:EnumRd
ETSI5_WORLD	./regd_common.h	/^	ETSI5_WORLD = 0x39,$/;"	e	enum:EnumRd
ETSI6_WORLD	./regd_common.h	/^	ETSI6_WORLD = 0x34,$/;"	e	enum:EnumRd
ETSI_RESERVED	./regd_common.h	/^	ETSI_RESERVED = 0x33,$/;"	e	enum:EnumRd
EU1_WORLD	./regd_common.h	/^	EU1_WORLD = 0x68,$/;"	e	enum:EnumRd
EnumRd	./regd_common.h	/^enum EnumRd {$/;"	g
FCC1_FCCA	./regd_common.h	/^	FCC1_FCCA = 0x10,$/;"	e	enum:EnumRd
FCC1_WORLD	./regd_common.h	/^	FCC1_WORLD = 0x11,$/;"	e	enum:EnumRd
FCC2_ETSIC	./regd_common.h	/^	FCC2_ETSIC = 0x22,$/;"	e	enum:EnumRd
FCC2_FCCA	./regd_common.h	/^	FCC2_FCCA = 0x20,$/;"	e	enum:EnumRd
FCC2_WORLD	./regd_common.h	/^	FCC2_WORLD = 0x21,$/;"	e	enum:EnumRd
FCC3_FCCA	./regd_common.h	/^	FCC3_FCCA = 0x3A,$/;"	e	enum:EnumRd
FCC3_WORLD	./regd_common.h	/^	FCC3_WORLD = 0x3B,$/;"	e	enum:EnumRd
FCC4_FCCA	./regd_common.h	/^	FCC4_FCCA = 0x12,$/;"	e	enum:EnumRd
FCC5_FCCA	./regd_common.h	/^	FCC5_FCCA = 0x13,$/;"	e	enum:EnumRd
FCC6_FCCA	./regd_common.h	/^	FCC6_FCCA = 0x14,$/;"	e	enum:EnumRd
FCC6_WORLD	./regd_common.h	/^	FCC6_WORLD = 0x23,$/;"	e	enum:EnumRd
FRANCE_RES	./regd_common.h	/^	FRANCE_RES = 0x31,$/;"	e	enum:EnumRd
FUDGE	./ath5k/base.c	1978;"	d	file:
FUDGE	./ath5k/base.c	2017;"	d	file:
IEEE80211_WEP_NKID	./key.c	35;"	d	file:
INSTALLDIR	./Makefile	/^INSTALLDIR = \/home\/andrewzhao\/kernel\/build$/;"	m
INSTALLDIR	./ath5k/Makefile	/^INSTALLDIR = \/home\/andrewzhao\/kernel\/build$/;"	m
IS_CHAN_B	./ath5k/ath5k.h	724;"	d
IS_CHAN_XR	./ath5k/ath5k.h	723;"	d
KERNELDIR	./Makefile	/^KERNELDIR := \/lib\/modules\/$(shell uname -r)\/build$/;"	m
KERNELDIR	./ath5k/Makefile	/^KERNELDIR := \/lib\/modules\/$(shell uname -r)\/build$/;"	m
MKK10_FCCA	./regd_common.h	/^	MKK10_FCCA = 0xD0,$/;"	e	enum:EnumRd
MKK10_MKKA	./regd_common.h	/^	MKK10_MKKA = 0xF7,$/;"	e	enum:EnumRd
MKK10_MKKA1	./regd_common.h	/^	MKK10_MKKA1 = 0xD1,$/;"	e	enum:EnumRd
MKK10_MKKA2	./regd_common.h	/^	MKK10_MKKA2 = 0xD3,$/;"	e	enum:EnumRd
MKK10_MKKC	./regd_common.h	/^	MKK10_MKKC = 0xD2,$/;"	e	enum:EnumRd
MKK11_FCCA	./regd_common.h	/^	MKK11_FCCA = 0xD5,$/;"	e	enum:EnumRd
MKK11_MKKA	./regd_common.h	/^	MKK11_MKKA = 0xD4,$/;"	e	enum:EnumRd
MKK11_MKKA1	./regd_common.h	/^	MKK11_MKKA1 = 0xD6,$/;"	e	enum:EnumRd
MKK11_MKKA2	./regd_common.h	/^	MKK11_MKKA2 = 0xD8,$/;"	e	enum:EnumRd
MKK11_MKKC	./regd_common.h	/^	MKK11_MKKC = 0xD7,$/;"	e	enum:EnumRd
MKK12_FCCA	./regd_common.h	/^	MKK12_FCCA = 0xDA,$/;"	e	enum:EnumRd
MKK12_MKKA	./regd_common.h	/^	MKK12_MKKA = 0xD9,$/;"	e	enum:EnumRd
MKK12_MKKA1	./regd_common.h	/^	MKK12_MKKA1 = 0xDB,$/;"	e	enum:EnumRd
MKK12_MKKA2	./regd_common.h	/^	MKK12_MKKA2 = 0xDD,$/;"	e	enum:EnumRd
MKK12_MKKC	./regd_common.h	/^	MKK12_MKKC = 0xDC,$/;"	e	enum:EnumRd
MKK13_MKKB	./regd_common.h	/^	MKK13_MKKB = 0xDE,$/;"	e	enum:EnumRd
MKK14_MKKA1	./regd_common.h	/^	MKK14_MKKA1 = 0x92,$/;"	e	enum:EnumRd
MKK15_MKKA1	./regd_common.h	/^	MKK15_MKKA1 = 0x93,$/;"	e	enum:EnumRd
MKK1_FCCA	./regd_common.h	/^	MKK1_FCCA = 0x48,$/;"	e	enum:EnumRd
MKK1_MKKA	./regd_common.h	/^	MKK1_MKKA = 0x40,$/;"	e	enum:EnumRd
MKK1_MKKA1	./regd_common.h	/^	MKK1_MKKA1 = 0x4A,$/;"	e	enum:EnumRd
MKK1_MKKA2	./regd_common.h	/^	MKK1_MKKA2 = 0x4B,$/;"	e	enum:EnumRd
MKK1_MKKB	./regd_common.h	/^	MKK1_MKKB = 0x41,$/;"	e	enum:EnumRd
MKK1_MKKC	./regd_common.h	/^	MKK1_MKKC = 0x4C,$/;"	e	enum:EnumRd
MKK2_MKKA	./regd_common.h	/^	MKK2_MKKA = 0x43,$/;"	e	enum:EnumRd
MKK3_FCCA	./regd_common.h	/^	MKK3_FCCA = 0xF2,$/;"	e	enum:EnumRd
MKK3_MKKA	./regd_common.h	/^	MKK3_MKKA = 0xF0,$/;"	e	enum:EnumRd
MKK3_MKKA1	./regd_common.h	/^	MKK3_MKKA1 = 0xF1,$/;"	e	enum:EnumRd
MKK3_MKKA2	./regd_common.h	/^	MKK3_MKKA2 = 0x81,$/;"	e	enum:EnumRd
MKK3_MKKB	./regd_common.h	/^	MKK3_MKKB = 0x80,$/;"	e	enum:EnumRd
MKK3_MKKC	./regd_common.h	/^	MKK3_MKKC = 0x82,$/;"	e	enum:EnumRd
MKK4_FCCA	./regd_common.h	/^	MKK4_FCCA = 0xF5,$/;"	e	enum:EnumRd
MKK4_MKKA	./regd_common.h	/^	MKK4_MKKA = 0xF3,$/;"	e	enum:EnumRd
MKK4_MKKA1	./regd_common.h	/^	MKK4_MKKA1 = 0xF4,$/;"	e	enum:EnumRd
MKK4_MKKA2	./regd_common.h	/^	MKK4_MKKA2 = 0x84,$/;"	e	enum:EnumRd
MKK4_MKKB	./regd_common.h	/^	MKK4_MKKB = 0x83,$/;"	e	enum:EnumRd
MKK4_MKKC	./regd_common.h	/^	MKK4_MKKC = 0x85,$/;"	e	enum:EnumRd
MKK5_MKKA2	./regd_common.h	/^	MKK5_MKKA2 = 0x87,$/;"	e	enum:EnumRd
MKK5_MKKB	./regd_common.h	/^	MKK5_MKKB = 0x86,$/;"	e	enum:EnumRd
MKK5_MKKC	./regd_common.h	/^	MKK5_MKKC = 0x88,$/;"	e	enum:EnumRd
MKK6_FCCA	./regd_common.h	/^	MKK6_FCCA = 0xF9,$/;"	e	enum:EnumRd
MKK6_MKKA1	./regd_common.h	/^	MKK6_MKKA1 = 0xF8,$/;"	e	enum:EnumRd
MKK6_MKKA2	./regd_common.h	/^	MKK6_MKKA2 = 0x8A,$/;"	e	enum:EnumRd
MKK6_MKKB	./regd_common.h	/^	MKK6_MKKB = 0x89,$/;"	e	enum:EnumRd
MKK6_MKKC	./regd_common.h	/^	MKK6_MKKC = 0x8B,$/;"	e	enum:EnumRd
MKK7_FCCA	./regd_common.h	/^	MKK7_FCCA = 0xFB,$/;"	e	enum:EnumRd
MKK7_MKKA1	./regd_common.h	/^	MKK7_MKKA1 = 0xFA,$/;"	e	enum:EnumRd
MKK7_MKKA2	./regd_common.h	/^	MKK7_MKKA2 = 0x8D,$/;"	e	enum:EnumRd
MKK7_MKKB	./regd_common.h	/^	MKK7_MKKB = 0x8C,$/;"	e	enum:EnumRd
MKK7_MKKC	./regd_common.h	/^	MKK7_MKKC = 0x8E,$/;"	e	enum:EnumRd
MKK8_MKKA2	./regd_common.h	/^	MKK8_MKKA2 = 0x90,$/;"	e	enum:EnumRd
MKK8_MKKB	./regd_common.h	/^	MKK8_MKKB = 0x8F,$/;"	e	enum:EnumRd
MKK8_MKKC	./regd_common.h	/^	MKK8_MKKC = 0x91,$/;"	e	enum:EnumRd
MKK9_FCCA	./regd_common.h	/^	MKK9_FCCA = 0xFC,$/;"	e	enum:EnumRd
MKK9_MKKA	./regd_common.h	/^	MKK9_MKKA = 0xF6,$/;"	e	enum:EnumRd
MKK9_MKKA1	./regd_common.h	/^	MKK9_MKKA1 = 0xFD,$/;"	e	enum:EnumRd
MKK9_MKKA2	./regd_common.h	/^	MKK9_MKKA2 = 0xFF,$/;"	e	enum:EnumRd
MKK9_MKKC	./regd_common.h	/^	MKK9_MKKC = 0xFE,$/;"	e	enum:EnumRd
MODULATION_TURBO	./ath5k/ath5k.h	423;"	d
MODULATION_XR	./ath5k/ath5k.h	384;"	d
MULTI_DOMAIN_MASK	./regd.h	48;"	d
NO_CTL	./regd.h	31;"	d
NO_CTL	./regd.h	33;"	d
NO_ENUMRD	./regd_common.h	/^	NO_ENUMRD = 0x00,$/;"	e	enum:EnumRd
NULL1_ETSIB	./regd_common.h	/^	NULL1_ETSIB = 0x07,$/;"	e	enum:EnumRd
NULL1_ETSIC	./regd_common.h	/^	NULL1_ETSIC = 0x08,$/;"	e	enum:EnumRd
NULL1_WORLD	./regd_common.h	/^	NULL1_WORLD = 0x03,$/;"	e	enum:EnumRd
PCI_DEVICE_ID_3COM_2_3CRPAG175	./ath5k/ath5k.h	53;"	d
PCI_DEVICE_ID_3COM_3CRDAG675	./ath5k/ath5k.h	52;"	d
PCI_DEVICE_ID_ATHEROS_AR2413	./ath5k/ath5k.h	71;"	d
PCI_DEVICE_ID_ATHEROS_AR5210	./ath5k/ath5k.h	48;"	d
PCI_DEVICE_ID_ATHEROS_AR5210_AP	./ath5k/ath5k.h	54;"	d
PCI_DEVICE_ID_ATHEROS_AR5210_DEFAULT	./ath5k/ath5k.h	56;"	d
PCI_DEVICE_ID_ATHEROS_AR5211	./ath5k/ath5k.h	50;"	d
PCI_DEVICE_ID_ATHEROS_AR5211_DEFAULT	./ath5k/ath5k.h	58;"	d
PCI_DEVICE_ID_ATHEROS_AR5211_FPGA11B	./ath5k/ath5k.h	61;"	d
PCI_DEVICE_ID_ATHEROS_AR5211_LEGACY	./ath5k/ath5k.h	60;"	d
PCI_DEVICE_ID_ATHEROS_AR5212	./ath5k/ath5k.h	51;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0014	./ath5k/ath5k.h	65;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0015	./ath5k/ath5k.h	66;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0016	./ath5k/ath5k.h	67;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0017	./ath5k/ath5k.h	68;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0018	./ath5k/ath5k.h	69;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_0019	./ath5k/ath5k.h	70;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_DEFAULT	./ath5k/ath5k.h	57;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_FPGA	./ath5k/ath5k.h	59;"	d
PCI_DEVICE_ID_ATHEROS_AR5212_IBM	./ath5k/ath5k.h	55;"	d
PCI_DEVICE_ID_ATHEROS_AR5311	./ath5k/ath5k.h	49;"	d
PCI_DEVICE_ID_ATHEROS_AR5312_REV2	./ath5k/ath5k.h	62;"	d
PCI_DEVICE_ID_ATHEROS_AR5312_REV7	./ath5k/ath5k.h	63;"	d
PCI_DEVICE_ID_ATHEROS_AR5312_REV8	./ath5k/ath5k.h	64;"	d
PCI_DEVICE_ID_ATHEROS_AR5413	./ath5k/ath5k.h	72;"	d
PCI_DEVICE_ID_ATHEROS_AR5416	./ath5k/ath5k.h	74;"	d
PCI_DEVICE_ID_ATHEROS_AR5418	./ath5k/ath5k.h	75;"	d
PCI_DEVICE_ID_ATHEROS_AR5424	./ath5k/ath5k.h	73;"	d
PWD	./Makefile	/^PWD := $(shell pwd)$/;"	m
PWD	./ath5k/Makefile	/^PWD := $(shell pwd)$/;"	m
REGD_COMMON_H	./regd_common.h	18;"	d
REGD_H	./regd.h	18;"	d
REGWRITE_BUFFER_FLUSH	./key.c	30;"	d	file:
REG_READ	./hw.c	22;"	d	file:
REG_READ	./key.c	24;"	d	file:
REG_STRUCT_INIT	./ath5k/debug.c	117;"	d	file:
REG_WRITE	./hw.c	23;"	d	file:
REG_WRITE	./key.c	25;"	d	file:
SD_NO_CTL	./regd.h	32;"	d
SIMPLE_SHOW	./ath5k/sysfs.c	35;"	d	file:
SIMPLE_SHOW_STORE	./ath5k/sysfs.c	8;"	d	file:
SUPPORTED_FIF_FLAGS	./ath5k/mac80211-ops.c	367;"	d	file:
TRACE_EVENT	./ath5k/trace.h	8;"	d
TRACE_EVENT	./ath5k/trace.h	9;"	d
TRACE_INCLUDE_FILE	./ath5k/trace.h	100;"	d
TRACE_INCLUDE_FILE	./ath5k/trace.h	99;"	d
TRACE_INCLUDE_PATH	./ath5k/trace.h	97;"	d
TRACE_INCLUDE_PATH	./ath5k/trace.h	98;"	d
TRACE_SYSTEM	./ath5k/trace.h	15;"	d
TRACE_SYSTEM	./ath5k/trace.h	16;"	d
TSF_TO_TU	./ath5k/ath5k.h	667;"	d
WOR01_WORLD	./regd_common.h	/^	WOR01_WORLD = 0x66,$/;"	e	enum:EnumRd
WOR02_WORLD	./regd_common.h	/^	WOR02_WORLD = 0x67,$/;"	e	enum:EnumRd
WOR0_WORLD	./regd_common.h	/^	WOR0_WORLD = 0x60,$/;"	e	enum:EnumRd
WOR1_WORLD	./regd_common.h	/^	WOR1_WORLD = 0x61,$/;"	e	enum:EnumRd
WOR2_WORLD	./regd_common.h	/^	WOR2_WORLD = 0x62,$/;"	e	enum:EnumRd
WOR3_WORLD	./regd_common.h	/^	WOR3_WORLD = 0x63,$/;"	e	enum:EnumRd
WOR4_WORLD	./regd_common.h	/^	WOR4_WORLD = 0x64,$/;"	e	enum:EnumRd
WOR5_ETSIC	./regd_common.h	/^	WOR5_ETSIC = 0x65,$/;"	e	enum:EnumRd
WOR9_WORLD	./regd_common.h	/^	WOR9_WORLD = 0x69,$/;"	e	enum:EnumRd
WORA_WORLD	./regd_common.h	/^	WORA_WORLD = 0x6A,$/;"	e	enum:EnumRd
WORB_WORLD	./regd_common.h	/^	WORB_WORLD = 0x6B,$/;"	e	enum:EnumRd
WORC_WORLD	./regd_common.h	/^	WORC_WORLD = 0x6C,$/;"	e	enum:EnumRd
WORLD	./regd_common.h	/^	WORLD = 0x0199,$/;"	e	enum:EnumRd
WORLDWIDE_ROAMING_FLAG	./regd.h	46;"	d
WORLD_SKU_MASK	./regd.h	50;"	d
WORLD_SKU_PREFIX	./regd.h	51;"	d
_ATH5K_DEBUG_H	./ath5k/debug.h	62;"	d
_ATH5K_H	./ath5k/ath5k.h	19;"	d
_DEV_ATH_ATHVAR_H	./ath5k/base.h	42;"	d
_TX_FLAGS	./ath5k/desc.c	132;"	d	file:
_TX_FLAGS	./ath5k/desc.c	151;"	d	file:
_TX_FLAGS	./ath5k/desc.c	257;"	d	file:
_TX_FLAGS	./ath5k/desc.c	269;"	d	file:
_TX_FLAGS_5211	./ath5k/desc.c	137;"	d	file:
_TX_FLAGS_5211	./ath5k/desc.c	152;"	d	file:
_XTX_TRIES	./ath5k/desc.c	331;"	d	file:
_XTX_TRIES	./ath5k/desc.c	345;"	d	file:
__TRACE_ATH5K_H	./ath5k/trace.h	2;"	d
__this_module	./ath.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__this_module	./ath5k/ath5k.mod.c	/^struct module __this_module$/;"	v	typeref:struct:module
__used	./ath.mod.c	/^__used$/;"	v	file:
__used	./ath.mod.c	/^__used$/;"	v	typeref:struct:____versions	file:
__used	./ath5k/ath5k.mod.c	/^__used$/;"	v	file:
__used	./ath5k/ath5k.mod.c	/^__used$/;"	v	typeref:struct:____versions	file:
a2_athchan	./ath5k/ath5k.h	/^	u16	a2_athchan;$/;"	m	struct:ath5k_athchan_2ghz
a2_flags	./ath5k/ath5k.h	/^	u32	a2_flags;$/;"	m	struct:ath5k_athchan_2ghz
ack_fail	./ath5k/ath5k.h	/^	unsigned int ack_fail;$/;"	m	struct:ath5k_statistics
ack_rates_high	./ath5k/pcu.c	/^static const unsigned int ack_rates_high[] =$/;"	v	file:
active_mac	./ath5k/base.h	/^	u8		active_mac[ETH_ALEN]; \/* first active MAC *\/$/;"	m	struct:ath5k_vif_iter_data
addr	./ath5k/debug.c	/^	int addr;$/;"	m	struct:reg	file:
ah	./ath.h	/^	void *ah;$/;"	m	struct:ath_common
ah	./ath5k/ath5k.h	/^	struct ath5k_hw *ah;			\/* driver state *\/$/;"	m	struct:ath5k_led	typeref:struct:ath5k_led::ath5k_hw
ah_ack_bitrate_high	./ath5k/ath5k.h	/^	bool			ah_ack_bitrate_high;$/;"	m	struct:ath5k_hw
ah_ant_ctl	./ath5k/ath5k.h	/^	u32			ah_ant_ctl[AR5K_EEPROM_N_MODES][AR5K_ANT_MAX];$/;"	m	struct:ath5k_hw
ah_ant_mode	./ath5k/ath5k.h	/^	u8			ah_ant_mode;$/;"	m	struct:ath5k_hw
ah_beacon_rssi_avg	./ath5k/ath5k.h	/^	struct ewma		ah_beacon_rssi_avg;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ewma
ah_bwmode	./ath5k/ath5k.h	/^	u8			ah_bwmode;$/;"	m	struct:ath5k_hw
ah_cal_mask	./ath5k/ath5k.h	/^	u8			ah_cal_mask;$/;"	m	struct:ath5k_hw
ah_cal_next_ani	./ath5k/ath5k.h	/^	unsigned long		ah_cal_next_ani;$/;"	m	struct:ath5k_hw
ah_cal_next_full	./ath5k/ath5k.h	/^	unsigned long		ah_cal_next_full;$/;"	m	struct:ath5k_hw
ah_cal_next_nf	./ath5k/ath5k.h	/^	unsigned long		ah_cal_next_nf;$/;"	m	struct:ath5k_hw
ah_calibration	./ath5k/ath5k.h	/^	bool			ah_calibration;$/;"	m	struct:ath5k_hw
ah_capabilities	./ath5k/ath5k.h	/^	struct ath5k_capabilities ah_capabilities;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_capabilities
ah_coverage_class	./ath5k/ath5k.h	/^	u8			ah_coverage_class;$/;"	m	struct:ath5k_hw
ah_current_channel	./ath5k/ath5k.h	/^	struct ieee80211_channel *ah_current_channel;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_channel
ah_def_ant	./ath5k/ath5k.h	/^	u8			ah_def_ant;$/;"	m	struct:ath5k_hw
ah_ee_version	./ath5k/ath5k.h	1222;"	d
ah_gain	./ath5k/ath5k.h	/^	struct ath5k_gain	ah_gain;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_gain
ah_imr	./ath5k/ath5k.h	/^	enum ath5k_int		ah_imr;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_int
ah_mac_revision	./ath5k/ath5k.h	/^	u16			ah_mac_revision;$/;"	m	struct:ath5k_hw
ah_mac_srev	./ath5k/ath5k.h	/^	u32			ah_mac_srev;$/;"	m	struct:ath5k_hw
ah_mac_version	./ath5k/ath5k.h	/^	u16			ah_mac_version;$/;"	m	struct:ath5k_hw
ah_modes	./ath5k/ath5k.h	1221;"	d
ah_nfcal_hist	./ath5k/ath5k.h	/^	struct ath5k_nfcal_hist ah_nfcal_hist;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_nfcal_hist
ah_noise_floor	./ath5k/ath5k.h	/^	s32			ah_noise_floor;$/;"	m	struct:ath5k_hw
ah_offset	./ath5k/ath5k.h	/^	u8			ah_offset[AR5K_MAX_RF_BANKS];$/;"	m	struct:ath5k_hw
ah_phy	./ath5k/ath5k.h	/^	u32			ah_phy;$/;"	m	struct:ath5k_hw
ah_phy_revision	./ath5k/ath5k.h	/^	u16			ah_phy_revision;$/;"	m	struct:ath5k_hw
ah_proc_rx_desc	./ath5k/ath5k.h	/^	int (*ah_proc_rx_desc)(struct ath5k_hw *, struct ath5k_desc *,$/;"	m	struct:ath5k_hw
ah_proc_tx_desc	./ath5k/ath5k.h	/^	int (*ah_proc_tx_desc)(struct ath5k_hw *, struct ath5k_desc *,$/;"	m	struct:ath5k_hw
ah_radar	./ath5k/ath5k.h	/^	} ah_radar;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::__anon6
ah_radio	./ath5k/ath5k.h	/^	enum ath5k_radio	ah_radio;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_radio
ah_radio_2ghz_revision	./ath5k/ath5k.h	/^	u16			ah_radio_2ghz_revision;$/;"	m	struct:ath5k_hw
ah_radio_5ghz_revision	./ath5k/ath5k.h	/^	u16			ah_radio_5ghz_revision;$/;"	m	struct:ath5k_hw
ah_retry_long	./ath5k/ath5k.h	/^	u8			ah_retry_long;$/;"	m	struct:ath5k_hw
ah_retry_short	./ath5k/ath5k.h	/^	u8			ah_retry_short;$/;"	m	struct:ath5k_hw
ah_rf_banks	./ath5k/ath5k.h	/^	u32			*ah_rf_banks;$/;"	m	struct:ath5k_hw
ah_rf_banks_size	./ath5k/ath5k.h	/^	size_t			ah_rf_banks_size;$/;"	m	struct:ath5k_hw
ah_rf_regs_count	./ath5k/ath5k.h	/^	size_t			ah_rf_regs_count;$/;"	m	struct:ath5k_hw
ah_setup_tx_desc	./ath5k/ath5k.h	/^	int (*ah_setup_tx_desc)(struct ath5k_hw *, struct ath5k_desc *,$/;"	m	struct:ath5k_hw
ah_short_slot	./ath5k/ath5k.h	/^	bool			ah_short_slot;$/;"	m	struct:ath5k_hw
ah_single_chip	./ath5k/ath5k.h	/^	bool			ah_single_chip;$/;"	m	struct:ath5k_hw
ah_tx_ant	./ath5k/ath5k.h	/^	u8			ah_tx_ant;$/;"	m	struct:ath5k_hw
ah_txpower	./ath5k/ath5k.h	/^	} ah_txpower;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::__anon5
ah_txq	./ath5k/ath5k.h	/^	struct ath5k_txq_info	ah_txq[AR5K_NUM_TX_QUEUES];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_txq_info
ah_txq_imr_cbrorn	./ath5k/ath5k.h	/^	u32			ah_txq_imr_cbrorn;$/;"	m	struct:ath5k_hw
ah_txq_imr_cbrurn	./ath5k/ath5k.h	/^	u32			ah_txq_imr_cbrurn;$/;"	m	struct:ath5k_hw
ah_txq_imr_nofrm	./ath5k/ath5k.h	/^	u32			ah_txq_imr_nofrm;$/;"	m	struct:ath5k_hw
ah_txq_imr_qtrig	./ath5k/ath5k.h	/^	u32			ah_txq_imr_qtrig;$/;"	m	struct:ath5k_hw
ah_txq_imr_txdesc	./ath5k/ath5k.h	/^	u32			ah_txq_imr_txdesc;$/;"	m	struct:ath5k_hw
ah_txq_imr_txeol	./ath5k/ath5k.h	/^	u32			ah_txq_imr_txeol;$/;"	m	struct:ath5k_hw
ah_txq_imr_txerr	./ath5k/ath5k.h	/^	u32			ah_txq_imr_txerr;$/;"	m	struct:ath5k_hw
ah_txq_imr_txok	./ath5k/ath5k.h	/^	u32			ah_txq_imr_txok;$/;"	m	struct:ath5k_hw
ah_txq_imr_txurn	./ath5k/ath5k.h	/^	u32			ah_txq_imr_txurn;$/;"	m	struct:ath5k_hw
ah_txq_isr	./ath5k/ath5k.h	/^	u32			ah_txq_isr;$/;"	m	struct:ath5k_hw
ah_txq_status	./ath5k/ath5k.h	/^	u32			ah_txq_status;$/;"	m	struct:ath5k_hw
ah_use_32khz_clock	./ath5k/ath5k.h	/^	u32			ah_use_32khz_clock;$/;"	m	struct:ath5k_hw
ah_version	./ath5k/ath5k.h	/^	enum ath5k_version	ah_version;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_version
allCountries	./regd_common.h	/^static struct country_code_to_enum_rd allCountries[] = {$/;"	v	typeref:struct:country_code_to_enum_rd
alpha2	./ath.h	/^	char alpha2[2];$/;"	m	struct:ath_regulatory
ani	./ath.h	/^	struct ath_ani ani;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ani
ani_mode	./ath5k/ani.h	/^	enum ath5k_ani_mode	ani_mode;$/;"	m	struct:ath5k_ani_state	typeref:enum:ath5k_ani_state::ath5k_ani_mode
ani_state	./ath5k/ath5k.h	/^	struct ath5k_ani_state	ani_state;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_ani_state
ani_tasklet	./ath5k/ath5k.h	/^	struct tasklet_struct	ani_tasklet;	\/* ANI calibration *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
antenna_rx	./ath5k/ath5k.h	/^	unsigned int antenna_rx[5];	\/* frames count per antenna RX *\/$/;"	m	struct:ath5k_statistics
antenna_tx	./ath5k/ath5k.h	/^	unsigned int antenna_tx[5];	\/* frames count per antenna TX *\/$/;"	m	struct:ath5k_statistics
any_assoc	./ath5k/base.h	/^	bool		any_assoc;$/;"	m	struct:ath5k_vif_iter_data
ar5210_ini	./ath5k/initvals.c	/^static const struct ath5k_ini ar5210_ini[] = {$/;"	v	typeref:struct:ath5k_ini	file:
ar5211_ini	./ath5k/initvals.c	/^static const struct ath5k_ini ar5211_ini[] = {$/;"	v	typeref:struct:ath5k_ini	file:
ar5211_ini_mode	./ath5k/initvals.c	/^static const struct ath5k_ini_mode ar5211_ini_mode[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
ar5212_ini_common_start	./ath5k/initvals.c	/^static const struct ath5k_ini ar5212_ini_common_start[] = {$/;"	v	typeref:struct:ath5k_ini	file:
ar5212_ini_mode_start	./ath5k/initvals.c	/^static const struct ath5k_ini_mode ar5212_ini_mode_start[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
assoc	./ath5k/ath5k.h	/^	bool			assoc;		\/* associate state *\/$/;"	m	struct:ath5k_hw
assoc	./ath5k/base.h	/^	bool			assoc; \/* are we associated or not *\/$/;"	m	struct:ath5k_vif
ath5k_add_interface	./ath5k/mac80211-ops.c	/^ath5k_add_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f	file:
ath5k_add_padding	./ath5k/base.c	/^static int ath5k_add_padding(struct sk_buff *skb)$/;"	f	file:
ath5k_ahb_eeprom_read	./ath5k/ahb.c	/^ath5k_ahb_eeprom_read(struct ath_common *common, u32 off, u16 *data)$/;"	f	file:
ath5k_ahb_eeprom_read_mac	./ath5k/ahb.c	/^static int ath5k_ahb_eeprom_read_mac(struct ath5k_hw *ah, u8 *mac)$/;"	f	file:
ath5k_ahb_exit	./ath5k/ahb.c	/^ath5k_ahb_exit(void)$/;"	f	file:
ath5k_ahb_exit	./ath5k/ahb.c	/^module_exit(ath5k_ahb_exit);$/;"	v
ath5k_ahb_init	./ath5k/ahb.c	/^ath5k_ahb_init(void)$/;"	f	file:
ath5k_ahb_init	./ath5k/ahb.c	/^module_init(ath5k_ahb_init);$/;"	v
ath5k_ahb_read_cachesize	./ath5k/ahb.c	/^static void ath5k_ahb_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath5k_ahb_reg	./ath5k/ath5k.h	/^static inline void __iomem *ath5k_ahb_reg(struct ath5k_hw *ah, u16 reg)$/;"	f
ath5k_ani_calibration	./ath5k/ani.c	/^ath5k_ani_calibration(struct ath5k_hw *ah)$/;"	f
ath5k_ani_init	./ath5k/ani.c	/^ath5k_ani_init(struct ath5k_hw *ah, enum ath5k_ani_mode mode)$/;"	f
ath5k_ani_lower_immunity	./ath5k/ani.c	/^ath5k_ani_lower_immunity(struct ath5k_hw *ah, struct ath5k_ani_state *as)$/;"	f	file:
ath5k_ani_mib_intr	./ath5k/ani.c	/^ath5k_ani_mib_intr(struct ath5k_hw *ah)$/;"	f
ath5k_ani_mode	./ath5k/ani.h	/^enum ath5k_ani_mode {$/;"	g
ath5k_ani_period_restart	./ath5k/ani.c	/^ath5k_ani_period_restart(struct ath5k_hw *ah, struct ath5k_ani_state *as)$/;"	f	file:
ath5k_ani_phy_error_report	./ath5k/ani.c	/^ath5k_ani_phy_error_report(struct ath5k_hw *ah,$/;"	f
ath5k_ani_print_counters	./ath5k/ani.c	/^ath5k_ani_print_counters(struct ath5k_hw *ah)$/;"	f
ath5k_ani_raise_immunity	./ath5k/ani.c	/^ath5k_ani_raise_immunity(struct ath5k_hw *ah, struct ath5k_ani_state *as,$/;"	f	file:
ath5k_ani_save_and_clear_phy_errors	./ath5k/ani.c	/^ath5k_ani_save_and_clear_phy_errors(struct ath5k_hw *ah,$/;"	f	file:
ath5k_ani_set_cck_weak_signal_detection	./ath5k/ani.c	/^ath5k_ani_set_cck_weak_signal_detection(struct ath5k_hw *ah, bool on)$/;"	f
ath5k_ani_set_firstep_level	./ath5k/ani.c	/^ath5k_ani_set_firstep_level(struct ath5k_hw *ah, int level)$/;"	f
ath5k_ani_set_noise_immunity_level	./ath5k/ani.c	/^ath5k_ani_set_noise_immunity_level(struct ath5k_hw *ah, int level)$/;"	f
ath5k_ani_set_ofdm_weak_signal_detection	./ath5k/ani.c	/^ath5k_ani_set_ofdm_weak_signal_detection(struct ath5k_hw *ah, bool on)$/;"	f
ath5k_ani_set_spur_immunity_level	./ath5k/ani.c	/^ath5k_ani_set_spur_immunity_level(struct ath5k_hw *ah, int level)$/;"	f
ath5k_ani_state	./ath5k/ani.h	/^struct ath5k_ani_state {$/;"	s
ath5k_ant_mode	./ath5k/ath5k.h	/^enum ath5k_ant_mode {$/;"	g
ath5k_ant_table	./ath5k/eeprom.h	/^enum ath5k_ant_table {$/;"	g
ath5k_any_vif_assoc	./ath5k/base.c	/^ath5k_any_vif_assoc(struct ath5k_hw *ah)$/;"	f
ath5k_athchan_2ghz	./ath5k/ath5k.h	/^struct ath5k_athchan_2ghz {$/;"	s
ath5k_attr_show_firstep_level_max	./ath5k/sysfs.c	/^static ssize_t ath5k_attr_show_firstep_level_max(struct device *dev,$/;"	f	file:
ath5k_attr_show_noise_immunity_level_max	./ath5k/sysfs.c	/^static ssize_t ath5k_attr_show_noise_immunity_level_max(struct device *dev,$/;"	f	file:
ath5k_attribute_group_ani	./ath5k/sysfs.c	/^static struct attribute_group ath5k_attribute_group_ani = {$/;"	v	typeref:struct:attribute_group	file:
ath5k_avg_val	./ath5k/ath5k.h	/^struct ath5k_avg_val {$/;"	s
ath5k_beacon_config	./ath5k/base.c	/^ath5k_beacon_config(struct ath5k_hw *ah)$/;"	f
ath5k_beacon_send	./ath5k/base.c	/^ath5k_beacon_send(struct ath5k_hw *ah)$/;"	f	file:
ath5k_beacon_setup	./ath5k/base.c	/^ath5k_beacon_setup(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f	file:
ath5k_beacon_update	./ath5k/base.c	/^ath5k_beacon_update(struct ieee80211_hw *hw, struct ieee80211_vif *vif)$/;"	f
ath5k_beacon_update_timers	./ath5k/base.c	/^ath5k_beacon_update_timers(struct ath5k_hw *ah, u64 bc_tsf)$/;"	f
ath5k_beaconq_config	./ath5k/base.c	/^ath5k_beaconq_config(struct ath5k_hw *ah)$/;"	f	file:
ath5k_beaconq_setup	./ath5k/base.c	/^ath5k_beaconq_setup(struct ath5k_hw *ah)$/;"	f	file:
ath5k_bss_info_changed	./ath5k/mac80211-ops.c	/^ath5k_bss_info_changed(struct ieee80211_hw *hw, struct ieee80211_vif *vif,$/;"	f	file:
ath5k_buf	./ath5k/base.h	/^struct ath5k_buf {$/;"	s
ath5k_bw_mode	./ath5k/ath5k.h	/^enum ath5k_bw_mode {$/;"	g
ath5k_cal_data_offset_2413	./ath5k/eeprom.c	/^ath5k_cal_data_offset_2413(struct ath5k_eeprom_info *ee, int mode)$/;"	f	file:
ath5k_calibration_mask	./ath5k/ath5k.h	/^enum ath5k_calibration_mask {$/;"	g
ath5k_capabilities	./ath5k/ath5k.h	/^struct ath5k_capabilities {$/;"	s
ath5k_chan_pcal_info	./ath5k/eeprom.h	/^struct ath5k_chan_pcal_info {$/;"	s
ath5k_chan_pcal_info_rf2413	./ath5k/eeprom.h	/^struct ath5k_chan_pcal_info_rf2413 {$/;"	s
ath5k_chan_pcal_info_rf5111	./ath5k/eeprom.h	/^struct ath5k_chan_pcal_info_rf5111 {$/;"	s
ath5k_chan_pcal_info_rf5112	./ath5k/eeprom.h	/^struct ath5k_chan_pcal_info_rf5112 {$/;"	s
ath5k_chan_set	./ath5k/base.c	/^ath5k_chan_set(struct ath5k_hw *ah, struct ieee80211_channel *chan)$/;"	f
ath5k_channel_ok	./ath5k/phy.c	/^bool ath5k_channel_ok(struct ath5k_hw *ah, u16 freq, unsigned int flags)$/;"	f
ath5k_check_ibss_tsf	./ath5k/base.c	/^ath5k_check_ibss_tsf(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_check_timer_win	./ath5k/pcu.c	/^ath5k_check_timer_win(int a, int b, int window, int intval)$/;"	f	file:
ath5k_chip_name	./ath5k/base.c	/^ath5k_chip_name(enum ath5k_srev_type type, u_int16_t val)$/;"	f
ath5k_combine_linear_pcdac_curves	./ath5k/phy.c	/^ath5k_combine_linear_pcdac_curves(struct ath5k_hw *ah, s16* table_min,$/;"	f	file:
ath5k_combine_pwr_to_pdadc_curves	./ath5k/phy.c	/^ath5k_combine_pwr_to_pdadc_curves(struct ath5k_hw *ah,$/;"	f	file:
ath5k_common_ops	./ath5k/base.c	/^static const struct ath_ops ath5k_common_ops = {$/;"	v	typeref:struct:ath_ops	file:
ath5k_common_padpos	./ath5k/base.c	/^static int ath5k_common_padpos(struct sk_buff *skb)$/;"	f	file:
ath5k_conf_tx	./ath5k/mac80211-ops.c	/^ath5k_conf_tx(struct ieee80211_hw *hw, u16 queue,$/;"	f	file:
ath5k_config	./ath5k/mac80211-ops.c	/^ath5k_config(struct ieee80211_hw *hw, u32 changed)$/;"	f	file:
ath5k_configure_filter	./ath5k/mac80211-ops.c	/^ath5k_configure_filter(struct ieee80211_hw *hw, unsigned int changed_flags,$/;"	f	file:
ath5k_create_power_curve	./ath5k/phy.c	/^ath5k_create_power_curve(s16 pmin, s16 pmax,$/;"	f	file:
ath5k_ctl_mode	./ath5k/eeprom.h	/^enum ath5k_ctl_mode {$/;"	g
ath5k_cw_validate	./ath5k/qcu.c	/^static u16 ath5k_cw_validate(u16 cw_req)$/;"	f	file:
ath5k_dbg_info	./ath5k/debug.h	/^struct ath5k_dbg_info {$/;"	s
ath5k_debug	./ath5k/debug.c	/^static unsigned int ath5k_debug;$/;"	v	file:
ath5k_debug_dump_bands	./ath5k/debug.c	/^ath5k_debug_dump_bands(struct ath5k_hw *ah)$/;"	f
ath5k_debug_dump_bands	./ath5k/debug.h	/^ath5k_debug_dump_bands(struct ath5k_hw *ah) {}$/;"	f
ath5k_debug_init_device	./ath5k/debug.c	/^ath5k_debug_init_device(struct ath5k_hw *ah)$/;"	f
ath5k_debug_init_device	./ath5k/debug.h	/^ath5k_debug_init_device(struct ath5k_hw *ah) {}$/;"	f
ath5k_debug_level	./ath5k/debug.h	/^enum ath5k_debug_level {$/;"	g
ath5k_debug_printrxbuf	./ath5k/debug.c	/^ath5k_debug_printrxbuf(struct ath5k_buf *bf, int done,$/;"	f	file:
ath5k_debug_printrxbuffs	./ath5k/debug.c	/^ath5k_debug_printrxbuffs(struct ath5k_hw *ah)$/;"	f
ath5k_debug_printrxbuffs	./ath5k/debug.h	/^ath5k_debug_printrxbuffs(struct ath5k_hw *ah) {}$/;"	f
ath5k_debug_printtxbuf	./ath5k/debug.c	/^ath5k_debug_printtxbuf(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f
ath5k_debug_printtxbuf	./ath5k/debug.h	/^ath5k_debug_printtxbuf(struct ath5k_hw *ah, struct ath5k_buf *bf) {}$/;"	f
ath5k_debugfs_open	./ath5k/debug.c	/^static int ath5k_debugfs_open(struct inode *inode, struct file *file)$/;"	f	file:
ath5k_deinit_softc	./ath5k/base.c	/^ath5k_deinit_softc(struct ath5k_hw *ah)$/;"	f
ath5k_desc	./ath5k/desc.h	/^struct ath5k_desc {$/;"	s
ath5k_desc_alloc	./ath5k/base.c	/^ath5k_desc_alloc(struct ath5k_hw *ah)$/;"	f	file:
ath5k_desc_free	./ath5k/base.c	/^ath5k_desc_free(struct ath5k_hw *ah)$/;"	f	file:
ath5k_disable_phy_err_counters	./ath5k/ani.c	/^ath5k_disable_phy_err_counters(struct ath5k_hw *ah)$/;"	f	file:
ath5k_dmasize	./ath5k/ath5k.h	/^enum ath5k_dmasize {$/;"	g
ath5k_drain_tx_buffs	./ath5k/base.c	/^ath5k_drain_tx_buffs(struct ath5k_hw *ah)$/;"	f	file:
ath5k_driver_mode	./ath5k/ath5k.h	/^enum ath5k_driver_mode {$/;"	g
ath5k_edge_power	./ath5k/eeprom.h	/^struct ath5k_edge_power {$/;"	s
ath5k_eeprom_bin2freq	./ath5k/eeprom.c	/^static u16 ath5k_eeprom_bin2freq(struct ath5k_eeprom_info *ee, u16 bin,$/;"	f	file:
ath5k_eeprom_convert_pcal_info_2413	./ath5k/eeprom.c	/^ath5k_eeprom_convert_pcal_info_2413(struct ath5k_hw *ah, int mode,$/;"	f	file:
ath5k_eeprom_convert_pcal_info_5111	./ath5k/eeprom.c	/^ath5k_eeprom_convert_pcal_info_5111(struct ath5k_hw *ah, int mode,$/;"	f	file:
ath5k_eeprom_convert_pcal_info_5112	./ath5k/eeprom.c	/^ath5k_eeprom_convert_pcal_info_5112(struct ath5k_hw *ah, int mode,$/;"	f	file:
ath5k_eeprom_detach	./ath5k/eeprom.c	/^ath5k_eeprom_detach(struct ath5k_hw *ah)$/;"	f
ath5k_eeprom_free_pcal_info	./ath5k/eeprom.c	/^ath5k_eeprom_free_pcal_info(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_freq_bands	./ath5k/eeprom.h	/^enum ath5k_eeprom_freq_bands {$/;"	g
ath5k_eeprom_info	./ath5k/eeprom.h	/^struct ath5k_eeprom_info {$/;"	s
ath5k_eeprom_init	./ath5k/eeprom.c	/^ath5k_eeprom_init(struct ath5k_hw *ah)$/;"	f
ath5k_eeprom_init_11a_pcal_freq	./ath5k/eeprom.c	/^ath5k_eeprom_init_11a_pcal_freq(struct ath5k_hw *ah, int offset)$/;"	f	file:
ath5k_eeprom_init_11bg_2413	./ath5k/eeprom.c	/^ath5k_eeprom_init_11bg_2413(struct ath5k_hw *ah, unsigned int mode, int offset)$/;"	f	file:
ath5k_eeprom_init_header	./ath5k/eeprom.c	/^ath5k_eeprom_init_header(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_init_modes	./ath5k/eeprom.c	/^ath5k_eeprom_init_modes(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_mode_from_channel	./ath5k/eeprom.c	/^ath5k_eeprom_mode_from_channel(struct ieee80211_channel *channel)$/;"	f
ath5k_eeprom_read_ants	./ath5k/eeprom.c	/^static int ath5k_eeprom_read_ants(struct ath5k_hw *ah, u32 *offset,$/;"	f	file:
ath5k_eeprom_read_ctl_info	./ath5k/eeprom.c	/^ath5k_eeprom_read_ctl_info(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_read_freq_list	./ath5k/eeprom.c	/^ath5k_eeprom_read_freq_list(struct ath5k_hw *ah, int *offset, int max,$/;"	f	file:
ath5k_eeprom_read_modes	./ath5k/eeprom.c	/^static int ath5k_eeprom_read_modes(struct ath5k_hw *ah, u32 *offset,$/;"	f	file:
ath5k_eeprom_read_pcal_info	./ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_read_pcal_info_2413	./ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info_2413(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_read_pcal_info_5111	./ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info_5111(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_read_pcal_info_5112	./ath5k/eeprom.c	/^ath5k_eeprom_read_pcal_info_5112(struct ath5k_hw *ah, int mode)$/;"	f	file:
ath5k_eeprom_read_spur_chans	./ath5k/eeprom.c	/^ath5k_eeprom_read_spur_chans(struct ath5k_hw *ah)$/;"	f	file:
ath5k_eeprom_read_target_rate_pwr_info	./ath5k/eeprom.c	/^ath5k_eeprom_read_target_rate_pwr_info(struct ath5k_hw *ah, unsigned int mode)$/;"	f	file:
ath5k_enable_phy_err_counters	./ath5k/ani.c	/^ath5k_enable_phy_err_counters(struct ath5k_hw *ah)$/;"	f	file:
ath5k_extend_tsf	./ath5k/base.c	/^static inline u64 ath5k_extend_tsf(struct ath5k_hw *ah, u32 rstamp)$/;"	f	file:
ath5k_fill_pwr_to_pcdac_table	./ath5k/phy.c	/^ath5k_fill_pwr_to_pcdac_table(struct ath5k_hw *ah, s16* table_min,$/;"	f	file:
ath5k_gain	./ath5k/ath5k.h	/^struct ath5k_gain {$/;"	s
ath5k_gain_opt	./ath5k/rfgain.h	/^struct ath5k_gain_opt {$/;"	s
ath5k_gain_opt_step	./ath5k/rfgain.h	/^struct ath5k_gain_opt_step {$/;"	s
ath5k_get_antenna	./ath5k/mac80211-ops.c	/^ath5k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)$/;"	f	file:
ath5k_get_bus_type	./ath5k/ath5k.h	/^static inline enum ath_bus_type ath5k_get_bus_type(struct ath5k_hw *ah)$/;"	f
ath5k_get_chan_pcal_surrounding_piers	./ath5k/phy.c	/^ath5k_get_chan_pcal_surrounding_piers(struct ath5k_hw *ah,$/;"	f	file:
ath5k_get_interpolated_value	./ath5k/phy.c	/^ath5k_get_interpolated_value(s16 target, s16 x_left, s16 x_right,$/;"	f	file:
ath5k_get_linear_pcdac_min	./ath5k/phy.c	/^ath5k_get_linear_pcdac_min(const u8 *stepL, const u8 *stepR,$/;"	f	file:
ath5k_get_max_ctl_power	./ath5k/phy.c	/^ath5k_get_max_ctl_power(struct ath5k_hw *ah,$/;"	f	file:
ath5k_get_pcdac_intercepts	./ath5k/eeprom.c	/^ath5k_get_pcdac_intercepts(struct ath5k_hw *ah, u8 min, u8 max, u8 *vp)$/;"	f	file:
ath5k_get_rate_pcal_data	./ath5k/phy.c	/^ath5k_get_rate_pcal_data(struct ath5k_hw *ah,$/;"	f	file:
ath5k_get_ringparam	./ath5k/mac80211-ops.c	/^static void ath5k_get_ringparam(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_get_stats	./ath5k/mac80211-ops.c	/^ath5k_get_stats(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_get_survey	./ath5k/mac80211-ops.c	/^ath5k_get_survey(struct ieee80211_hw *hw, int idx, struct survey_info *survey)$/;"	f	file:
ath5k_get_tsf	./ath5k/mac80211-ops.c	/^ath5k_get_tsf(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_hw	./ath5k/ath5k.h	/^struct ath5k_hw {$/;"	s
ath5k_hw_2w_tx_ctl	./ath5k/desc.h	/^struct ath5k_hw_2w_tx_ctl {$/;"	s
ath5k_hw_4w_tx_ctl	./ath5k/desc.h	/^struct ath5k_hw_4w_tx_ctl {$/;"	s
ath5k_hw_5210_tx_desc	./ath5k/desc.h	/^struct ath5k_hw_5210_tx_desc {$/;"	s
ath5k_hw_5212_tx_desc	./ath5k/desc.h	/^struct ath5k_hw_5212_tx_desc {$/;"	s
ath5k_hw_all_rx_desc	./ath5k/desc.h	/^struct ath5k_hw_all_rx_desc {$/;"	s
ath5k_hw_ani_get_listen_time	./ath5k/ani.c	/^ath5k_hw_ani_get_listen_time(struct ath5k_hw *ah, struct ath5k_ani_state *as)$/;"	f	file:
ath5k_hw_bitswap	./ath5k/ath5k.h	/^static inline u32 ath5k_hw_bitswap(u32 val, unsigned int bits)$/;"	f
ath5k_hw_chan_has_spur_noise	./ath5k/phy.c	/^bool ath5k_hw_chan_has_spur_noise(struct ath5k_hw *ah,$/;"	f
ath5k_hw_channel	./ath5k/phy.c	/^static int ath5k_hw_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_check_beacon_timers	./ath5k/pcu.c	/^ath5k_hw_check_beacon_timers(struct ath5k_hw *ah, int intval)$/;"	f
ath5k_hw_clocktoh	./ath5k/reset.c	/^unsigned int ath5k_hw_clocktoh(struct ath5k_hw *ah, unsigned int clock)$/;"	f
ath5k_hw_commit_eeprom_settings	./ath5k/reset.c	/^static void ath5k_hw_commit_eeprom_settings(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_common	./ath5k/ath5k.h	/^static inline struct ath_common *ath5k_hw_common(struct ath5k_hw *ah)$/;"	f
ath5k_hw_deinit	./ath5k/attach.c	/^void ath5k_hw_deinit(struct ath5k_hw *ah)$/;"	f
ath5k_hw_disable_pspoll	./ath5k/caps.c	/^int ath5k_hw_disable_pspoll(struct ath5k_hw *ah)$/;"	f
ath5k_hw_dma_init	./ath5k/dma.c	/^void ath5k_hw_dma_init(struct ath5k_hw *ah)$/;"	f
ath5k_hw_dma_stop	./ath5k/dma.c	/^int ath5k_hw_dma_stop(struct ath5k_hw *ah)$/;"	f
ath5k_hw_enable_pspoll	./ath5k/caps.c	/^int ath5k_hw_enable_pspoll(struct ath5k_hw *ah, u8 *bssid,$/;"	f
ath5k_hw_gainf_calibrate	./ath5k/phy.c	/^enum ath5k_rfgain ath5k_hw_gainf_calibrate(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_default_sifs	./ath5k/pcu.c	/^unsigned int ath5k_hw_get_default_sifs(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_default_slottime	./ath5k/pcu.c	/^unsigned int ath5k_hw_get_default_slottime(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_frame_duration	./ath5k/pcu.c	/^int ath5k_hw_get_frame_duration(struct ath5k_hw *ah,$/;"	f
ath5k_hw_get_gpio	./ath5k/gpio.c	/^u32 ath5k_hw_get_gpio(struct ath5k_hw *ah, u32 gpio)$/;"	f
ath5k_hw_get_isr	./ath5k/dma.c	/^int ath5k_hw_get_isr(struct ath5k_hw *ah, enum ath5k_int *interrupt_mask)$/;"	f
ath5k_hw_get_median_noise_floor	./ath5k/phy.c	/^static s16 ath5k_hw_get_median_noise_floor(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_get_rx_filter	./ath5k/pcu.c	/^u32 ath5k_hw_get_rx_filter(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_rxdp	./ath5k/dma.c	/^u32 ath5k_hw_get_rxdp(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_tsf64	./ath5k/pcu.c	/^u64 ath5k_hw_get_tsf64(struct ath5k_hw *ah)$/;"	f
ath5k_hw_get_tx_queueprops	./ath5k/qcu.c	/^int ath5k_hw_get_tx_queueprops(struct ath5k_hw *ah, int queue,$/;"	f
ath5k_hw_get_txdp	./ath5k/dma.c	/^u32 ath5k_hw_get_txdp(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_hasbssidmask	./ath5k/base.h	85;"	d
ath5k_hw_hasveol	./ath5k/base.h	88;"	d
ath5k_hw_htoclock	./ath5k/reset.c	/^unsigned int ath5k_hw_htoclock(struct ath5k_hw *ah, unsigned int usec)$/;"	f
ath5k_hw_ini_mode_registers	./ath5k/initvals.c	/^static void ath5k_hw_ini_mode_registers(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_ini_registers	./ath5k/initvals.c	/^static void ath5k_hw_ini_registers(struct ath5k_hw *ah, unsigned int size,$/;"	f	file:
ath5k_hw_init	./ath5k/attach.c	/^int ath5k_hw_init(struct ath5k_hw *ah)$/;"	f
ath5k_hw_init_beacon	./ath5k/pcu.c	/^void ath5k_hw_init_beacon(struct ath5k_hw *ah, u32 next_beacon, u32 interval)$/;"	f
ath5k_hw_init_core_clock	./ath5k/reset.c	/^static void ath5k_hw_init_core_clock(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_init_desc_functions	./ath5k/desc.c	/^int ath5k_hw_init_desc_functions(struct ath5k_hw *ah)$/;"	f
ath5k_hw_init_nfcal_hist	./ath5k/phy.c	/^void ath5k_hw_init_nfcal_hist(struct ath5k_hw *ah)$/;"	f
ath5k_hw_init_queues	./ath5k/qcu.c	/^int ath5k_hw_init_queues(struct ath5k_hw *ah)$/;"	f
ath5k_hw_is_intr_pending	./ath5k/dma.c	/^bool ath5k_hw_is_intr_pending(struct ath5k_hw *ah)$/;"	f
ath5k_hw_nic_reset	./ath5k/reset.c	/^static int ath5k_hw_nic_reset(struct ath5k_hw *ah, u32 val)$/;"	f	file:
ath5k_hw_nic_wakeup	./ath5k/reset.c	/^int ath5k_hw_nic_wakeup(struct ath5k_hw *ah, int flags, bool initial)$/;"	f
ath5k_hw_num_tx_pending	./ath5k/qcu.c	/^u32 ath5k_hw_num_tx_pending(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_nvram_read	./ath5k/ath5k.h	/^static inline bool ath5k_hw_nvram_read(struct ath5k_hw *ah, u32 off, u16 *data)$/;"	f
ath5k_hw_on_hold	./ath5k/reset.c	/^int ath5k_hw_on_hold(struct ath5k_hw *ah)$/;"	f
ath5k_hw_ops	./ath5k/mac80211-ops.c	/^const struct ieee80211_ops ath5k_hw_ops = {$/;"	v	typeref:struct:ieee80211_ops
ath5k_hw_pcu_init	./ath5k/pcu.c	/^void ath5k_hw_pcu_init(struct ath5k_hw *ah, enum nl80211_iftype op_mode,$/;"	f
ath5k_hw_phy_calibrate	./ath5k/phy.c	/^int ath5k_hw_phy_calibrate(struct ath5k_hw *ah,$/;"	f
ath5k_hw_phy_disable	./ath5k/phy.c	/^int ath5k_hw_phy_disable(struct ath5k_hw *ah)$/;"	f
ath5k_hw_phy_init	./ath5k/phy.c	/^int ath5k_hw_phy_init(struct ath5k_hw *ah, struct ieee80211_channel *channel,$/;"	f
ath5k_hw_post	./ath5k/attach.c	/^static int ath5k_hw_post(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_proc_2word_tx_status	./ath5k/desc.c	/^static int ath5k_hw_proc_2word_tx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_proc_4word_tx_status	./ath5k/desc.c	/^static int ath5k_hw_proc_4word_tx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_proc_5210_rx_status	./ath5k/desc.c	/^static int ath5k_hw_proc_5210_rx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_proc_5212_rx_status	./ath5k/desc.c	/^static int ath5k_hw_proc_5212_rx_status(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_radio_revision	./ath5k/phy.c	/^u16 ath5k_hw_radio_revision(struct ath5k_hw *ah, unsigned int chan)$/;"	f
ath5k_hw_read_measured_noise_floor	./ath5k/phy.c	/^static s32 ath5k_hw_read_measured_noise_floor(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_read_srev	./ath5k/ahb.c	/^int ath5k_hw_read_srev(struct ath5k_hw *ah)$/;"	f
ath5k_hw_read_srev	./ath5k/pci.c	/^int ath5k_hw_read_srev(struct ath5k_hw *ah)$/;"	f
ath5k_hw_reg_read	./ath5k/ath5k.h	/^static inline u32 ath5k_hw_reg_read(struct ath5k_hw *ah, u16 reg)$/;"	f
ath5k_hw_reg_write	./ath5k/ath5k.h	/^static inline void ath5k_hw_reg_write(struct ath5k_hw *ah, u32 val, u16 reg)$/;"	f
ath5k_hw_register_timeout	./ath5k/reset.c	/^int ath5k_hw_register_timeout(struct ath5k_hw *ah, u32 reg, u32 flag, u32 val,$/;"	f
ath5k_hw_regulatory	./ath5k/ath5k.h	/^static inline struct ath_regulatory *ath5k_hw_regulatory(struct ath5k_hw *ah)$/;"	f
ath5k_hw_release_tx_queue	./ath5k/qcu.c	/^void ath5k_hw_release_tx_queue(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_request_rfgain_probe	./ath5k/phy.c	/^static void ath5k_hw_request_rfgain_probe(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_reset	./ath5k/reset.c	/^int ath5k_hw_reset(struct ath5k_hw *ah, enum nl80211_iftype op_mode,$/;"	f
ath5k_hw_reset_tsf	./ath5k/pcu.c	/^void ath5k_hw_reset_tsf(struct ath5k_hw *ah)$/;"	f
ath5k_hw_reset_tx_queue	./ath5k/qcu.c	/^int ath5k_hw_reset_tx_queue(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_rf2425_channel	./ath5k/phy.c	/^static int ath5k_hw_rf2425_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5110_calibrate	./ath5k/phy.c	/^static int ath5k_hw_rf5110_calibrate(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5110_chan2athchan	./ath5k/phy.c	/^static u32 ath5k_hw_rf5110_chan2athchan(struct ieee80211_channel *channel)$/;"	f	file:
ath5k_hw_rf5110_channel	./ath5k/phy.c	/^static int ath5k_hw_rf5110_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5111_chan2athchan	./ath5k/phy.c	/^static int ath5k_hw_rf5111_chan2athchan(unsigned int ieee,$/;"	f	file:
ath5k_hw_rf5111_channel	./ath5k/phy.c	/^static int ath5k_hw_rf5111_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf5112_channel	./ath5k/phy.c	/^static int ath5k_hw_rf5112_channel(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rf511x_iq_calibrate	./ath5k/phy.c	/^ath5k_hw_rf511x_iq_calibrate(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rf_check_gainf_readback	./ath5k/phy.c	/^static bool ath5k_hw_rf_check_gainf_readback(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rf_gainf_adjust	./ath5k/phy.c	/^static s8 ath5k_hw_rf_gainf_adjust(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rf_gainf_corr	./ath5k/phy.c	/^static u32 ath5k_hw_rf_gainf_corr(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_rfb_op	./ath5k/phy.c	/^static unsigned int ath5k_hw_rfb_op(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rfgain_init	./ath5k/phy.c	/^static int ath5k_hw_rfgain_init(struct ath5k_hw *ah, enum ieee80211_band band)$/;"	f	file:
ath5k_hw_rfgain_opt_init	./ath5k/phy.c	/^int ath5k_hw_rfgain_opt_init(struct ath5k_hw *ah)$/;"	f
ath5k_hw_rfregs_init	./ath5k/phy.c	/^static int ath5k_hw_rfregs_init(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_rx_ctl	./ath5k/desc.h	/^struct ath5k_hw_rx_ctl {$/;"	s
ath5k_hw_rx_status	./ath5k/desc.h	/^struct ath5k_hw_rx_status {$/;"	s
ath5k_hw_set_ack_timeout	./ath5k/pcu.c	/^static int ath5k_hw_set_ack_timeout(struct ath5k_hw *ah, unsigned int timeout)$/;"	f	file:
ath5k_hw_set_antenna_mode	./ath5k/phy.c	/^ath5k_hw_set_antenna_mode(struct ath5k_hw *ah, u8 ant_mode)$/;"	f
ath5k_hw_set_antenna_switch	./ath5k/phy.c	/^ath5k_hw_set_antenna_switch(struct ath5k_hw *ah, u8 ee_mode)$/;"	f
ath5k_hw_set_bssid	./ath5k/pcu.c	/^void ath5k_hw_set_bssid(struct ath5k_hw *ah)$/;"	f
ath5k_hw_set_bssid_mask	./ath5k/pcu.c	/^void ath5k_hw_set_bssid_mask(struct ath5k_hw *ah, const u8 *mask)$/;"	f
ath5k_hw_set_capabilities	./ath5k/caps.c	/^int ath5k_hw_set_capabilities(struct ath5k_hw *ah)$/;"	f
ath5k_hw_set_coverage_class	./ath5k/pcu.c	/^void ath5k_hw_set_coverage_class(struct ath5k_hw *ah, u8 coverage_class)$/;"	f
ath5k_hw_set_cts_timeout	./ath5k/pcu.c	/^static int ath5k_hw_set_cts_timeout(struct ath5k_hw *ah, unsigned int timeout)$/;"	f	file:
ath5k_hw_set_def_antenna	./ath5k/phy.c	/^ath5k_hw_set_def_antenna(struct ath5k_hw *ah, u8 ant)$/;"	f	file:
ath5k_hw_set_fast_div	./ath5k/phy.c	/^ath5k_hw_set_fast_div(struct ath5k_hw *ah, u8 ee_mode, bool enable)$/;"	f	file:
ath5k_hw_set_gpio	./ath5k/gpio.c	/^int ath5k_hw_set_gpio(struct ath5k_hw *ah, u32 gpio, u32 val)$/;"	f
ath5k_hw_set_gpio_input	./ath5k/gpio.c	/^int ath5k_hw_set_gpio_input(struct ath5k_hw *ah, u32 gpio)$/;"	f
ath5k_hw_set_gpio_intr	./ath5k/gpio.c	/^void ath5k_hw_set_gpio_intr(struct ath5k_hw *ah, unsigned int gpio,$/;"	f
ath5k_hw_set_gpio_output	./ath5k/gpio.c	/^int ath5k_hw_set_gpio_output(struct ath5k_hw *ah, u32 gpio)$/;"	f
ath5k_hw_set_ifs_intervals	./ath5k/qcu.c	/^int ath5k_hw_set_ifs_intervals(struct ath5k_hw *ah, unsigned int slot_time)$/;"	f
ath5k_hw_set_imr	./ath5k/dma.c	/^enum ath5k_int ath5k_hw_set_imr(struct ath5k_hw *ah, enum ath5k_int new_mask)$/;"	f
ath5k_hw_set_ledstate	./ath5k/gpio.c	/^void ath5k_hw_set_ledstate(struct ath5k_hw *ah, unsigned int state)$/;"	f
ath5k_hw_set_lladdr	./ath5k/pcu.c	/^int ath5k_hw_set_lladdr(struct ath5k_hw *ah, const u8 *mac)$/;"	f
ath5k_hw_set_mcast_filter	./ath5k/pcu.c	/^void ath5k_hw_set_mcast_filter(struct ath5k_hw *ah, u32 filter0, u32 filter1)$/;"	f
ath5k_hw_set_opmode	./ath5k/pcu.c	/^int ath5k_hw_set_opmode(struct ath5k_hw *ah, enum nl80211_iftype op_mode)$/;"	f
ath5k_hw_set_power	./ath5k/reset.c	/^static int ath5k_hw_set_power(struct ath5k_hw *ah, enum ath5k_power_mode mode,$/;"	f	file:
ath5k_hw_set_rx_filter	./ath5k/pcu.c	/^void ath5k_hw_set_rx_filter(struct ath5k_hw *ah, u32 filter)$/;"	f
ath5k_hw_set_rxdp	./ath5k/dma.c	/^int ath5k_hw_set_rxdp(struct ath5k_hw *ah, u32 phys_addr)$/;"	f
ath5k_hw_set_sleep_clock	./ath5k/reset.c	/^static void ath5k_hw_set_sleep_clock(struct ath5k_hw *ah, bool enable)$/;"	f	file:
ath5k_hw_set_spur_mitigation_filter	./ath5k/phy.c	/^ath5k_hw_set_spur_mitigation_filter(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_set_tsf64	./ath5k/pcu.c	/^void ath5k_hw_set_tsf64(struct ath5k_hw *ah, u64 tsf64)$/;"	f
ath5k_hw_set_tx_queueprops	./ath5k/qcu.c	/^int ath5k_hw_set_tx_queueprops(struct ath5k_hw *ah, int queue,$/;"	f
ath5k_hw_set_tx_retry_limits	./ath5k/qcu.c	/^void ath5k_hw_set_tx_retry_limits(struct ath5k_hw *ah,$/;"	f
ath5k_hw_set_txdp	./ath5k/dma.c	/^int ath5k_hw_set_txdp(struct ath5k_hw *ah, unsigned int queue, u32 phys_addr)$/;"	f
ath5k_hw_set_txpower_limit	./ath5k/phy.c	/^int ath5k_hw_set_txpower_limit(struct ath5k_hw *ah, u8 txpower)$/;"	f
ath5k_hw_setup_2word_tx_desc	./ath5k/desc.c	/^ath5k_hw_setup_2word_tx_desc(struct ath5k_hw *ah, struct ath5k_desc *desc,$/;"	f	file:
ath5k_hw_setup_4word_tx_desc	./ath5k/desc.c	/^static int ath5k_hw_setup_4word_tx_desc(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_setup_mrr_tx_desc	./ath5k/desc.c	/^ath5k_hw_setup_mrr_tx_desc(struct ath5k_hw *ah, struct ath5k_desc *desc,$/;"	f
ath5k_hw_setup_rx_desc	./ath5k/desc.c	/^int ath5k_hw_setup_rx_desc(struct ath5k_hw *ah, struct ath5k_desc *desc,$/;"	f
ath5k_hw_setup_tx_queue	./ath5k/qcu.c	/^int ath5k_hw_setup_tx_queue(struct ath5k_hw *ah, enum ath5k_tx_queue queue_type,$/;"	f
ath5k_hw_start_rx_dma	./ath5k/dma.c	/^void ath5k_hw_start_rx_dma(struct ath5k_hw *ah)$/;"	f
ath5k_hw_start_rx_pcu	./ath5k/pcu.c	/^void ath5k_hw_start_rx_pcu(struct ath5k_hw *ah)$/;"	f
ath5k_hw_start_tx_dma	./ath5k/dma.c	/^int ath5k_hw_start_tx_dma(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_stop_beacon_queue	./ath5k/dma.c	/^int ath5k_hw_stop_beacon_queue(struct ath5k_hw *ah, unsigned int queue)$/;"	f
ath5k_hw_stop_rx_dma	./ath5k/dma.c	/^static int ath5k_hw_stop_rx_dma(struct ath5k_hw *ah)$/;"	f	file:
ath5k_hw_stop_rx_pcu	./ath5k/pcu.c	/^void ath5k_hw_stop_rx_pcu(struct ath5k_hw *ah)$/;"	f
ath5k_hw_stop_tx_dma	./ath5k/dma.c	/^static int ath5k_hw_stop_tx_dma(struct ath5k_hw *ah, unsigned int queue)$/;"	f	file:
ath5k_hw_to_driver_rix	./ath5k/base.c	/^ath5k_hw_to_driver_rix(struct ath5k_hw *ah, int hw_rix)$/;"	f	file:
ath5k_hw_tweak_initval_settings	./ath5k/reset.c	/^static void ath5k_hw_tweak_initval_settings(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_tx_status	./ath5k/desc.h	/^struct ath5k_hw_tx_status {$/;"	s
ath5k_hw_txpower	./ath5k/phy.c	/^ath5k_hw_txpower(struct ath5k_hw *ah, struct ieee80211_channel *channel,$/;"	f	file:
ath5k_hw_update_mib_counters	./ath5k/pcu.c	/^void ath5k_hw_update_mib_counters(struct ath5k_hw *ah)$/;"	f
ath5k_hw_update_nfcal_hist	./ath5k/phy.c	/^static void ath5k_hw_update_nfcal_hist(struct ath5k_hw *ah, s16 noise_floor)$/;"	f	file:
ath5k_hw_update_noise_floor	./ath5k/phy.c	/^void ath5k_hw_update_noise_floor(struct ath5k_hw *ah)$/;"	f
ath5k_hw_update_tx_triglevel	./ath5k/dma.c	/^int ath5k_hw_update_tx_triglevel(struct ath5k_hw *ah, bool increase)$/;"	f
ath5k_hw_wait_for_synth	./ath5k/phy.c	/^static void ath5k_hw_wait_for_synth(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_wisoc_reset	./ath5k/reset.c	/^static int ath5k_hw_wisoc_reset(struct ath5k_hw *ah, u32 flags)$/;"	f	file:
ath5k_hw_write_initvals	./ath5k/initvals.c	/^int ath5k_hw_write_initvals(struct ath5k_hw *ah, u8 mode, bool skip_pcu)$/;"	f
ath5k_hw_write_ofdm_timings	./ath5k/phy.c	/^static inline int ath5k_hw_write_ofdm_timings(struct ath5k_hw *ah,$/;"	f	file:
ath5k_hw_write_rate_duration	./ath5k/pcu.c	/^static inline void ath5k_hw_write_rate_duration(struct ath5k_hw *ah)$/;"	f	file:
ath5k_ini	./ath5k/initvals.c	/^struct ath5k_ini {$/;"	s	file:
ath5k_ini_mode	./ath5k/initvals.c	/^struct ath5k_ini_mode {$/;"	s	file:
ath5k_ini_rfbuffer	./ath5k/rfbuffer.h	/^struct ath5k_ini_rfbuffer {$/;"	s
ath5k_ini_rfgain	./ath5k/rfgain.h	/^struct ath5k_ini_rfgain {$/;"	s
ath5k_init	./ath5k/base.c	/^ath5k_init(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_init_leds	./ath5k/led.c	/^int __devinit ath5k_init_leds(struct ath5k_hw *ah)$/;"	f
ath5k_init_softc	./ath5k/base.c	/^ath5k_init_softc(struct ath5k_hw *ah, const struct ath_bus_ops *bus_ops)$/;"	f
ath5k_int	./ath5k/ath5k.h	/^enum ath5k_int {$/;"	g
ath5k_intr	./ath5k/base.c	/^ath5k_intr(int irq, void *dev_id)$/;"	f	file:
ath5k_intr_calibration_poll	./ath5k/base.c	/^ath5k_intr_calibration_poll(struct ath5k_hw *ah)$/;"	f	file:
ath5k_ioread32	./ath5k/base.c	/^static unsigned int ath5k_ioread32(void *hw_priv, u32 reg_offset)$/;"	f	file:
ath5k_iowrite32	./ath5k/base.c	/^static void ath5k_iowrite32(void *hw_priv, u32 val, u32 reg_offset)$/;"	f	file:
ath5k_is_rfkill_set	./ath5k/rfkill.c	/^ath5k_is_rfkill_set(struct ath5k_hw *ah)$/;"	f	file:
ath5k_is_standard_channel	./ath5k/base.c	/^static bool ath5k_is_standard_channel(short chan, enum ieee80211_band band)$/;"	f	file:
ath5k_led	./ath5k/ath5k.h	/^struct ath5k_led {$/;"	s
ath5k_led_brightness_set	./ath5k/led.c	/^ath5k_led_brightness_set(struct led_classdev *led_dev,$/;"	f	file:
ath5k_led_devices	./ath5k/led.c	/^static DEFINE_PCI_DEVICE_TABLE(ath5k_led_devices) = {$/;"	v	file:
ath5k_led_enable	./ath5k/led.c	/^void ath5k_led_enable(struct ath5k_hw *ah)$/;"	f
ath5k_led_off	./ath5k/led.c	/^void ath5k_led_off(struct ath5k_hw *ah)$/;"	f
ath5k_led_on	./ath5k/led.c	/^static void ath5k_led_on(struct ath5k_hw *ah)$/;"	f	file:
ath5k_modparam_nohwcrypt	./ath5k/base.c	/^int ath5k_modparam_nohwcrypt;$/;"	v
ath5k_nfcal_hist	./ath5k/ath5k.h	/^struct ath5k_nfcal_hist {$/;"	s
ath5k_pci_driver	./ath5k/pci.c	/^static struct pci_driver ath5k_pci_driver = {$/;"	v	typeref:struct:pci_driver	file:
ath5k_pci_eeprom_read	./ath5k/pci.c	/^ath5k_pci_eeprom_read(struct ath_common *common, u32 offset, u16 *data)$/;"	f	file:
ath5k_pci_eeprom_read_mac	./ath5k/pci.c	/^static int ath5k_pci_eeprom_read_mac(struct ath5k_hw *ah, u8 *mac)$/;"	f	file:
ath5k_pci_id_table	./ath5k/pci.c	/^static DEFINE_PCI_DEVICE_TABLE(ath5k_pci_id_table) = {$/;"	v	file:
ath5k_pci_probe	./ath5k/pci.c	/^ath5k_pci_probe(struct pci_dev *pdev,$/;"	f	file:
ath5k_pci_read_cachesize	./ath5k/pci.c	/^static void ath5k_pci_read_cachesize(struct ath_common *common, int *csz)$/;"	f	file:
ath5k_pci_remove	./ath5k/pci.c	/^ath5k_pci_remove(struct pci_dev *pdev)$/;"	f	file:
ath5k_pci_resume	./ath5k/pci.c	/^static int ath5k_pci_resume(struct device *dev)$/;"	f	file:
ath5k_pci_suspend	./ath5k/pci.c	/^static int ath5k_pci_suspend(struct device *dev)$/;"	f	file:
ath5k_pdgain_info	./ath5k/eeprom.h	/^struct ath5k_pdgain_info {$/;"	s
ath5k_pdgains_size_2413	./ath5k/eeprom.c	/^ath5k_pdgains_size_2413(struct ath5k_eeprom_info *ee, unsigned int mode)$/;"	f	file:
ath5k_phy_error_code	./ath5k/desc.h	/^enum ath5k_phy_error_code {$/;"	g
ath5k_pkt_type	./ath5k/ath5k.h	/^enum ath5k_pkt_type {$/;"	g
ath5k_power_mode	./ath5k/ath5k.h	/^enum ath5k_power_mode {$/;"	g
ath5k_powertable_type	./ath5k/eeprom.h	/^enum ath5k_powertable_type {$/;"	g
ath5k_prepare_multicast	./ath5k/mac80211-ops.c	/^ath5k_prepare_multicast(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_radio	./ath5k/ath5k.h	/^enum ath5k_radio {$/;"	g
ath5k_rate_pcal_info	./ath5k/eeprom.h	/^struct ath5k_rate_pcal_info {$/;"	s
ath5k_rates	./ath5k/base.c	/^static const struct ieee80211_rate ath5k_rates[] = {$/;"	v	typeref:struct:ieee80211_rate	file:
ath5k_read_cachesize	./ath5k/ath5k.h	/^static inline void ath5k_read_cachesize(struct ath_common *common, int *csz)$/;"	f
ath5k_receive_frame	./ath5k/base.c	/^ath5k_receive_frame(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_receive_frame_ok	./ath5k/base.c	/^ath5k_receive_frame_ok(struct ath5k_hw *ah, struct ath5k_rx_status *rs)$/;"	f	file:
ath5k_reg_notifier	./ath5k/base.c	/^static int ath5k_reg_notifier(struct wiphy *wiphy, struct regulatory_request *request)$/;"	f	file:
ath5k_register_led	./ath5k/led.c	/^ath5k_register_led(struct ath5k_hw *ah, struct ath5k_led *led,$/;"	f	file:
ath5k_remove_interface	./ath5k/mac80211-ops.c	/^ath5k_remove_interface(struct ieee80211_hw *hw,$/;"	f	file:
ath5k_remove_padding	./ath5k/base.c	/^static int ath5k_remove_padding(struct sk_buff *skb)$/;"	f	file:
ath5k_reset	./ath5k/base.c	/^ath5k_reset(struct ath5k_hw *ah, struct ieee80211_channel *chan,$/;"	f	file:
ath5k_reset_tsf	./ath5k/mac80211-ops.c	/^ath5k_reset_tsf(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_reset_work	./ath5k/base.c	/^static void ath5k_reset_work(struct work_struct *work)$/;"	f	file:
ath5k_rf_reg	./ath5k/rfbuffer.h	/^struct ath5k_rf_reg {$/;"	s
ath5k_rf_regs_idx	./ath5k/rfbuffer.h	/^enum ath5k_rf_regs_idx {$/;"	g
ath5k_rfb_field	./ath5k/rfbuffer.h	/^struct ath5k_rfb_field {$/;"	s
ath5k_rfgain	./ath5k/ath5k.h	/^enum ath5k_rfgain {$/;"	g
ath5k_rfkill	./ath5k/ath5k.h	/^struct ath5k_rfkill {$/;"	s
ath5k_rfkill_disable	./ath5k/rfkill.c	/^static inline void ath5k_rfkill_disable(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rfkill_enable	./ath5k/rfkill.c	/^static inline void ath5k_rfkill_enable(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rfkill_hw_start	./ath5k/rfkill.c	/^ath5k_rfkill_hw_start(struct ath5k_hw *ah)$/;"	f
ath5k_rfkill_hw_stop	./ath5k/rfkill.c	/^ath5k_rfkill_hw_stop(struct ath5k_hw *ah)$/;"	f
ath5k_rfkill_set_intr	./ath5k/rfkill.c	/^static inline void ath5k_rfkill_set_intr(struct ath5k_hw *ah, bool enable)$/;"	f	file:
ath5k_rx_decrypted	./ath5k/base.c	/^ath5k_rx_decrypted(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_rx_skb_alloc	./ath5k/base.c	/^struct sk_buff *ath5k_rx_skb_alloc(struct ath5k_hw *ah, dma_addr_t *skb_addr)$/;"	f	file:
ath5k_rx_start	./ath5k/base.c	/^ath5k_rx_start(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rx_status	./ath5k/ath5k.h	/^struct ath5k_rx_status {$/;"	s
ath5k_rx_stop	./ath5k/base.c	/^ath5k_rx_stop(struct ath5k_hw *ah)$/;"	f	file:
ath5k_rxbuf_free_skb	./ath5k/base.c	/^ath5k_rxbuf_free_skb(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f
ath5k_rxbuf_setup	./ath5k/base.c	/^ath5k_rxbuf_setup(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f	file:
ath5k_schedule_rx	./ath5k/base.c	/^ath5k_schedule_rx(struct ath5k_hw *ah)$/;"	f	file:
ath5k_schedule_tx	./ath5k/base.c	/^ath5k_schedule_tx(struct ath5k_hw *ah)$/;"	f	file:
ath5k_set_antenna	./ath5k/mac80211-ops.c	/^ath5k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)$/;"	f	file:
ath5k_set_beacon_filter	./ath5k/base.c	/^ath5k_set_beacon_filter(struct ieee80211_hw *hw, bool enable)$/;"	f
ath5k_set_coverage_class	./ath5k/mac80211-ops.c	/^ath5k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)$/;"	f	file:
ath5k_set_current_imask	./ath5k/base.c	/^ath5k_set_current_imask(struct ath5k_hw *ah)$/;"	f	file:
ath5k_set_key	./ath5k/mac80211-ops.c	/^ath5k_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,$/;"	f	file:
ath5k_set_ringparam	./ath5k/mac80211-ops.c	/^static int ath5k_set_ringparam(struct ieee80211_hw *hw, u32 tx, u32 rx)$/;"	f	file:
ath5k_set_tsf	./ath5k/mac80211-ops.c	/^ath5k_set_tsf(struct ieee80211_hw *hw, u64 tsf)$/;"	f	file:
ath5k_setup_bands	./ath5k/base.c	/^ath5k_setup_bands(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_setup_channel_powertable	./ath5k/phy.c	/^ath5k_setup_channel_powertable(struct ath5k_hw *ah,$/;"	f	file:
ath5k_setup_channels	./ath5k/base.c	/^ath5k_setup_channels(struct ath5k_hw *ah, struct ieee80211_channel *channels,$/;"	f	file:
ath5k_setup_rate_idx	./ath5k/base.c	/^ath5k_setup_rate_idx(struct ath5k_hw *ah, struct ieee80211_supported_band *b)$/;"	f	file:
ath5k_setup_rate_powertable	./ath5k/phy.c	/^ath5k_setup_rate_powertable(struct ath5k_hw *ah, u16 max_pwr,$/;"	f	file:
ath5k_srev_name	./ath5k/ath5k.h	/^struct ath5k_srev_name {$/;"	s
ath5k_srev_type	./ath5k/ath5k.h	/^enum ath5k_srev_type {$/;"	g
ath5k_start	./ath5k/base.c	/^int ath5k_start(struct ieee80211_hw *hw)$/;"	f
ath5k_statistics	./ath5k/ath5k.h	/^struct ath5k_statistics {$/;"	s
ath5k_stop	./ath5k/base.c	/^void ath5k_stop(struct ieee80211_hw *hw)$/;"	f
ath5k_stop_locked	./ath5k/base.c	/^ath5k_stop_locked(struct ath5k_hw *ah)$/;"	f	file:
ath5k_stop_tasklets	./ath5k/base.c	/^static void ath5k_stop_tasklets(struct ath5k_hw *ah)$/;"	f	file:
ath5k_sw_scan_complete	./ath5k/mac80211-ops.c	/^ath5k_sw_scan_complete(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_sw_scan_start	./ath5k/mac80211-ops.c	/^ath5k_sw_scan_start(struct ieee80211_hw *hw)$/;"	f	file:
ath5k_sysfs_entries_ani	./ath5k/sysfs.c	/^static struct attribute *ath5k_sysfs_entries_ani[] = {$/;"	v	typeref:struct:attribute	file:
ath5k_sysfs_register	./ath5k/sysfs.c	/^ath5k_sysfs_register(struct ath5k_hw *ah)$/;"	f
ath5k_sysfs_unregister	./ath5k/sysfs.c	/^ath5k_sysfs_unregister(struct ath5k_hw *ah)$/;"	f
ath5k_tasklet_ani	./ath5k/base.c	/^ath5k_tasklet_ani(unsigned long data)$/;"	f	file:
ath5k_tasklet_beacon	./ath5k/base.c	/^static void ath5k_tasklet_beacon(unsigned long data)$/;"	f	file:
ath5k_tasklet_calibrate	./ath5k/base.c	/^ath5k_tasklet_calibrate(unsigned long data)$/;"	f	file:
ath5k_tasklet_rfkill_toggle	./ath5k/rfkill.c	/^ath5k_tasklet_rfkill_toggle(unsigned long data)$/;"	f	file:
ath5k_tasklet_rx	./ath5k/base.c	/^ath5k_tasklet_rx(unsigned long data)$/;"	f	file:
ath5k_tasklet_tx	./ath5k/base.c	/^ath5k_tasklet_tx(unsigned long data)$/;"	f	file:
ath5k_tx	./ath5k/mac80211-ops.c	/^ath5k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)$/;"	f	file:
ath5k_tx_complete_poll_work	./ath5k/base.c	/^ath5k_tx_complete_poll_work(struct work_struct *work)$/;"	f	file:
ath5k_tx_frame_completed	./ath5k/base.c	/^ath5k_tx_frame_completed(struct ath5k_hw *ah, struct sk_buff *skb,$/;"	f	file:
ath5k_tx_processq	./ath5k/base.c	/^ath5k_tx_processq(struct ath5k_hw *ah, struct ath5k_txq *txq)$/;"	f	file:
ath5k_tx_queue	./ath5k/ath5k.h	/^enum ath5k_tx_queue {$/;"	g
ath5k_tx_queue	./ath5k/base.c	/^ath5k_tx_queue(struct ieee80211_hw *hw, struct sk_buff *skb,$/;"	f
ath5k_tx_queue_id	./ath5k/ath5k.h	/^enum ath5k_tx_queue_id {$/;"	g
ath5k_tx_queue_subtype	./ath5k/ath5k.h	/^enum ath5k_tx_queue_subtype {$/;"	g
ath5k_tx_status	./ath5k/ath5k.h	/^struct ath5k_tx_status {$/;"	s
ath5k_txbuf_free_skb	./ath5k/base.c	/^ath5k_txbuf_free_skb(struct ath5k_hw *ah, struct ath5k_buf *bf)$/;"	f
ath5k_txbuf_setup	./ath5k/base.c	/^ath5k_txbuf_setup(struct ath5k_hw *ah, struct ath5k_buf *bf,$/;"	f	file:
ath5k_txq	./ath5k/ath5k.h	/^struct ath5k_txq {$/;"	s
ath5k_txq_info	./ath5k/ath5k.h	/^struct ath5k_txq_info {$/;"	s
ath5k_txq_release	./ath5k/base.c	/^ath5k_txq_release(struct ath5k_hw *ah)$/;"	f	file:
ath5k_txq_setup	./ath5k/base.c	/^ath5k_txq_setup(struct ath5k_hw *ah,$/;"	f	file:
ath5k_unregister_led	./ath5k/led.c	/^ath5k_unregister_led(struct ath5k_led *led)$/;"	f	file:
ath5k_unregister_leds	./ath5k/led.c	/^void ath5k_unregister_leds(struct ath5k_hw *ah)$/;"	f
ath5k_update_beacon_rssi	./ath5k/base.c	/^ath5k_update_beacon_rssi(struct ath5k_hw *ah, struct sk_buff *skb, int rssi)$/;"	f	file:
ath5k_update_bssid_mask_and_opmode	./ath5k/base.c	/^ath5k_update_bssid_mask_and_opmode(struct ath5k_hw *ah,$/;"	f
ath5k_version	./ath5k/ath5k.h	/^enum ath5k_version {$/;"	g
ath5k_vif	./ath5k/base.h	/^struct ath5k_vif {$/;"	s
ath5k_vif_iter	./ath5k/base.c	/^void ath5k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)$/;"	f
ath5k_vif_iter_data	./ath5k/base.h	/^struct ath5k_vif_iter_data {$/;"	s
ath5k_write_channel_powertable	./ath5k/phy.c	/^ath5k_write_channel_powertable(struct ath5k_hw *ah, u8 ee_mode, u8 type)$/;"	f	file:
ath5k_write_pcdac_table	./ath5k/phy.c	/^ath5k_write_pcdac_table(struct ath5k_hw *ah)$/;"	f	file:
ath5k_write_pwr_to_pdadc_table	./ath5k/phy.c	/^ath5k_write_pwr_to_pdadc_table(struct ath5k_hw *ah, u8 ee_mode)$/;"	f	file:
ath_ahb_bus_ops	./ath5k/ahb.c	/^static const struct ath_bus_ops ath_ahb_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_ahb_driver	./ath5k/ahb.c	/^static struct platform_driver ath_ahb_driver = {$/;"	v	typeref:struct:platform_driver	file:
ath_ahb_probe	./ath5k/ahb.c	/^static int ath_ahb_probe(struct platform_device *pdev)$/;"	f	file:
ath_ahb_remove	./ath5k/ahb.c	/^static int ath_ahb_remove(struct platform_device *pdev)$/;"	f	file:
ath_alert	./ath.h	188;"	d
ath_ani	./ath.h	/^struct ath_ani {$/;"	s
ath_bcast_mac	./ath.h	/^static const u8 ath_bcast_mac[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};$/;"	v
ath_bus_ops	./ath5k/ath5k.h	/^struct ath_bus_ops {$/;"	s
ath_bus_type	./ath.h	/^enum ath_bus_type {$/;"	g
ath_bus_type	./ath5k/ath5k.h	/^	enum ath_bus_type ath_bus_type;$/;"	m	struct:ath_bus_ops	typeref:enum:ath_bus_ops::ath_bus_type
ath_cipher	./ath.h	/^enum ath_cipher {$/;"	g
ath_common	./ath.h	/^struct ath_common {$/;"	s
ath_crit	./ath.h	190;"	d
ath_crypt_caps	./ath.h	/^enum ath_crypt_caps {$/;"	g
ath_cycle_counters	./ath.h	/^struct ath_cycle_counters {$/;"	s
ath_dbg	./ath.h	/^ath_dbg(struct ath_common *common, enum ATH_DEBUG dbg_mask,$/;"	f
ath_dbg	./ath.h	251;"	d
ath_default_world_regdomain	./regd.c	/^static const struct ieee80211_regdomain *ath_default_world_regdomain(void)$/;"	f	file:
ath_device_state	./ath.h	/^enum ath_device_state {$/;"	g
ath_emerg	./ath.h	186;"	d
ath_err	./ath.h	192;"	d
ath_get_regpair	./regd.c	/^ath_get_regpair(int regdmn)$/;"	f	file:
ath_hw_cycle_counters_update	./hw.c	/^EXPORT_SYMBOL(ath_hw_cycle_counters_update);$/;"	v
ath_hw_cycle_counters_update	./hw.c	/^void ath_hw_cycle_counters_update(struct ath_common *common)$/;"	f
ath_hw_get_listen_time	./hw.c	/^EXPORT_SYMBOL(ath_hw_get_listen_time);$/;"	v
ath_hw_get_listen_time	./hw.c	/^int32_t ath_hw_get_listen_time(struct ath_common *common)$/;"	f
ath_hw_keyreset	./key.c	/^EXPORT_SYMBOL(ath_hw_keyreset);$/;"	v
ath_hw_keyreset	./key.c	/^bool ath_hw_keyreset(struct ath_common *common, u16 entry)$/;"	f
ath_hw_keysetmac	./key.c	/^static bool ath_hw_keysetmac(struct ath_common *common,$/;"	f	file:
ath_hw_set_keycache_entry	./key.c	/^static bool ath_hw_set_keycache_entry(struct ath_common *common, u16 entry,$/;"	f	file:
ath_hw_setbssidmask	./hw.c	/^EXPORT_SYMBOL(ath_hw_setbssidmask);$/;"	v
ath_hw_setbssidmask	./hw.c	/^void ath_hw_setbssidmask(struct ath_common *common)$/;"	f
ath_info	./ath.h	198;"	d
ath_is_49ghz_allowed	./regd.c	/^EXPORT_SYMBOL(ath_is_49ghz_allowed);$/;"	v
ath_is_49ghz_allowed	./regd.c	/^bool ath_is_49ghz_allowed(u16 regdomain)$/;"	f
ath_is_radar_freq	./regd.c	/^static bool ath_is_radar_freq(u16 center_freq)$/;"	f	file:
ath_is_world_regd	./regd.c	/^EXPORT_SYMBOL(ath_is_world_regd);$/;"	v
ath_is_world_regd	./regd.c	/^bool ath_is_world_regd(struct ath_regulatory *reg)$/;"	f
ath_key_config	./key.c	/^EXPORT_SYMBOL(ath_key_config);$/;"	v
ath_key_config	./key.c	/^int ath_key_config(struct ath_common *common,$/;"	f
ath_key_delete	./key.c	/^EXPORT_SYMBOL(ath_key_delete);$/;"	v
ath_key_delete	./key.c	/^void ath_key_delete(struct ath_common *common, struct ieee80211_key_conf *key)$/;"	f
ath_keyval	./ath.h	/^struct ath_keyval {$/;"	s
ath_notice	./ath.h	196;"	d
ath_opmode_to_string	./ath.h	/^static inline const char *ath_opmode_to_string(enum nl80211_iftype opmode)$/;"	f
ath_opmode_to_string	./ath5k/debug.c	/^const char *ath_opmode_to_string(enum nl80211_iftype opmode)$/;"	f
ath_opmode_to_string	./debug.c	/^EXPORT_SYMBOL(ath_opmode_to_string);$/;"	v
ath_opmode_to_string	./debug.c	/^const char *ath_opmode_to_string(enum nl80211_iftype opmode)$/;"	f
ath_ops	./ath.h	/^struct ath_ops {$/;"	s
ath_pci_bus_ops	./ath5k/pci.c	/^static const struct ath_bus_ops ath_pci_bus_ops = {$/;"	v	typeref:struct:ath_bus_ops	file:
ath_printk	./main.c	/^EXPORT_SYMBOL(ath_printk);$/;"	v
ath_printk	./main.c	/^int ath_printk(const char *level, struct ath_common *common,$/;"	f
ath_reg_apply_active_scan_flags	./regd.c	/^ath_reg_apply_active_scan_flags(struct wiphy *wiphy,$/;"	f	file:
ath_reg_apply_beaconing_flags	./regd.c	/^ath_reg_apply_beaconing_flags(struct wiphy *wiphy,$/;"	f	file:
ath_reg_apply_radar_flags	./regd.c	/^static void ath_reg_apply_radar_flags(struct wiphy *wiphy)$/;"	f	file:
ath_reg_apply_world_flags	./regd.c	/^static void ath_reg_apply_world_flags(struct wiphy *wiphy,$/;"	f	file:
ath_reg_notifier_apply	./regd.c	/^EXPORT_SYMBOL(ath_reg_notifier_apply);$/;"	v
ath_reg_notifier_apply	./regd.c	/^int ath_reg_notifier_apply(struct wiphy *wiphy,$/;"	f
ath_regd_find_country	./regd.c	/^ath_regd_find_country(u16 countryCode)$/;"	f	file:
ath_regd_find_country_by_rd	./regd.c	/^ath_regd_find_country_by_rd(int regdmn)$/;"	f	file:
ath_regd_get_band_ctl	./regd.c	/^EXPORT_SYMBOL(ath_regd_get_band_ctl);$/;"	v
ath_regd_get_band_ctl	./regd.c	/^u32 ath_regd_get_band_ctl(struct ath_regulatory *reg,$/;"	f
ath_regd_get_default_country	./regd.c	/^static u16 ath_regd_get_default_country(u16 rd)$/;"	f	file:
ath_regd_get_eepromRD	./regd.c	/^static u16 ath_regd_get_eepromRD(struct ath_regulatory *reg)$/;"	f	file:
ath_regd_init	./regd.c	/^EXPORT_SYMBOL(ath_regd_init);$/;"	v
ath_regd_init	./regd.c	/^ath_regd_init(struct ath_regulatory *reg,$/;"	f
ath_regd_init_wiphy	./regd.c	/^ath_regd_init_wiphy(struct ath_regulatory *reg,$/;"	f	file:
ath_regd_is_eeprom_valid	./regd.c	/^static bool ath_regd_is_eeprom_valid(struct ath_regulatory *reg)$/;"	f	file:
ath_regd_sanitize	./regd.c	/^static void ath_regd_sanitize(struct ath_regulatory *reg)$/;"	f	file:
ath_regulatory	./ath.h	/^struct ath_regulatory {$/;"	s
ath_reserve_key_cache_slot	./key.c	/^static int ath_reserve_key_cache_slot(struct ath_common *common,$/;"	f	file:
ath_reserve_key_cache_slot_tkip	./key.c	/^static int ath_reserve_key_cache_slot_tkip(struct ath_common *common)$/;"	f	file:
ath_rxbuf_alloc	./main.c	/^EXPORT_SYMBOL(ath_rxbuf_alloc);$/;"	v
ath_rxbuf_alloc	./main.c	/^struct sk_buff *ath_rxbuf_alloc(struct ath_common *common,$/;"	f
ath_setkey_tkip	./key.c	/^static int ath_setkey_tkip(struct ath_common *common, u16 keyix, const u8 *key,$/;"	f	file:
ath_warn	./ath.h	194;"	d
ath_world_regdom_60_61_62	./regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_60_61_62 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_63_65	./regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_63_65 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_64	./regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_64 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_66_69	./regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_66_69 = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdom_67_68_6A_6C	./regd.c	/^static const struct ieee80211_regdomain ath_world_regdom_67_68_6A_6C = {$/;"	v	typeref:struct:ieee80211_regdomain	file:
ath_world_regdomain	./regd.c	/^ieee80211_regdomain *ath_world_regdomain(struct ath_regulatory *reg)$/;"	f	file:
avg	./ath5k/ath5k.h	/^	int avg;$/;"	m	struct:ath5k_avg_val
avg_weight	./ath5k/ath5k.h	/^	int avg_weight;$/;"	m	struct:ath5k_avg_val
bank	./ath5k/rfbuffer.h	/^	u8			bank;	\/* RF Buffer Bank number *\/$/;"	m	struct:ath5k_rf_reg
bbuf	./ath5k/base.h	/^	struct ath5k_buf	*bbuf; \/* beacon buffer *\/$/;"	m	struct:ath5k_vif	typeref:struct:ath5k_vif::ath5k_buf
bcbuf	./ath5k/ath5k.h	/^	struct list_head	bcbuf;		\/* beacon buffer *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::list_head
beacons	./ath5k/ath5k.h	/^	unsigned int beacons;$/;"	m	struct:ath5k_statistics
beacontq	./ath5k/ath5k.h	/^	struct tasklet_struct	beacontq;	\/* beacon intr tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
bhalq	./ath5k/ath5k.h	/^	unsigned int		bhalq,		\/* SW q for outgoing beacons *\/$/;"	m	struct:ath5k_hw
bintval	./ath5k/ath5k.h	/^				bintval,	\/* beacon interval in TU *\/$/;"	m	struct:ath5k_hw
block	./ath5k/ath5k.h	/^	spinlock_t		block;		\/* protects beacon *\/$/;"	m	struct:ath5k_hw
bmisscount	./ath5k/ath5k.h	/^				bmisscount,	\/* missed beacon transmits *\/$/;"	m	struct:ath5k_hw
bsent	./ath5k/ath5k.h	/^				bsent;$/;"	m	struct:ath5k_hw
bslot	./ath5k/ath5k.h	/^	struct ieee80211_vif	*bslot[ATH_BCBUF];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_vif
bslot	./ath5k/base.h	/^	int			bslot;$/;"	m	struct:ath5k_vif
bssidmask	./ath.h	/^	u8 bssidmask[ETH_ALEN];$/;"	m	struct:ath_common
bssidmask	./ath5k/ath5k.h	/^	u8			bssidmask[ETH_ALEN];$/;"	m	struct:ath5k_hw
btcoex_enabled	./ath.h	/^	bool btcoex_enabled;$/;"	m	struct:ath_common
bufptr	./ath5k/ath5k.h	/^	struct ath5k_buf	*bufptr;	\/* allocated buffer ptr *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_buf
bus_ops	./ath.h	/^	const struct ath_bus_ops *bus_ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_bus_ops
cabq	./ath5k/ath5k.h	/^	struct ath5k_txq	*cabq;		\/* content after beacon *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_txq
cachelsz	./ath.h	/^	u16 cachelsz;$/;"	m	struct:ath_common
caldone	./ath.h	/^	bool caldone;$/;"	m	struct:ath_ani
calib	./ath5k/ath5k.h	/^	struct tasklet_struct	calib;		\/* calibration tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
cap_eeprom	./ath5k/ath5k.h	/^	struct ath5k_eeprom_info	cap_eeprom;$/;"	m	struct:ath5k_capabilities	typeref:struct:ath5k_capabilities::ath5k_eeprom_info
cap_has_phyerr_counters	./ath5k/ath5k.h	/^	bool cap_has_phyerr_counters;$/;"	m	struct:ath5k_capabilities
cap_queues	./ath5k/ath5k.h	/^	} cap_queues;$/;"	m	struct:ath5k_capabilities	typeref:struct:ath5k_capabilities::__anon4
cap_range	./ath5k/ath5k.h	/^	} cap_range;$/;"	m	struct:ath5k_capabilities	typeref:struct:ath5k_capabilities::__anon3
cc_ani	./ath.h	/^	struct ath_cycle_counters cc_ani;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_cycle_counters
cc_lock	./ath.h	/^	spinlock_t cc_lock;$/;"	m	struct:ath_common
cc_survey	./ath.h	/^	struct ath_cycle_counters cc_survey;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_cycle_counters
cck_errors	./ath5k/ani.h	/^	unsigned int		cck_errors;$/;"	m	struct:ath5k_ani_state
cck_weak_sig	./ath5k/ani.h	/^	bool			cck_weak_sig;$/;"	m	struct:ath5k_ani_state
channels	./ath5k/ath5k.h	/^	struct ieee80211_channel channels[ATH_CHAN_MAX];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_channel
checkani_timer	./ath.h	/^	unsigned int checkani_timer;$/;"	m	struct:ath_ani
clockrate	./ath.h	/^	unsigned int clockrate;$/;"	m	struct:ath_common
col	./ath5k/rfbuffer.h	/^	u8	col;	\/* Column -used for shifting *\/$/;"	m	struct:ath5k_rfb_field
common	./ath5k/ath5k.h	/^	struct ath_common       common;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath_common
countryCode	./regd.h	/^	u16 countryCode;$/;"	m	struct:country_code_to_enum_rd
country_code	./ath.h	/^	u16 country_code;$/;"	m	struct:ath_regulatory
country_code_to_enum_rd	./regd.h	/^struct country_code_to_enum_rd {$/;"	s
crypt_caps	./ath.h	/^	enum ath_crypt_caps crypt_caps;$/;"	m	struct:ath_common	typeref:enum:ath_common::ath_crypt_caps
ctl_group	./regd.h	/^enum ctl_group {$/;"	g
curaid	./ath.h	/^	u16 curaid;$/;"	m	struct:ath_common
curbssid	./ath.h	/^	u8 curbssid[ETH_ALEN];$/;"	m	struct:ath_common
curchan	./ath5k/ath5k.h	/^	struct ieee80211_channel *curchan;	\/* current h\/w channel *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_channel
current_rd	./ath.h	/^	u16 current_rd;$/;"	m	struct:ath_regulatory
current_rd_ext	./ath.h	/^	u16 current_rd_ext;$/;"	m	struct:ath_regulatory
cycles	./ath.h	/^	u32 cycles;$/;"	m	struct:ath_cycle_counters
daddr	./ath5k/base.h	/^	dma_addr_t		daddr;	\/* physical addr of desc *\/$/;"	m	struct:ath5k_buf
dbg_info	./ath5k/debug.c	/^} dbg_info[] = {$/;"	v	typeref:struct:__anon1	file:
debug	./ath5k/ath5k.h	/^	struct ath5k_dbg_info	debug;		\/* debug info *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_dbg_info
debug_mask	./ath.h	/^	int debug_mask;$/;"	m	struct:ath_common
desc	./ath5k/ath5k.h	/^	struct ath5k_desc	*desc;		\/* TX\/RX descriptors *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_desc
desc	./ath5k/base.h	/^	struct ath5k_desc	*desc;	\/* virtual addr of desc *\/$/;"	m	struct:ath5k_buf	typeref:struct:ath5k_buf::ath5k_desc
desc	./ath5k/debug.c	/^	const char *desc;$/;"	m	struct:__anon1	file:
desc_daddr	./ath5k/ath5k.h	/^	dma_addr_t		desc_daddr;	\/* DMA (physical) address *\/$/;"	m	struct:ath5k_hw
desc_len	./ath5k/ath5k.h	/^	size_t			desc_len;	\/* size of TX\/RX descriptors *\/$/;"	m	struct:ath5k_hw
dev	./ath5k/ath5k.h	/^	struct device		*dev;		\/* for dma mapping *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::device
devid	./ath5k/ath5k.h	/^	u16 devid;$/;"	m	struct:ath5k_hw
disable_ani	./ath.h	/^	bool disable_ani;$/;"	m	struct:ath_common
ds_data	./ath5k/desc.h	/^	u32	ds_data;	\/* physical address of data buffer (skb) *\/$/;"	m	struct:ath5k_desc
ds_link	./ath5k/desc.h	/^	u32	ds_link;	\/* physical address of the next descriptor *\/$/;"	m	struct:ath5k_desc
ds_rx	./ath5k/desc.h	/^		struct ath5k_hw_all_rx_desc	ds_rx;$/;"	m	union:ath5k_desc::__anon7	typeref:struct:ath5k_desc::__anon7::ath5k_hw_all_rx_desc
ds_tx5210	./ath5k/desc.h	/^		struct ath5k_hw_5210_tx_desc	ds_tx5210;$/;"	m	union:ath5k_desc::__anon7	typeref:struct:ath5k_desc::__anon7::ath5k_hw_5210_tx_desc
ds_tx5212	./ath5k/desc.h	/^		struct ath5k_hw_5212_tx_desc	ds_tx5212;$/;"	m	union:ath5k_desc::__anon7	typeref:struct:ath5k_desc::__anon7::ath5k_hw_5212_tx_desc
edge	./ath5k/eeprom.h	/^	u16 edge; \/* in half dBm *\/$/;"	m	struct:ath5k_edge_power
ee_adc_desired_size	./ath5k/eeprom.h	/^	s8	ee_adc_desired_size[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_adc_desired_size_turbo	./ath5k/eeprom.h	/^	s8	ee_adc_desired_size_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_ant_control	./ath5k/eeprom.h	/^	u16	ee_ant_control[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PCDAC];$/;"	m	struct:ath5k_eeprom_info
ee_ant_gain	./ath5k/eeprom.h	/^	u16	ee_ant_gain;$/;"	m	struct:ath5k_eeprom_info
ee_antenna	./ath5k/eeprom.h	/^	u32	ee_antenna[AR5K_EEPROM_N_MODES][AR5K_ANT_MAX];$/;"	m	struct:ath5k_eeprom_info
ee_atn_tx_rx	./ath5k/eeprom.h	/^	u16	ee_atn_tx_rx[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_atn_tx_rx_turbo	./ath5k/eeprom.h	/^	u16	ee_atn_tx_rx_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_cck_ofdm_gain_delta	./ath5k/eeprom.h	/^	u16	ee_cck_ofdm_gain_delta;$/;"	m	struct:ath5k_eeprom_info
ee_cck_ofdm_power_delta	./ath5k/eeprom.h	/^	u16	ee_cck_ofdm_power_delta;$/;"	m	struct:ath5k_eeprom_info
ee_ctl	./ath5k/eeprom.h	/^	u8	ee_ctl[AR5K_EEPROM_MAX_CTLS];$/;"	m	struct:ath5k_eeprom_info
ee_ctl_pwr	./ath5k/eeprom.h	/^	struct ath5k_edge_power ee_ctl_pwr[AR5K_EEPROM_N_EDGES * AR5K_EEPROM_MAX_CTLS];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_edge_power
ee_ctls	./ath5k/eeprom.h	/^	u8	ee_ctls;$/;"	m	struct:ath5k_eeprom_info
ee_db	./ath5k/eeprom.h	/^	u16	ee_db[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];$/;"	m	struct:ath5k_eeprom_info
ee_false_detect	./ath5k/eeprom.h	/^	u16	ee_false_detect[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_fixed_bias	./ath5k/eeprom.h	/^	u16	ee_fixed_bias[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_header	./ath5k/eeprom.h	/^	u16	ee_header;$/;"	m	struct:ath5k_eeprom_info
ee_i_cal	./ath5k/eeprom.h	/^	u16	ee_i_cal[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_i_gain	./ath5k/eeprom.h	/^	u16	ee_i_gain[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_is_hb63	./ath5k/eeprom.h	/^	bool	ee_is_hb63;$/;"	m	struct:ath5k_eeprom_info
ee_magic	./ath5k/eeprom.h	/^	u16	ee_magic;$/;"	m	struct:ath5k_eeprom_info
ee_margin_tx_rx	./ath5k/eeprom.h	/^	u16	ee_margin_tx_rx[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_margin_tx_rx_turbo	./ath5k/eeprom.h	/^	u16	ee_margin_tx_rx_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_misc0	./ath5k/eeprom.h	/^	u16	ee_misc0;$/;"	m	struct:ath5k_eeprom_info
ee_misc1	./ath5k/eeprom.h	/^	u16	ee_misc1;$/;"	m	struct:ath5k_eeprom_info
ee_misc2	./ath5k/eeprom.h	/^	u16	ee_misc2;$/;"	m	struct:ath5k_eeprom_info
ee_misc3	./ath5k/eeprom.h	/^	u16	ee_misc3;$/;"	m	struct:ath5k_eeprom_info
ee_misc4	./ath5k/eeprom.h	/^	u16	ee_misc4;$/;"	m	struct:ath5k_eeprom_info
ee_misc5	./ath5k/eeprom.h	/^	u16	ee_misc5;$/;"	m	struct:ath5k_eeprom_info
ee_misc6	./ath5k/eeprom.h	/^	u16	ee_misc6;$/;"	m	struct:ath5k_eeprom_info
ee_n_piers	./ath5k/eeprom.h	/^	u8	ee_n_piers[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_noise_floor_thr	./ath5k/eeprom.h	/^	s16	ee_noise_floor_thr[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_ob	./ath5k/eeprom.h	/^	u16	ee_ob[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_OBDB];$/;"	m	struct:ath5k_eeprom_info
ee_pd_gain_overlap	./ath5k/eeprom.h	/^	s8	ee_pd_gain_overlap;$/;"	m	struct:ath5k_eeprom_info
ee_pd_gains	./ath5k/eeprom.h	/^	u8	ee_pd_gains[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_pdc_to_idx	./ath5k/eeprom.h	/^	u8	ee_pdc_to_idx[AR5K_EEPROM_N_MODES][AR5K_EEPROM_N_PD_GAINS];$/;"	m	struct:ath5k_eeprom_info
ee_pga_desired_size	./ath5k/eeprom.h	/^	s8	ee_pga_desired_size[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_pga_desired_size_turbo	./ath5k/eeprom.h	/^	s8	ee_pga_desired_size_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_protect	./ath5k/eeprom.h	/^	u16	ee_protect;$/;"	m	struct:ath5k_eeprom_info
ee_pwr_cal_a	./ath5k/eeprom.h	/^	struct ath5k_chan_pcal_info	ee_pwr_cal_a[AR5K_EEPROM_N_5GHZ_CHAN];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_chan_pcal_info
ee_pwr_cal_b	./ath5k/eeprom.h	/^	struct ath5k_chan_pcal_info	ee_pwr_cal_b[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_chan_pcal_info
ee_pwr_cal_g	./ath5k/eeprom.h	/^	struct ath5k_chan_pcal_info	ee_pwr_cal_g[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_chan_pcal_info
ee_q_cal	./ath5k/eeprom.h	/^	u16	ee_q_cal[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_rate_target_pwr_num	./ath5k/eeprom.h	/^	u8	ee_rate_target_pwr_num[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_rate_tpwr_a	./ath5k/eeprom.h	/^	struct ath5k_rate_pcal_info	ee_rate_tpwr_a[AR5K_EEPROM_N_5GHZ_CHAN];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_rate_pcal_info
ee_rate_tpwr_b	./ath5k/eeprom.h	/^	struct ath5k_rate_pcal_info	ee_rate_tpwr_b[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_rate_pcal_info
ee_rate_tpwr_g	./ath5k/eeprom.h	/^	struct ath5k_rate_pcal_info	ee_rate_tpwr_g[AR5K_EEPROM_N_2GHZ_CHAN_MAX];$/;"	m	struct:ath5k_eeprom_info	typeref:struct:ath5k_eeprom_info::ath5k_rate_pcal_info
ee_regdomain	./ath5k/eeprom.h	/^	u16	ee_regdomain;$/;"	m	struct:ath5k_eeprom_info
ee_rfkill_pin	./ath5k/eeprom.h	/^	u8	ee_rfkill_pin;$/;"	m	struct:ath5k_eeprom_info
ee_rfkill_pol	./ath5k/eeprom.h	/^	bool	ee_rfkill_pol;$/;"	m	struct:ath5k_eeprom_info
ee_scaled_cck_delta	./ath5k/eeprom.h	/^	u16	ee_scaled_cck_delta;$/;"	m	struct:ath5k_eeprom_info
ee_serdes	./ath5k/eeprom.h	/^	bool	ee_serdes;$/;"	m	struct:ath5k_eeprom_info
ee_spur_chans	./ath5k/eeprom.h	/^	u16	ee_spur_chans[AR5K_EEPROM_N_SPUR_CHANS][AR5K_EEPROM_N_FREQ_BANDS];$/;"	m	struct:ath5k_eeprom_info
ee_switch_settling	./ath5k/eeprom.h	/^	u16	ee_switch_settling[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_switch_settling_turbo	./ath5k/eeprom.h	/^	u16	ee_switch_settling_turbo[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_thr_62	./ath5k/eeprom.h	/^	u16	ee_thr_62[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_turbo_max_power	./ath5k/eeprom.h	/^	u16	ee_turbo_max_power[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_tx_end2xlna_enable	./ath5k/eeprom.h	/^	u16	ee_tx_end2xlna_enable[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_tx_end2xpa_disable	./ath5k/eeprom.h	/^	u16	ee_tx_end2xpa_disable[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_tx_frm2xpa_enable	./ath5k/eeprom.h	/^	u16	ee_tx_frm2xpa_enable[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_version	./ath5k/eeprom.h	/^	u16	ee_version;$/;"	m	struct:ath5k_eeprom_info
ee_x_gain	./ath5k/eeprom.h	/^	u16	ee_x_gain[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_xlna_gain	./ath5k/eeprom.h	/^	u16	ee_xlna_gain[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_xpd	./ath5k/eeprom.h	/^	u16	ee_xpd[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
ee_xr_power	./ath5k/eeprom.h	/^	u16	ee_xr_power[AR5K_EEPROM_N_MODES];$/;"	m	struct:ath5k_eeprom_info
eeprom_read	./ath5k/ath5k.h	/^	bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);$/;"	m	struct:ath_bus_ops
eeprom_read_mac	./ath5k/ath5k.h	/^	int (*eeprom_read_mac)(struct ath5k_hw *ah, u8 *mac);$/;"	m	struct:ath_bus_ops
enable_beacon	./ath5k/ath5k.h	/^	bool			enable_beacon;	\/* true if beacons are on *\/$/;"	m	struct:ath5k_hw
enable_write_buffer	./ath.h	/^	void (*enable_write_buffer)(void *);$/;"	m	struct:ath_ops
exit_ath5k_pci	./ath5k/pci.c	/^exit_ath5k_pci(void)$/;"	f	file:
exit_ath5k_pci	./ath5k/pci.c	/^module_exit(exit_ath5k_pci);$/;"	v
fcs_error	./ath5k/ath5k.h	/^	unsigned int fcs_error;$/;"	m	struct:ath5k_statistics
field	./ath5k/rfbuffer.h	/^	struct ath5k_rfb_field	field;	\/* RF Buffer field for this register *\/$/;"	m	struct:ath5k_rf_reg	typeref:struct:ath5k_rf_reg::ath5k_rfb_field
filter_flags	./ath5k/ath5k.h	/^	unsigned int		filter_flags;	\/* HW flags, AR5K_RX_FILTER_* *\/$/;"	m	struct:ath5k_hw
firstep_level	./ath5k/ani.h	/^	int			firstep_level;$/;"	m	struct:ath5k_ani_state
flag	./ath5k/eeprom.h	/^	bool flag;$/;"	m	struct:ath5k_edge_power
fops_ani	./ath5k/debug.c	/^static const struct file_operations fops_ani = {$/;"	v	typeref:struct:file_operations	file:
fops_antenna	./ath5k/debug.c	/^static const struct file_operations fops_antenna = {$/;"	v	typeref:struct:file_operations	file:
fops_beacon	./ath5k/debug.c	/^static const struct file_operations fops_beacon = {$/;"	v	typeref:struct:file_operations	file:
fops_debug	./ath5k/debug.c	/^static const struct file_operations fops_debug = {$/;"	v	typeref:struct:file_operations	file:
fops_frameerrors	./ath5k/debug.c	/^static const struct file_operations fops_frameerrors = {$/;"	v	typeref:struct:file_operations	file:
fops_misc	./ath5k/debug.c	/^static const struct file_operations fops_misc = {$/;"	v	typeref:struct:file_operations	file:
fops_queue	./ath5k/debug.c	/^static const struct file_operations fops_queue = {$/;"	v	typeref:struct:file_operations	file:
fops_registers	./ath5k/debug.c	/^static const struct file_operations fops_registers = {$/;"	v	typeref:struct:file_operations	file:
fops_reset	./ath5k/debug.c	/^static const struct file_operations fops_reset = {$/;"	v	typeref:struct:file_operations	file:
found_active	./ath5k/base.h	/^	bool		found_active;$/;"	m	struct:ath5k_vif_iter_data
freq	./ath5k/eeprom.h	/^	u16	freq; \/* Frequency *\/$/;"	m	struct:ath5k_rate_pcal_info
freq	./ath5k/eeprom.h	/^	u16	freq;$/;"	m	struct:ath5k_chan_pcal_info
freq	./ath5k/eeprom.h	/^	u16 freq;$/;"	m	struct:ath5k_edge_power
g_current	./ath5k/ath5k.h	/^	u8			g_current;$/;"	m	struct:ath5k_gain
g_f_corr	./ath5k/ath5k.h	/^	u8			g_f_corr;$/;"	m	struct:ath5k_gain
g_high	./ath5k/ath5k.h	/^	u8			g_high;$/;"	m	struct:ath5k_gain
g_low	./ath5k/ath5k.h	/^	u8			g_low;$/;"	m	struct:ath5k_gain
g_state	./ath5k/ath5k.h	/^	u8			g_state;$/;"	m	struct:ath5k_gain
g_step_idx	./ath5k/ath5k.h	/^	u8			g_step_idx;$/;"	m	struct:ath5k_gain
g_target	./ath5k/ath5k.h	/^	u8			g_target;$/;"	m	struct:ath5k_gain
get_hw_packet_type	./ath5k/base.c	/^static enum ath5k_pkt_type get_hw_packet_type(struct sk_buff *skb)$/;"	f	file:
go_default	./ath5k/rfgain.h	/^	u8				go_default;$/;"	m	struct:ath5k_gain_opt
go_step	./ath5k/rfgain.h	/^	const struct ath5k_gain_opt_step	go_step[AR5K_GAIN_STEP_COUNT];$/;"	m	struct:ath5k_gain_opt	typeref:struct:ath5k_gain_opt::ath5k_gain_opt_step
go_steps_count	./ath5k/rfgain.h	/^	u8				go_steps_count;$/;"	m	struct:ath5k_gain_opt
gos_gain	./ath5k/rfgain.h	/^	s8				gos_gain;$/;"	m	struct:ath5k_gain_opt_step
gos_param	./ath5k/rfgain.h	/^	s8				gos_param[AR5K_GAIN_CRN_MAX_FIX_BITS];$/;"	m	struct:ath5k_gain_opt_step
gpio	./ath5k/ath5k.h	/^	u16 gpio;$/;"	m	struct:ath5k_rfkill
hw	./ath.h	/^	struct ieee80211_hw *hw;$/;"	m	struct:ath_common	typeref:struct:ath_common::ieee80211_hw
hw	./ath5k/ath5k.h	/^	struct ieee80211_hw	*hw;		\/* IEEE 802.11 common *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_hw
hw_macaddr	./ath5k/base.h	/^	const u8	*hw_macaddr;$/;"	m	struct:ath5k_vif_iter_data
imask	./ath5k/ath5k.h	/^	enum ath5k_int		imask;		\/* interrupt mask copy *\/$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::ath5k_int
index	./ath5k/ath5k.h	/^	s16 index;				\/* current index into nfval *\/$/;"	m	struct:ath5k_nfcal_hist
index	./ath5k/rfbuffer.h	/^	u8			index;	\/* Register's index on rf_regs_idx *\/$/;"	m	struct:ath5k_rf_reg
ini_mode	./ath5k/initvals.c	/^	} ini_mode;$/;"	m	struct:ath5k_ini	typeref:enum:ath5k_ini::__anon2	file:
ini_register	./ath5k/initvals.c	/^	u16	ini_register;$/;"	m	struct:ath5k_ini	file:
ini_value	./ath5k/initvals.c	/^	u32	ini_value;$/;"	m	struct:ath5k_ini	file:
init_ath5k_pci	./ath5k/pci.c	/^init_ath5k_pci(void)$/;"	f	file:
init_ath5k_pci	./ath5k/pci.c	/^module_init(init_ath5k_pci);$/;"	v
iobase	./ath5k/ath5k.h	/^	void __iomem		*iobase;	\/* address of the device *\/$/;"	m	struct:ath5k_hw
irq	./ath5k/ath5k.h	/^	int irq;$/;"	m	struct:ath5k_hw
irqlock	./ath5k/ath5k.h	/^	spinlock_t		irqlock;$/;"	m	struct:ath5k_hw
is_wwr_sku	./regd.c	/^static inline bool is_wwr_sku(u16 regd)$/;"	f	file:
isoName	./regd.h	/^	const char *isoName;$/;"	m	struct:country_code_to_enum_rd
keymax	./ath.h	/^	u32 keymax;$/;"	m	struct:ath_common
kv_len	./ath.h	/^	u16 kv_len;$/;"	m	struct:ath_keyval
kv_mic	./ath.h	/^	u8 kv_mic[8]; \/* Michael MIC key *\/$/;"	m	struct:ath_keyval
kv_pad	./ath.h	/^	u8 kv_pad;$/;"	m	struct:ath_keyval
kv_txmic	./ath.h	/^	u8 kv_txmic[8]; \/* Michael MIC TX key (used only if the hardware$/;"	m	struct:ath_keyval
kv_type	./ath.h	/^	u8 kv_type;$/;"	m	struct:ath_keyval
kv_val	./ath.h	/^	u8 kv_val[16]; \/* TK *\/$/;"	m	struct:ath_keyval
last_cc	./ath5k/ani.h	/^	struct ath_cycle_counters last_cc;$/;"	m	struct:ath5k_ani_state	typeref:struct:ath5k_ani_state::ath_cycle_counters
last_cck_errors	./ath5k/ani.h	/^	unsigned int		last_cck_errors;$/;"	m	struct:ath5k_ani_state
last_listen	./ath5k/ani.h	/^	unsigned int		last_listen;$/;"	m	struct:ath5k_ani_state
last_ofdm_errors	./ath5k/ani.h	/^	unsigned int		last_ofdm_errors;$/;"	m	struct:ath5k_ani_state
led_dev	./ath5k/ath5k.h	/^	struct led_classdev led_dev;		\/* led classdev *\/$/;"	m	struct:ath5k_led	typeref:struct:ath5k_led::led_classdev
led_on	./ath5k/ath5k.h	/^				led_on;		\/* pin setting for LED on *\/$/;"	m	struct:ath5k_hw
led_pin	./ath5k/ath5k.h	/^	unsigned int		led_pin,	\/* GPIO pin for driving LED *\/$/;"	m	struct:ath5k_hw
len	./ath5k/rfbuffer.h	/^	u8	len;	\/* Field length *\/$/;"	m	struct:ath5k_rfb_field
level	./ath5k/debug.c	/^	enum ath5k_debug_level level;$/;"	m	struct:__anon1	typeref:enum:__anon1::ath5k_debug_level	file:
level	./ath5k/debug.h	/^	unsigned int		level;		\/* debug level *\/$/;"	m	struct:ath5k_dbg_info
link	./ath5k/ath5k.h	/^	u32			*link;	\/* link ptr in last TX desc *\/$/;"	m	struct:ath5k_txq
list	./ath5k/base.h	/^	struct list_head	list;$/;"	m	struct:ath5k_buf	typeref:struct:ath5k_buf::list_head
listen_time	./ath5k/ani.h	/^	unsigned int		listen_time;$/;"	m	struct:ath5k_ani_state
lladdr	./ath5k/ath5k.h	/^	u8			lladdr[ETH_ALEN];$/;"	m	struct:ath5k_hw
lladdr	./ath5k/base.h	/^	u8			lladdr[ETH_ALEN];$/;"	m	struct:ath5k_vif
lock	./ath5k/ath5k.h	/^	spinlock_t		lock;	\/* lock on q and link *\/$/;"	m	struct:ath5k_txq
lock	./ath5k/ath5k.h	/^	struct mutex		lock;		\/* dev-level lock *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::mutex
longcal_timer	./ath.h	/^	unsigned int longcal_timer;$/;"	m	struct:ath_ani
macaddr	./ath.h	/^	u8 macaddr[ETH_ALEN];$/;"	m	struct:ath_common
mask	./ath5k/base.h	/^	u8		mask[ETH_ALEN];$/;"	m	struct:ath5k_vif_iter_data
max_power_level	./ath.h	/^	u16 max_power_level;$/;"	m	struct:ath_regulatory
max_pwr	./ath5k/eeprom.h	/^	s16	max_pwr;$/;"	m	struct:ath5k_chan_pcal_info
max_spur_level	./ath5k/ani.h	/^	int			max_spur_level;$/;"	m	struct:ath5k_ani_state
mib_intr	./ath5k/ath5k.h	/^	unsigned int mib_intr;$/;"	m	struct:ath5k_statistics
min_pwr	./ath5k/eeprom.h	/^	s16	min_pwr;$/;"	m	struct:ath5k_chan_pcal_info
mode_register	./ath5k/initvals.c	/^	u16	mode_register;$/;"	m	struct:ath5k_ini_mode	file:
mode_value	./ath5k/initvals.c	/^	u32	mode_value[3];$/;"	m	struct:ath5k_ini_mode	file:
modparam_all_channels	./ath5k/base.c	/^static int modparam_all_channels;$/;"	v	file:
modparam_fastchanswitch	./ath5k/base.c	/^static int modparam_fastchanswitch;$/;"	v	file:
multi_read	./ath.h	/^	void (*multi_read)(void *, u32 *addr, u32 *val, u16 count);$/;"	m	struct:ath_ops
n_stas	./ath5k/base.h	/^	int n_stas;$/;"	m	struct:ath5k_vif_iter_data
name	./ath5k/ath5k.h	/^	char name[ATH5K_LED_MAX_NAME_LEN + 1];	\/* name of the LED in sysfs *\/$/;"	m	struct:ath5k_led
name	./ath5k/debug.c	/^	const char *name;$/;"	m	struct:__anon1	file:
name	./ath5k/debug.c	/^	const char *name;$/;"	m	struct:reg	file:
need_set_hw_addr	./ath5k/base.h	/^	bool		need_set_hw_addr;$/;"	m	struct:ath5k_vif_iter_data
nexttbtt	./ath5k/ath5k.h	/^	unsigned int		nexttbtt;	\/* next beacon time in TU *\/$/;"	m	struct:ath5k_hw
nfval	./ath5k/ath5k.h	/^	s16 nfval[ATH5K_NF_CAL_HIST_MAX];	\/* last few noise floors *\/$/;"	m	struct:ath5k_nfcal_hist
noise_imm_level	./ath5k/ani.h	/^	int			noise_imm_level;$/;"	m	struct:ath5k_ani_state
num_adhoc_vifs	./ath5k/ath5k.h	/^	u16			num_adhoc_vifs;$/;"	m	struct:ath5k_hw
num_ap_vifs	./ath5k/ath5k.h	/^	u16			num_ap_vifs;$/;"	m	struct:ath5k_hw
nvifs	./ath5k/ath5k.h	/^	u16			nvifs;$/;"	m	struct:ath5k_hw
ofdm_errors	./ath5k/ani.h	/^	unsigned int		ofdm_errors;$/;"	m	struct:ath5k_ani_state
ofdm_weak_sig	./ath5k/ani.h	/^	bool			ofdm_weak_sig;$/;"	m	struct:ath5k_ani_state
open_file_registers	./ath5k/debug.c	/^static int open_file_registers(struct inode *inode, struct file *file)$/;"	f	file:
opmode	./ath5k/ath5k.h	/^	enum nl80211_iftype	opmode;$/;"	m	struct:ath5k_hw	typeref:enum:ath5k_hw::nl80211_iftype
opmode	./ath5k/base.h	/^	enum nl80211_iftype	opmode;$/;"	m	struct:ath5k_vif	typeref:enum:ath5k_vif::nl80211_iftype
opmode	./ath5k/base.h	/^	enum nl80211_iftype opmode;$/;"	m	struct:ath5k_vif_iter_data	typeref:enum:ath5k_vif_iter_data::nl80211_iftype
ops	./ath.h	/^	const struct ath_ops *ops;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_ops
pcdac	./ath5k/eeprom.h	/^	u8 pcdac[AR5K_EEPROM_N_PWR_POINTS_5111];$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pcdac_max	./ath5k/eeprom.h	/^	u8 pcdac_max;$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pcdac_min	./ath5k/eeprom.h	/^	u8 pcdac_min;$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pcdac_x0	./ath5k/eeprom.h	/^	u8 pcdac_x0[AR5K_EEPROM_N_XPD0_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
pcdac_x3	./ath5k/eeprom.h	/^	u8 pcdac_x3[AR5K_EEPROM_N_XPD3_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
pd_curves	./ath5k/eeprom.h	/^	struct ath5k_pdgain_info *pd_curves;$/;"	m	struct:ath5k_chan_pcal_info	typeref:struct:ath5k_chan_pcal_info::ath5k_pdgain_info
pd_points	./ath5k/eeprom.h	/^	u8 pd_points;$/;"	m	struct:ath5k_pdgain_info
pd_pwr	./ath5k/eeprom.h	/^	s16 *pd_pwr;$/;"	m	struct:ath5k_pdgain_info
pd_step	./ath5k/eeprom.h	/^	u8 *pd_step;$/;"	m	struct:ath5k_pdgain_info
pddac	./ath5k/eeprom.h	/^	u8 pddac[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pddac_i	./ath5k/eeprom.h	/^	u8 pddac_i[AR5K_EEPROM_N_PD_GAINS];$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pdev	./ath5k/ath5k.h	/^	struct pci_dev		*pdev;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::pci_dev
polarity	./ath5k/ath5k.h	/^	bool polarity;$/;"	m	struct:ath5k_rfkill
pos	./ath5k/rfbuffer.h	/^	u16	pos;	\/* Offset on the raw packet *\/$/;"	m	struct:ath5k_rfb_field
power_level	./ath5k/ath5k.h	/^	int			power_level;	\/* Requested tx power in dBm *\/$/;"	m	struct:ath5k_hw
power_limit	./ath.h	/^	int16_t power_limit;$/;"	m	struct:ath_regulatory
priv	./ath.h	/^	void *priv;$/;"	m	struct:ath_common
pwr	./ath5k/eeprom.h	/^	s8 pwr[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pwr	./ath5k/eeprom.h	/^	u8 pwr[AR5K_EEPROM_N_PWR_POINTS_5111];$/;"	m	struct:ath5k_chan_pcal_info_rf5111
pwr_i	./ath5k/eeprom.h	/^	s8 pwr_i[AR5K_EEPROM_N_PD_GAINS];$/;"	m	struct:ath5k_chan_pcal_info_rf2413
pwr_x0	./ath5k/eeprom.h	/^	s8 pwr_x0[AR5K_EEPROM_N_XPD0_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
pwr_x3	./ath5k/eeprom.h	/^	s8 pwr_x3[AR5K_EEPROM_N_XPD3_POINTS];$/;"	m	struct:ath5k_chan_pcal_info_rf5112
q	./ath5k/ath5k.h	/^	struct list_head	q;	\/* transmit queue *\/$/;"	m	struct:ath5k_txq	typeref:struct:ath5k_txq::list_head
q_tx_num	./ath5k/ath5k.h	/^		u8	q_tx_num;$/;"	m	struct:ath5k_capabilities::__anon4
qnum	./ath5k/ath5k.h	/^	unsigned int		qnum;	\/* hardware q number *\/$/;"	m	struct:ath5k_txq
r_enabled	./ath5k/ath5k.h	/^		bool		r_enabled;$/;"	m	struct:ath5k_hw::__anon6
r_last_alert	./ath5k/ath5k.h	/^		int		r_last_alert;$/;"	m	struct:ath5k_hw::__anon6
r_last_channel	./ath5k/ath5k.h	/^		struct ieee80211_channel r_last_channel;$/;"	m	struct:ath5k_hw::__anon6	typeref:struct:ath5k_hw::__anon6::ieee80211_channel
range_2ghz_max	./ath5k/ath5k.h	/^		u16	range_2ghz_max;$/;"	m	struct:ath5k_capabilities::__anon3
range_2ghz_min	./ath5k/ath5k.h	/^		u16	range_2ghz_min;$/;"	m	struct:ath5k_capabilities::__anon3
range_5ghz_max	./ath5k/ath5k.h	/^		u16	range_5ghz_max;$/;"	m	struct:ath5k_capabilities::__anon3
range_5ghz_min	./ath5k/ath5k.h	/^		u16	range_5ghz_min;$/;"	m	struct:ath5k_capabilities::__anon3
rate_idx	./ath5k/ath5k.h	/^	s8			rate_idx[IEEE80211_NUM_BANDS][AR5K_MAX_RATES];$/;"	m	struct:ath5k_hw
rates	./ath5k/ath5k.h	/^	struct ieee80211_rate	rates[IEEE80211_NUM_BANDS][AR5K_MAX_RATES];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_rate
read	./ath.h	/^	unsigned int (*read)(void *, u32 reg_offset);$/;"	m	struct:ath_ops
read_cachesize	./ath5k/ath5k.h	/^	void (*read_cachesize)(struct ath_common *common, int *csz);$/;"	m	struct:ath_bus_ops
read_file_ani	./ath5k/debug.c	/^static ssize_t read_file_ani(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_antenna	./ath5k/debug.c	/^static ssize_t read_file_antenna(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_beacon	./ath5k/debug.c	/^static ssize_t read_file_beacon(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_debug	./ath5k/debug.c	/^static ssize_t read_file_debug(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_frameerrors	./ath5k/debug.c	/^static ssize_t read_file_frameerrors(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_misc	./ath5k/debug.c	/^static ssize_t read_file_misc(struct file *file, char __user *user_buf,$/;"	f	file:
read_file_queue	./ath5k/debug.c	/^static ssize_t read_file_queue(struct file *file, char __user *user_buf,$/;"	f	file:
reg	./ath5k/debug.c	/^struct reg {$/;"	s	file:
regDmnEnum	./ath.h	/^	u16 regDmnEnum;$/;"	m	struct:reg_dmn_pair_mapping
regDmnEnum	./regd.h	/^	u16 regDmnEnum;$/;"	m	struct:country_code_to_enum_rd
regDomainPairs	./regd_common.h	/^static struct reg_dmn_pair_mapping regDomainPairs[] = {$/;"	v	typeref:struct:reg_dmn_pair_mapping
reg_2ghz_ctl	./ath.h	/^	u16 reg_2ghz_ctl;$/;"	m	struct:reg_dmn_pair_mapping
reg_5ghz_ctl	./ath.h	/^	u16 reg_5ghz_ctl;$/;"	m	struct:reg_dmn_pair_mapping
reg_dmn_pair_mapping	./ath.h	/^struct reg_dmn_pair_mapping {$/;"	s
reg_next	./ath5k/debug.c	/^static void *reg_next(struct seq_file *seq, void *p, loff_t *pos)$/;"	f	file:
reg_show	./ath5k/debug.c	/^static int reg_show(struct seq_file *seq, void *p)$/;"	f	file:
reg_start	./ath5k/debug.c	/^static void *reg_start(struct seq_file *seq, loff_t *pos)$/;"	f	file:
reg_stop	./ath5k/debug.c	/^static void reg_stop(struct seq_file *seq, void *p)$/;"	f	file:
register_seq_ops	./ath5k/debug.c	/^static const struct seq_operations register_seq_ops = {$/;"	v	typeref:struct:seq_operations	file:
regpair	./ath.h	/^	struct reg_dmn_pair_mapping *regpair;$/;"	m	struct:ath_regulatory	typeref:struct:ath_regulatory::reg_dmn_pair_mapping
regs	./ath5k/debug.c	/^static const struct reg regs[] = {$/;"	v	typeref:struct:reg	file:
regulatory	./ath.h	/^	struct ath_regulatory regulatory;$/;"	m	struct:ath_common	typeref:struct:ath_common::ath_regulatory
reset_work	./ath5k/ath5k.h	/^	struct work_struct	reset_work;	\/* deferred chip reset *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::work_struct
resetcal_timer	./ath.h	/^	unsigned int resetcal_timer;$/;"	m	struct:ath_ani
rf2413_info	./ath5k/eeprom.h	/^		struct ath5k_chan_pcal_info_rf2413 rf2413_info;$/;"	m	union:ath5k_chan_pcal_info::__anon8	typeref:struct:ath5k_chan_pcal_info::__anon8::ath5k_chan_pcal_info_rf2413
rf2413_ini_common_end	./ath5k/initvals.c	/^static const struct ath5k_ini rf2413_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf2413_ini_mode_end	./ath5k/initvals.c	/^static const struct ath5k_ini_mode rf2413_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf2425_ini_common_end	./ath5k/initvals.c	/^static const struct ath5k_ini rf2425_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf2425_ini_mode_end	./ath5k/initvals.c	/^static const struct ath5k_ini_mode rf2425_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf5111_info	./ath5k/eeprom.h	/^		struct ath5k_chan_pcal_info_rf5111 rf5111_info;$/;"	m	union:ath5k_chan_pcal_info::__anon8	typeref:struct:ath5k_chan_pcal_info::__anon8::ath5k_chan_pcal_info_rf5111
rf5111_ini_bbgain	./ath5k/initvals.c	/^static const struct ath5k_ini rf5111_ini_bbgain[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5111_ini_common_end	./ath5k/initvals.c	/^static const struct ath5k_ini rf5111_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5111_ini_mode_end	./ath5k/initvals.c	/^static const struct ath5k_ini_mode rf5111_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf5112_info	./ath5k/eeprom.h	/^		struct ath5k_chan_pcal_info_rf5112 rf5112_info;$/;"	m	union:ath5k_chan_pcal_info::__anon8	typeref:struct:ath5k_chan_pcal_info::__anon8::ath5k_chan_pcal_info_rf5112
rf5112_ini_bbgain	./ath5k/initvals.c	/^static const struct ath5k_ini rf5112_ini_bbgain[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5112_ini_common_end	./ath5k/initvals.c	/^static const struct ath5k_ini rf5112_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5112_ini_mode_end	./ath5k/initvals.c	/^static const struct ath5k_ini_mode rf5112_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf5413_ini_common_end	./ath5k/initvals.c	/^static const struct ath5k_ini rf5413_ini_common_end[] = {$/;"	v	typeref:struct:ath5k_ini	file:
rf5413_ini_mode_end	./ath5k/initvals.c	/^static const struct ath5k_ini_mode rf5413_ini_mode_end[] = {$/;"	v	typeref:struct:ath5k_ini_mode	file:
rf_kill	./ath5k/ath5k.h	/^	struct ath5k_rfkill	rf_kill;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_rfkill
rf_regs_2316	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_2316[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_2413	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_2413[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_2425	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_2425[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5111	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5111[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5112	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5112[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5112a	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5112a[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rf_regs_5413	./ath5k/rfbuffer.h	/^static const struct ath5k_rf_reg rf_regs_5413[] = {$/;"	v	typeref:struct:ath5k_rf_reg
rfb_2316	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2316[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2317	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2317[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2413	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2413[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2417	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2417[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_2425	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_2425[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5111	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5111[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5112	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5112[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5112a	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5112a[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_5413	./ath5k/rfbuffer.h	/^static const struct ath5k_ini_rfbuffer rfb_5413[] = {$/;"	v	typeref:struct:ath5k_ini_rfbuffer
rfb_bank	./ath5k/rfbuffer.h	/^	u8	rfb_bank;		\/* RF Bank number *\/$/;"	m	struct:ath5k_ini_rfbuffer
rfb_ctrl_register	./ath5k/rfbuffer.h	/^	u16	rfb_ctrl_register;	\/* RF Buffer control register *\/$/;"	m	struct:ath5k_ini_rfbuffer
rfb_mode_data	./ath5k/rfbuffer.h	/^	u32	rfb_mode_data[3];	\/* RF Buffer data for each mode *\/$/;"	m	struct:ath5k_ini_rfbuffer
rfg_register	./ath5k/rfgain.h	/^	u16	rfg_register;	\/* RF Gain register address *\/$/;"	m	struct:ath5k_ini_rfgain
rfg_value	./ath5k/rfgain.h	/^	u32	rfg_value[2];	\/* [freq (see below)] *\/$/;"	m	struct:ath5k_ini_rfgain
rfgain_2316	./ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_2316[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_2413	./ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_2413[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_2425	./ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_2425[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_5111	./ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_5111[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_5112	./ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_5112[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_5413	./ath5k/rfgain.h	/^static const struct ath5k_ini_rfgain rfgain_5413[] = {$/;"	v	typeref:struct:ath5k_ini_rfgain
rfgain_opt_5111	./ath5k/rfgain.h	/^static const struct ath5k_gain_opt rfgain_opt_5111 = {$/;"	v	typeref:struct:ath5k_gain_opt
rfgain_opt_5112	./ath5k/rfgain.h	/^static const struct ath5k_gain_opt rfgain_opt_5112 = {$/;"	v	typeref:struct:ath5k_gain_opt
rmw	./ath.h	/^	u32 (*rmw)(void *, u32 reg_offset, u32 set, u32 clr);$/;"	m	struct:ath_ops
rs_antenna	./ath5k/ath5k.h	/^	u8	rs_antenna;$/;"	m	struct:ath5k_rx_status
rs_datalen	./ath5k/ath5k.h	/^	u16	rs_datalen;$/;"	m	struct:ath5k_rx_status
rs_keyix	./ath5k/ath5k.h	/^	u8	rs_keyix;$/;"	m	struct:ath5k_rx_status
rs_more	./ath5k/ath5k.h	/^	u8	rs_more;$/;"	m	struct:ath5k_rx_status
rs_phyerr	./ath5k/ath5k.h	/^	u8	rs_phyerr;$/;"	m	struct:ath5k_rx_status
rs_rate	./ath5k/ath5k.h	/^	u8	rs_rate;$/;"	m	struct:ath5k_rx_status
rs_rssi	./ath5k/ath5k.h	/^	s8	rs_rssi;$/;"	m	struct:ath5k_rx_status
rs_status	./ath5k/ath5k.h	/^	u8	rs_status;$/;"	m	struct:ath5k_rx_status
rs_tstamp	./ath5k/ath5k.h	/^	u16	rs_tstamp;$/;"	m	struct:ath5k_rx_status
rts_fail	./ath5k/ath5k.h	/^	unsigned int rts_fail;$/;"	m	struct:ath5k_statistics
rts_ok	./ath5k/ath5k.h	/^	unsigned int rts_ok;$/;"	m	struct:ath5k_statistics
rx_all_count	./ath5k/ath5k.h	/^	unsigned int rx_all_count;	\/* all RX frames, including errors *\/$/;"	m	struct:ath5k_statistics
rx_bufsize	./ath.h	/^	u32 rx_bufsize;$/;"	m	struct:ath_common
rx_busy	./ath.h	/^	u32 rx_busy;$/;"	m	struct:ath_cycle_counters
rx_bytes_count	./ath5k/ath5k.h	/^	unsigned int rx_bytes_count;	\/* all RX bytes, including errored pkts$/;"	m	struct:ath5k_statistics
rx_chainmask	./ath.h	/^	u8 rx_chainmask;$/;"	m	struct:ath_common
rx_control_0	./ath5k/desc.h	/^	u32	rx_control_0; \/* RX control word 0 *\/$/;"	m	struct:ath5k_hw_rx_ctl
rx_control_1	./ath5k/desc.h	/^	u32	rx_control_1; \/* RX control word 1 *\/$/;"	m	struct:ath5k_hw_rx_ctl
rx_ctl	./ath5k/desc.h	/^	struct ath5k_hw_rx_ctl		rx_ctl;$/;"	m	struct:ath5k_hw_all_rx_desc	typeref:struct:ath5k_hw_all_rx_desc::ath5k_hw_rx_ctl
rx_frame	./ath.h	/^	u32 rx_frame;$/;"	m	struct:ath_cycle_counters
rx_led	./ath5k/ath5k.h	/^	struct ath5k_led	rx_led;		\/* rx led *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_led
rx_pending	./ath5k/ath5k.h	/^	bool			rx_pending;	\/* rx tasklet pending *\/$/;"	m	struct:ath5k_hw
rx_stat	./ath5k/desc.h	/^	struct ath5k_hw_rx_status	rx_stat;$/;"	m	struct:ath5k_hw_all_rx_desc	typeref:struct:ath5k_hw_all_rx_desc::ath5k_hw_rx_status
rx_status_0	./ath5k/desc.h	/^	u32	rx_status_0; \/* RX status word 0 *\/$/;"	m	struct:ath5k_hw_rx_status
rx_status_1	./ath5k/desc.h	/^	u32	rx_status_1; \/* RX status word 1 *\/$/;"	m	struct:ath5k_hw_rx_status
rxbuf	./ath5k/ath5k.h	/^	struct list_head	rxbuf;		\/* receive buffer *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::list_head
rxbuflock	./ath5k/ath5k.h	/^	spinlock_t		rxbuflock;$/;"	m	struct:ath5k_hw
rxbufsize	./ath5k/ath5k.h	/^	unsigned int		rxbufsize;	\/* rx size based on mtu *\/$/;"	m	struct:ath5k_hw
rxeol_intr	./ath5k/ath5k.h	/^	unsigned int rxeol_intr;$/;"	m	struct:ath5k_statistics
rxerr_crc	./ath5k/ath5k.h	/^	unsigned int rxerr_crc;$/;"	m	struct:ath5k_statistics
rxerr_decrypt	./ath5k/ath5k.h	/^	unsigned int rxerr_decrypt;$/;"	m	struct:ath5k_statistics
rxerr_fifo	./ath5k/ath5k.h	/^	unsigned int rxerr_fifo;$/;"	m	struct:ath5k_statistics
rxerr_jumbo	./ath5k/ath5k.h	/^	unsigned int rxerr_jumbo;$/;"	m	struct:ath5k_statistics
rxerr_mic	./ath5k/ath5k.h	/^	unsigned int rxerr_mic;$/;"	m	struct:ath5k_statistics
rxerr_phy	./ath5k/ath5k.h	/^	unsigned int rxerr_phy;$/;"	m	struct:ath5k_statistics
rxerr_phy_code	./ath5k/ath5k.h	/^	unsigned int rxerr_phy_code[32];$/;"	m	struct:ath5k_statistics
rxerr_proc	./ath5k/ath5k.h	/^	unsigned int rxerr_proc;$/;"	m	struct:ath5k_statistics
rxlink	./ath5k/ath5k.h	/^	u32			*rxlink;	\/* link ptr in last RX desc *\/$/;"	m	struct:ath5k_hw
rxorn_intr	./ath5k/ath5k.h	/^	unsigned int rxorn_intr;$/;"	m	struct:ath5k_statistics
rxtq	./ath5k/ath5k.h	/^	struct tasklet_struct	rxtq;		\/* rx intr tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
sbands	./ath5k/ath5k.h	/^	struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS];$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ieee80211_supported_band
setup	./ath5k/ath5k.h	/^	bool			setup;$/;"	m	struct:ath5k_txq
shortcal_timer	./ath.h	/^	unsigned int shortcal_timer;$/;"	m	struct:ath_ani
skb	./ath5k/base.h	/^	struct sk_buff		*skb;	\/* skbuff for buf *\/$/;"	m	struct:ath5k_buf	typeref:struct:ath5k_buf::sk_buff
skbaddr	./ath5k/base.h	/^	dma_addr_t		skbaddr;\/* physical addr of skb data *\/$/;"	m	struct:ath5k_buf
spur_level	./ath5k/ani.h	/^	int			spur_level;$/;"	m	struct:ath5k_ani_state
sr_name	./ath5k/ath5k.h	/^	const char		*sr_name;$/;"	m	struct:ath5k_srev_name
sr_type	./ath5k/ath5k.h	/^	enum ath5k_srev_type	sr_type;$/;"	m	struct:ath5k_srev_name	typeref:enum:ath5k_srev_name::ath5k_srev_type
sr_val	./ath5k/ath5k.h	/^	u_int			sr_val;$/;"	m	struct:ath5k_srev_name
srev_names	./ath5k/base.c	/^static const struct ath5k_srev_name srev_names[] = {$/;"	v	typeref:struct:ath5k_srev_name	file:
state	./ath.h	/^	enum ath_device_state state;$/;"	m	struct:ath_common	typeref:enum:ath_common::ath_device_state
stats	./ath5k/ath5k.h	/^	struct ath5k_statistics	stats;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_statistics
sum_cck_errors	./ath5k/ani.h	/^	unsigned int		sum_cck_errors;$/;"	m	struct:ath5k_ani_state
sum_ofdm_errors	./ath5k/ani.h	/^	unsigned int		sum_ofdm_errors;$/;"	m	struct:ath5k_ani_state
survey	./ath5k/ath5k.h	/^	struct survey_info	survey;		\/* collected survey info *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::survey_info
target_power_36	./ath5k/eeprom.h	/^	u16	target_power_36;$/;"	m	struct:ath5k_rate_pcal_info
target_power_48	./ath5k/eeprom.h	/^	u16	target_power_48;$/;"	m	struct:ath5k_rate_pcal_info
target_power_54	./ath5k/eeprom.h	/^	u16	target_power_54;$/;"	m	struct:ath5k_rate_pcal_info
target_power_6to24	./ath5k/eeprom.h	/^	u16	target_power_6to24;$/;"	m	struct:ath5k_rate_pcal_info
timer	./ath.h	/^	struct timer_list timer;$/;"	m	struct:ath_ani	typeref:struct:ath_ani::timer_list
tmpL	./ath5k/ath5k.h	/^		u8		tmpL[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_hw::__anon5
tmpR	./ath5k/ath5k.h	/^		u8		tmpR[AR5K_EEPROM_N_PD_GAINS]$/;"	m	struct:ath5k_hw::__anon5
toggleq	./ath5k/ath5k.h	/^	struct tasklet_struct toggleq;$/;"	m	struct:ath5k_rfkill	typeref:struct:ath5k_rfkill::tasklet_struct
tp_scale	./ath.h	/^	u32 tp_scale;$/;"	m	struct:ath_regulatory
tqi_aifs	./ath5k/ath5k.h	/^	u8	tqi_aifs;	\/* Arbitrated Interframe Space *\/$/;"	m	struct:ath5k_txq_info
tqi_burst_time	./ath5k/ath5k.h	/^	u32	tqi_burst_time;$/;"	m	struct:ath5k_txq_info
tqi_cbr_overflow_limit	./ath5k/ath5k.h	/^	u32	tqi_cbr_overflow_limit;$/;"	m	struct:ath5k_txq_info
tqi_cbr_period	./ath5k/ath5k.h	/^	u32	tqi_cbr_period; \/* Constant bit rate period *\/$/;"	m	struct:ath5k_txq_info
tqi_cw_max	./ath5k/ath5k.h	/^	u16	tqi_cw_max;	\/* Maximum Contention Window *\/$/;"	m	struct:ath5k_txq_info
tqi_cw_min	./ath5k/ath5k.h	/^	u16	tqi_cw_min;	\/* Minimum Contention Window *\/$/;"	m	struct:ath5k_txq_info
tqi_flags	./ath5k/ath5k.h	/^	u16	tqi_flags;	\/* Tx queue flags (see above) *\/$/;"	m	struct:ath5k_txq_info
tqi_ready_time	./ath5k/ath5k.h	/^	u32	tqi_ready_time; \/* Time queue waits after an event *\/$/;"	m	struct:ath5k_txq_info
tqi_subtype	./ath5k/ath5k.h	/^	enum ath5k_tx_queue_subtype tqi_subtype;$/;"	m	struct:ath5k_txq_info	typeref:enum:ath5k_txq_info::ath5k_tx_queue_subtype
tqi_type	./ath5k/ath5k.h	/^	enum ath5k_tx_queue tqi_type;$/;"	m	struct:ath5k_txq_info	typeref:enum:ath5k_txq_info::ath5k_tx_queue
ts_antenna	./ath5k/ath5k.h	/^	u8	ts_antenna;$/;"	m	struct:ath5k_tx_status
ts_final_idx	./ath5k/ath5k.h	/^	u8	ts_final_idx;$/;"	m	struct:ath5k_tx_status
ts_final_retry	./ath5k/ath5k.h	/^	u8	ts_final_retry;$/;"	m	struct:ath5k_tx_status
ts_rssi	./ath5k/ath5k.h	/^	s8	ts_rssi;$/;"	m	struct:ath5k_tx_status
ts_seqnum	./ath5k/ath5k.h	/^	u16	ts_seqnum;$/;"	m	struct:ath5k_tx_status
ts_shortretry	./ath5k/ath5k.h	/^	u8	ts_shortretry;$/;"	m	struct:ath5k_tx_status
ts_status	./ath5k/ath5k.h	/^	u8	ts_status;$/;"	m	struct:ath5k_tx_status
ts_tstamp	./ath5k/ath5k.h	/^	u16	ts_tstamp;$/;"	m	struct:ath5k_tx_status
ts_virtcol	./ath5k/ath5k.h	/^	u8	ts_virtcol;$/;"	m	struct:ath5k_tx_status
tx_all_count	./ath5k/ath5k.h	/^	unsigned int tx_all_count;	\/* all TX frames, including errors *\/$/;"	m	struct:ath5k_statistics
tx_bytes_count	./ath5k/ath5k.h	/^	unsigned int tx_bytes_count;	\/* all TX bytes, including errored pkts$/;"	m	struct:ath5k_statistics
tx_chainmask	./ath.h	/^	u8 tx_chainmask;$/;"	m	struct:ath_common
tx_complete_work	./ath5k/ath5k.h	/^	struct delayed_work	tx_complete_work;$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::delayed_work
tx_control_0	./ath5k/desc.h	/^	u32	tx_control_0; \/* TX control word 0 *\/$/;"	m	struct:ath5k_hw_2w_tx_ctl
tx_control_0	./ath5k/desc.h	/^	u32	tx_control_0; \/* TX control word 0 *\/$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_control_1	./ath5k/desc.h	/^	u32	tx_control_1; \/* TX control word 1 *\/$/;"	m	struct:ath5k_hw_2w_tx_ctl
tx_control_1	./ath5k/desc.h	/^	u32	tx_control_1; \/* TX control word 1 *\/$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_control_2	./ath5k/desc.h	/^	u32	tx_control_2; \/* TX control word 2 *\/$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_control_3	./ath5k/desc.h	/^	u32	tx_control_3; \/* TX control word 3 *\/$/;"	m	struct:ath5k_hw_4w_tx_ctl
tx_ctl	./ath5k/desc.h	/^	struct ath5k_hw_2w_tx_ctl	tx_ctl;$/;"	m	struct:ath5k_hw_5210_tx_desc	typeref:struct:ath5k_hw_5210_tx_desc::ath5k_hw_2w_tx_ctl
tx_ctl	./ath5k/desc.h	/^	struct ath5k_hw_4w_tx_ctl	tx_ctl;$/;"	m	struct:ath5k_hw_5212_tx_desc	typeref:struct:ath5k_hw_5212_tx_desc::ath5k_hw_4w_tx_ctl
tx_frame	./ath.h	/^	u32 tx_frame;$/;"	m	struct:ath_cycle_counters
tx_led	./ath5k/ath5k.h	/^	struct ath5k_led	tx_led;		\/* tx led *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_led
tx_pending	./ath5k/ath5k.h	/^	bool			tx_pending;	\/* tx tasklet pending *\/$/;"	m	struct:ath5k_hw
tx_stat	./ath5k/desc.h	/^	struct ath5k_hw_tx_status	tx_stat;$/;"	m	struct:ath5k_hw_5210_tx_desc	typeref:struct:ath5k_hw_5210_tx_desc::ath5k_hw_tx_status
tx_stat	./ath5k/desc.h	/^	struct ath5k_hw_tx_status	tx_stat;$/;"	m	struct:ath5k_hw_5212_tx_desc	typeref:struct:ath5k_hw_5212_tx_desc::ath5k_hw_tx_status
tx_status_0	./ath5k/desc.h	/^	u32	tx_status_0; \/* TX status word 0 *\/$/;"	m	struct:ath5k_hw_tx_status
tx_status_1	./ath5k/desc.h	/^	u32	tx_status_1; \/* TX status word 1 *\/$/;"	m	struct:ath5k_hw_tx_status
txbuf	./ath5k/ath5k.h	/^	struct list_head	txbuf;		\/* transmit buffer *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::list_head
txbuf_len	./ath5k/ath5k.h	/^	unsigned int		txbuf_len;	\/* buf count in txbuf list *\/$/;"	m	struct:ath5k_hw
txbuflock	./ath5k/ath5k.h	/^	spinlock_t		txbuflock;$/;"	m	struct:ath5k_hw
txerr_fifo	./ath5k/ath5k.h	/^	unsigned int txerr_fifo;$/;"	m	struct:ath5k_statistics
txerr_filt	./ath5k/ath5k.h	/^	unsigned int txerr_filt;$/;"	m	struct:ath5k_statistics
txerr_retry	./ath5k/ath5k.h	/^	unsigned int txerr_retry;$/;"	m	struct:ath5k_statistics
txp_cck_ofdm_gainf_delta	./ath5k/ath5k.h	/^		s16		txp_cck_ofdm_gainf_delta;$/;"	m	struct:ath5k_hw::__anon5
txp_cck_ofdm_pwr_delta	./ath5k/ath5k.h	/^		s16		txp_cck_ofdm_pwr_delta;$/;"	m	struct:ath5k_hw::__anon5
txp_cur_pwr	./ath5k/ath5k.h	/^		s16		txp_cur_pwr;$/;"	m	struct:ath5k_hw::__anon5
txp_max_pwr	./ath5k/ath5k.h	/^		s16		txp_max_pwr;$/;"	m	struct:ath5k_hw::__anon5
txp_min_idx	./ath5k/ath5k.h	/^		u8		txp_min_idx;$/;"	m	struct:ath5k_hw::__anon5
txp_min_pwr	./ath5k/ath5k.h	/^		s16		txp_min_pwr;$/;"	m	struct:ath5k_hw::__anon5
txp_ofdm	./ath5k/ath5k.h	/^		s16		txp_ofdm;$/;"	m	struct:ath5k_hw::__anon5
txp_offset	./ath5k/ath5k.h	/^		s16		txp_offset;$/;"	m	struct:ath5k_hw::__anon5
txp_pd_table	./ath5k/ath5k.h	/^		u8		txp_pd_table[AR5K_EEPROM_POWER_TABLE_SIZE * 2];$/;"	m	struct:ath5k_hw::__anon5
txp_rates_power_table	./ath5k/ath5k.h	/^		u16		txp_rates_power_table[AR5K_MAX_RATES];$/;"	m	struct:ath5k_hw::__anon5
txp_setup	./ath5k/ath5k.h	/^		bool		txp_setup;$/;"	m	struct:ath5k_hw::__anon5
txp_tpc	./ath5k/ath5k.h	/^		bool		txp_tpc;$/;"	m	struct:ath5k_hw::__anon5
txq_len	./ath5k/ath5k.h	/^	int			txq_len; \/* number of queued buffers *\/$/;"	m	struct:ath5k_txq
txq_max	./ath5k/ath5k.h	/^	int			txq_max; \/* max allowed num of queued buffers *\/$/;"	m	struct:ath5k_txq
txq_poll_mark	./ath5k/ath5k.h	/^	bool			txq_poll_mark;$/;"	m	struct:ath5k_txq
txq_stuck	./ath5k/ath5k.h	/^	unsigned int		txq_stuck;	\/* informational counter *\/$/;"	m	struct:ath5k_txq
txqs	./ath5k/ath5k.h	/^	struct ath5k_txq	txqs[AR5K_NUM_TX_QUEUES];	\/* tx queues *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::ath5k_txq
txtq	./ath5k/ath5k.h	/^	struct tasklet_struct	txtq;		\/* tx intr tasklet *\/$/;"	m	struct:ath5k_hw	typeref:struct:ath5k_hw::tasklet_struct
ud	./ath5k/desc.h	/^	} ud;$/;"	m	struct:ath5k_desc	typeref:union:ath5k_desc::__anon7
write	./ath.h	/^	void (*write)(void *, u32 val, u32 reg_offset);$/;"	m	struct:ath_ops
write_file_ani	./ath5k/debug.c	/^static ssize_t write_file_ani(struct file *file,$/;"	f	file:
write_file_antenna	./ath5k/debug.c	/^static ssize_t write_file_antenna(struct file *file,$/;"	f	file:
write_file_beacon	./ath5k/debug.c	/^static ssize_t write_file_beacon(struct file *file,$/;"	f	file:
write_file_debug	./ath5k/debug.c	/^static ssize_t write_file_debug(struct file *file,$/;"	f	file:
write_file_frameerrors	./ath5k/debug.c	/^static ssize_t write_file_frameerrors(struct file *file,$/;"	f	file:
write_file_queue	./ath5k/debug.c	/^static ssize_t write_file_queue(struct file *file,$/;"	f	file:
write_file_reset	./ath5k/debug.c	/^static ssize_t write_file_reset(struct file *file,$/;"	f	file:
write_flush	./ath.h	/^	void (*write_flush) (void *);$/;"	m	struct:ath_ops
