vhdl xil_defaultlib "../../../bd/design1/ipshared/6193/Find_Min_Max.srcs/sources_1/new/Find_Min_Max.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_Find_Min_Max_0_0/sim/design1_Find_Min_Max_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_microblaze_0_0/sim/design1_microblaze_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_dlmb_v10_0/sim/design1_dlmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_ilmb_v10_0/sim/design1_ilmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_dlmb_bram_if_cntlr_0/sim/design1_dlmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_ilmb_bram_if_cntlr_0/sim/design1_ilmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_mdm_1_0/sim/design1_mdm_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_rst_clk_wiz_1_100M_0/sim/design1_rst_clk_wiz_1_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_axi_gpio_0_0/sim/design1_axi_gpio_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ipshared/5383/sources_1/imports/Downloads/ClockDivider.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_ClockDivider_0_0/sim/design1_ClockDivider_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ipshared/3dd5/Binary_to_BCD16.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_BinToBCD16_0_0/sim/design1_BinToBCD16_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ipshared/1eec/segment_decoder.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ipshared/1eec/disp.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_EightDispControl_0_0/sim/design1_EightDispControl_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design1/ip/design1_c_counter_binary_0_1/sim/design1_c_counter_binary_0_1.vhd" 

nosort
