<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_refclk_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_ethernet_0_refclk_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_dma_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_ethernet_0_dma_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_util_vector_logic_0_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_c_counter_binary_0_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_c_shift_ram_0_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_c_shift_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_929b_mac_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_mac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/design_1_axi_ethernet_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_929b_util_vector_logic_0_0_synth_1"/>
		<Parent Id="bd_929b_c_counter_binary_0_0_synth_1"/>
		<Parent Id="bd_929b_c_shift_ram_0_0_synth_1"/>
		<Parent Id="bd_929b_mac_0_synth_1"/>
		<Parent Id="bd_929b_eth_buf_0_synth_1"/>
	</Run>
	<Run Id="bd_929b_eth_buf_0_synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/bd_929b_eth_buf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/luke/Capstone/FPGA_API/vivado_designs/test-project/DMA_2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_refclk_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_dma_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

