 Timing Path to underflow 
  
 Path Start Point : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : underflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
|    regB/clk__CTS_1_PP_0                  Rise  1.6600 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_0                  Rise  1.6600 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[20]/CK         DFF_X1    Rise  1.6710 0.0110 0.0480                      0.949653                                    F             | 
|    regA/out_reg[20]/Q          DFF_X1    Fall  1.7700 0.0990 0.0090             2.11245  2.74624  4.85869           2       100      F             | 
|    regA/out[20]                          Fall  1.7700 0.0000                                                                                       | 
|    fb/a[20]                              Fall  1.7700 0.0000                                                                                       | 
|    fb/i_0_73/A4                NOR4_X1   Fall  1.7700 0.0000 0.0090                      1.55423                                                   | 
|    fb/i_0_73/ZN                NOR4_X1   Rise  1.8710 0.1010 0.0620             0.531637 3.27481  3.80645           1       100                    | 
|    fb/i_0_67/A2                NAND4_X2  Rise  1.8710 0.0000 0.0620                      3.27481                                                   | 
|    fb/i_0_67/ZN                NAND4_X2  Fall  1.9080 0.0370 0.0210             0.358667 1.58148  1.94015           1       100                    | 
|    fb/i_0_63/B3                OAI33_X1  Fall  1.9080 0.0000 0.0210                      1.55038                                                   | 
|    fb/i_0_63/ZN                OAI33_X1  Rise  2.0120 0.1040 0.0750             0.616448 3.40189  4.01834           1       100                    | 
|    fb/drc_ipo_c5/A             BUF_X4    Rise  2.0120 0.0000 0.0750                      3.40189                                                   | 
|    fb/drc_ipo_c5/Z             BUF_X4    Rise  2.0480 0.0360 0.0130             1.36549  14.4801  15.8456           6       100                    | 
|    fb/i_0_62/A                 INV_X4    Rise  2.0480 0.0000 0.0130                      6.25843                                                   | 
|    fb/i_0_62/ZN                INV_X4    Fall  2.0600 0.0120 0.0070             3.1321   12.4474  15.5795           12      100                    | 
|    fb/i_0_47/A2                AND2_X2   Fall  2.0600 0.0000 0.0070                      1.5722                                                    | 
|    fb/i_0_47/ZN                AND2_X2   Fall  2.0890 0.0290 0.0060             0.217679 3.44779  3.66547           1       100                    | 
|    fb/i_2/p_0[1]                         Fall  2.0890 0.0000                                                                                       | 
|    fb/i_2/i_0/B                HA_X1     Fall  2.0890 0.0000 0.0060                      3.34175                                                   | 
|    fb/i_2/i_0/S                HA_X1     Fall  2.1550 0.0660 0.0200             0.9283   8.10531  9.03361           4       100                    | 
|    fb/i_2/i_67/A1              NOR2_X1   Fall  2.1550 0.0000 0.0200                      1.41309                                                   | 
|    fb/i_2/i_67/ZN              NOR2_X1   Rise  2.2020 0.0470 0.0330             0.494936 4.98029  5.47522           2       100                    | 
|    fb/i_2/i_63/B2              OAI21_X2  Rise  2.2020 0.0000 0.0330                      3.32894                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  2.2270 0.0250 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  2.2270 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  2.2670 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  2.2670 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  2.2860 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_45/B1              AOI21_X1  Fall  2.2860 0.0000 0.0160                      1.44682                                                   | 
|    fb/i_2/i_45/ZN              AOI21_X1  Rise  2.3290 0.0430 0.0350             1.18045  3.30965  4.4901            2       100                    | 
|    fb/i_2/i_43/A1              NOR2_X1   Rise  2.3310 0.0020 0.0350    0.0020            1.71447                                                   | 
|    fb/i_2/i_43/ZN              NOR2_X1   Fall  2.3420 0.0110 0.0100             0.189843 1.59903  1.78887           1       100                    | 
|    fb/i_2/i_42/A1              NAND2_X1  Fall  2.3420 0.0000 0.0100                      1.5292                                                    | 
|    fb/i_2/i_42/ZN              NAND2_X1  Rise  2.3590 0.0170 0.0120             1.11407  1.59903  2.7131            1       100                    | 
|    fb/i_2/i_40/A1              NAND2_X1  Rise  2.3590 0.0000 0.0120                      1.59903                                                   | 
|    fb/i_2/i_40/ZN              NAND2_X1  Fall  2.3880 0.0290 0.0200             0.479949 8.3836   8.86354           2       100                    | 
|    fb/i_2/exponent[7]                    Fall  2.3880 0.0000                                                                                       | 
|    fb/i_0_88/A                 INV_X1    Fall  2.3880 0.0000 0.0200                      1.54936                                                   | 
|    fb/i_0_88/ZN                INV_X1    Rise  2.4170 0.0290 0.0170             0.848672 5.0264   5.87507           2       100                    | 
|    fb/i_0_86/A2                NOR2_X2   Rise  2.4170 0.0000 0.0170                      3.34692                                                   | 
|    fb/i_0_86/ZN                NOR2_X2   Fall  2.4360 0.0190 0.0100             0.821945 11.6203  12.4423           2       100                    | 
|    fb/underflow                          Fall  2.4360 0.0000                                                                                       | 
|    underflow                             Fall  2.4360 0.0000 0.0100                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -2.4360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to overflow 
  
 Path Start Point : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : overflow 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
|    regB/clk__CTS_1_PP_0                  Rise  1.6600 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_0                  Rise  1.6600 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    regA/out_reg[20]/CK         DFF_X1    Rise  1.6710 0.0110 0.0480                      0.949653                                    F             | 
|    regA/out_reg[20]/Q          DFF_X1    Fall  1.7700 0.0990 0.0090             2.11245  2.74624  4.85869           2       100      F             | 
|    regA/out[20]                          Fall  1.7700 0.0000                                                                                       | 
|    fb/a[20]                              Fall  1.7700 0.0000                                                                                       | 
|    fb/i_0_73/A4                NOR4_X1   Fall  1.7700 0.0000 0.0090                      1.55423                                                   | 
|    fb/i_0_73/ZN                NOR4_X1   Rise  1.8710 0.1010 0.0620             0.531637 3.27481  3.80645           1       100                    | 
|    fb/i_0_67/A2                NAND4_X2  Rise  1.8710 0.0000 0.0620                      3.27481                                                   | 
|    fb/i_0_67/ZN                NAND4_X2  Fall  1.9080 0.0370 0.0210             0.358667 1.58148  1.94015           1       100                    | 
|    fb/i_0_63/B3                OAI33_X1  Fall  1.9080 0.0000 0.0210                      1.55038                                                   | 
|    fb/i_0_63/ZN                OAI33_X1  Rise  2.0120 0.1040 0.0750             0.616448 3.40189  4.01834           1       100                    | 
|    fb/drc_ipo_c5/A             BUF_X4    Rise  2.0120 0.0000 0.0750                      3.40189                                                   | 
|    fb/drc_ipo_c5/Z             BUF_X4    Rise  2.0480 0.0360 0.0130             1.36549  14.4801  15.8456           6       100                    | 
|    fb/i_0_62/A                 INV_X4    Rise  2.0480 0.0000 0.0130                      6.25843                                                   | 
|    fb/i_0_62/ZN                INV_X4    Fall  2.0600 0.0120 0.0070             3.1321   12.4474  15.5795           12      100                    | 
|    fb/i_0_47/A2                AND2_X2   Fall  2.0600 0.0000 0.0070                      1.5722                                                    | 
|    fb/i_0_47/ZN                AND2_X2   Fall  2.0890 0.0290 0.0060             0.217679 3.44779  3.66547           1       100                    | 
|    fb/i_2/p_0[1]                         Fall  2.0890 0.0000                                                                                       | 
|    fb/i_2/i_0/B                HA_X1     Fall  2.0890 0.0000 0.0060                      3.34175                                                   | 
|    fb/i_2/i_0/S                HA_X1     Fall  2.1550 0.0660 0.0200             0.9283   8.10531  9.03361           4       100                    | 
|    fb/i_2/i_67/A1              NOR2_X1   Fall  2.1550 0.0000 0.0200                      1.41309                                                   | 
|    fb/i_2/i_67/ZN              NOR2_X1   Rise  2.2020 0.0470 0.0330             0.494936 4.98029  5.47522           2       100                    | 
|    fb/i_2/i_63/B2              OAI21_X2  Rise  2.2020 0.0000 0.0330                      3.32894                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  2.2270 0.0250 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  2.2270 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  2.2670 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  2.2670 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  2.2860 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  2.2860 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  2.3250 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2  Rise  2.3250 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2  Fall  2.3410 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1  Fall  2.3410 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1  Rise  2.3620 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2  Rise  2.3620 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2  Fall  2.3840 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Fall  2.3840 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Fall  2.3840 0.0000 0.0140                      5.70005                                                   | 
|    fb/i_0_89/ZN                INV_X4    Rise  2.4110 0.0270 0.0170             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Rise  2.4120 0.0010 0.0170                      6.77306                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Fall  2.4300 0.0180 0.0120             2.78352  21.3845  24.168            8       100                    | 
|    fb/overflow                           Fall  2.4300 0.0000                                                                                       | 
|    overflow                              Fall  2.4300 0.0000 0.0120                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -2.4300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[22]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/CO              HA_X1     Rise  1.1140 0.0380 0.0130             0.318835 3.44779  3.76663           1       100                    | 
|    fb/i_9/i_17/B               HA_X1     Rise  1.1140 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_17/CO              HA_X1     Rise  1.1520 0.0380 0.0130             0.330065 3.44779  3.77786           1       100                    | 
|    fb/i_9/i_18/B               HA_X1     Rise  1.1520 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_18/CO              HA_X1     Rise  1.1910 0.0390 0.0140             0.742604 3.44779  4.1904            1       100                    | 
|    fb/i_9/i_19/B               HA_X1     Rise  1.1910 0.0000 0.0140                      3.44779                                                   | 
|    fb/i_9/i_19/CO              HA_X1     Rise  1.2300 0.0390 0.0130             0.577153 3.44779  4.02495           1       100                    | 
|    fb/i_9/i_20/B               HA_X1     Rise  1.2300 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_20/CO              HA_X1     Rise  1.2700 0.0400 0.0140             1.07561  3.44779  4.5234            1       100                    | 
|    fb/i_9/i_21/B               HA_X1     Rise  1.2700 0.0000 0.0140                      3.44779                                                   | 
|    fb/i_9/i_21/CO              HA_X1     Rise  1.3060 0.0360 0.0110             0.480441 2.41145  2.89189           1       100                    | 
|    fb/i_9/i_22/B               XOR2_X1   Rise  1.3060 0.0000 0.0110                      2.36355                                                   | 
|    fb/i_9/i_22/Z               XOR2_X1   Rise  1.3510 0.0450 0.0220             0.786677 0.918145 1.70482           1       100                    | 
|    fb/i_9/productMantissa[22]            Rise  1.3510 0.0000                                                                         A             | 
|    fb/i_0_22/A1                AND2_X1   Rise  1.3510 0.0000 0.0220                      0.918145                                                  | 
|    fb/i_0_22/ZN                AND2_X1   Rise  1.3850 0.0340 0.0100             0.28513  1.14029  1.42542           1       100                    | 
|    fb/result[22]                         Rise  1.3850 0.0000                                                                                       | 
|    outB/inp[22]                          Rise  1.3850 0.0000                                                                                       | 
|    outB/out_reg[22]/D          DFF_X1    Rise  1.3850 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[22]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.3850        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2410        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[21]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/CO              HA_X1     Rise  1.1140 0.0380 0.0130             0.318835 3.44779  3.76663           1       100                    | 
|    fb/i_9/i_17/B               HA_X1     Rise  1.1140 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_17/CO              HA_X1     Rise  1.1520 0.0380 0.0130             0.330065 3.44779  3.77786           1       100                    | 
|    fb/i_9/i_18/B               HA_X1     Rise  1.1520 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_18/CO              HA_X1     Rise  1.1910 0.0390 0.0140             0.742604 3.44779  4.1904            1       100                    | 
|    fb/i_9/i_19/B               HA_X1     Rise  1.1910 0.0000 0.0140                      3.44779                                                   | 
|    fb/i_9/i_19/CO              HA_X1     Rise  1.2300 0.0390 0.0130             0.577153 3.44779  4.02495           1       100                    | 
|    fb/i_9/i_20/B               HA_X1     Rise  1.2300 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_20/CO              HA_X1     Rise  1.2700 0.0400 0.0140             1.07561  3.44779  4.5234            1       100                    | 
|    fb/i_9/i_21/B               HA_X1     Rise  1.2700 0.0000 0.0140                      3.44779                                                   | 
|    fb/i_9/i_21/S               HA_X1     Rise  1.3140 0.0440 0.0200             0.42383  0.918145 1.34197           1       100                    | 
|    fb/i_9/productMantissa[21]            Rise  1.3140 0.0000                                                                         A             | 
|    fb/i_0_21/A1                AND2_X1   Rise  1.3140 0.0000 0.0200                      0.918145                                                  | 
|    fb/i_0_21/ZN                AND2_X1   Rise  1.3490 0.0350 0.0110             0.826006 1.14029  1.9663            1       100                    | 
|    fb/result[21]                         Rise  1.3490 0.0000                                                                                       | 
|    outB/inp[21]                          Rise  1.3490 0.0000                                                                                       | 
|    outB/out_reg[21]/D          DFF_X1    Rise  1.3490 0.0000 0.0110                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[21]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.3490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2770        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[20]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/CO              HA_X1     Rise  1.1140 0.0380 0.0130             0.318835 3.44779  3.76663           1       100                    | 
|    fb/i_9/i_17/B               HA_X1     Rise  1.1140 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_17/CO              HA_X1     Rise  1.1520 0.0380 0.0130             0.330065 3.44779  3.77786           1       100                    | 
|    fb/i_9/i_18/B               HA_X1     Rise  1.1520 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_18/CO              HA_X1     Rise  1.1910 0.0390 0.0140             0.742604 3.44779  4.1904            1       100                    | 
|    fb/i_9/i_19/B               HA_X1     Rise  1.1910 0.0000 0.0140                      3.44779                                                   | 
|    fb/i_9/i_19/CO              HA_X1     Rise  1.2300 0.0390 0.0130             0.577153 3.44779  4.02495           1       100                    | 
|    fb/i_9/i_20/B               HA_X1     Rise  1.2300 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_20/S               HA_X1     Rise  1.2760 0.0460 0.0220             0.733663 0.918145 1.65181           1       100                    | 
|    fb/i_9/productMantissa[20]            Rise  1.2760 0.0000                                                                         A             | 
|    fb/i_0_20/A1                AND2_X1   Rise  1.2780 0.0020 0.0220    0.0020            0.918145                                                  | 
|    fb/i_0_20/ZN                AND2_X1   Rise  1.3120 0.0340 0.0100             0.334651 1.14029  1.47494           1       100                    | 
|    fb/result[20]                         Rise  1.3120 0.0000                                                                                       | 
|    outB/inp[20]                          Rise  1.3120 0.0000                                                                                       | 
|    outB/out_reg[20]/D          DFF_X1    Rise  1.3120 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[20]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.3120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3140        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[19]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/CO              HA_X1     Rise  1.1140 0.0380 0.0130             0.318835 3.44779  3.76663           1       100                    | 
|    fb/i_9/i_17/B               HA_X1     Rise  1.1140 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_17/CO              HA_X1     Rise  1.1520 0.0380 0.0130             0.330065 3.44779  3.77786           1       100                    | 
|    fb/i_9/i_18/B               HA_X1     Rise  1.1520 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_18/CO              HA_X1     Rise  1.1910 0.0390 0.0140             0.742604 3.44779  4.1904            1       100                    | 
|    fb/i_9/i_19/B               HA_X1     Rise  1.1910 0.0000 0.0140                      3.44779                                                   | 
|    fb/i_9/i_19/S               HA_X1     Rise  1.2340 0.0430 0.0190             0.181644 0.918145 1.09979           1       100                    | 
|    fb/i_9/productMantissa[19]            Rise  1.2340 0.0000                                                                         A             | 
|    fb/i_0_19/A1                AND2_X1   Rise  1.2340 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_19/ZN                AND2_X1   Rise  1.2700 0.0360 0.0120             1.31151  1.14029  2.4518            1       100                    | 
|    fb/result[19]                         Rise  1.2700 0.0000                                                                                       | 
|    outB/inp[19]                          Rise  1.2700 0.0000                                                                                       | 
|    outB/out_reg[19]/D          DFF_X1    Rise  1.2700 0.0000 0.0120                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[19]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0280 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -1.2700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3550        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[18]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/CO              HA_X1     Rise  1.1140 0.0380 0.0130             0.318835 3.44779  3.76663           1       100                    | 
|    fb/i_9/i_17/B               HA_X1     Rise  1.1140 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_17/CO              HA_X1     Rise  1.1520 0.0380 0.0130             0.330065 3.44779  3.77786           1       100                    | 
|    fb/i_9/i_18/B               HA_X1     Rise  1.1520 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_18/S               HA_X1     Rise  1.1970 0.0450 0.0210             0.582601 0.918145 1.50075           1       100                    | 
|    fb/i_9/productMantissa[18]            Rise  1.1970 0.0000                                                                         A             | 
|    fb/i_0_18/A1                AND2_X1   Rise  1.1970 0.0000 0.0210                      0.918145                                                  | 
|    fb/i_0_18/ZN                AND2_X1   Rise  1.2310 0.0340 0.0090             0.218807 1.14029  1.3591            1       100                    | 
|    fb/result[18]                         Rise  1.2310 0.0000                                                                                       | 
|    outB/inp[18]                          Rise  1.2310 0.0000                                                                                       | 
|    outB/out_reg[18]/D          DFF_X1    Rise  1.2310 0.0000 0.0090                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[18]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3950        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[30]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/CO         FA_X1         Fall  2.1490 0.0690 0.0150             0.381416 2.76208  3.14349           1       100      A             | 
|    fb/mult/i_0/i_26/CI         FA_X1         Fall  2.1490 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_26/CO         FA_X1         Fall  2.2190 0.0700 0.0160             0.833034 2.76208  3.59511           1       100      A             | 
|    fb/mult/i_0/i_27/CI         FA_X1         Fall  2.2190 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_27/CO         FA_X1         Fall  2.2880 0.0690 0.0150             0.462237 2.76208  3.22431           1       100      A             | 
|    fb/mult/i_0/i_28/CI         FA_X1         Fall  2.2880 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_28/CO         FA_X1         Fall  2.3570 0.0690 0.0160             0.729116 2.76208  3.49119           1       100      A             | 
|    fb/mult/i_0/i_29/CI         FA_X1         Fall  2.3570 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_29/CO         FA_X1         Fall  2.4260 0.0690 0.0150             0.403833 2.76208  3.16591           1       100      A             | 
|    fb/mult/i_0/i_30/CI         FA_X1         Fall  2.4260 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_30/CO         FA_X1         Fall  2.4930 0.0670 0.0150             0.373447 2.41145  2.7849            1       100      A             | 
|    fb/mult/i_0/i_31/B          XOR2_X1       Fall  2.4930 0.0000 0.0150                      2.41145                                                   | 
|    fb/mult/i_0/i_31/Z          XOR2_X1       Fall  2.5510 0.0580 0.0130             0.347934 1.62303  1.97097           1       100                    | 
|    fb/mult/i_0/p_0[31]                       Fall  2.5510 0.0000                                                                                       | 
|    fb/mult/i_2_29/B2           AOI22_X1      Fall  2.5510 0.0000 0.0130                      1.52031                                                   | 
|    fb/mult/i_2_29/ZN           AOI22_X1      Rise  2.6000 0.0490 0.0280             0.300845 1.6642   1.96504           1       100                    | 
|    fb/mult/i_2_28/A2           NAND2_X1      Rise  2.6000 0.0000 0.0280                      1.6642                                                    | 
|    fb/mult/i_2_28/ZN           NAND2_X1      Fall  2.6160 0.0160 0.0080             0.292111 1.14029  1.4324            1       100                    | 
|    fb/mult/a_reg[30]/D         DFF_X1        Fall  2.6160 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[30]/CK        DFF_X1 Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0770 3.0770 | 
| library setup check                       | -0.0300 3.0470 | 
| data required time                        |  3.0470        | 
|                                           |                | 
| data required time                        |  3.0470        | 
| data arrival time                         | -2.6160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4330        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[17]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/CO              HA_X1     Rise  1.1140 0.0380 0.0130             0.318835 3.44779  3.76663           1       100                    | 
|    fb/i_9/i_17/B               HA_X1     Rise  1.1140 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_17/S               HA_X1     Rise  1.1570 0.0430 0.0190             0.26345  0.918145 1.18159           1       100                    | 
|    fb/i_9/productMantissa[17]            Rise  1.1570 0.0000                                                                         A             | 
|    fb/i_0_17/A1                AND2_X1   Rise  1.1570 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_17/ZN                AND2_X1   Rise  1.1910 0.0340 0.0100             0.5782   1.14029  1.71849           1       100                    | 
|    fb/result[17]                         Rise  1.1910 0.0000                                                                                       | 
|    outB/inp[17]                          Rise  1.1910 0.0000                                                                                       | 
|    outB/out_reg[17]/D          DFF_X1    Rise  1.1910 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[17]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.1910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4350        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[29]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/CO         FA_X1         Fall  2.1490 0.0690 0.0150             0.381416 2.76208  3.14349           1       100      A             | 
|    fb/mult/i_0/i_26/CI         FA_X1         Fall  2.1490 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_26/CO         FA_X1         Fall  2.2190 0.0700 0.0160             0.833034 2.76208  3.59511           1       100      A             | 
|    fb/mult/i_0/i_27/CI         FA_X1         Fall  2.2190 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_27/CO         FA_X1         Fall  2.2880 0.0690 0.0150             0.462237 2.76208  3.22431           1       100      A             | 
|    fb/mult/i_0/i_28/CI         FA_X1         Fall  2.2880 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_28/CO         FA_X1         Fall  2.3570 0.0690 0.0160             0.729116 2.76208  3.49119           1       100      A             | 
|    fb/mult/i_0/i_29/CI         FA_X1         Fall  2.3570 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_29/CO         FA_X1         Fall  2.4260 0.0690 0.0150             0.403833 2.76208  3.16591           1       100      A             | 
|    fb/mult/i_0/i_30/CI         FA_X1         Fall  2.4260 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_30/S          FA_X1         Rise  2.5330 0.1070 0.0110             0.162464 1.62303  1.7855            1       100      A             | 
|    fb/mult/i_0/p_0[30]                       Rise  2.5330 0.0000                                                                                       | 
|    fb/mult/i_2_27/B2           AOI22_X1      Rise  2.5330 0.0000 0.0110                      1.62303                                                   | 
|    fb/mult/i_2_27/ZN           AOI22_X1      Fall  2.5540 0.0210 0.0290             0.221232 1.6642   1.88543           1       100                    | 
|    fb/mult/i_2_26/A2           NAND2_X1      Fall  2.5540 0.0000 0.0290                      1.50228                                                   | 
|    fb/mult/i_2_26/ZN           NAND2_X1      Rise  2.5790 0.0250 0.0130             0.308943 1.14029  1.44923           1       100                    | 
|    fb/mult/a_reg[29]/D         DFF_X1        Rise  2.5790 0.0000 0.0130                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[29]/CK        DFF_X1 Rise  0.0780 0.0060 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0780 3.0780 | 
| library setup check                       | -0.0290 3.0490 | 
| data required time                        |  3.0490        | 
|                                           |                | 
| data required time                        |  3.0490        | 
| data arrival time                         | -2.5790        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4720        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[16]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/CO              HA_X1     Rise  1.0760 0.0380 0.0130             0.248307 3.44779  3.6961            1       100                    | 
|    fb/i_9/i_16/B               HA_X1     Rise  1.0760 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_16/S               HA_X1     Rise  1.1190 0.0430 0.0190             0.261438 0.918145 1.17958           1       100                    | 
|    fb/i_9/productMantissa[16]            Rise  1.1190 0.0000                                                                         A             | 
|    fb/i_0_16/A1                AND2_X1   Rise  1.1190 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_16/ZN                AND2_X1   Rise  1.1520 0.0330 0.0100             0.332626 1.14029  1.47292           1       100                    | 
|    fb/result[16]                         Rise  1.1520 0.0000                                                                                       | 
|    outB/inp[16]                          Rise  1.1520 0.0000                                                                                       | 
|    outB/out_reg[16]/D          DFF_X1    Rise  1.1520 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[16]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.1520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4740        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[28]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/CO         FA_X1         Fall  2.1490 0.0690 0.0150             0.381416 2.76208  3.14349           1       100      A             | 
|    fb/mult/i_0/i_26/CI         FA_X1         Fall  2.1490 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_26/CO         FA_X1         Fall  2.2190 0.0700 0.0160             0.833034 2.76208  3.59511           1       100      A             | 
|    fb/mult/i_0/i_27/CI         FA_X1         Fall  2.2190 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_27/CO         FA_X1         Fall  2.2880 0.0690 0.0150             0.462237 2.76208  3.22431           1       100      A             | 
|    fb/mult/i_0/i_28/CI         FA_X1         Fall  2.2880 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_28/CO         FA_X1         Fall  2.3570 0.0690 0.0160             0.729116 2.76208  3.49119           1       100      A             | 
|    fb/mult/i_0/i_29/CI         FA_X1         Fall  2.3570 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_29/S          FA_X1         Fall  2.4450 0.0880 0.0150             0.490395 1.58671  2.07711           1       100      A             | 
|    fb/mult/i_0/p_0[29]                       Fall  2.4450 0.0000                                                                                       | 
|    fb/mult/i_2_25/C2           AOI222_X1     Fall  2.4450 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_25/ZN           AOI222_X1     Rise  2.5450 0.1000 0.0520             0.650306 1.70023  2.35054           1       100                    | 
|    fb/mult/i_2_24/A            INV_X1        Rise  2.5450 0.0000 0.0520                      1.70023                                                   | 
|    fb/mult/i_2_24/ZN           INV_X1        Fall  2.5530 0.0080 0.0110             0.257275 1.14029  1.39757           1       100                    | 
|    fb/mult/a_reg[28]/D         DFF_X1        Fall  2.5530 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[28]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0310 3.0480 | 
| data required time                        |  3.0480        | 
|                                           |                | 
| data required time                        |  3.0480        | 
| data arrival time                         | -2.5530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.4970        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[15]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/CO              HA_X1     Rise  1.0380 0.0390 0.0130             0.599665 3.44779  4.04746           1       100                    | 
|    fb/i_9/i_15/B               HA_X1     Rise  1.0380 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_15/S               HA_X1     Rise  1.0810 0.0430 0.0190             0.162849 0.918145 1.08099           1       100                    | 
|    fb/i_9/productMantissa[15]            Rise  1.0810 0.0000                                                                         A             | 
|    fb/i_0_15/A1                AND2_X1   Rise  1.0810 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_15/ZN                AND2_X1   Rise  1.1150 0.0340 0.0100             0.457996 1.14029  1.59829           1       100                    | 
|    fb/result[15]                         Rise  1.1150 0.0000                                                                                       | 
|    outB/inp[15]                          Rise  1.1150 0.0000                                                                                       | 
|    outB/out_reg[15]/D          DFF_X1    Rise  1.1150 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[15]/CK         DFF_X1    Rise  1.6530 0.0050 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1530 1.6530 | 
| library setup check                       | -0.0270 1.6260 | 
| data required time                        |  1.6260        | 
|                                           |                | 
| data required time                        |  1.6260        | 
| data arrival time                         | -1.1150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5110        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[14]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/CO              HA_X1     Rise  0.9990 0.0370 0.0130             0.242358 3.44779  3.69015           1       100                    | 
|    fb/i_9/i_14/B               HA_X1     Rise  0.9990 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_14/S               HA_X1     Rise  1.0420 0.0430 0.0190             0.148236 0.918145 1.06638           1       100                    | 
|    fb/i_9/productMantissa[14]            Rise  1.0420 0.0000                                                                         A             | 
|    fb/i_0_14/A1                AND2_X1   Rise  1.0420 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_14/ZN                AND2_X1   Rise  1.0760 0.0340 0.0100             0.520564 1.14029  1.66085           1       100                    | 
|    fb/result[14]                         Rise  1.0760 0.0000                                                                                       | 
|    outB/inp[14]                          Rise  1.0760 0.0000                                                                                       | 
|    outB/out_reg[14]/D          DFF_X1    Rise  1.0760 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[14]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -1.0760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5490        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[27]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/CO         FA_X1         Fall  2.1490 0.0690 0.0150             0.381416 2.76208  3.14349           1       100      A             | 
|    fb/mult/i_0/i_26/CI         FA_X1         Fall  2.1490 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_26/CO         FA_X1         Fall  2.2190 0.0700 0.0160             0.833034 2.76208  3.59511           1       100      A             | 
|    fb/mult/i_0/i_27/CI         FA_X1         Fall  2.2190 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_27/CO         FA_X1         Fall  2.2880 0.0690 0.0150             0.462237 2.76208  3.22431           1       100      A             | 
|    fb/mult/i_0/i_28/CI         FA_X1         Fall  2.2880 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_28/S          FA_X1         Fall  2.3750 0.0870 0.0150             0.134782 1.58671  1.7215            1       100      A             | 
|    fb/mult/i_0/p_0[28]                       Fall  2.3750 0.0000                                                                                       | 
|    fb/mult/i_2_23/C2           AOI222_X1     Fall  2.3750 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_23/ZN           AOI222_X1     Rise  2.4740 0.0990 0.0510             0.605368 1.70023  2.3056            1       100                    | 
|    fb/mult/i_2_22/A            INV_X1        Rise  2.4740 0.0000 0.0510                      1.70023                                                   | 
|    fb/mult/i_2_22/ZN           INV_X1        Fall  2.4830 0.0090 0.0110             0.294927 1.14029  1.43522           1       100                    | 
|    fb/mult/a_reg[27]/D         DFF_X1        Fall  2.4830 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[27]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0310 3.0480 | 
| data required time                        |  3.0480        | 
|                                           |                | 
| data required time                        |  3.0480        | 
| data arrival time                         | -2.4830        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5670        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[13]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/CO              HA_X1     Rise  0.9620 0.0380 0.0120             0.184352 3.44779  3.63215           1       100                    | 
|    fb/i_9/i_13/B               HA_X1     Rise  0.9620 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_13/S               HA_X1     Rise  1.0050 0.0430 0.0200             0.30178  0.918145 1.21993           1       100                    | 
|    fb/i_9/productMantissa[13]            Rise  1.0050 0.0000                                                                         A             | 
|    fb/i_0_13/A1                AND2_X1   Rise  1.0050 0.0000 0.0200                      0.918145                                                  | 
|    fb/i_0_13/ZN                AND2_X1   Rise  1.0390 0.0340 0.0100             0.481842 1.14029  1.62213           1       100                    | 
|    fb/result[13]                         Rise  1.0390 0.0000                                                                                       | 
|    outB/inp[13]                          Rise  1.0390 0.0000                                                                                       | 
|    outB/out_reg[13]/D          DFF_X1    Rise  1.0390 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[13]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -1.0390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5860        | 
--------------------------------------------------------------


 Timing Path to exception 
  
 Path Start Point : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : exception 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[27]/CK         DFF_X1    Rise  1.6650 0.0050 0.0480                      0.949653                                    F             | 
|    regB/out_reg[27]/Q          DFF_X1    Fall  1.7650 0.1000 0.0100             2.03863  3.36014  5.39877           2       100      F             | 
|    regB/out[27]                          Fall  1.7650 0.0000                                                                                       | 
|    fb/b[27]                              Fall  1.7650 0.0000                                                                                       | 
|    fb/i_0_44/A4                NAND4_X1  Fall  1.7660 0.0010 0.0100    0.0010            1.48764                                                   | 
|    fb/i_0_44/ZN                NAND4_X1  Rise  1.7900 0.0240 0.0150             0.376283 1.57344  1.94972           1       100                    | 
|    fb/i_0_41/A3                OAI33_X1  Rise  1.7900 0.0000 0.0150                      1.57344                                                   | 
|    fb/i_0_41/ZN                OAI33_X1  Fall  1.8130 0.0230 0.0130             0.24871  0.974659 1.22337           1       100                    | 
|    fb/drc_ipo_c6/A             BUF_X1    Fall  1.8130 0.0000 0.0130                      0.87525                                                   | 
|    fb/drc_ipo_c6/Z             BUF_X1    Fall  1.8840 0.0710 0.0420             6.48475  28.7702  35.255            11      100                    | 
|    fb/exception                          Fall  1.8840 0.0000                                                                                       | 
|    exception                             Fall  1.8880 0.0040 0.0420                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8880        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6120        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[12]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/CO              HA_X1     Rise  0.9240 0.0380 0.0130             0.402959 3.44779  3.85075           1       100                    | 
|    fb/i_9/i_12/B               HA_X1     Rise  0.9240 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_12/S               HA_X1     Rise  0.9670 0.0430 0.0190             0.24949  0.918145 1.16763           1       100                    | 
|    fb/i_9/productMantissa[12]            Rise  0.9670 0.0000                                                                         A             | 
|    fb/i_0_12/A1                AND2_X1   Rise  0.9670 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_12/ZN                AND2_X1   Rise  1.0000 0.0330 0.0100             0.304408 1.14029  1.4447            1       100                    | 
|    fb/result[12]                         Rise  1.0000 0.0000                                                                                       | 
|    outB/inp[12]                          Rise  1.0000 0.0000                                                                                       | 
|    outB/out_reg[12]/D          DFF_X1    Rise  1.0000 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[12]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -1.0000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6250        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[26]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/CO         FA_X1         Fall  2.1490 0.0690 0.0150             0.381416 2.76208  3.14349           1       100      A             | 
|    fb/mult/i_0/i_26/CI         FA_X1         Fall  2.1490 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_26/CO         FA_X1         Fall  2.2190 0.0700 0.0160             0.833034 2.76208  3.59511           1       100      A             | 
|    fb/mult/i_0/i_27/CI         FA_X1         Fall  2.2190 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_27/S          FA_X1         Fall  2.3070 0.0880 0.0150             0.265221 1.58671  1.85194           1       100      A             | 
|    fb/mult/i_0/p_0[27]                       Fall  2.3070 0.0000                                                                                       | 
|    fb/mult/i_2_21/C2           AOI222_X1     Fall  2.3070 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_21/ZN           AOI222_X1     Rise  2.4050 0.0980 0.0510             0.470715 1.70023  2.17095           1       100                    | 
|    fb/mult/i_2_20/A            INV_X1        Rise  2.4050 0.0000 0.0510                      1.70023                                                   | 
|    fb/mult/i_2_20/ZN           INV_X1        Fall  2.4140 0.0090 0.0120             0.382136 1.14029  1.52243           1       100                    | 
|    fb/mult/a_reg[26]/D         DFF_X1        Fall  2.4140 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[26]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0320 3.0470 | 
| data required time                        |  3.0470        | 
|                                           |                | 
| data required time                        |  3.0470        | 
| data arrival time                         | -2.4140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6350        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[11]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/CO              HA_X1     Rise  0.8860 0.0380 0.0120             0.187416 3.44779  3.63521           1       100                    | 
|    fb/i_9/i_11/B               HA_X1     Rise  0.8860 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_11/S               HA_X1     Rise  0.9300 0.0440 0.0200             0.466154 0.918145 1.3843            1       100                    | 
|    fb/i_9/productMantissa[11]            Rise  0.9300 0.0000                                                                         A             | 
|    fb/i_0_11/A1                AND2_X1   Rise  0.9300 0.0000 0.0200                      0.918145                                                  | 
|    fb/i_0_11/ZN                AND2_X1   Rise  0.9640 0.0340 0.0100             0.435575 1.14029  1.57586           1       100                    | 
|    fb/result[11]                         Rise  0.9640 0.0000                                                                                       | 
|    outB/inp[11]                          Rise  0.9640 0.0000                                                                                       | 
|    outB/out_reg[11]/D          DFF_X1    Rise  0.9640 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[11]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.9640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6610        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[10]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/CO               HA_X1     Rise  0.8480 0.0380 0.0130             0.426465 3.44779  3.87426           1       100                    | 
|    fb/i_9/i_10/B               HA_X1     Rise  0.8480 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_10/S               HA_X1     Rise  0.8910 0.0430 0.0190             0.170994 0.918145 1.08914           1       100                    | 
|    fb/i_9/productMantissa[10]            Rise  0.8910 0.0000                                                                         A             | 
|    fb/i_0_10/A1                AND2_X1   Rise  0.8910 0.0000 0.0190                      0.918145                                                  | 
|    fb/i_0_10/ZN                AND2_X1   Rise  0.9240 0.0330 0.0100             0.372566 1.14029  1.51286           1       100                    | 
|    fb/result[10]                         Rise  0.9240 0.0000                                                                                       | 
|    outB/inp[10]                          Rise  0.9240 0.0000                                                                                       | 
|    outB/out_reg[10]/D          DFF_X1    Rise  0.9240 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[10]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.9240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7010        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[25]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/CO         FA_X1         Fall  2.1490 0.0690 0.0150             0.381416 2.76208  3.14349           1       100      A             | 
|    fb/mult/i_0/i_26/CI         FA_X1         Fall  2.1490 0.0000 0.0150                      2.66475                                     A             | 
|    fb/mult/i_0/i_26/S          FA_X1         Fall  2.2370 0.0880 0.0150             0.412797 1.58671  1.99951           1       100      A             | 
|    fb/mult/i_0/p_0[26]                       Fall  2.2370 0.0000                                                                                       | 
|    fb/mult/i_2_19/C2           AOI222_X1     Fall  2.2370 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_19/ZN           AOI222_X1     Rise  2.3330 0.0960 0.0480             0.148661 1.70023  1.84889           1       100                    | 
|    fb/mult/i_2_18/A            INV_X1        Rise  2.3330 0.0000 0.0480                      1.70023                                                   | 
|    fb/mult/i_2_18/ZN           INV_X1        Fall  2.3420 0.0090 0.0110             0.274469 1.14029  1.41476           1       100                    | 
|    fb/mult/a_reg[25]/D         DFF_X1        Fall  2.3420 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[25]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0310 3.0480 | 
| data required time                        |  3.0480        | 
|                                           |                | 
| data required time                        |  3.0480        | 
| data arrival time                         | -2.3420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7080        | 
--------------------------------------------------------------


 Timing Path to result[31] 
  
 Path Start Point : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[31]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[31]/Q          DFF_X1    Fall  1.7710 0.1070 0.0150             1.08533  10       11.0853           1       100      F             | 
|    outB/out[31]                          Fall  1.7710 0.0000                                                                                       | 
|    result[31]                            Fall  1.7710 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7290        | 
--------------------------------------------------------------


 Timing Path to result[22] 
  
 Path Start Point : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[22]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420                      0.949653                                    F             | 
|    outB/out_reg[22]/Q          DFF_X1    Fall  1.7710 0.1060 0.0140             0.349554 10       10.3496           1       100      F             | 
|    outB/out[22]                          Fall  1.7710 0.0000                                                                                       | 
|    result[22]                            Fall  1.7710 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7290        | 
--------------------------------------------------------------


 Timing Path to result[21] 
  
 Path Start Point : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[21]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420                      0.949653                                    F             | 
|    outB/out_reg[21]/Q          DFF_X1    Fall  1.7710 0.1060 0.0140             0.28323  10       10.2832           1       100      F             | 
|    outB/out[21]                          Fall  1.7710 0.0000                                                                                       | 
|    result[21]                            Fall  1.7710 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7290        | 
--------------------------------------------------------------


 Timing Path to result[20] 
  
 Path Start Point : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[20]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420                      0.949653                                    F             | 
|    outB/out_reg[20]/Q          DFF_X1    Fall  1.7710 0.1060 0.0150             0.501723 10       10.5017           1       100      F             | 
|    outB/out[20]                          Fall  1.7710 0.0000                                                                                       | 
|    result[20]                            Fall  1.7710 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7290        | 
--------------------------------------------------------------


 Timing Path to result[19] 
  
 Path Start Point : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[19]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420                      0.949653                                    F             | 
|    outB/out_reg[19]/Q          DFF_X1    Fall  1.7710 0.1060 0.0150             0.419125 10       10.4191           1       100      F             | 
|    outB/out[19]                          Fall  1.7710 0.0000                                                                                       | 
|    result[19]                            Fall  1.7710 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7290        | 
--------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[7]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[7]/Q           DFF_X1    Fall  1.7700 0.1070 0.0150             1.00838  10       11.0084           1       100      F             | 
|    outB/out[7]                           Fall  1.7700 0.0000                                                                                       | 
|    result[7]                             Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[29] 
  
 Path Start Point : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[29]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[29]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.697906 10       10.6979           1       100      F             | 
|    outB/out[29]                          Fall  1.7700 0.0000                                                                                       | 
|    result[29]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[28] 
  
 Path Start Point : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[28]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[28]/Q          DFF_X1    Fall  1.7700 0.1060 0.0140             0.254648 10       10.2546           1       100      F             | 
|    outB/out[28]                          Fall  1.7700 0.0000                                                                                       | 
|    result[28]                            Fall  1.7700 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[25] 
  
 Path Start Point : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[25]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[25]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.742164 10       10.7422           1       100      F             | 
|    outB/out[25]                          Fall  1.7700 0.0000                                                                                       | 
|    result[25]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[23] 
  
 Path Start Point : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[23]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[23]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.462673 10       10.4627           1       100      F             | 
|    outB/out[23]                          Fall  1.7700 0.0000                                                                                       | 
|    result[23]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[16] 
  
 Path Start Point : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[16]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[16]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.430293 10       10.4303           1       100      F             | 
|    outB/out[16]                          Fall  1.7700 0.0000                                                                                       | 
|    result[16]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[15]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[15]/Q          DFF_X1    Fall  1.7700 0.1060 0.0140             0.297094 10       10.2971           1       100      F             | 
|    outB/out[15]                          Fall  1.7700 0.0000                                                                                       | 
|    result[15]                            Fall  1.7700 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[14]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[14]/Q          DFF_X1    Fall  1.7700 0.1060 0.0140             0.356991 10       10.357            1       100      F             | 
|    outB/out[14]                          Fall  1.7700 0.0000                                                                                       | 
|    result[14]                            Fall  1.7700 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[13]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[13]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.371965 10       10.372            1       100      F             | 
|    outB/out[13]                          Fall  1.7700 0.0000                                                                                       | 
|    result[13]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[12]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[12]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.477447 10       10.4774           1       100      F             | 
|    outB/out[12]                          Fall  1.7700 0.0000                                                                                       | 
|    result[12]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[11]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[11]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.760774 10       10.7608           1       100      F             | 
|    outB/out[11]                          Fall  1.7700 0.0000                                                                                       | 
|    result[11]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[10]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[10]/Q          DFF_X1    Fall  1.7700 0.1060 0.0150             0.95755  10       10.9576           1       100      F             | 
|    outB/out[10]                          Fall  1.7700 0.0000                                                                                       | 
|    result[10]                            Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[0]/CK          DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[0]/Q           DFF_X1    Fall  1.7700 0.1060 0.0150             0.723473 10       10.7235           1       100      F             | 
|    outB/out[0]                           Fall  1.7700 0.0000                                                                                       | 
|    result[0]                             Fall  1.7700 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[18] 
  
 Path Start Point : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[18]/CK         DFF_X1    Rise  1.6650 0.0080 0.0420                      0.949653                                    F             | 
|    outB/out_reg[18]/Q          DFF_X1    Fall  1.7700 0.1050 0.0140             0.151117 10       10.1511           1       100      F             | 
|    outB/out[18]                          Fall  1.7700 0.0000                                                                                       | 
|    result[18]                            Fall  1.7700 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7300        | 
--------------------------------------------------------------


 Timing Path to result[30] 
  
 Path Start Point : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[30]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[30]/Q          DFF_X1    Fall  1.7690 0.1060 0.0150             0.785785 10       10.7858           1       100      F             | 
|    outB/out[30]                          Fall  1.7690 0.0000                                                                                       | 
|    result[30]                            Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[27] 
  
 Path Start Point : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[27]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[27]/Q          DFF_X1    Fall  1.7690 0.1060 0.0150             0.405216 10       10.4052           1       100      F             | 
|    outB/out[27]                          Fall  1.7690 0.0000                                                                                       | 
|    result[27]                            Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[26] 
  
 Path Start Point : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[26]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[26]/Q          DFF_X1    Fall  1.7690 0.1060 0.0150             0.474237 10       10.4742           1       100      F             | 
|    outB/out[26]                          Fall  1.7690 0.0000                                                                                       | 
|    result[26]                            Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[24] 
  
 Path Start Point : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[24]/CK         DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[24]/Q          DFF_X1    Fall  1.7690 0.1060 0.0150             0.483736 10       10.4837           1       100      F             | 
|    outB/out[24]                          Fall  1.7690 0.0000                                                                                       | 
|    result[24]                            Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[9]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[9]/Q           DFF_X1    Fall  1.7690 0.1060 0.0140             0.30784  10       10.3078           1       100      F             | 
|    outB/out[9]                           Fall  1.7690 0.0000                                                                                       | 
|    result[9]                             Fall  1.7690 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[8]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[8]/Q           DFF_X1    Fall  1.7690 0.1060 0.0140             0.329453 10       10.3295           1       100      F             | 
|    outB/out[8]                           Fall  1.7690 0.0000                                                                                       | 
|    result[8]                             Fall  1.7690 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[6]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[6]/Q           DFF_X1    Fall  1.7690 0.1060 0.0150             0.408517 10       10.4085           1       100      F             | 
|    outB/out[6]                           Fall  1.7690 0.0000                                                                                       | 
|    result[6]                             Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[5]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[5]/Q           DFF_X1    Fall  1.7690 0.1060 0.0150             0.511496 10       10.5115           1       100      F             | 
|    outB/out[5]                           Fall  1.7690 0.0000                                                                                       | 
|    result[5]                             Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[3]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[3]/Q           DFF_X1    Fall  1.7690 0.1060 0.0150             0.533248 10       10.5332           1       100      F             | 
|    outB/out[3]                           Fall  1.7690 0.0000                                                                                       | 
|    result[3]                             Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[2]/CK          DFF_X1    Rise  1.6630 0.0060 0.0420                      0.949653                                    F             | 
|    outB/out_reg[2]/Q           DFF_X1    Fall  1.7690 0.1060 0.0150             0.456856 10       10.4569           1       100      F             | 
|    outB/out[2]                           Fall  1.7690 0.0000                                                                                       | 
|    result[2]                             Fall  1.7690 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[17] 
  
 Path Start Point : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[17]/CK         DFF_X1    Rise  1.6640 0.0070 0.0420                      0.949653                                    F             | 
|    outB/out_reg[17]/Q          DFF_X1    Fall  1.7690 0.1050 0.0140             0.185588 10       10.1856           1       100      F             | 
|    outB/out[17]                          Fall  1.7690 0.0000                                                                                       | 
|    result[17]                            Fall  1.7690 0.0000 0.0140                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7310        | 
--------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[4]/CK          DFF_X1    Rise  1.6620 0.0050 0.0420                      0.949653                                    F             | 
|    outB/out_reg[4]/Q           DFF_X1    Fall  1.7680 0.1060 0.0150             0.7861   10       10.7861           1       100      F             | 
|    outB/out[4]                           Fall  1.7680 0.0000                                                                                       | 
|    result[4]                             Fall  1.7680 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7320        | 
--------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6570 0.0450 0.0430             22.5141  41.7847  64.2989           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6570 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6570 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[1]/CK          DFF_X1    Rise  1.6620 0.0050 0.0420                      0.949653                                    F             | 
|    outB/out_reg[1]/Q           DFF_X1    Fall  1.7680 0.1060 0.0150             0.974652 10       10.9747           1       100      F             | 
|    outB/out[1]                           Fall  1.7680 0.0000                                                                                       | 
|    result[1]                             Fall  1.7680 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.868301 3.0037  3.872             1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7320        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[9]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_1_9/A                  INV_X1    Rise  0.3010 0.0140 0.0980                      1.70023                                                   | 
|    fb/i_1_9/ZN                 INV_X1    Fall  0.3100 0.0090 0.0190             0.417765 1.63225  2.05002           1       100                    | 
|    fb/i_1_0/C1                 AOI221_X1 Fall  0.3100 0.0000 0.0190                      1.38349                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Rise  0.4100 0.1000 0.0870             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Rise  0.4100 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Rise  0.4450 0.0350 0.0870    0.0340            3.18586                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Rise  0.5010 0.0560 0.0170             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Rise  0.5010 0.0000 0.0170                      3.44779                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Rise  0.5410 0.0400 0.0130             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Rise  0.5410 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Rise  0.5790 0.0380 0.0130             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Rise  0.5790 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Rise  0.6190 0.0400 0.0150             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Rise  0.6190 0.0000 0.0150                      3.44779                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Rise  0.6580 0.0390 0.0130             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Rise  0.6580 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Rise  0.6960 0.0380 0.0130             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Rise  0.6960 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Rise  0.7340 0.0380 0.0120             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Rise  0.7340 0.0000 0.0120                      3.44779                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Rise  0.7720 0.0380 0.0130             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Rise  0.7720 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_8/CO               HA_X1     Rise  0.8100 0.0380 0.0130             0.268956 3.44779  3.71675           1       100                    | 
|    fb/i_9/i_9/B                HA_X1     Rise  0.8100 0.0000 0.0130                      3.44779                                                   | 
|    fb/i_9/i_9/S                HA_X1     Rise  0.8540 0.0440 0.0200             0.479074 0.918145 1.39722           1       100                    | 
|    fb/i_9/productMantissa[9]             Rise  0.8540 0.0000                                                                         A             | 
|    fb/i_0_9/A1                 AND2_X1   Rise  0.8540 0.0000 0.0200                      0.918145                                                  | 
|    fb/i_0_9/ZN                 AND2_X1   Rise  0.8880 0.0340 0.0100             0.536001 1.14029  1.67629           1       100                    | 
|    fb/result[9]                          Rise  0.8880 0.0000                                                                                       | 
|    outB/inp[9]                           Rise  0.8880 0.0000                                                                                       | 
|    outB/out_reg[9]/D           DFF_X1    Rise  0.8880 0.0000 0.0100                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[9]/CK          DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.8880        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7370        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[24]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/CO         FA_X1         Fall  2.0800 0.0720 0.0170             1.64324  2.76208  4.40531           1       100      A             | 
|    fb/mult/i_0/i_25/CI         FA_X1         Fall  2.0800 0.0000 0.0170                      2.66475                                     A             | 
|    fb/mult/i_0/i_25/S          FA_X1         Fall  2.1680 0.0880 0.0150             0.402289 1.58671  1.989             1       100      A             | 
|    fb/mult/i_0/p_0[25]                       Fall  2.1680 0.0000                                                                                       | 
|    fb/mult/i_2_17/C2           AOI222_X1     Fall  2.1680 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_17/ZN           AOI222_X1     Rise  2.2720 0.1040 0.0560             1.20145  1.70023  2.90168           1       100                    | 
|    fb/mult/i_2_16/A            INV_X1        Rise  2.2720 0.0000 0.0560                      1.70023                                                   | 
|    fb/mult/i_2_16/ZN           INV_X1        Fall  2.2800 0.0080 0.0120             0.18221  1.14029  1.3225            1       100                    | 
|    fb/mult/a_reg[24]/D         DFF_X1        Fall  2.2800 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[24]/CK        DFF_X1 Rise  0.0770 0.0050 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0770 3.0770 | 
| library setup check                       | -0.0320 3.0450 | 
| data required time                        |  3.0450        | 
|                                           |                | 
| data required time                        |  3.0450        | 
| data arrival time                         | -2.2800        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7670        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[8]/D 
  
 Path Start Point : fb/mult/q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4    Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/q_reg[0]/CK         DFF_X1    Rise  0.0910 0.0060 0.0360                      0.949653                                    F             | 
|    fb/mult/q_reg[0]/Q          DFF_X1    Fall  0.1890 0.0980 0.0110             1.1856   4.92248  6.10807           3       100      F             | 
|    fb/mult/out[0]                        Fall  0.1890 0.0000                                                                                       | 
|    fb/i_1_5/A4                 NOR4_X1   Fall  0.1890 0.0000 0.0110                      1.55423                                                   | 
|    fb/i_1_5/ZN                 NOR4_X1   Rise  0.2810 0.0920 0.0530             1.25814  1.59029  2.84842           1       100                    | 
|    fb/i_1_3/A1                 NAND3_X1  Rise  0.2810 0.0000 0.0530                      1.59029                                                   | 
|    fb/i_1_3/ZN                 NAND3_X1  Fall  0.3120 0.0310 0.0210             0.904226 1.60595  2.51018           1       100                    | 
|    fb/i_1_2/A4                 NOR4_X1   Fall  0.3120 0.0000 0.0210                      1.55423                                                   | 
|    fb/i_1_2/ZN                 NOR4_X1   Rise  0.3970 0.0850 0.0440             0.936903 0.964824 1.90173           1       100                    | 
|    fb/i_1_1/A3                 AND3_X1   Rise  0.3970 0.0000 0.0440                      0.964824                                                  | 
|    fb/i_1_1/ZN                 AND3_X1   Rise  0.4530 0.0560 0.0150             1.9693   1.67753  3.64683           1       100                    | 
|    fb/i_1_0/A                  AOI221_X1 Rise  0.4530 0.0000 0.0150                      1.67753                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Fall  0.4770 0.0240 0.0420             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Fall  0.4770 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Fall  0.4780 0.0010 0.0420                      3.05682                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Fall  0.5270 0.0490 0.0100             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Fall  0.5270 0.0000 0.0100                      3.34175                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Fall  0.5630 0.0360 0.0080             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Fall  0.5630 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Fall  0.5970 0.0340 0.0080             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Fall  0.5970 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Fall  0.6330 0.0360 0.0090             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Fall  0.6330 0.0000 0.0090                      3.34175                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Fall  0.6680 0.0350 0.0080             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Fall  0.6680 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Fall  0.7020 0.0340 0.0080             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Fall  0.7020 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Fall  0.7360 0.0340 0.0080             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Fall  0.7360 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_7/CO               HA_X1     Fall  0.7700 0.0340 0.0080             0.414358 3.44779  3.86215           1       100                    | 
|    fb/i_9/i_8/B                HA_X1     Fall  0.7700 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_8/S                HA_X1     Fall  0.8240 0.0540 0.0110             0.475743 0.918145 1.39389           1       100                    | 
|    fb/i_9/productMantissa[8]             Fall  0.8240 0.0000                                                                         A             | 
|    fb/i_0_8/A1                 AND2_X1   Fall  0.8240 0.0000 0.0110                      0.874832                                                  | 
|    fb/i_0_8/ZN                 AND2_X1   Fall  0.8530 0.0290 0.0070             0.438478 1.14029  1.57877           1       100                    | 
|    fb/result[8]                          Fall  0.8530 0.0000                                                                                       | 
|    outB/inp[8]                           Fall  0.8530 0.0000                                                                                       | 
|    outB/out_reg[8]/D           DFF_X1    Fall  0.8530 0.0000 0.0070                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[8]/CK          DFF_X1    Rise  1.6510 0.0030 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1510 1.6510 | 
| library setup check                       | -0.0260 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.8530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7720        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : fb/mult/q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4    Rise  0.0850 0.0410 0.0370             20.7606  34.1875  54.9481           36      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/q_reg[0]/CK         DFF_X1    Rise  0.0910 0.0060 0.0360                      0.949653                                    F             | 
|    fb/mult/q_reg[0]/Q          DFF_X1    Fall  0.1890 0.0980 0.0110             1.1856   4.92248  6.10807           3       100      F             | 
|    fb/mult/out[0]                        Fall  0.1890 0.0000                                                                                       | 
|    fb/i_1_5/A4                 NOR4_X1   Fall  0.1890 0.0000 0.0110                      1.55423                                                   | 
|    fb/i_1_5/ZN                 NOR4_X1   Rise  0.2810 0.0920 0.0530             1.25814  1.59029  2.84842           1       100                    | 
|    fb/i_1_3/A1                 NAND3_X1  Rise  0.2810 0.0000 0.0530                      1.59029                                                   | 
|    fb/i_1_3/ZN                 NAND3_X1  Fall  0.3120 0.0310 0.0210             0.904226 1.60595  2.51018           1       100                    | 
|    fb/i_1_2/A4                 NOR4_X1   Fall  0.3120 0.0000 0.0210                      1.55423                                                   | 
|    fb/i_1_2/ZN                 NOR4_X1   Rise  0.3970 0.0850 0.0440             0.936903 0.964824 1.90173           1       100                    | 
|    fb/i_1_1/A3                 AND3_X1   Rise  0.3970 0.0000 0.0440                      0.964824                                                  | 
|    fb/i_1_1/ZN                 AND3_X1   Rise  0.4530 0.0560 0.0150             1.9693   1.67753  3.64683           1       100                    | 
|    fb/i_1_0/A                  AOI221_X1 Rise  0.4530 0.0000 0.0150                      1.67753                                                   | 
|    fb/i_1_0/ZN                 AOI221_X1 Fall  0.4770 0.0240 0.0420             4.91667  3.18586  8.10254           1       100                    | 
|    fb/i_9/p_0[0]                         Fall  0.4770 0.0000                                                                         A             | 
|    fb/i_9/i_0/A                HA_X1     Fall  0.4780 0.0010 0.0420                      3.05682                                                   | 
|    fb/i_9/i_0/CO               HA_X1     Fall  0.5270 0.0490 0.0100             1.45644  3.44779  4.90423           1       100                    | 
|    fb/i_9/i_1/B                HA_X1     Fall  0.5270 0.0000 0.0100                      3.34175                                                   | 
|    fb/i_9/i_1/CO               HA_X1     Fall  0.5630 0.0360 0.0080             0.676361 3.44779  4.12415           1       100                    | 
|    fb/i_9/i_2/B                HA_X1     Fall  0.5630 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_2/CO               HA_X1     Fall  0.5970 0.0340 0.0080             0.536241 3.44779  3.98403           1       100                    | 
|    fb/i_9/i_3/B                HA_X1     Fall  0.5970 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_3/CO               HA_X1     Fall  0.6330 0.0360 0.0090             1.33052  3.44779  4.77831           1       100                    | 
|    fb/i_9/i_4/B                HA_X1     Fall  0.6330 0.0000 0.0090                      3.34175                                                   | 
|    fb/i_9/i_4/CO               HA_X1     Fall  0.6680 0.0350 0.0080             0.461536 3.44779  3.90933           1       100                    | 
|    fb/i_9/i_5/B                HA_X1     Fall  0.6680 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_5/CO               HA_X1     Fall  0.7020 0.0340 0.0080             0.356885 3.44779  3.80468           1       100                    | 
|    fb/i_9/i_6/B                HA_X1     Fall  0.7020 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_6/CO               HA_X1     Fall  0.7360 0.0340 0.0080             0.182849 3.44779  3.63064           1       100                    | 
|    fb/i_9/i_7/B                HA_X1     Fall  0.7360 0.0000 0.0080                      3.34175                                                   | 
|    fb/i_9/i_7/S                HA_X1     Fall  0.7900 0.0540 0.0110             0.375708 0.918145 1.29385           1       100                    | 
|    fb/i_9/productMantissa[7]             Fall  0.7900 0.0000                                                                         A             | 
|    fb/i_0_7/A1                 AND2_X1   Fall  0.7900 0.0000 0.0110                      0.874832                                                  | 
|    fb/i_0_7/ZN                 AND2_X1   Fall  0.8190 0.0290 0.0070             0.259806 1.14029  1.4001            1       100                    | 
|    fb/result[7]                          Fall  0.8190 0.0000                                                                                       | 
|    outB/inp[7]                           Fall  0.8190 0.0000                                                                                       | 
|    outB/out_reg[7]/D           DFF_X1    Fall  0.8190 0.0000 0.0070                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[7]/CK          DFF_X1    Rise  1.6510 0.0030 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1510 1.6510 | 
| library setup check                       | -0.0260 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.8190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8060        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_0/A2                 AND2_X1  Rise  0.7450 0.0040 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_0/ZN                 AND2_X1  Rise  0.7950 0.0500 0.0130             1.84703  1.14029  2.98732           1       100                    | 
|    fb/result[0]                         Rise  0.7950 0.0000                                                                                       | 
|    outB/inp[0]                          Rise  0.7950 0.0000                                                                                       | 
|    outB/out_reg[0]/D           DFF_X1   Rise  0.7950 0.0000 0.0130                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[0]/CK          DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0280 1.6240 | 
| data required time                        |  1.6240        | 
|                                           |                | 
| data required time                        |  1.6240        | 
| data arrival time                         | -0.7950        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8290        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_1/A2                 AND2_X1  Rise  0.7450 0.0040 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_1/ZN                 AND2_X1  Rise  0.7930 0.0480 0.0110             1.16422  1.14029  2.30451           1       100                    | 
|    fb/result[1]                         Rise  0.7930 0.0000                                                                                       | 
|    outB/inp[1]                          Rise  0.7930 0.0000                                                                                       | 
|    outB/out_reg[1]/D           DFF_X1   Rise  0.7930 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[1]/CK          DFF_X1    Rise  1.6500 0.0020 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1500 1.6500 | 
| library setup check                       | -0.0270 1.6230 | 
| data required time                        |  1.6230        | 
|                                           |                | 
| data required time                        |  1.6230        | 
| data arrival time                         | -0.7930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8300        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_6/A2                 AND2_X1  Rise  0.7460 0.0050 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_6/ZN                 AND2_X1  Rise  0.7920 0.0460 0.0100             0.527077 1.14029  1.66737           1       100                    | 
|    fb/result[6]                         Rise  0.7920 0.0000                                                                                       | 
|    outB/inp[6]                          Rise  0.7920 0.0000                                                                                       | 
|    outB/out_reg[6]/D           DFF_X1   Rise  0.7920 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[6]/CK          DFF_X1    Rise  1.6510 0.0030 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1510 1.6510 | 
| library setup check                       | -0.0270 1.6240 | 
| data required time                        |  1.6240        | 
|                                           |                | 
| data required time                        |  1.6240        | 
| data arrival time                         | -0.7920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8320        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_2/A2                 AND2_X1  Rise  0.7450 0.0040 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_2/ZN                 AND2_X1  Rise  0.7920 0.0470 0.0110             1.01819  1.14029  2.15848           1       100                    | 
|    fb/result[2]                         Rise  0.7920 0.0000                                                                                       | 
|    outB/inp[2]                          Rise  0.7920 0.0000                                                                                       | 
|    outB/out_reg[2]/D           DFF_X1   Rise  0.7920 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[2]/CK          DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.7920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8330        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_5/A2                 AND2_X1  Rise  0.7460 0.0050 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_5/ZN                 AND2_X1  Rise  0.7920 0.0460 0.0100             0.525526 1.14029  1.66582           1       100                    | 
|    fb/result[5]                         Rise  0.7920 0.0000                                                                                       | 
|    outB/inp[5]                          Rise  0.7920 0.0000                                                                                       | 
|    outB/out_reg[5]/D           DFF_X1   Rise  0.7920 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[5]/CK          DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.7920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8330        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_3/A2                 AND2_X1  Rise  0.7460 0.0050 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_3/ZN                 AND2_X1  Rise  0.7910 0.0450 0.0100             0.475042 1.14029  1.61533           1       100                    | 
|    fb/result[3]                         Rise  0.7910 0.0000                                                                                       | 
|    outB/inp[3]                          Rise  0.7910 0.0000                                                                                       | 
|    outB/out_reg[3]/D           DFF_X1   Rise  0.7910 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[3]/CK          DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0270 1.6250 | 
| data required time                        |  1.6250        | 
|                                           |                | 
| data required time                        |  1.6250        | 
| data arrival time                         | -0.7910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8340        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4   Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4   Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1              Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8   Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8   Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4   Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4   Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[47]/CK      DFF_X1   Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1   Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2   Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2   Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                      Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1  Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1  Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2 Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2 Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2   Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2   Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2 Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2 Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1   Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1   Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2 Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2 Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2 Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2 Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2 Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2 Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4 Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4 Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2 Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2 Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_52/B1              OAI21_X2 Rise  0.5760 0.0000 0.0300                      3.10079                                                   | 
|    fb/i_2/i_52/ZN              OAI21_X2 Fall  0.5920 0.0160 0.0110             0.138916 1.59903  1.73795           1       100                    | 
|    fb/i_2/i_51/A1              NAND2_X1 Fall  0.5920 0.0000 0.0110                      1.5292                                                    | 
|    fb/i_2/i_51/ZN              NAND2_X1 Rise  0.6130 0.0210 0.0140             0.664885 3.0531   3.71799           1       100                    | 
|    fb/i_2/i_50/A1              NAND2_X2 Rise  0.6130 0.0000 0.0140                      3.0531                                                    | 
|    fb/i_2/i_50/ZN              NAND2_X2 Fall  0.6350 0.0220 0.0140             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                   Fall  0.6350 0.0000                                                                                       | 
|    fb/i_0_23/A1                NOR2_X2  Fall  0.6350 0.0000 0.0140                      2.69887                                                   | 
|    fb/i_0_23/ZN                NOR2_X2  Rise  0.7410 0.1060 0.0890             12.6703  22.4165  35.0868           23      100                    | 
|    fb/i_0_4/A2                 AND2_X1  Rise  0.7460 0.0050 0.0890    0.0030            0.97463                                                   | 
|    fb/i_0_4/ZN                 AND2_X1  Rise  0.7900 0.0440 0.0090             0.2128   1.14029  1.35309           1       100                    | 
|    fb/result[4]                         Rise  0.7900 0.0000                                                                                       | 
|    outB/inp[4]                          Rise  0.7900 0.0000                                                                                       | 
|    outB/out_reg[4]/D           DFF_X1   Rise  0.7900 0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[4]/CK          DFF_X1    Rise  1.6510 0.0030 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1510 1.6510 | 
| library setup check                       | -0.0270 1.6240 | 
| data required time                        |  1.6240        | 
|                                           |                | 
| data required time                        |  1.6240        | 
| data arrival time                         | -0.7900        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8340        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[23]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/CO         FA_X1         Fall  2.0080 0.0750 0.0160             0.974241 2.76208  3.73632           1       100                    | 
|    fb/mult/i_0/i_24/CI         FA_X1         Fall  2.0080 0.0000 0.0160                      2.66475                                     A             | 
|    fb/mult/i_0/i_24/S          FA_X1         Fall  2.0950 0.0870 0.0150             0.161599 1.58671  1.74831           1       100      A             | 
|    fb/mult/i_0/p_0[24]                       Fall  2.0950 0.0000                                                                                       | 
|    fb/mult/i_2_15/C2           AOI222_X1     Fall  2.0950 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_15/ZN           AOI222_X1     Rise  2.1910 0.0960 0.0490             0.224078 1.70023  1.92431           1       100                    | 
|    fb/mult/i_2_14/A            INV_X1        Rise  2.1910 0.0000 0.0490                      1.70023                                                   | 
|    fb/mult/i_2_14/ZN           INV_X1        Fall  2.2010 0.0100 0.0120             0.70392  1.14029  1.84421           1       100                    | 
|    fb/mult/a_reg[23]/D         DFF_X1        Fall  2.2010 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[23]/CK        DFF_X1 Rise  0.0740 0.0020 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0740 3.0740 | 
| library setup check                       | -0.0320 3.0420 | 
| data required time                        |  3.0420        | 
|                                           |                | 
| data required time                        |  3.0420        | 
| data arrival time                         | -2.2010        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8430        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_45/B1              AOI21_X1  Fall  0.5370 0.0000 0.0160                      1.44682                                                   | 
|    fb/i_2/i_45/ZN              AOI21_X1  Rise  0.5800 0.0430 0.0350             1.18045  3.30965  4.4901            2       100                    | 
|    fb/i_2/i_43/A1              NOR2_X1   Rise  0.5820 0.0020 0.0350    0.0020            1.71447                                                   | 
|    fb/i_2/i_43/ZN              NOR2_X1   Fall  0.5930 0.0110 0.0100             0.189843 1.59903  1.78887           1       100                    | 
|    fb/i_2/i_42/A1              NAND2_X1  Fall  0.5930 0.0000 0.0100                      1.5292                                                    | 
|    fb/i_2/i_42/ZN              NAND2_X1  Rise  0.6100 0.0170 0.0120             1.11407  1.59903  2.7131            1       100                    | 
|    fb/i_2/i_40/A1              NAND2_X1  Rise  0.6100 0.0000 0.0120                      1.59903                                                   | 
|    fb/i_2/i_40/ZN              NAND2_X1  Fall  0.6390 0.0290 0.0200             0.479949 8.3836   8.86354           2       100                    | 
|    fb/i_2/exponent[7]                    Fall  0.6390 0.0000                                                                                       | 
|    fb/i_0_88/A                 INV_X1    Fall  0.6390 0.0000 0.0200                      1.54936                                                   | 
|    fb/i_0_88/ZN                INV_X1    Rise  0.6680 0.0290 0.0170             0.848672 5.0264   5.87507           2       100                    | 
|    fb/i_0_86/A2                NOR2_X2   Rise  0.6680 0.0000 0.0170                      3.34692                                                   | 
|    fb/i_0_86/ZN                NOR2_X2   Fall  0.6870 0.0190 0.0100             0.821945 11.6203  12.4423           2       100                    | 
|    fb/i_0_38/A                 AOI211_X1 Fall  0.6870 0.0000 0.0100                      1.56245                                                   | 
|    fb/i_0_38/ZN                AOI211_X1 Rise  0.7530 0.0660 0.0360             0.378171 1.14029  1.51846           1       100                    | 
|    fb/result[30]                         Rise  0.7530 0.0000                                                                                       | 
|    outB/inp[30]                          Rise  0.7530 0.0000                                                                                       | 
|    outB/out_reg[30]/D          DFF_X1    Rise  0.7530 0.0000 0.0360                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[30]/CK         DFF_X1    Rise  1.6510 0.0030 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1510 1.6510 | 
| library setup check                       | -0.0330 1.6180 | 
| data required time                        |  1.6180        | 
|                                           |                | 
| data required time                        |  1.6180        | 
| data arrival time                         | -0.7530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_25/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_25/ZN                AOI21_X1  Fall  0.7230 0.0200 0.0140             0.517562 1.65135  2.16891           1       100                    | 
|    fb/i_0_24/A2                NOR2_X1   Fall  0.7230 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_24/ZN                NOR2_X1   Rise  0.7550 0.0320 0.0220             0.904985 1.14029  2.04527           1       100                    | 
|    fb/result[23]                         Rise  0.7550 0.0000                                                                                       | 
|    outB/inp[23]                          Rise  0.7550 0.0000                                                                                       | 
|    outB/out_reg[23]/D          DFF_X1    Rise  0.7550 0.0000 0.0220                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[23]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0300 1.6220 | 
| data required time                        |  1.6220        | 
|                                           |                | 
| data required time                        |  1.6220        | 
| data arrival time                         | -0.7550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8670        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[24]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_27/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_27/ZN                AOI21_X1  Fall  0.7230 0.0200 0.0140             0.599895 1.65135  2.25124           1       100                    | 
|    fb/i_0_26/A2                NOR2_X1   Fall  0.7230 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_26/ZN                NOR2_X1   Rise  0.7530 0.0300 0.0210             0.551528 1.14029  1.69182           1       100                    | 
|    fb/result[24]                         Rise  0.7530 0.0000                                                                                       | 
|    outB/inp[24]                          Rise  0.7530 0.0000                                                                                       | 
|    outB/out_reg[24]/D          DFF_X1    Rise  0.7530 0.0000 0.0210                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[24]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0300 1.6220 | 
| data required time                        |  1.6220        | 
|                                           |                | 
| data required time                        |  1.6220        | 
| data arrival time                         | -0.7530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8690        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[27]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_33/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_33/ZN                AOI21_X1  Fall  0.7230 0.0200 0.0140             0.697675 1.65135  2.34902           1       100                    | 
|    fb/i_0_32/A2                NOR2_X1   Fall  0.7230 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_32/ZN                NOR2_X1   Rise  0.7530 0.0300 0.0210             0.620424 1.14029  1.76071           1       100                    | 
|    fb/result[27]                         Rise  0.7530 0.0000                                                                                       | 
|    outB/inp[27]                          Rise  0.7530 0.0000                                                                                       | 
|    outB/out_reg[27]/D          DFF_X1    Rise  0.7530 0.0000 0.0210                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[27]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0300 1.6220 | 
| data required time                        |  1.6220        | 
|                                           |                | 
| data required time                        |  1.6220        | 
| data arrival time                         | -0.7530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8690        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_35/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_35/ZN                AOI21_X1  Fall  0.7220 0.0190 0.0140             0.41642  1.65135  2.06776           1       100                    | 
|    fb/i_0_34/A2                NOR2_X1   Fall  0.7220 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_34/ZN                NOR2_X1   Rise  0.7530 0.0310 0.0210             0.686696 1.14029  1.82699           1       100                    | 
|    fb/result[28]                         Rise  0.7530 0.0000                                                                                       | 
|    outB/inp[28]                          Rise  0.7530 0.0000                                                                                       | 
|    outB/out_reg[28]/D          DFF_X1    Rise  0.7530 0.0000 0.0210                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[28]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0300 1.6220 | 
| data required time                        |  1.6220        | 
|                                           |                | 
| data required time                        |  1.6220        | 
| data arrival time                         | -0.7530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8690        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[25]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_29/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_29/ZN                AOI21_X1  Fall  0.7230 0.0200 0.0140             0.701316 1.65135  2.35266           1       100                    | 
|    fb/i_0_28/A2                NOR2_X1   Fall  0.7230 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_28/ZN                NOR2_X1   Rise  0.7520 0.0290 0.0200             0.404639 1.14029  1.54493           1       100                    | 
|    fb/result[25]                         Rise  0.7520 0.0000                                                                                       | 
|    outB/inp[25]                          Rise  0.7520 0.0000                                                                                       | 
|    outB/out_reg[25]/D          DFF_X1    Rise  0.7520 0.0000 0.0200                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[25]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0290 1.6230 | 
| data required time                        |  1.6230        | 
|                                           |                | 
| data required time                        |  1.6230        | 
| data arrival time                         | -0.7520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8710        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_31/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_31/ZN                AOI21_X1  Fall  0.7230 0.0200 0.0140             0.831557 1.65135  2.4829            1       100                    | 
|    fb/i_0_30/A2                NOR2_X1   Fall  0.7230 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_30/ZN                NOR2_X1   Rise  0.7520 0.0290 0.0200             0.421949 1.14029  1.56224           1       100                    | 
|    fb/result[26]                         Rise  0.7520 0.0000                                                                                       | 
|    outB/inp[26]                          Rise  0.7520 0.0000                                                                                       | 
|    outB/out_reg[26]/D          DFF_X1    Rise  0.7520 0.0000 0.0200                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[26]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0290 1.6230 | 
| data required time                        |  1.6230        | 
|                                           |                | 
| data required time                        |  1.6230        | 
| data arrival time                         | -0.7520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8710        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4    Fall  0.0440 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4    Rise  0.0780 0.0340 0.0320             18.8699  26.5903  45.4602           28      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    fb/mult/out_reg[47]/CK      DFF_X1    Rise  0.0830 0.0050 0.0310                      0.949653                                    F             | 
|    fb/mult/out_reg[47]/Q       DFF_X1    Rise  0.1800 0.0970 0.0090             0.109367 1.77921  1.88858           1       100      F             | 
|    fb/mult/drc_ipo_c9/A        BUF_X2    Rise  0.1800 0.0000 0.0090                      1.77921                                                   | 
|    fb/mult/drc_ipo_c9/Z        BUF_X2    Rise  0.2870 0.1070 0.0980             19.1649  59.0305  78.1954           30      100                    | 
|    fb/mult/out[47]                       Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/product                        Rise  0.2870 0.0000                                                                                       | 
|    fb/i_2/i_69/A2              NOR2_X1   Rise  0.3010 0.0140 0.0980                      1.65135                                                   | 
|    fb/i_2/i_69/ZN              NOR2_X1   Fall  0.3280 0.0270 0.0260             0.625321 4.83664  5.46196           2       100                    | 
|    fb/i_2/i_21/A               AOI21_X2  Fall  0.3280 0.0000 0.0260                      2.93833                                                   | 
|    fb/i_2/i_21/ZN              AOI21_X2  Rise  0.3740 0.0460 0.0240             0.259866 3.25089  3.51076           1       100                    | 
|    fb/i_2/i_20/A               INV_X2    Rise  0.3740 0.0000 0.0240                      3.25089                                                   | 
|    fb/i_2/i_20/ZN              INV_X2    Fall  0.3860 0.0120 0.0080             0.65694  4.625    5.28194           2       100                    | 
|    fb/i_2/i_66/A1              NAND2_X2  Fall  0.3860 0.0000 0.0080                      2.92718                                                   | 
|    fb/i_2/i_66/ZN              NAND2_X2  Rise  0.4040 0.0180 0.0130             0.681411 5.60309  6.2845            3       100                    | 
|    fb/i_2/i_65/A               INV_X1    Rise  0.4040 0.0000 0.0130                      1.70023                                                   | 
|    fb/i_2/i_65/ZN              INV_X1    Fall  0.4150 0.0110 0.0070             0.353551 3.13641  3.48996           1       100                    | 
|    fb/i_2/i_64/A               AOI21_X2  Fall  0.4150 0.0000 0.0070                      2.93833                                                   | 
|    fb/i_2/i_64/ZN              AOI21_X2  Rise  0.4580 0.0430 0.0260             0.453743 4.81526  5.26901           2       100                    | 
|    fb/i_2/i_63/B1              OAI21_X2  Rise  0.4580 0.0000 0.0260                      3.10079                                                   | 
|    fb/i_2/i_63/ZN              OAI21_X2  Fall  0.4780 0.0200 0.0150             0.342409 4.72879  5.0712            2       100                    | 
|    fb/i_2/i_62/B1              AOI21_X2  Fall  0.4780 0.0000 0.0150                      2.72585                                                   | 
|    fb/i_2/i_62/ZN              AOI21_X2  Rise  0.5180 0.0400 0.0320             0.68673  7.29836  7.98509           2       100                    | 
|    fb/i_2/i_60/B1              OAI21_X4  Rise  0.5180 0.0000 0.0320                      6.35155                                                   | 
|    fb/i_2/i_60/ZN              OAI21_X4  Fall  0.5370 0.0190 0.0160             0.791632 6.3758   7.16743           3       100                    | 
|    fb/i_2/i_59/B1              AOI21_X2  Fall  0.5370 0.0000 0.0160                      2.72585                                                   | 
|    fb/i_2/i_59/ZN              AOI21_X2  Rise  0.5760 0.0390 0.0300             0.832859 6.34731  7.18017           3       100                    | 
|    fb/i_2/i_53/C1              OAI211_X1 Rise  0.5760 0.0000 0.0300                      1.59518                                                   | 
|    fb/i_2/i_53/ZN              OAI211_X1 Fall  0.6080 0.0320 0.0200             0.266623 3.45099  3.71762           1       100                    | 
|    fb/i_2/i_50/A2              NAND2_X2  Fall  0.6080 0.0000 0.0200                      3.14281                                                   | 
|    fb/i_2/i_50/ZN              NAND2_X2  Rise  0.6380 0.0300 0.0170             0.303191 9.55173  9.85492           2       100                    | 
|    fb/i_2/exponent[8]                    Rise  0.6380 0.0000                                                                                       | 
|    fb/i_0_89/A                 INV_X4    Rise  0.6380 0.0000 0.0170                      6.25843                                                   | 
|    fb/i_0_89/ZN                INV_X4    Fall  0.6560 0.0180 0.0100             2.56912  23.2506  25.8197           10      100                    | 
|    fb/i_0_87/A1                NOR2_X4   Fall  0.6570 0.0010 0.0100                      5.59465                                                   | 
|    fb/i_0_87/ZN                NOR2_X4   Rise  0.7030 0.0460 0.0360             2.78352  21.3845  24.168            8       100                    | 
|    fb/i_0_37/A                 AOI21_X1  Rise  0.7030 0.0000 0.0360                      1.62635                                                   | 
|    fb/i_0_37/ZN                AOI21_X1  Fall  0.7230 0.0200 0.0140             0.626208 1.65135  2.27755           1       100                    | 
|    fb/i_0_36/A2                NOR2_X1   Fall  0.7230 0.0000 0.0140                      1.56385                                                   | 
|    fb/i_0_36/ZN                NOR2_X1   Rise  0.7520 0.0290 0.0200             0.358602 1.14029  1.49889           1       100                    | 
|    fb/result[29]                         Rise  0.7520 0.0000                                                                                       | 
|    outB/inp[29]                          Rise  0.7520 0.0000                                                                                       | 
|    outB/out_reg[29]/D          DFF_X1    Rise  0.7520 0.0000 0.0200                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5470 0.0210 0.0170             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5470 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5470 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5470 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5480 0.0010 0.0170    -0.0010           1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5880 0.0400 0.0140             6.64992  5.70005  12.35             1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5890 0.0010 0.0140    -0.0020           6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6020 0.0130 0.0080             7.05155  11.4001  18.4517           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_5/A      INV_X4    Fall  1.6050 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_5/ZN     INV_X4    Rise  1.6480 0.0430 0.0400             22.5141  37.6834  60.1975           44      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.6480 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_0                  Rise  1.6480 0.0000                                                                                       | 
|    outB/out_reg[29]/CK         DFF_X1    Rise  1.6520 0.0040 0.0400    -0.0010           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.1520 1.6520 | 
| library setup check                       | -0.0290 1.6230 | 
| data required time                        |  1.6230        | 
|                                           |                | 
| data required time                        |  1.6230        | 
| data arrival time                         | -0.7520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8710        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[22]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/CO         FA_X1         Fall  1.9330 0.0740 0.0160             0.748297 2.76208  3.51037           1       100                    | 
|    fb/mult/i_0/i_23/CI         FA_X1         Fall  1.9330 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_23/S          FA_X1         Fall  2.0210 0.0880 0.0150             0.469516 1.58671  2.05623           1       100                    | 
|    fb/mult/i_0/p_0[23]                       Fall  2.0210 0.0000                                                                                       | 
|    fb/mult/i_2_13/C2           AOI222_X1     Fall  2.0210 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_13/ZN           AOI222_X1     Rise  2.1180 0.0970 0.0490             0.265246 1.70023  1.96548           1       100                    | 
|    fb/mult/i_2_12/A            INV_X1        Rise  2.1180 0.0000 0.0490                      1.70023                                                   | 
|    fb/mult/i_2_12/ZN           INV_X1        Fall  2.1260 0.0080 0.0110             0.212243 1.14029  1.35253           1       100                    | 
|    fb/mult/a_reg[22]/D         DFF_X1        Fall  2.1260 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[22]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0310 3.0480 | 
| data required time                        |  3.0480        | 
|                                           |                | 
| data required time                        |  3.0480        | 
| data arrival time                         | -2.1260        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9240        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[21]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/CO         FA_X1         Fall  1.8590 0.0740 0.0160             0.902291 2.76208  3.66437           1       100                    | 
|    fb/mult/i_0/i_22/CI         FA_X1         Fall  1.8590 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_22/S          FA_X1         Fall  1.9470 0.0880 0.0150             0.388116 1.58671  1.97483           1       100                    | 
|    fb/mult/i_0/p_0[22]                       Fall  1.9470 0.0000                                                                                       | 
|    fb/mult/i_2_11/C2           AOI222_X1     Fall  1.9470 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_11/ZN           AOI222_X1     Rise  2.0460 0.0990 0.0510             0.597302 1.70023  2.29753           1       100                    | 
|    fb/mult/i_2_10/A            INV_X1        Rise  2.0460 0.0000 0.0510                      1.70023                                                   | 
|    fb/mult/i_2_10/ZN           INV_X1        Fall  2.0550 0.0090 0.0110             0.335539 1.14029  1.47583           1       100                    | 
|    fb/mult/a_reg[21]/D         DFF_X1        Fall  2.0550 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/a_reg[21]/CK        DFF_X1 Rise  0.0820 0.0020 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0820 3.0820 | 
| library setup check                       | -0.0290 3.0530 | 
| data required time                        |  3.0530        | 
|                                           |                | 
| data required time                        |  3.0530        | 
| data arrival time                         | -2.0550        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0000        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[20]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285  2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_20/CO         FA_X1         Fall  1.7850 0.0740 0.0160             0.727384 2.76208  3.48946           1       100                    | 
|    fb/mult/i_0/i_21/CI         FA_X1         Fall  1.7850 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_21/S          FA_X1         Fall  1.8730 0.0880 0.0150             0.258605 1.58671  1.84532           1       100                    | 
|    fb/mult/i_0/p_0[21]                       Fall  1.8730 0.0000                                                                                       | 
|    fb/mult/i_2_9/C2            AOI222_X1     Fall  1.8730 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_9/ZN            AOI222_X1     Rise  1.9690 0.0960 0.0480             0.164882 1.70023  1.86511           1       100                    | 
|    fb/mult/i_2_8/A             INV_X1        Rise  1.9690 0.0000 0.0480                      1.70023                                                   | 
|    fb/mult/i_2_8/ZN            INV_X1        Fall  1.9780 0.0090 0.0110             0.379343 1.14029  1.51963           1       100                    | 
|    fb/mult/a_reg[20]/D         DFF_X1        Fall  1.9780 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[20]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0310 3.0480 | 
| data required time                        |  3.0480        | 
|                                           |                | 
| data required time                        |  3.0480        | 
| data arrival time                         | -1.9780        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0720        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[23]/D 
  
 Path Start Point : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[23]/CK         DFF_X1    Rise  1.6640 0.0040 0.0480                      0.949653                                    F             | 
|    regB/out_reg[23]/Q          DFF_X1    Fall  1.7650 0.1010 0.0110             2.19724  4.17447  6.37171           3       100      F             | 
|    regB/out[23]                          Fall  1.7650 0.0000                                                                                       | 
|    fb/b[23]                              Fall  1.7650 0.0000                                                                                       | 
|    fb/i_0_83/A4                NOR4_X1   Fall  1.7650 0.0000 0.0110                      1.55423                                                   | 
|    fb/i_0_83/ZN                NOR4_X1   Rise  1.8480 0.0830 0.0460             0.40888  1.65038  2.05926           1       100                    | 
|    fb/i_0_81/A3                NAND3_X1  Rise  1.8480 0.0000 0.0460                      1.65038                                                   | 
|    fb/i_0_81/ZN                NAND3_X1  Fall  1.8820 0.0340 0.0190             1.46671  2.62465  4.09136           2       100                    | 
|    fb/mult/in2[23]                       Fall  1.8820 0.0000                                                                                       | 
|    fb/mult/i_2_54/B            MUX2_X1   Fall  1.8820 0.0000 0.0190                      0.899702                                                  | 
|    fb/mult/i_2_54/Z            MUX2_X1   Fall  1.9440 0.0620 0.0100             0.286791 1.14029  1.42708           1       100                    | 
|    fb/mult/out_reg[23]/D       DFF_X1    Fall  1.9440 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[23]/CK      DFF_X1 Rise  0.0810 0.0010 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0810 3.0810 | 
| library setup check                       | -0.0290 3.0520 | 
| data required time                        |  3.0520        | 
|                                           |                | 
| data required time                        |  3.0520        | 
| data arrival time                         | -1.9440        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1080        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[19]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301  3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                       3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413   11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                        | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                        | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010             11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208   39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                       23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925  1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                       1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709   22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                              | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                       0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512   7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                        | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                       3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351  2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                       2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254  2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636  2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                       2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879  2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                       2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831  2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327  2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                       2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889   2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294  2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                       2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756  2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346   2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401  2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294  2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883  2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464  2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795  2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                       2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098  2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                       2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029   2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558   2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                       2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319  2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_19/CO         FA_X1         Fall  1.7110 0.0750 0.0160             1.01285   2.76208  3.77493           1       100                    | 
|    fb/mult/i_0/i_20/CI         FA_X1         Fall  1.7110 0.0000 0.0160                       2.66475                                                   | 
|    fb/mult/i_0/i_20/S          FA_X1         Fall  1.7980 0.0870 0.0150             0.0173599 1.58671  1.60407           1       100                    | 
|    fb/mult/i_0/p_0[20]                       Fall  1.7980 0.0000                                                                                        | 
|    fb/mult/i_2_7/C2            AOI222_X1     Fall  1.7980 0.0000 0.0150                       1.50088                                                   | 
|    fb/mult/i_2_7/ZN            AOI222_X1     Rise  1.8970 0.0990 0.0510             0.58151   1.70023  2.28174           1       100                    | 
|    fb/mult/i_2_6/A             INV_X1        Rise  1.8970 0.0000 0.0510                       1.70023                                                   | 
|    fb/mult/i_2_6/ZN            INV_X1        Fall  1.9050 0.0080 0.0110             0.262324  1.14029  1.40261           1       100                    | 
|    fb/mult/a_reg[19]/D         DFF_X1        Fall  1.9050 0.0000 0.0110                       1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[19]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0310 3.0480 | 
| data required time                        |  3.0480        | 
|                                           |                | 
| data required time                        |  3.0480        | 
| data arrival time                         | -1.9050        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1450        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[18]/D 
  
 Path Start Point : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/a_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4        Rise  0.0230 0.0230 0.0140             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                        Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1                   Rise  0.0230 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8        Rise  0.0260 0.0030 0.0130    0.0010            11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8        Fall  0.0400 0.0140 0.0090             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_54/A  INV_X16       Fall  0.0440 0.0040 0.0100                      23.0141                                     F             | 
|    fb/mult/CTS_L3_c_tid1_54/ZN INV_X16       Rise  0.0530 0.0090 0.0040             0.216925 1.8122   2.02913           1       100      F    K        | 
|    fb/mult/clk_gate_m_reg/CK   CLKGATETST_X1 Rise  0.0530 0.0000 0.0040                      1.8122                                      FA            | 
|    fb/mult/clk_gate_m_reg/GCK  CLKGATETST_X1 Rise  0.1640 0.1110 0.0900             14.7709  22.7917  37.5626           24      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    fb/mult/m_reg[0]/CK         DFF_X1        Rise  0.1660 0.0020 0.0900                      0.949653                                    F             | 
|    fb/mult/m_reg[0]/Q          DFF_X1        Fall  0.2760 0.1100 0.0130             1.68512  7.42367  9.1088            3       100      F             | 
|    fb/mult/i_0/m[0]                          Fall  0.2760 0.0000                                                                                       | 
|    fb/mult/i_0/i_0/A           HA_X1         Fall  0.2770 0.0010 0.0130                      3.05682                                                   | 
|    fb/mult/i_0/i_0/CO          HA_X1         Fall  0.3100 0.0330 0.0080             0.420351 2.76208  3.18243           1       100                    | 
|    fb/mult/i_0/i_1/CI          FA_X1         Fall  0.3100 0.0000 0.0080                      2.66475                                                   | 
|    fb/mult/i_0/i_1/CO          FA_X1         Fall  0.3810 0.0710 0.0160             0.812254 2.76208  3.57433           1       100                    | 
|    fb/mult/i_0/i_2/CI          FA_X1         Fall  0.3810 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_2/CO          FA_X1         Fall  0.4530 0.0720 0.0150             0.160636 2.76208  2.92271           1       100                    | 
|    fb/mult/i_0/i_3/CI          FA_X1         Fall  0.4530 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_3/CO          FA_X1         Fall  0.5260 0.0730 0.0150             0.575879 2.76208  3.33796           1       100                    | 
|    fb/mult/i_0/i_4/CI          FA_X1         Fall  0.5260 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_4/CO          FA_X1         Fall  0.6000 0.0740 0.0160             0.782831 2.76208  3.54491           1       100                    | 
|    fb/mult/i_0/i_5/CI          FA_X1         Fall  0.6000 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_5/CO          FA_X1         Fall  0.6730 0.0730 0.0150             0.347327 2.76208  3.10941           1       100                    | 
|    fb/mult/i_0/i_6/CI          FA_X1         Fall  0.6730 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_6/CO          FA_X1         Fall  0.7480 0.0750 0.0160             1.21889  2.76208  3.98097           1       100                    | 
|    fb/mult/i_0/i_7/CI          FA_X1         Fall  0.7480 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_7/CO          FA_X1         Fall  0.8220 0.0740 0.0150             0.575294 2.76208  3.33737           1       100                    | 
|    fb/mult/i_0/i_8/CI          FA_X1         Fall  0.8220 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_8/CO          FA_X1         Fall  0.8960 0.0740 0.0160             0.910756 2.76208  3.67283           1       100                    | 
|    fb/mult/i_0/i_9/CI          FA_X1         Fall  0.8960 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_9/CO          FA_X1         Fall  0.9700 0.0740 0.0160             0.61346  2.76208  3.37554           1       100                    | 
|    fb/mult/i_0/i_10/CI         FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_10/CO         FA_X1         Fall  1.0440 0.0740 0.0160             0.796401 2.76208  3.55848           1       100                    | 
|    fb/mult/i_0/i_11/CI         FA_X1         Fall  1.0440 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_11/CO         FA_X1         Fall  1.1180 0.0740 0.0160             0.740294 2.76208  3.50237           1       100                    | 
|    fb/mult/i_0/i_12/CI         FA_X1         Fall  1.1180 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_12/CO         FA_X1         Fall  1.1920 0.0740 0.0160             0.624883 2.76208  3.38696           1       100                    | 
|    fb/mult/i_0/i_13/CI         FA_X1         Fall  1.1920 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_13/CO         FA_X1         Fall  1.2660 0.0740 0.0160             0.593464 2.76208  3.35554           1       100                    | 
|    fb/mult/i_0/i_14/CI         FA_X1         Fall  1.2660 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_14/CO         FA_X1         Fall  1.3390 0.0730 0.0150             0.393795 2.76208  3.15587           1       100                    | 
|    fb/mult/i_0/i_15/CI         FA_X1         Fall  1.3390 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_15/CO         FA_X1         Fall  1.4120 0.0730 0.0150             0.487098 2.76208  3.24918           1       100                    | 
|    fb/mult/i_0/i_16/CI         FA_X1         Fall  1.4120 0.0000 0.0150                      2.66475                                                   | 
|    fb/mult/i_0/i_16/CO         FA_X1         Fall  1.4860 0.0740 0.0160             0.81029  2.76208  3.57237           1       100                    | 
|    fb/mult/i_0/i_17/CI         FA_X1         Fall  1.4860 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_17/CO         FA_X1         Fall  1.5620 0.0760 0.0170             1.65558  2.76208  4.41766           1       100                    | 
|    fb/mult/i_0/i_18/CI         FA_X1         Fall  1.5620 0.0000 0.0170                      2.66475                                                   | 
|    fb/mult/i_0/i_18/CO         FA_X1         Fall  1.6360 0.0740 0.0160             0.752319 2.76208  3.5144            1       100                    | 
|    fb/mult/i_0/i_19/CI         FA_X1         Fall  1.6360 0.0000 0.0160                      2.66475                                                   | 
|    fb/mult/i_0/i_19/S          FA_X1         Fall  1.7240 0.0880 0.0150             0.538344 1.58671  2.12506           1       100                    | 
|    fb/mult/i_0/p_0[19]                       Fall  1.7240 0.0000                                                                                       | 
|    fb/mult/i_2_5/C2            AOI222_X1     Fall  1.7240 0.0000 0.0150                      1.50088                                                   | 
|    fb/mult/i_2_5/ZN            AOI222_X1     Rise  1.8200 0.0960 0.0490             0.215063 1.70023  1.91529           1       100                    | 
|    fb/mult/i_2_4/A             INV_X1        Rise  1.8200 0.0000 0.0490                      1.70023                                                   | 
|    fb/mult/i_2_4/ZN            INV_X1        Fall  1.8300 0.0100 0.0120             0.597857 1.14029  1.73815           1       100                    | 
|    fb/mult/a_reg[18]/D         DFF_X1        Fall  1.8300 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000 0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130 4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                           | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130          11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090 8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_19/A  INV_X4 Fall  0.0400 0.0030 0.0100          5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_19/ZN INV_X4 Rise  0.0720 0.0320 0.0300 18.8699  23.9803  42.8502           28      100      F    K        | 
|    fb/mult/a_reg[18]/CK        DFF_X1 Rise  0.0790 0.0070 0.0300          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0320 3.0470 | 
| data required time                        |  3.0470        | 
|                                           |                | 
| data required time                        |  3.0470        | 
| data arrival time                         | -1.8300        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[3]/CK          DFF_X1    Rise  1.6690 0.0090 0.0480                      0.949653                                    F             | 
|    regB/out_reg[3]/Q           DFF_X1    Fall  1.7700 0.1010 0.0100             1.5839   4.46399  6.04789           2       100      F             | 
|    regB/out[3]                           Fall  1.7700 0.0000                                                                                       | 
|    fb/b[3]                               Fall  1.7700 0.0000                                                                                       | 
|    fb/mult/in2[3]                        Fall  1.7700 0.0000                                                                                       | 
|    fb/mult/i_2_34/B            MUX2_X1   Fall  1.7700 0.0000 0.0100                      0.899702                                                  | 
|    fb/mult/i_2_34/Z            MUX2_X1   Fall  1.8290 0.0590 0.0100             0.544757 1.14029  1.68505           1       100                    | 
|    fb/mult/out_reg[3]/D        DFF_X1    Fall  1.8290 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[3]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2250        | 
--------------------------------------------------------------


 Timing Path to fb/mult/q_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[0]/CK          DFF_X1    Rise  1.6700 0.0100 0.0480                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1    Fall  1.7690 0.0990 0.0090             0.307404 4.55973  4.86714           2       100      F             | 
|    regB/out[0]                           Fall  1.7690 0.0000                                                                                       | 
|    fb/b[0]                               Fall  1.7690 0.0000                                                                                       | 
|    fb/mult/in2[0]                        Fall  1.7690 0.0000                                                                                       | 
|    fb/mult/i_2_31/B            MUX2_X1   Fall  1.7690 0.0000 0.0090                      0.899702                                                  | 
|    fb/mult/i_2_31/Z            MUX2_X1   Fall  1.8280 0.0590 0.0100             0.704038 1.14029  1.84433           1       100                    | 
|    fb/mult/q_reg[0]/D          DFF_X1    Fall  1.8280 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/q_reg[0]/CK         DFF_X1 Rise  0.0820 0.0020 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0820 3.0820 | 
| library setup check                       | -0.0290 3.0530 | 
| data required time                        |  3.0530        | 
|                                           |                | 
| data required time                        |  3.0530        | 
| data arrival time                         | -1.8280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2250        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[5]/CK          DFF_X1    Rise  1.6690 0.0090 0.0480                      0.949653                                    F             | 
|    regB/out_reg[5]/Q           DFF_X1    Fall  1.7690 0.1000 0.0100             1.14316  4.35466  5.49782           2       100      F             | 
|    regB/out[5]                           Fall  1.7690 0.0000                                                                                       | 
|    fb/b[5]                               Fall  1.7690 0.0000                                                                                       | 
|    fb/mult/in2[5]                        Fall  1.7690 0.0000                                                                                       | 
|    fb/mult/i_2_36/B            MUX2_X1   Fall  1.7690 0.0000 0.0100                      0.899702                                                  | 
|    fb/mult/i_2_36/Z            MUX2_X1   Fall  1.8280 0.0590 0.0100             0.59593  1.14029  1.73622           1       100                    | 
|    fb/mult/out_reg[5]/D        DFF_X1    Fall  1.8280 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[5]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2260        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[6]/CK          DFF_X1    Rise  1.6690 0.0090 0.0480                      0.949653                                    F             | 
|    regB/out_reg[6]/Q           DFF_X1    Fall  1.7690 0.1000 0.0100             1.27615  4.33545  5.6116            2       100      F             | 
|    regB/out[6]                           Fall  1.7690 0.0000                                                                                       | 
|    fb/b[6]                               Fall  1.7690 0.0000                                                                                       | 
|    fb/mult/in2[6]                        Fall  1.7690 0.0000                                                                                       | 
|    fb/mult/i_2_37/B            MUX2_X1   Fall  1.7690 0.0000 0.0100                      0.899702                                                  | 
|    fb/mult/i_2_37/Z            MUX2_X1   Fall  1.8280 0.0590 0.0100             0.581944 1.14029  1.72223           1       100                    | 
|    fb/mult/out_reg[6]/D        DFF_X1    Fall  1.8280 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[6]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2260        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[7]/CK          DFF_X1    Rise  1.6700 0.0100 0.0480                      0.949653                                    F             | 
|    regB/out_reg[7]/Q           DFF_X1    Fall  1.7680 0.0980 0.0090             1.55213  2.68158  4.23371           2       100      F             | 
|    regB/out[7]                           Fall  1.7680 0.0000                                                                                       | 
|    fb/b[7]                               Fall  1.7680 0.0000                                                                                       | 
|    fb/mult/in2[7]                        Fall  1.7680 0.0000                                                                                       | 
|    fb/mult/i_2_38/B            MUX2_X1   Fall  1.7690 0.0010 0.0090    0.0010            0.899702                                                  | 
|    fb/mult/i_2_38/Z            MUX2_X1   Fall  1.8270 0.0580 0.0100             0.55324  1.14029  1.69353           1       100                    | 
|    fb/mult/out_reg[7]/D        DFF_X1    Fall  1.8270 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[7]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2270        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[1]/CK          DFF_X1    Rise  1.6690 0.0090 0.0480                      0.949653                                    F             | 
|    regB/out_reg[1]/Q           DFF_X1    Fall  1.7650 0.0960 0.0080             0.668479 2.55072  3.2192            2       100      F             | 
|    regB/out[1]                           Fall  1.7650 0.0000                                                                                       | 
|    fb/b[1]                               Fall  1.7650 0.0000                                                                                       | 
|    fb/mult/in2[1]                        Fall  1.7650 0.0000                                                                                       | 
|    fb/mult/i_2_32/B            MUX2_X1   Fall  1.7650 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_32/Z            MUX2_X1   Fall  1.8250 0.0600 0.0110             1.46011  1.14029  2.6004            1       100                    | 
|    fb/mult/out_reg[1]/D        DFF_X1    Fall  1.8250 0.0000 0.0110                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[1]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[4]/CK          DFF_X1    Rise  1.6690 0.0090 0.0480                      0.949653                                    F             | 
|    regB/out_reg[4]/Q           DFF_X1    Fall  1.7660 0.0970 0.0080             0.985243 2.61891  3.60415           2       100      F             | 
|    regB/out[4]                           Fall  1.7660 0.0000                                                                                       | 
|    fb/b[4]                               Fall  1.7660 0.0000                                                                                       | 
|    fb/mult/in2[4]                        Fall  1.7660 0.0000                                                                                       | 
|    fb/mult/i_2_35/B            MUX2_X1   Fall  1.7670 0.0010 0.0080    0.0010            0.899702                                                  | 
|    fb/mult/i_2_35/Z            MUX2_X1   Fall  1.8250 0.0580 0.0100             0.632831 1.14029  1.77312           1       100                    | 
|    fb/mult/out_reg[4]/D        DFF_X1    Fall  1.8250 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[4]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[8]/D 
  
 Path Start Point : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[8]/CK          DFF_X1    Rise  1.6700 0.0100 0.0480                      0.949653                                    F             | 
|    regB/out_reg[8]/Q           DFF_X1    Fall  1.7670 0.0970 0.0080             1.19103  2.55072  3.74175           2       100      F             | 
|    regB/out[8]                           Fall  1.7670 0.0000                                                                                       | 
|    fb/b[8]                               Fall  1.7670 0.0000                                                                                       | 
|    fb/mult/in2[8]                        Fall  1.7670 0.0000                                                                                       | 
|    fb/mult/i_2_39/B            MUX2_X1   Fall  1.7670 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_39/Z            MUX2_X1   Fall  1.8240 0.0570 0.0100             0.457409 1.14029  1.5977            1       100                    | 
|    fb/mult/out_reg[8]/D        DFF_X1    Fall  1.8240 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[8]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2300        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[9]/D 
  
 Path Start Point : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[9]/CK          DFF_X1    Rise  1.6670 0.0070 0.0480                      0.949653                                    F             | 
|    regB/out_reg[9]/Q           DFF_X1    Fall  1.7650 0.0980 0.0090             1.88443  2.55072  4.43516           2       100      F             | 
|    regB/out[9]                           Fall  1.7650 0.0000                                                                                       | 
|    fb/b[9]                               Fall  1.7650 0.0000                                                                                       | 
|    fb/mult/in2[9]                        Fall  1.7650 0.0000                                                                                       | 
|    fb/mult/i_2_40/B            MUX2_X1   Fall  1.7660 0.0010 0.0090    0.0010            0.899702                                                  | 
|    fb/mult/i_2_40/Z            MUX2_X1   Fall  1.8240 0.0580 0.0100             0.355011 1.14029  1.4953            1       100                    | 
|    fb/mult/out_reg[9]/D        DFF_X1    Fall  1.8240 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[9]/CK       DFF_X1 Rise  0.0840 0.0040 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0840 3.0840 | 
| library setup check                       | -0.0290 3.0550 | 
| data required time                        |  3.0550        | 
|                                           |                | 
| data required time                        |  3.0550        | 
| data arrival time                         | -1.8240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[2]/CK          DFF_X1    Rise  1.6690 0.0090 0.0480                      0.949653                                    F             | 
|    regB/out_reg[2]/Q           DFF_X1    Fall  1.7660 0.0970 0.0080             0.980384 2.58075  3.56113           2       100      F             | 
|    regB/out[2]                           Fall  1.7660 0.0000                                                                                       | 
|    fb/b[2]                               Fall  1.7660 0.0000                                                                                       | 
|    fb/mult/in2[2]                        Fall  1.7660 0.0000                                                                                       | 
|    fb/mult/i_2_33/B            MUX2_X1   Fall  1.7660 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_33/Z            MUX2_X1   Fall  1.8230 0.0570 0.0100             0.470603 1.14029  1.61089           1       100                    | 
|    fb/mult/out_reg[2]/D        DFF_X1    Fall  1.8230 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[2]/CK       DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[19]/D 
  
 Path Start Point : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[19]/CK         DFF_X1    Rise  1.6660 0.0060 0.0480                      0.949653                                    F             | 
|    regB/out_reg[19]/Q          DFF_X1    Fall  1.7640 0.0980 0.0090             1.93367  2.68158  4.61525           2       100      F             | 
|    regB/out[19]                          Fall  1.7640 0.0000                                                                                       | 
|    fb/b[19]                              Fall  1.7640 0.0000                                                                                       | 
|    fb/mult/in2[19]                       Fall  1.7640 0.0000                                                                                       | 
|    fb/mult/i_2_50/B            MUX2_X1   Fall  1.7640 0.0000 0.0090                      0.899702                                                  | 
|    fb/mult/i_2_50/Z            MUX2_X1   Fall  1.8220 0.0580 0.0100             0.396932 1.14029  1.53722           1       100                    | 
|    fb/mult/out_reg[19]/D       DFF_X1    Fall  1.8220 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[19]/CK      DFF_X1 Rise  0.0820 0.0020 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0820 3.0820 | 
| library setup check                       | -0.0290 3.0530 | 
| data required time                        |  3.0530        | 
|                                           |                | 
| data required time                        |  3.0530        | 
| data arrival time                         | -1.8220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[10]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[10]/CK         DFF_X1    Rise  1.6670 0.0070 0.0480                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1    Fall  1.7650 0.0980 0.0090             1.62387  2.58075  4.20462           2       100      F             | 
|    regB/out[10]                          Fall  1.7650 0.0000                                                                                       | 
|    fb/b[10]                              Fall  1.7650 0.0000                                                                                       | 
|    fb/mult/in2[10]                       Fall  1.7650 0.0000                                                                                       | 
|    fb/mult/i_2_41/B            MUX2_X1   Fall  1.7650 0.0000 0.0090                      0.899702                                                  | 
|    fb/mult/i_2_41/Z            MUX2_X1   Fall  1.8230 0.0580 0.0100             0.587662 1.14029  1.72795           1       100                    | 
|    fb/mult/out_reg[10]/D       DFF_X1    Fall  1.8230 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[10]/CK      DFF_X1 Rise  0.0840 0.0040 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0840 3.0840 | 
| library setup check                       | -0.0290 3.0550 | 
| data required time                        |  3.0550        | 
|                                           |                | 
| data required time                        |  3.0550        | 
| data arrival time                         | -1.8230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[16]/D 
  
 Path Start Point : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[16]/CK         DFF_X1    Rise  1.6650 0.0050 0.0480                      0.949653                                    F             | 
|    regB/out_reg[16]/Q          DFF_X1    Fall  1.7620 0.0970 0.0080             1.06862  2.55072  3.61934           2       100      F             | 
|    regB/out[16]                          Fall  1.7620 0.0000                                                                                       | 
|    fb/b[16]                              Fall  1.7620 0.0000                                                                                       | 
|    fb/mult/in2[16]                       Fall  1.7620 0.0000                                                                                       | 
|    fb/mult/i_2_47/B            MUX2_X1   Fall  1.7620 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_47/Z            MUX2_X1   Fall  1.8200 0.0580 0.0100             0.607381 1.14029  1.74767           1       100                    | 
|    fb/mult/out_reg[16]/D       DFF_X1    Fall  1.8220 0.0020 0.0100    0.0020            1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[16]/CK      DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[13]/D 
  
 Path Start Point : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[13]/CK         DFF_X1    Rise  1.6670 0.0070 0.0480                      0.949653                                    F             | 
|    regB/out_reg[13]/Q          DFF_X1    Fall  1.7640 0.0970 0.0080             0.791239 2.61891  3.41014           2       100      F             | 
|    regB/out[13]                          Fall  1.7640 0.0000                                                                                       | 
|    fb/b[13]                              Fall  1.7640 0.0000                                                                                       | 
|    fb/mult/in2[13]                       Fall  1.7640 0.0000                                                                                       | 
|    fb/mult/i_2_44/B            MUX2_X1   Fall  1.7640 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_44/Z            MUX2_X1   Fall  1.8220 0.0580 0.0100             0.598994 1.14029  1.73928           1       100                    | 
|    fb/mult/out_reg[13]/D       DFF_X1    Fall  1.8220 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[13]/CK      DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[17]/D 
  
 Path Start Point : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[17]/CK         DFF_X1    Rise  1.6660 0.0060 0.0480                      0.949653                                    F             | 
|    regB/out_reg[17]/Q          DFF_X1    Fall  1.7630 0.0970 0.0080             0.911711 2.58075  3.49246           2       100      F             | 
|    regB/out[17]                          Fall  1.7630 0.0000                                                                                       | 
|    fb/b[17]                              Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/in2[17]                       Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/i_2_48/B            MUX2_X1   Fall  1.7630 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_48/Z            MUX2_X1   Fall  1.8210 0.0580 0.0100             0.710701 1.14029  1.85099           1       100                    | 
|    fb/mult/out_reg[17]/D       DFF_X1    Fall  1.8210 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[17]/CK      DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2330        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[11]/D 
  
 Path Start Point : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[11]/CK         DFF_X1    Rise  1.6660 0.0060 0.0480                      0.949653                                    F             | 
|    regB/out_reg[11]/Q          DFF_X1    Fall  1.7630 0.0970 0.0080             1.09827  2.58075  3.67902           2       100      F             | 
|    regB/out[11]                          Fall  1.7630 0.0000                                                                                       | 
|    fb/b[11]                              Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/in2[11]                       Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/i_2_42/B            MUX2_X1   Fall  1.7630 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_42/Z            MUX2_X1   Fall  1.8200 0.0570 0.0100             0.332728 1.14029  1.47302           1       100                    | 
|    fb/mult/out_reg[11]/D       DFF_X1    Fall  1.8200 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[11]/CK      DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2340        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[12]/D 
  
 Path Start Point : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[12]/CK         DFF_X1    Rise  1.6660 0.0060 0.0480                      0.949653                                    F             | 
|    regB/out_reg[12]/Q          DFF_X1    Fall  1.7630 0.0970 0.0080             0.799101 2.61891  3.41801           2       100      F             | 
|    regB/out[12]                          Fall  1.7630 0.0000                                                                                       | 
|    fb/b[12]                              Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/in2[12]                       Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/i_2_43/B            MUX2_X1   Fall  1.7630 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_43/Z            MUX2_X1   Fall  1.8200 0.0570 0.0100             0.217338 1.14029  1.35763           1       100                    | 
|    fb/mult/out_reg[12]/D       DFF_X1    Fall  1.8200 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[12]/CK      DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2340        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[15]/D 
  
 Path Start Point : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[15]/CK         DFF_X1    Rise  1.6660 0.0060 0.0480                      0.949653                                    F             | 
|    regB/out_reg[15]/Q          DFF_X1    Fall  1.7630 0.0970 0.0080             0.927533 2.68158  3.60911           2       100      F             | 
|    regB/out[15]                          Fall  1.7630 0.0000                                                                                       | 
|    fb/b[15]                              Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/in2[15]                       Fall  1.7630 0.0000                                                                                       | 
|    fb/mult/i_2_46/B            MUX2_X1   Fall  1.7640 0.0010 0.0080    0.0010            0.899702                                                  | 
|    fb/mult/i_2_46/Z            MUX2_X1   Fall  1.8200 0.0560 0.0100             0.138936 1.14029  1.27923           1       100                    | 
|    fb/mult/out_reg[15]/D       DFF_X1    Fall  1.8200 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[15]/CK      DFF_X1 Rise  0.0830 0.0030 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0830 3.0830 | 
| library setup check                       | -0.0290 3.0540 | 
| data required time                        |  3.0540        | 
|                                           |                | 
| data required time                        |  3.0540        | 
| data arrival time                         | -1.8200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2340        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[20]/D 
  
 Path Start Point : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[20]/CK         DFF_X1    Rise  1.6630 0.0030 0.0480                      0.949653                                    F             | 
|    regB/out_reg[20]/Q          DFF_X1    Fall  1.7610 0.0980 0.0090             1.48793  2.55072  4.03865           2       100      F             | 
|    regB/out[20]                          Fall  1.7610 0.0000                                                                                       | 
|    fb/b[20]                              Fall  1.7610 0.0000                                                                                       | 
|    fb/mult/in2[20]                       Fall  1.7610 0.0000                                                                                       | 
|    fb/mult/i_2_51/B            MUX2_X1   Fall  1.7610 0.0000 0.0090                      0.899702                                                  | 
|    fb/mult/i_2_51/Z            MUX2_X1   Fall  1.8190 0.0580 0.0100             0.441962 1.14029  1.58225           1       100                    | 
|    fb/mult/out_reg[20]/D       DFF_X1    Fall  1.8190 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220 0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240 0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370 0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410 0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800 0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[20]/CK      DFF_X1 Rise  0.0820 0.0020 0.0350    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0820 3.0820 | 
| library setup check                       | -0.0290 3.0530 | 
| data required time                        |  3.0530        | 
|                                           |                | 
| data required time                        |  3.0530        | 
| data arrival time                         | -1.8190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2340        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[22]/D 
  
 Path Start Point : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             0.868301 3.40189  4.27019           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4    Fall  1.5000 0.0000 0.0000                      3.0037                                      F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4    Fall  1.5240 0.0240 0.0080             4.87413  11.8107  16.6848           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                    Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1               Fall  1.5240 0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8    Fall  1.5260 0.0020 0.0080                      10.8                                        F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8    Rise  1.5480 0.0220 0.0180             8.22208  39.1662  47.3882           4       100      F    K        | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5480 0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5480 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_2                  Rise  1.5480 0.0000                                                                                       | 
|    regB/CTS_L3_c_tid1_14/A     CLKBUF_X3 Rise  1.5510 0.0030 0.0180    0.0010            1.42116                                     F             | 
|    regB/CTS_L3_c_tid1_14/Z     CLKBUF_X3 Rise  1.5920 0.0410 0.0150             6.64992  6.25843  12.9083           1       100      F    K        | 
|    regB/CTS_L4_c_tid1_6/A      INV_X4    Rise  1.5960 0.0040 0.0150    0.0010            6.25843                                     F             | 
|    regB/CTS_L4_c_tid1_6/ZN     INV_X4    Fall  1.6090 0.0130 0.0090             7.05155  12.5169  19.5684           2       100      F    K        | 
|    regB/CTS_L5_c_tid1_4/A      INV_X4    Fall  1.6120 0.0030 0.0090                      5.70005                                     F             | 
|    regB/CTS_L5_c_tid1_4/ZN     INV_X4    Rise  1.6600 0.0480 0.0480             23.0632  49.382   72.4451           52      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    regB/out_reg[22]/CK         DFF_X1    Rise  1.6630 0.0030 0.0480                      0.949653                                    F             | 
|    regB/out_reg[22]/Q          DFF_X1    Fall  1.7590 0.0960 0.0080             0.674417 2.61891  3.29332           2       100      F             | 
|    regB/out[22]                          Fall  1.7590 0.0000                                                                                       | 
|    fb/b[22]                              Fall  1.7590 0.0000                                                                                       | 
|    fb/mult/in2[22]                       Fall  1.7590 0.0000                                                                                       | 
|    fb/mult/i_2_53/B            MUX2_X1   Fall  1.7590 0.0000 0.0080                      0.899702                                                  | 
|    fb/mult/i_2_53/Z            MUX2_X1   Fall  1.8160 0.0570 0.0100             0.408004 1.14029  1.54829           1       100                    | 
|    fb/mult/out_reg[22]/D       DFF_X1    Fall  1.8160 0.0000 0.0100                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             0.868301 3.0037   3.872             1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c42/A BUF_X4 Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid1__c1_tid1__c42/Z BUF_X4 Rise  0.0220  0.0220 0.0130             4.87413  10.8     15.6741           1       100      F    K        | 
|    fb/clk__CTS_1_PP_1                 Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1            Rise  0.0220  0.0000                                                                                       | 
|    fb/mult/CTS_L2_c_tid1_68/A  INV_X8 Rise  0.0240  0.0020 0.0130                      11.8107                                     F             | 
|    fb/mult/CTS_L2_c_tid1_68/ZN INV_X8 Fall  0.0370  0.0130 0.0090             8.22208  35.663   43.8851           4       100      F    K        | 
|    fb/mult/CTS_L3_c_tid1_18/A  INV_X4 Fall  0.0410  0.0040 0.0100                      5.70005                                     F             | 
|    fb/mult/CTS_L3_c_tid1_18/ZN INV_X4 Rise  0.0800  0.0390 0.0350             20.7606  30.8318  51.5924           36      100      F    K        | 
|    fb/mult/out_reg[22]/CK      DFF_X1 Rise  0.0790 -0.0010 0.0350    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.0790 3.0790 | 
| library setup check                       | -0.0290 3.0500 | 
| data required time                        |  3.0500        | 
|                                           |                | 
| data required time                        |  3.0500        | 
| data arrival time                         | -1.8160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.2340        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 442M, CVMEM - 1786M, PVMEM - 2263M)
