<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Portfolio - SoC and CPU Floor Planning Project</title>
    <style>
        body { font-family: Arial, sans-serif; margin: 30px; background-color: #f9f9f9; }
        h1, h2, h3 { color: #2c3e50; }
        table { width: 100%; border-collapse: collapse; margin-top: 20px; }
        th, td { border: 1px solid #ccc; padding: 10px; text-align: left; }
        th { background-color: #eee; }
        a { color: #3498db; text-decoration: none; }
        a:hover { text-decoration: underline; }
        .section { margin-bottom: 40px; }
    </style>
</head>
<body>

<h1>SoC and CPU Floor Planning Project (OctoNyte)</h1>

<div class="section">
    <h2>Project Overview</h2>
    <p>The <strong>OctoNyte</strong> project involved developing a System-on-Chip (SoC) floor plan using OpenLane and the SkyWater 130nm PDK. My primary contributions included functional partitioning, library integration, macro placement optimization, OpenLane 1.1.1 configuration using TCL scripts, and YAML configuration development for OpenLane2 under a Nix-shell environment. I was responsible for completing deliverables across all four sprints, ensuring a manufacturable and reproducible layout.</p>
    <p>Project Repository: <a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte" target="_blank">Kavyaa75-OctoNyte GitHub Repository</a></p>
</div>

<div class="section">
    <h2>Sprint Objectives</h2>
    <table>
        <tr><th>Sprint</th><th>Objective</th><th>Description</th></tr>
        <tr><td>Sprint 1</td><td>Minimal Viable Product</td><td>Functional block partitioning and initial floorplan validation</td></tr>
        <tr><td>Sprint 2</td><td>Infrastructure Spike</td><td>Standard cell library integration and macro placement</td></tr>
        <tr><td>Sprint 3</td><td>Experimental Agent Selection</td><td>Development of OpenLane 1.1.1 configuration scripts</td></tr>
        <tr><td>Sprint 4</td><td>Working MVP</td><td>Implementation of YAML configurations under OpenLane2 in a reproducible Nix-shell environment</td></tr>
    </table>
</div>

<div class="section">
    <h2>Summary of Tasks</h2>
    <table>
        <tr><th>User Story</th><th>Task</th><th>Contribution</th><th>Status</th></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Design Partitioning (Issue #2)</td><td>Defined and validated CPU, memory, and I/O partitions</td><td>Completed</td></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Library Integration (Issue #33)</td><td>Integrated standard cells and validated PDK compliance</td><td>Completed</td></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Macro Placement (Issue #34)</td><td>Optimized macro locations for performance and manufacturability</td><td>Completed</td></tr>
        <tr><td>SoC and CPU Floor Planning</td><td>Signal Routing & Feasibility (Issue #58)</td><td>Developed TCL scripts and YAML configurations for automated flows</td><td>Completed</td></tr>
    </table>
</div>

<div class="section">
    <h2>Key Contributions with Screenshots</h2>
    <h3>1. Functional Block Partitioning</h3>
    <p>Allocated CPU, memory, and I/O regions within the SoC. Achieved initial partitioning validation with SkyWater design rules.</p>

    <h3>2. Standard Cell and Macro Placement</h3>
    <p>Integrated standard cell libraries and optimized macro positioning to minimize congestion and power distribution challenges.</p>

    <h3>3. OpenLane 1.1.1 TCL Configurations</h3>
    <p>Developed and verified configuration scripts to automate the digital implementation workflow, ensuring compatibility with OpenLane 1.1.1.</p>

    <h3>4. OpenLane2 YAML Configurations and Custom Register File</h3>
    <p>Created YAML configurations for OpenLane2, executing full flow validations inside a Nix-shell. Integrated a custom-designed register file (regfile_2r1w).</p>
</div>

<div class="image-container">
  <h3>Register File Layout</h3>
  <img src="https://www.bing.com/images/search?view=detailV2&ccid=%2BZU8%2BdBx&id=69FA1FFCB0DEC8E47CE9A074E552D784DD5F81B3&thid=OIP.-ZU8-dBx7LnHNrepuWvN1AHaGc&mediaurl=https%3A%2F%2Fimages.freeimages.com%2Fimages%2Flarge-previews%2F906%2Fleaf-1192700.jpg&cdnurl=https%3A%2F%2Fth.bing.com%2Fth%2Fid%2FR.f9953cf9d071ecb9c736b7a9b96bcdd4%3Frik%3Ds4Ff3YTXUuV0oA%26pid%3DImgRaw%26r%3D0&exph=1077&expw=1237&q=leaf&simid=607993724667049563&FORM=IRPRST&ck=2771602E69E9E3E890B3767E04251760&selectedIndex=0&itb=0&cw=1145&ch=535&ajaxhist=0&ajaxserp=0" alt="Register File Layout Screenshot" style="max-width: 100%; height: auto;">
</div>

<div class="section">
    <h2>Repository and Code References</h2>
    <ul>
        <li><a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte" target="_blank">Main Repository</a></li>
        <li><a href="https://github.com/Rivier-Computer-Science/OctoNyte/issues/1" target="_blank">User Story - GitHub Issue #1</a></li>
        <li><a href="https://github.com/Kavyaa75/Kavyaa75-OctoNyte/commits/main" target="_blank">Commit History</a></li>
    </ul>
</div>

<div class="section">
    <h2>Appendix</h2>
    <ul>
        <li>All detailed Sprint documents available on request (Sprint 1, Sprint 2, Sprint 3, Sprint 4)</li>
        <li>Additional screenshots of OpenLane run validations and DRC/LVS checks available on request</li>
    </ul>
</div>

</body>
</html>
