==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.kphp-kdbisearchutf8_utils.c_translit_from_en_to_ru_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21939 ; free virtual = 44679
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21939 ; free virtual = 44679
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21935 ; free virtual = 44674
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'translit_from_en_to_ru' into 'main' (extr_.kphp-kdbisearchutf8_utils.c_translit_from_en_to_ru_with_main.c:325) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21935 ; free virtual = 44674
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21919 ; free virtual = 44659
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21919 ; free virtual = 44659
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.19 seconds; current allocated memory: 95.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.525 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21919 ; free virtual = 44659
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.radare2libranalarchhexagonhexagon_anal.c_hexagon_anal_instruction_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.radare2libranalarchhexagonhexagon_anal.c_hexagon_anal_instruction_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.radare2libranalarchhexagonhexagon_anal.c_hexagon_anal_instruction_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/214_benchmakrs/extr_.kphp-kdbisearchutf8_utils.c_translit_from_ru_to_en_with_main'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.kphp-kdbisearchutf8_utils.c_translit_from_ru_to_en_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.kphp-kdbisearchutf8_utils.c_translit_from_ru_to_en_with_main.c/solution1'.
