--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Apr 10 22:33:26 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            536 items scored, 194 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.603ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_15__i18  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_15__i0  (to OSCC_1 +)

   Delay:                   5.421ns  (32.9% logic, 67.1% route), 4 logic levels.

 Constraint Details:

      5.421ns data_path \CNTRL/v_counter_15__i18 to \CNTRL/v_counter_15__i0 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.603ns

 Path Details: \CNTRL/v_counter_15__i18 to \CNTRL/v_counter_15__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_15__i18 (from OSCC_1)
Route         2   e 0.906                                  \CNTRL/v_counter[18]
LUT4        ---     0.390              A to Z              \CNTRL/i7_4_lut
Route         1   e 0.620                                  \CNTRL/n17
LUT4        ---     0.390              A to Z              \CNTRL/i9_4_lut
Route         2   e 0.786                                  \CNTRL/n165
LUT4        ---     0.390              B to Z              \CNTRL/i2_4_lut_adj_1
Route        19   e 1.326                                  \CNTRL/n51
                  --------
                    5.421  (32.9% logic, 67.1% route), 4 logic levels.


Error:  The following path violates requirements by 0.603ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_15__i18  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_15__i18  (to OSCC_1 +)

   Delay:                   5.421ns  (32.9% logic, 67.1% route), 4 logic levels.

 Constraint Details:

      5.421ns data_path \CNTRL/v_counter_15__i18 to \CNTRL/v_counter_15__i18 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.603ns

 Path Details: \CNTRL/v_counter_15__i18 to \CNTRL/v_counter_15__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_15__i18 (from OSCC_1)
Route         2   e 0.906                                  \CNTRL/v_counter[18]
LUT4        ---     0.390              A to Z              \CNTRL/i7_4_lut
Route         1   e 0.620                                  \CNTRL/n17
LUT4        ---     0.390              A to Z              \CNTRL/i9_4_lut
Route         2   e 0.786                                  \CNTRL/n165
LUT4        ---     0.390              B to Z              \CNTRL/i2_4_lut_adj_1
Route        19   e 1.326                                  \CNTRL/n51
                  --------
                    5.421  (32.9% logic, 67.1% route), 4 logic levels.


Error:  The following path violates requirements by 0.603ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_15__i18  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_15__i17  (to OSCC_1 +)

   Delay:                   5.421ns  (32.9% logic, 67.1% route), 4 logic levels.

 Constraint Details:

      5.421ns data_path \CNTRL/v_counter_15__i18 to \CNTRL/v_counter_15__i17 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.603ns

 Path Details: \CNTRL/v_counter_15__i18 to \CNTRL/v_counter_15__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_15__i18 (from OSCC_1)
Route         2   e 0.906                                  \CNTRL/v_counter[18]
LUT4        ---     0.390              A to Z              \CNTRL/i7_4_lut
Route         1   e 0.620                                  \CNTRL/n17
LUT4        ---     0.390              A to Z              \CNTRL/i9_4_lut
Route         2   e 0.786                                  \CNTRL/n165
LUT4        ---     0.390              B to Z              \CNTRL/i2_4_lut_adj_1
Route        19   e 1.326                                  \CNTRL/n51
                  --------
                    5.421  (32.9% logic, 67.1% route), 4 logic levels.

Warning: 5.603 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     5.603 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\CNTRL/n51                              |      19|     190|     97.94%
                                        |        |        |
\CNTRL/n165                             |       2|     152|     78.35%
                                        |        |        |
\CNTRL/n16                              |       1|      76|     39.18%
                                        |        |        |
\CNTRL/n17                              |       1|      76|     39.18%
                                        |        |        |
\CNTRL/n10_adj_4                        |       1|      38|     19.59%
                                        |        |        |
\CNTRL/n16_adj_1                        |       1|      38|     19.59%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 194  Score: 112588

Constraints cover  536 paths, 74 nets, and 167 connections (82.7% coverage)


Peak memory: 58138624 bytes, TRCE: 1921024 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
