#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 22 16:13:27 2020
# Process ID: 21632
# Current directory: C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.sim/SPI_MASTER/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.sim/SPI_MASTER/behav/xsim/xsim.dir/AXI_Module_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.sim/SPI_MASTER/behav/xsim/webtalk.log
# Journal file: C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.sim/SPI_MASTER/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.sim/SPI_MASTER/behav/xsim/xsim.dir/AXI_Module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FPGA_PROJECTS/AXI_SPI_CORE_IP/AXI_SPI/AXI_SPI.sim/SPI_MASTER/behav/xsim/xsim.dir/AXI_Module_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 22 16:13:37 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 110.063 ; gain = 17.516
INFO: [Common 17-206] Exiting Webtalk at Fri May 22 16:13:37 2020...
