INTSTYLE=ise
INFILE=C:\Users\Rosswell\Documents\Verilog\Counter\Top_Level.ncd
OUTFILE=C:\Users\Rosswell\Documents\Verilog\Counter\Top_Level.bit
FAMILY=Artix7
PART=xc7a100t-3csg324
WORKINGDIR=C:\Users\Rosswell\Documents\Verilog\Counter
LICENSE=WebPack
USER_INFO=211383700_0_0_936
