<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>CLKMODE</title><link rel="Prev" href="CLKI_FDEL.htm" title="Previous" /><link rel="Next" href="clkodel.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/attributes.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pLLgKBiC0zZ3RLM5_002foph7IA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/CLKMODE.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1260476">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hdl_attributes.htm#1260476">HDL Attributes</a> &gt; CLKMODE</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1260476" class="Heading2"><span></span>CLKMODE</h3><h5 id="ww1260477" class="HeadingRunIn"><span></span>Convention</h5><p id="ww1260478" class="Body"><span></span>CLKMODE= mode </p><h5 id="ww1260479" class="HeadingRunIn"><span></span>Description</h5><p id="ww1278894" class="Body"><span></span>Valid mode values are SCLK and ECLK. The default is SCLK.</p><p id="ww1260481" class="Body"><span></span>Attached to either a register declaration for an I/O flip-flop, or an I/O flip-flop instance. CLKMODE directs mapper to use a clock by the edge clock routing. When applied with the value ECLK, the register will be clocked by ECLK.</p><p id="ww1260482" class="Body"><span></span>It is recommended that this preference is put on the net closest to the flip-flop.</p><h5 id="ww1278877" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1278881" class="Body"><span></span>LatticeSC/M, LatticeECP2</p><h5 id="ww1260483" class="HeadingRunIn"><span></span>VHDL Syntax </h5><p id="ww1260485" class="Body"><span></span>ATTRIBUTE CLKMODE: string;<br />ATTRIBUTE CLKMODE OF [signal_name]: SIGNAL IS "[value]";</p><h5 id="ww1260487" class="HeadingRunIn"><span></span>VHDL Example Code</h5><pre id="ww1260488" class="Code">attribute CLKMODE : string;</pre><pre id="ww1260489" class="Code">attribute CLKMODE of input1 : signal is "ECLK";</pre><h5 id="ww1260490" class="HeadingRunIn"><span></span>Verilog Syntax – Precision</h5><p id="ww1260492" class="Body"><span></span>//pragma attribute [signal_name] CLKMODE [value]</p><h5 id="ww1260493" class="HeadingRunIn"><span></span>Verilog Example Code – Precision</h5><pre id="ww1260494" class="Code">//pragma attribute input1 CLKMODE ECLK</pre><h5 id="ww1260495" class="HeadingRunIn"><span></span>Verilog Syntax – Synplify</h5><p id="ww1260496" class="Body"><span></span>PinType [signal_name] /* synthesis CLKMODE ="[value]"*/;</p><h5 id="ww1260497" class="HeadingRunIn"><span></span>Verilog Example Code – Synplify</h5><pre id="ww1265200" class="Code">input input1 /* synthesis CLKMODE ="ECLK" */;</pre></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>