
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035838                       # Number of seconds simulated
sim_ticks                                 35837798154                       # Number of ticks simulated
final_tick                               562804161339                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297540                       # Simulator instruction rate (inst/s)
host_op_rate                                   375843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3235319                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902612                       # Number of bytes of host memory used
host_seconds                                 11077.05                       # Real time elapsed on the host
sim_insts                                  3295869985                       # Number of instructions simulated
sim_ops                                    4163235240                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2037248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       766464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1792256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4600832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1568384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1568384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15916                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5988                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14002                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35944                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12253                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12253                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56846350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21387028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50010215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128379316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             135723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43763403                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43763403                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43763403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56846350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21387028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50010215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172142719                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85941963                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31070770                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25251579                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118974                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13075152                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12128869                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279082                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89885                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31190796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172356514                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31070770                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15407951                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37904893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11377895                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6269734                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15275468                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84577338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46672445     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331851      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685215      3.17%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547573      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769795      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279377      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651568      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926157      1.10%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18713357     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84577338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361532                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005499                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32628081                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6078765                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36455272                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245326                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9169892                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5307818                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42338                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206070026                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81246                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9169892                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35014851                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1358985                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1196037                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34257380                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3580191                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198815019                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30651                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1484314                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1280                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278362883                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928178886                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928178886                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107667334                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40518                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22683                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9809624                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18526691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9445698                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149343                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3321861                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188008601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38940                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149363844                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288055                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64905686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198313039                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5872                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84577338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766003                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29207641     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18201244     21.52%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12069760     14.27%     70.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8843315     10.46%     80.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7583372      8.97%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948268      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3368775      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634047      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       720916      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84577338                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874421     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178110     14.49%     85.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176674     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124463438     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126209      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829876      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7927787      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149363844                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737962                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229211                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384822290                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252953883                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145565135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150593055                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562365                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7292723                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2949                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          657                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2419922                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9169892                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         555554                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81199                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188047541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18526691                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9445698                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22406                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          657                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2458866                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146994334                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914672                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2369508                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21639515                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20738428                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7724843                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710391                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145662015                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145565135                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94867306                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267858184                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693761                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354170                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65238917                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123545                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75407446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29182138     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20949209     27.78%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8518618     11.30%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795422      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3926288      5.21%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1599609      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1902350      2.52%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       951069      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3582743      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75407446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3582743                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259873055                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385272503                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1364625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859420                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859420                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163576                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163576                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661281863                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201207941                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190138755                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85941963                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31778720                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25906397                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2119116                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13447725                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12422334                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3422019                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94166                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31779554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174566247                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31778720                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15844353                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38772540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11267961                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5297432                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15683918                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1023063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84972210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46199670     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2565902      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4796098      5.64%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4774221      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2969761      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2353483      2.77%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1475259      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1391762      1.64%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18446054     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84972210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369770                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031211                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33133493                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5238583                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37250190                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       227506                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9122434                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5378074                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209414905                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1434                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9122434                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35536379                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1010709                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       936290                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35028887                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3337507                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201963178                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1384563                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1023153                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283576516                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    942231494                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    942231494                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175438910                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108137601                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36024                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17276                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9299050                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18667451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9553515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119589                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3140476                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190393595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151707903                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298949                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64345933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196736744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84972210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898564                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28992931     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18539391     21.82%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12161932     14.31%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8015344      9.43%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8466758      9.96%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4080677      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3229686      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733845      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       751646      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84972210                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         945213     72.47%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179386     13.75%     86.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179681     13.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126886570     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038063      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17275      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14675833      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8090162      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151707903                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765237                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1304280                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389991245                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254774418                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148229805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153012183                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       473343                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7230475                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1972                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2308172                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9122434                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         525101                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91232                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190428147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18667451                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9553515                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17276                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1325922                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2503243                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149693920                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14006416                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2013983                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21901437                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21229440                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7895021                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741802                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148276562                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148229805                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94470587                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271081578                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724766                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348495                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102175006                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125807698                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64620882                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2144780                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75849776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150976                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28637552     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21314894     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8857250     11.68%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4421697      5.83%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4398482      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1776527      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1777634      2.34%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955074      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3710666      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75849776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102175006                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125807698                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18682319                       # Number of memory references committed
system.switch_cpus1.commit.loads             11436976                       # Number of loads committed
system.switch_cpus1.commit.membars              17276                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18158931                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113343248                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2594865                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3710666                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262567690                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389985476                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 969753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102175006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125807698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102175006                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841125                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841125                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188884                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188884                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672451079                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205890328                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192411953                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34552                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85941963                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31273379                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25651585                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2037218                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13319811                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12195856                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3186714                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88067                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32339204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171903500                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31273379                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15382570                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36928275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10918071                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6625334                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15820033                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       816326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84740265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47811990     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3689603      4.35%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3224935      3.81%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3473497      4.10%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3014972      3.56%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1592444      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1040229      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2745222      3.24%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18147373     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84740265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363890                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000228                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34007762                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6209988                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35136876                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       544710                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8840928                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5124343                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6603                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203859846                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        51583                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8840928                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35700152                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2638150                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       871023                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33958258                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2731753                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196922386                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13062                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1696435                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       757679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273591599                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918268142                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918268142                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169763662                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103827914                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34756                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18589                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7297839                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19399911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10115564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       245994                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3287263                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185625184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34743                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149165597                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       284074                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61593205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    188176682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84740265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760268                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909164                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30028893     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17982725     21.22%     56.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12114834     14.30%     70.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7714120      9.10%     80.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7595052      8.96%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4465165      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3430658      4.05%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       749681      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       659137      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84740265                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1093070     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            41      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        207620     13.27%     83.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       263342     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122708901     82.26%     82.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036420      1.37%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16166      0.01%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15897466     10.66%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8506644      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149165597                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735655                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1564073                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384919605                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247254206                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144979258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150729670                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       266475                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7077609                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1098                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2303768                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8840928                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1875847                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       164824                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185659928                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       320731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19399911                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10115564                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18577                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        119764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7792                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1098                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1249724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1136468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2386192                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146562912                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14937590                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2602684                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23203392                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20775556                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8265802                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705371                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145127954                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144979258                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94572491                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264123128                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686944                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358062                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100895112                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123517632                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62145567                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2063346                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75899337                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627387                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172015                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30183558     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20632707     27.18%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8452796     11.14%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4329266      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3721987      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1826442      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2015604      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1018063      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3718914      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75899337                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100895112                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123517632                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20134079                       # Number of memory references committed
system.switch_cpus2.commit.loads             12322288                       # Number of loads committed
system.switch_cpus2.commit.membars              16166                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17730908                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111132210                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2434979                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3718914                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257843622                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380175580                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1201698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100895112                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123517632                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100895112                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851795                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851795                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173991                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173991                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       661754113                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198892291                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191203032                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32332                       # number of misc regfile writes
system.l2.replacements                          35945                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1878178                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68713                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.333663                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           750.789295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.435730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5205.163877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.973692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2475.294536                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.953520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5985.648663                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5770.123198                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4637.487316                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7916.130173                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022912                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.158849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.075540                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.182668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176090                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141525                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.241581                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56762                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33594                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82545                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  172901                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53479                       # number of Writeback hits
system.l2.Writeback_hits::total                 53479                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82545                       # number of demand (read+write) hits
system.l2.demand_hits::total                   172901                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56762                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33594                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82545                       # number of overall hits
system.l2.overall_hits::total                  172901                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15916                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5988                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14002                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35944                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5988                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14002                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35944                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15916                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5988                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14002                       # number of overall misses
system.l2.overall_misses::total                 35944                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       523527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    812525268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       573611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    331670137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       419166                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    747549139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1893260848                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       523527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    812525268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       573611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    331670137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       419166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    747549139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1893260848                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       523527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    812525268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       573611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    331670137                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       419166                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    747549139                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1893260848                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72678                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        96547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              208845                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53479                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53479                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72678                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        96547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               208845                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72678                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        96547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              208845                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218993                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172109                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218993                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151281                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172109                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218993                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151281                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172109                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 37394.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51050.846193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40972.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55389.134436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 41916.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53388.740109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52672.514133                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 37394.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51050.846193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40972.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55389.134436                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 41916.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53388.740109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52672.514133                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 37394.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51050.846193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40972.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55389.134436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 41916.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53388.740109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52672.514133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12253                       # number of writebacks
system.l2.writebacks::total                     12253                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15916                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5988                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14002                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35944                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35944                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       442365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    720337518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       495162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    297104543                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       359492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    666921950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1685661030                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       442365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    720337518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       495162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    297104543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       359492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    666921950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1685661030                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       442365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    720337518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       495162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    297104543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       359492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    666921950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1685661030                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172109                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172109                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 31597.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45258.703066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35368.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49616.657148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35949.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47630.477789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46896.868184                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 31597.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45258.703066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35368.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49616.657148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35949.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47630.477789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46896.868184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 31597.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45258.703066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35368.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49616.657148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35949.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47630.477789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46896.868184                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995322                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015283068                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042823.074447                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15275451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15275451                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15275451                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15275451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15275451                       # number of overall hits
system.cpu0.icache.overall_hits::total       15275451                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       693320                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       693320                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       693320                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       693320                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       693320                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       693320                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15275468                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15275468                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15275468                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15275468                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15275468                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15275468                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40783.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40783.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40783.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40783.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40783.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40783.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537527                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537527                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38394.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38394.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72678                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560310                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72934                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2475.667179                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.509351                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490649                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900427                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099573                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568653                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568653                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561358                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561358                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561358                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561358                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154606                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154606                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154606                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154606                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154606                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154606                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4844386236                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4844386236                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4844386236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4844386236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4844386236                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4844386236                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715964                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715964                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715964                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715964                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014418                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014418                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31333.753127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31333.753127                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31333.753127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31333.753127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31333.753127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31333.753127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20754                       # number of writebacks
system.cpu0.dcache.writebacks::total            20754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81928                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81928                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81928                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81928                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81928                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72678                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72678                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72678                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1343363878                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1343363878                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1343363878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1343363878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1343363878                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1343363878                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004102                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004102                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18483.776081                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18483.776081                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18483.776081                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18483.776081                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18483.776081                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18483.776081                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997592                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013584210                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2189166.760259                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997592                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15683901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15683901                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15683901                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15683901                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15683901                       # number of overall hits
system.cpu1.icache.overall_hits::total       15683901                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       748042                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       748042                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       748042                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       748042                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       748042                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       748042                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15683918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15683918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15683918                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15683918                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15683918                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15683918                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44002.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44002.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44002.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44002.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44002.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44002.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       605961                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       605961                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       605961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       605961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       605961                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       605961                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43282.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43282.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43282.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43282.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43282.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43282.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169261430                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4248.743160                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.758648                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.241352                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905307                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094693                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10687830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10687830                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7211350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7211350                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17276                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17276                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17276                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17899180                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17899180                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17899180                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17899180                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103763                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103763                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103763                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103763                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3359148105                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3359148105                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3359148105                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3359148105                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3359148105                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3359148105                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10791593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10791593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7211350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7211350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18002943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18002943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18002943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18002943                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009615                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009615                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005764                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32373.274722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32373.274722                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32373.274722                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32373.274722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32373.274722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32373.274722                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10422                       # number of writebacks
system.cpu1.dcache.writebacks::total            10422                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64181                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64181                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39582                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39582                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    595918638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    595918638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    595918638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    595918638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    595918638                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    595918638                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15055.293770                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15055.293770                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15055.293770                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15055.293770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15055.293770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15055.293770                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.997895                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010734885                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1837699.790909                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.997895                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016022                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15820021                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15820021                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15820021                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15820021                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15820021                       # number of overall hits
system.cpu2.icache.overall_hits::total       15820021                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       527843                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       527843                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       527843                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       527843                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       527843                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       527843                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15820033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15820033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15820033                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15820033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15820033                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15820033                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43986.916667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43986.916667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43986.916667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43986.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43986.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43986.916667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       429836                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       429836                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       429836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       429836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       429836                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       429836                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42983.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42983.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42983.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42983.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42983.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42983.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96547                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191260081                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96803                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1975.766051                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.498687                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.501313                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916010                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083990                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11743133                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11743133                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7779314                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7779314                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17643                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17643                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16166                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16166                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19522447                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19522447                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19522447                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19522447                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       360546                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       360546                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       360586                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        360586                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       360586                       # number of overall misses
system.cpu2.dcache.overall_misses::total       360586                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10154485852                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10154485852                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1798048                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1798048                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10156283900                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10156283900                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10156283900                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10156283900                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12103679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12103679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7779354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7779354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16166                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19883033                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19883033                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19883033                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19883033                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029788                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029788                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000005                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018135                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018135                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018135                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018135                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28164.189457                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28164.189457                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 44951.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44951.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28166.051649                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28166.051649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28166.051649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28166.051649                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22303                       # number of writebacks
system.cpu2.dcache.writebacks::total            22303                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       263999                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       263999                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       264039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       264039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       264039                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       264039                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96547                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96547                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96547                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96547                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96547                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96547                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1537026897                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1537026897                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1537026897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1537026897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1537026897                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1537026897                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004856                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004856                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004856                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15919.986090                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15919.986090                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15919.986090                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15919.986090                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15919.986090                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15919.986090                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
