[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920059 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920059 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920059 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13131333 heartbeat IPC: 0.9793 cumulative IPC: 0.9793 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22126411 heartbeat IPC: 1.112 cumulative IPC: 1.041 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29992272 heartbeat IPC: 1.271 cumulative IPC: 1.108 (Simulation time: 00 hr 02 min 56 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36091211 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 44 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36091211 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.108 instructions: 40000002 cycles: 36091211
CPU 0 Branch Prediction Accuracy: 94.12% MPKI: 13.06 Average ROB Occupancy at Mispredict: 38.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.28
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331468 HIT:     329920 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331468 HIT:     329920 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 352.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875126 HIT:     831559 MISS:      43567 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711564 HIT:     679203 MISS:      32361 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43533 HIT:      35411 MISS:       8122 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116811 HIT:     116746 MISS:         65 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        199 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4259210 HIT:    3846192 MISS:     413018 MSHR_MERGE:     106485
cpu0->cpu0_L1I LOAD         ACCESS:    4259210 HIT:    3846192 MISS:     413018 MSHR_MERGE:     106485
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.861 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14359010 HIT:   13747244 MISS:     611766 MSHR_MERGE:     159983
cpu0->cpu0_L1D LOAD         ACCESS:    8021346 HIT:    7529044 MISS:     492302 MSHR_MERGE:      87271
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334198 HIT:    6217958 MISS:     116240 MSHR_MERGE:      72706
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        242 MISS:       3224 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3724977 HIT:    3625186 MISS:      99791 MSHR_MERGE:      62712
cpu0->cpu0_ITLB LOAD         ACCESS:    3724977 HIT:    3625186 MISS:      99791 MSHR_MERGE:      62712
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.89 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13626790 HIT:   13250216 MISS:     376574 MSHR_MERGE:      82185
cpu0->cpu0_DTLB LOAD         ACCESS:   13626790 HIT:   13250216 MISS:     376574 MSHR_MERGE:      82185
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.751 cycles
cpu0->LLC TOTAL        ACCESS:      57716 HIT:      45639 MISS:      12077 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32361 HIT:      24770 MISS:       7591 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8122 HIT:       5292 MISS:       2830 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14214 HIT:      14189 MISS:         25 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1388 MISS:       1631 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        648
  ROW_BUFFER_MISS:      11403
  AVG DBUS CONGESTED CYCLE: 19.06
Channel 0 WQ ROW_BUFFER_HIT:        259
  ROW_BUFFER_MISS:        925
  FULL:          0
Channel 0 REFRESHES ISSUED:       3007
