# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 17:49:43  December 24, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		led_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M08SCM153C8G
set_global_assignment -name TOP_LEVEL_ENTITY led
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:49:43  DECEMBER 24, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name VERILOG_FILE led.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE MBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 153
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_J14 -to key[3]
set_location_assignment VREFGROUP_B2_N0 -to key[2]
set_location_assignment PIN_K14 -to key[1]
set_location_assignment PIN_K11 -to led[7]
set_location_assignment PIN_L11 -to led[6]
set_location_assignment PIN_K12 -to led[5]
set_location_assignment PIN_L15 -to led[4]
set_location_assignment PIN_J5 -to clk_in
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to key
set_location_assignment PIN_J9 -to rst
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_in[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to bit_out[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk_in
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rst
set_location_assignment PIN_M4 -to SPI_CS
set_location_assignment PIN_P3 -to SPI_MISO
set_location_assignment PIN_M5 -to SPI_MOSI
set_location_assignment PIN_R3 -to SPI_SCLK
set_global_assignment -name VERILOG_FILE count_num.v
set_global_assignment -name VERILOG_FILE left_shifter.v
set_global_assignment -name VERILOG_FILE sck_generate.v
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_CS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_SCLK
set_global_assignment -name VERILOG_FILE SPI.v
set_global_assignment -name VERILOG_FILE man_coding.v
set_location_assignment PIN_L6 -to man_code
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top