Info: Starting: Create testbench Platform Designer system
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema.ipx
Info: qsys-generate C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema.qsys --testbench=STANDARD --output-directory=C:\Users\and-h\Documents\GitHub\clockBareMetal --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading clockBareMetal/sistema.qsys
Progress: Reading input file
Progress: Adding BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON
Progress: Adding BUZZER [altera_avalon_pio 18.1]
Progress: Parameterizing module BUZZER
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SVSD [altera_avalon_pio 18.1]
Progress: Parameterizing module SVSD
Progress: Adding SWITCH [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sistema.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema\testbench\sistema.ipx
Progress: Loading clockBareMetal/sistema.qsys
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/* matched 5 files in 0.01 seconds
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/*/* matched 9 files in 0.00 seconds
Info: C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema\testbench\sistema.ipx described 0 plugins, 3 paths, in 0.07 seconds
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/* matched 4 files in 0.08 seconds
Info: C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/and-h/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.35 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0.38 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0.02 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.52 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.52 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: sistema
Info: TB_Gen: System design is: sistema
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property button_external_connection EXPORT_OF
Info: get_instance_property BUTTON CLASS_NAME
Info: get_instance_assignment BUTTON testbench.partner.map.external_connection
Info: get_interface_property buzzer_external_connection EXPORT_OF
Info: get_instance_property BUZZER CLASS_NAME
Info: get_instance_assignment BUZZER testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in_reset
Info: get_interface_property svsd_external_connection EXPORT_OF
Info: get_instance_property SVSD CLASS_NAME
Info: get_instance_assignment SVSD testbench.partner.map.external_connection
Info: get_interface_property switch_external_connection EXPORT_OF
Info: get_instance_property SWITCH CLASS_NAME
Info: get_instance_assignment SWITCH testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : sistema_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : sistema_tb with all standard BFMs
Info: create_system sistema_tb
Info: add_instance sistema_inst sistema 
Info: set_use_testbench_naming_pattern true sistema
Info: get_instance_interfaces sistema_inst
Info: get_instance_interface_property sistema_inst button_external_connection CLASS_NAME
Info: get_instance_interface_property sistema_inst buzzer_external_connection CLASS_NAME
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: get_instance_interface_property sistema_inst svsd_external_connection CLASS_NAME
Info: get_instance_interface_property sistema_inst switch_external_connection CLASS_NAME
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: add_instance sistema_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property sistema_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst clk clockRate
Info: set_instance_parameter_value sistema_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value sistema_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property sistema_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: get_instance_interfaces sistema_inst_clk_bfm
Info: get_instance_interface_property sistema_inst_clk_bfm clk CLASS_NAME
Info: add_connection sistema_inst_clk_bfm.clk sistema_inst.clk
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: add_instance sistema_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property sistema_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports sistema_inst reset
Info: get_instance_interface_port_property sistema_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property sistema_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value sistema_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value sistema_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property sistema_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces sistema_inst_reset_bfm
Info: get_instance_interface_property sistema_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property sistema_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property sistema_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst reset associatedClock
Info: get_instance_interfaces sistema_inst_clk_bfm
Info: get_instance_interface_property sistema_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: sistema_inst_reset_bfm is not associated to any clock; connecting sistema_inst_reset_bfm to 'sistema_inst_clk_bfm.clk'
Warning: TB_Gen: sistema_inst_reset_bfm is not associated to any clock; connecting sistema_inst_reset_bfm to 'sistema_inst_clk_bfm.clk'
Info: add_connection sistema_inst_clk_bfm.clk sistema_inst_reset_bfm.clk
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: get_instance_interfaces sistema_inst_reset_bfm
Info: get_instance_interface_property sistema_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property sistema_inst_reset_bfm reset CLASS_NAME
Info: add_connection sistema_inst_reset_bfm.reset sistema_inst.reset
Info: get_instance_interface_property sistema_inst button_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: button_external_connection
Info: TB_Gen: conduit_end found: button_external_connection
Info: get_instance_interface_property sistema_inst button_external_connection CLASS_NAME
Info: add_instance sistema_inst_button_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property sistema_inst_button_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst button_external_connection associatedClock
Info: get_instance_interface_parameter_value sistema_inst button_external_connection associatedReset
Info: get_instance_interface_ports sistema_inst button_external_connection
Info: get_instance_interface_port_property sistema_inst button_external_connection button_external_connection_export ROLE
Info: get_instance_interface_port_property sistema_inst button_external_connection button_external_connection_export WIDTH
Info: get_instance_interface_port_property sistema_inst button_external_connection button_external_connection_export DIRECTION
Info: set_instance_parameter_value sistema_inst_button_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value sistema_inst_button_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value sistema_inst_button_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value sistema_inst_button_external_connection_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value sistema_inst_button_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property sistema_inst_button_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst button_external_connection CLASS_NAME
Info: get_instance_interfaces sistema_inst_button_external_connection_bfm
Info: get_instance_interface_property sistema_inst_button_external_connection_bfm conduit CLASS_NAME
Info: add_connection sistema_inst_button_external_connection_bfm.conduit sistema_inst.button_external_connection
Info: get_instance_interface_property sistema_inst buzzer_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: buzzer_external_connection
Info: TB_Gen: conduit_end found: buzzer_external_connection
Info: get_instance_interface_property sistema_inst buzzer_external_connection CLASS_NAME
Info: add_instance sistema_inst_buzzer_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property sistema_inst_buzzer_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst buzzer_external_connection associatedClock
Info: get_instance_interface_parameter_value sistema_inst buzzer_external_connection associatedReset
Info: get_instance_interface_ports sistema_inst buzzer_external_connection
Info: get_instance_interface_port_property sistema_inst buzzer_external_connection buzzer_external_connection_export ROLE
Info: get_instance_interface_port_property sistema_inst buzzer_external_connection buzzer_external_connection_export WIDTH
Info: get_instance_interface_port_property sistema_inst buzzer_external_connection buzzer_external_connection_export DIRECTION
Info: set_instance_parameter_value sistema_inst_buzzer_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value sistema_inst_buzzer_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value sistema_inst_buzzer_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value sistema_inst_buzzer_external_connection_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value sistema_inst_buzzer_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property sistema_inst_buzzer_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst buzzer_external_connection CLASS_NAME
Info: get_instance_interfaces sistema_inst_buzzer_external_connection_bfm
Info: get_instance_interface_property sistema_inst_buzzer_external_connection_bfm conduit CLASS_NAME
Info: add_connection sistema_inst_buzzer_external_connection_bfm.conduit sistema_inst.buzzer_external_connection
Info: get_instance_interface_property sistema_inst svsd_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: svsd_external_connection
Info: TB_Gen: conduit_end found: svsd_external_connection
Info: get_instance_interface_property sistema_inst svsd_external_connection CLASS_NAME
Info: add_instance sistema_inst_svsd_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property sistema_inst_svsd_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst svsd_external_connection associatedClock
Info: get_instance_interface_parameter_value sistema_inst svsd_external_connection associatedReset
Info: get_instance_interface_ports sistema_inst svsd_external_connection
Info: get_instance_interface_port_property sistema_inst svsd_external_connection svsd_external_connection_export ROLE
Info: get_instance_interface_port_property sistema_inst svsd_external_connection svsd_external_connection_export WIDTH
Info: get_instance_interface_port_property sistema_inst svsd_external_connection svsd_external_connection_export DIRECTION
Info: set_instance_parameter_value sistema_inst_svsd_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value sistema_inst_svsd_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value sistema_inst_svsd_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value sistema_inst_svsd_external_connection_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value sistema_inst_svsd_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property sistema_inst_svsd_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst svsd_external_connection CLASS_NAME
Info: get_instance_interfaces sistema_inst_svsd_external_connection_bfm
Info: get_instance_interface_property sistema_inst_svsd_external_connection_bfm conduit CLASS_NAME
Info: add_connection sistema_inst_svsd_external_connection_bfm.conduit sistema_inst.svsd_external_connection
Info: get_instance_interface_property sistema_inst switch_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: switch_external_connection
Info: TB_Gen: conduit_end found: switch_external_connection
Info: get_instance_interface_property sistema_inst switch_external_connection CLASS_NAME
Info: add_instance sistema_inst_switch_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property sistema_inst_switch_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst switch_external_connection associatedClock
Info: get_instance_interface_parameter_value sistema_inst switch_external_connection associatedReset
Info: get_instance_interface_ports sistema_inst switch_external_connection
Info: get_instance_interface_port_property sistema_inst switch_external_connection switch_external_connection_export ROLE
Info: get_instance_interface_port_property sistema_inst switch_external_connection switch_external_connection_export WIDTH
Info: get_instance_interface_port_property sistema_inst switch_external_connection switch_external_connection_export DIRECTION
Info: set_instance_parameter_value sistema_inst_switch_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value sistema_inst_switch_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value sistema_inst_switch_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value sistema_inst_switch_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value sistema_inst_switch_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property sistema_inst_switch_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst switch_external_connection CLASS_NAME
Info: get_instance_interfaces sistema_inst_switch_external_connection_bfm
Info: get_instance_interface_property sistema_inst_switch_external_connection_bfm conduit CLASS_NAME
Info: add_connection sistema_inst_switch_external_connection_bfm.conduit sistema_inst.switch_external_connection
Info: send_message Info TB_Gen: Saving testbench system: sistema_tb.qsys
Info: TB_Gen: Saving testbench system: sistema_tb.qsys
Info: save_system sistema_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb.qsys
Info: Done
Info: qsys-generate C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema\testbench\sistema_tb\simulation --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading testbench/sistema_tb.qsys
Progress: Reading input file
Progress: Adding sistema_inst [sistema 1.0]
Progress: Parameterizing module sistema_inst
Progress: Adding sistema_inst_button_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module sistema_inst_button_external_connection_bfm
Progress: Adding sistema_inst_buzzer_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module sistema_inst_buzzer_external_connection_bfm
Progress: Adding sistema_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module sistema_inst_clk_bfm
Progress: Adding sistema_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module sistema_inst_reset_bfm
Progress: Adding sistema_inst_svsd_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module sistema_inst_svsd_external_connection_bfm
Progress: Adding sistema_inst_switch_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module sistema_inst_switch_external_connection_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sistema_tb.sistema_inst.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sistema_tb.sistema_inst_clk_bfm: Elaborate: altera_clock_source
Info: sistema_tb.sistema_inst_clk_bfm:            $Revision: #1 $
Info: sistema_tb.sistema_inst_clk_bfm:            $Date: 2018/07/18 $
Info: sistema_tb.sistema_inst_reset_bfm: Elaborate: altera_reset_source
Info: sistema_tb.sistema_inst_reset_bfm:            $Revision: #1 $
Info: sistema_tb.sistema_inst_reset_bfm:            $Date: 2018/07/18 $
Info: sistema_tb.sistema_inst_reset_bfm: Reset is negatively asserted.
Info: sistema_tb: Generating sistema_tb "sistema_tb" for SIM_VERILOG
Info: sistema_inst: "sistema_tb" instantiated sistema "sistema_inst"
Info: sistema_inst_button_external_connection_bfm: "sistema_tb" instantiated altera_conduit_bfm "sistema_inst_button_external_connection_bfm"
Info: sistema_inst_buzzer_external_connection_bfm: "sistema_tb" instantiated altera_conduit_bfm "sistema_inst_buzzer_external_connection_bfm"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: sistema_inst_clk_bfm: "sistema_tb" instantiated altera_avalon_clock_source "sistema_inst_clk_bfm"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: sistema_inst_reset_bfm: "sistema_tb" instantiated altera_avalon_reset_source "sistema_inst_reset_bfm"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: sistema_inst_svsd_external_connection_bfm: "sistema_tb" instantiated altera_conduit_bfm "sistema_inst_svsd_external_connection_bfm"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: sistema_inst_switch_external_connection_bfm: "sistema_tb" instantiated altera_conduit_bfm "sistema_inst_switch_external_connection_bfm"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: BUTTON: Starting RTL generation for module 'sistema_BUTTON'
Info: BUTTON:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sistema_BUTTON --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0008_BUTTON_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0008_BUTTON_gen//sistema_BUTTON_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0008_BUTTON_gen/  ]
Info: BUTTON: Done RTL generation for module 'sistema_BUTTON'
Info: BUTTON: "sistema_inst" instantiated altera_avalon_pio "BUTTON"
Info: BUZZER: Starting RTL generation for module 'sistema_BUZZER'
Info: BUZZER:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sistema_BUZZER --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0009_BUZZER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0009_BUZZER_gen//sistema_BUZZER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0009_BUZZER_gen/  ]
Info: BUZZER: Done RTL generation for module 'sistema_BUZZER'
Info: BUZZER: "sistema_inst" instantiated altera_avalon_pio "BUZZER"
Info: CPU: "sistema_inst" instantiated altera_nios2_gen2 "CPU"
Info: RAM: Starting RTL generation for module 'sistema_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sistema_RAM --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0010_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0010_RAM_gen//sistema_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0010_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'sistema_RAM'
Info: RAM: "sistema_inst" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SVSD: Starting RTL generation for module 'sistema_SVSD'
Info: SVSD:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sistema_SVSD --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0011_SVSD_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0011_SVSD_gen//sistema_SVSD_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0011_SVSD_gen/  ]
Info: SVSD: Done RTL generation for module 'sistema_SVSD'
Info: SVSD: "sistema_inst" instantiated altera_avalon_pio "SVSD"
Info: SWITCH: Starting RTL generation for module 'sistema_SWITCH'
Info: SWITCH:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sistema_SWITCH --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0012_SWITCH_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0012_SWITCH_gen//sistema_SWITCH_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0012_SWITCH_gen/  ]
Info: SWITCH: Done RTL generation for module 'sistema_SWITCH'
Info: SWITCH: "sistema_inst" instantiated altera_avalon_pio "SWITCH"
Info: TIMER: Starting RTL generation for module 'sistema_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sistema_TIMER --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0013_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0013_TIMER_gen//sistema_TIMER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0013_TIMER_gen/  ]
Info: TIMER: Done RTL generation for module 'sistema_TIMER'
Info: TIMER: "sistema_inst" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'sistema_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sistema_UART --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0014_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0014_UART_gen//sistema_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0014_UART_gen/  ]
Info: UART: Done RTL generation for module 'sistema_UART'
Info: UART: "sistema_inst" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sistema_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sistema_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sistema_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sistema_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sistema_CPU_cpu --dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0017_cpu_gen//sistema_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0017_cpu_gen/  ]
Info: cpu: # 2020.11.03 19:21:24 (*) Starting Nios II generation
Info: cpu: # 2020.11.03 19:21:24 (*)   Checking for plaintext license.
Info: cpu: # 2020.11.03 19:21:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.11.03 19:21:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.11.03 19:21:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.11.03 19:21:25 (*)   Plaintext license not found.
Info: cpu: # 2020.11.03 19:21:25 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.11.03 19:21:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.11.03 19:21:25 (*)   Creating all objects for CPU
Info: cpu: # 2020.11.03 19:21:27 (*)   Creating 'C:/Users/and-h/AppData/Local/Temp/alt8570_107328274307511804.dir/0017_cpu_gen//sistema_CPU_cpu_nios2_waves.do'
Info: cpu: # 2020.11.03 19:21:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.11.03 19:21:27 (*)   Creating plain-text RTL
Info: cpu: # 2020.11.03 19:21:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sistema_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sistema_tb: Done "sistema_tb" with 39 modules, 60 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema_tb.spd --output-directory=C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\and-h\Documents\GitHub\clockBareMetal\sistema_tb.spd --output-directory=C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	39 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
