(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param31 = {((((8'haa) ? (8'hae) : (8'hb0)) ? ((8'h9c) ^ (8'h9e)) : ((8'ha0) || (8'ha6))) > ({(8'ha8)} < (8'ha5)))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h6b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire [(3'h7):(1'h0)] wire24;
  wire signed [(4'ha):(1'h0)] wire23;
  wire [(3'h4):(1'h0)] wire22;
  wire signed [(2'h3):(1'h0)] wire21;
  wire [(2'h2):(1'h0)] wire19;
  wire [(4'hb):(1'h0)] wire8;
  wire [(3'h6):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire6;
  wire [(2'h3):(1'h0)] wire5;
  wire signed [(3'h4):(1'h0)] wire4;
  reg signed [(4'h9):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg29 = (1'h0);
  reg [(4'ha):(1'h0)] reg28 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg26 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg25 = (1'h0);
  assign y = {wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire19,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 (1'h0)};
  assign wire4 = (~^(~&$signed((wire2 ? (8'haa) : wire1))));
  assign wire5 = ($signed({$signed((8'hae))}) ?
                     wire4[(2'h3):(1'h1)] : {({wire0} ~^ {wire0})});
  assign wire6 = $unsigned((8'ha5));
  assign wire7 = ($unsigned({(wire4 >>> wire3)}) ?
                     (!$signed((wire4 ?
                         wire0 : wire3))) : ($unsigned($signed(wire2)) ~^ (^(^~wire6))));
  assign wire8 = wire0;
  module9 #() modinst20 (wire19, clk, wire8, wire0, wire2, wire6);
  assign wire21 = {$unsigned(wire0[(2'h2):(1'h0)])};
  assign wire22 = $signed(((wire5 ? $signed(wire8) : {wire6}) + {(~^wire8)}));
  assign wire23 = $signed(wire6[(3'h5):(1'h0)]);
  assign wire24 = ($unsigned($unsigned((wire3 >= wire22))) ?
                      (!$signed((wire3 ? wire1 : wire22))) : $signed(wire1));
  always
    @(posedge clk) begin
      reg25 <= wire6[(3'h4):(1'h0)];
      reg26 <= $signed($unsigned($unsigned((wire24 ? wire8 : wire24))));
      if (reg26)
        begin
          reg27 <= $unsigned(wire3);
          reg28 <= $unsigned(((!wire19[(2'h2):(1'h1)]) >>> $signed($signed(wire19))));
        end
      else
        begin
          if ($signed({wire19[(1'h1):(1'h1)]}))
            begin
              reg27 <= {wire3};
              reg28 <= {(wire0[(2'h3):(2'h2)] > reg25)};
            end
          else
            begin
              reg27 <= ($signed(({wire22} <<< wire4)) - (((wire7 ?
                      wire3 : (8'hb0)) >>> $unsigned(wire3)) ?
                  {(wire0 ^~ reg25)} : {wire23}));
              reg28 <= wire0[(2'h2):(1'h1)];
              reg29 <= (~|((-$signed(wire7)) ?
                  (~^reg28[(1'h0):(1'h0)]) : (~&wire7[(3'h4):(1'h1)])));
            end
          reg30 <= $signed((((8'ha8) ? (!wire19) : wire8[(2'h3):(1'h0)]) ?
              (wire2 > (wire24 <= wire1)) : $unsigned((|wire1))));
        end
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module9
#(parameter param18 = {{(~^{(8'ha8)})}})
(y, clk, wire13, wire12, wire11, wire10);
  output wire [(32'h1f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire13;
  input wire signed [(3'h5):(1'h0)] wire12;
  input wire signed [(4'h9):(1'h0)] wire11;
  input wire [(4'h9):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire17;
  wire [(4'h8):(1'h0)] wire16;
  wire [(4'hb):(1'h0)] wire15;
  wire [(3'h5):(1'h0)] wire14;
  assign y = {wire17, wire16, wire15, wire14, (1'h0)};
  assign wire14 = $signed(((!wire10[(3'h7):(3'h6)]) ?
                      wire12[(2'h3):(1'h0)] : {(+wire11)}));
  assign wire15 = $unsigned($signed({wire12[(1'h1):(1'h1)]}));
  assign wire16 = $signed({(^~wire15[(4'ha):(1'h1)])});
  assign wire17 = $unsigned((-(((8'ha6) ? (8'ha3) : wire14) * (^wire12))));
endmodule