// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weijbC_H__
#define __myip_v1_0_HLS_weijbC_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weijbC_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weijbC_ram) {
        ram[0] = "0b00111101111001010111100011101111";
        ram[1] = "0b00111101010000011011101111110010";
        ram[2] = "0b00111101001001101010011010001000";
        ram[3] = "0b10111110010110110111000001001110";
        ram[4] = "0b10111110000001100100111111100110";
        ram[5] = "0b10111100110011100111111010111100";
        ram[6] = "0b10111110000001011010101000010000";
        ram[7] = "0b10111101100111011100000100110100";
        ram[8] = "0b10111101110110111111101111110110";
        ram[9] = "0b00111101011100110011001001111001";
        ram[10] = "0b10111101000011111110001101110011";
        ram[11] = "0b10111110010011011111111100010011";
        ram[12] = "0b00111100100011101010011101011010";
        ram[13] = "0b10111110011101101000100100100011";
        ram[14] = "0b10111101011101001001100111101100";
        ram[15] = "0b00111101101010000000000010111000";
        ram[16] = "0b00111101100110101101111011011010";
        ram[17] = "0b00111110011111100001101100101011";
        ram[18] = "0b00111110000001011001011000111011";
        ram[19] = "0b10111110001110011001110010000110";
        ram[20] = "0b00111101111111000001000100100000";
        ram[21] = "0b10111101100111000011100000011011";
        ram[22] = "0b10111110001101001110010100111000";
        ram[23] = "0b00111110000000111100110101100010";
        ram[24] = "0b10111110010011101100000110110111";
        ram[25] = "0b10111110010111110001010010000011";
        ram[26] = "0b10111110010100101001000000100010";
        ram[27] = "0b10111101011000010011111110100010";
        ram[28] = "0b10111110011010010011010110011011";
        ram[29] = "0b00111101111010010111010111110111";
        ram[30] = "0b00111110010010001001101010111011";
        ram[31] = "0b10111101101100110110010010111000";
        ram[32] = "0b00111011100110101101111110001101";
        ram[33] = "0b10111101111100100110011000110100";
        ram[34] = "0b00111110001001010100101011011011";
        ram[35] = "0b10111110001111010011110001101001";
        ram[36] = "0b10111101111101011001100111000000";
        ram[37] = "0b10111010110000001110011101010011";
        ram[38] = "0b10111110001111110010010100011101";
        ram[39] = "0b10111101101000000001010111000011";
        ram[40] = "0b10111100110110100001110010100100";
        ram[41] = "0b10111110011001111000111000011011";
        ram[42] = "0b10111101110001101001000000100100";
        ram[43] = "0b10111110000101000110110000100110";
        ram[44] = "0b00111110000000001111100010111100";
        ram[45] = "0b10111100111111110101110001110000";
        ram[46] = "0b10111110001010111011010100010111";
        ram[47] = "0b00111110000011001110101010001111";
        ram[48] = "0b10111110000110101010110110001001";
        ram[49] = "0b10111110001110111101110101011001";
        ram[50] = "0b00111110011101010111000110011011";
        ram[51] = "0b00111101101011110010001101101011";
        ram[52] = "0b00111101111111101011101000101101";
        ram[53] = "0b10111101111000110101010001100010";
        ram[54] = "0b10111100001010100011010101011111";
        ram[55] = "0b10111101101001000011110110101110";
        ram[56] = "0b00111100001100110011101010011100";
        ram[57] = "0b00111001100010110001011111110011";
        ram[58] = "0b10111101001111011011111101111110";
        ram[59] = "0b10111110001000011101101110111101";
        ram[60] = "0b10111101010001010110000000100000";
        ram[61] = "0b00111110000110101111001001001101";
        ram[62] = "0b10111101011011101010011101000011";
        ram[63] = "0b00111110011001001111001010111011";
        ram[64] = "0b10111100100011010111110101010110";
        ram[65] = "0b10111100101011001110100100100010";
        ram[66] = "0b00111100111110010100101011001000";
        ram[67] = "0b10111011101110101111110000101101";
        ram[68] = "0b10111101011101000011101011010100";
        ram[69] = "0b00111110001000111000111000101110";
        ram[70] = "0b10111110011001100101011000011100";
        ram[71] = "0b10111110010011110011110000100100";
        ram[72] = "0b10111101110110010000010001100001";
        ram[73] = "0b00111101111010101011011100100001";
        ram[74] = "0b10111100000101001111101001101100";
        ram[75] = "0b10111110100100001110000000000110";
        ram[76] = "0b00111101000001101100111000011100";
        ram[77] = "0b00111101000011011110110001010101";
        ram[78] = "0b10111101000010011000100000100100";
        ram[79] = "0b10111110000111110010001011101100";
        ram[80] = "0b00111110100000100110111111100011";
        ram[81] = "0b00111101010011000100011110011011";
        ram[82] = "0b00111100110110011000010111101101";
        ram[83] = "0b10111101001011101101001111111011";
        ram[84] = "0b00111101000000110111001000101000";
        ram[85] = "0b00111101101111110100010101100000";
        ram[86] = "0b00111101011001110110110100010111";
        ram[87] = "0b10111110001010101001011000100011";
        ram[88] = "0b00111100110110000010111010110000";
        ram[89] = "0b00111101101000010110010110111011";
        ram[90] = "0b00111101011001011101010011001010";
        ram[91] = "0b00111101100001100011011111101110";
        ram[92] = "0b10111101101110100111011000101100";
        ram[93] = "0b00111101001001100011110111001001";
        ram[94] = "0b00111101000010101001001010000111";
        ram[95] = "0b00111110010000100101110111111101";
        ram[96] = "0b10111110000001110100001010011010";
        ram[97] = "0b00111110011110000001000100100000";
        ram[98] = "0b10111110100000010010101001010111";
        ram[99] = "0b10111101000100100111001111110101";
        ram[100] = "0b10111110010111010000010101011110";
        ram[101] = "0b10111110000100000010010000110010";
        ram[102] = "0b00111101100101000011110001111000";
        ram[103] = "0b10111110000111110010100110000101";
        ram[104] = "0b10111101101010110110110010010011";
        ram[105] = "0b10111110001100100011100001000101";
        ram[106] = "0b10111100110001010010000110111011";
        ram[107] = "0b00111110000111110111101110101100";
        ram[108] = "0b10111100101111101110011101011111";
        ram[109] = "0b10111101101110010000110011000000";
        ram[110] = "0b10111110000110010001011110010101";
        ram[111] = "0b10111100001010001010110110001111";
        ram[112] = "0b00111101101110111001010101010000";
        ram[113] = "0b10111110010011110011010101010011";
        ram[114] = "0b00111110000000000100010010110011";
        ram[115] = "0b00111110001000111111101101101010";
        ram[116] = "0b10111100100000001000000100000101";
        ram[117] = "0b10111101100001100011100011100000";
        ram[118] = "0b10111101101000110110010000100111";
        ram[119] = "0b00111011010000011000111101110000";
        ram[120] = "0b10111110100101110110001010000111";
        ram[121] = "0b10111110000101010100110000010000";
        ram[122] = "0b10111101100101001000000001010011";
        ram[123] = "0b10111101100100100110001101010111";
        ram[124] = "0b00111101100111010100000110011011";
        ram[125] = "0b10111101101011011100001110100101";
        ram[126] = "0b00111101010110001110100110010011";
        ram[127] = "0b00111110001101111011101000100100";
        ram[128] = "0b10111110011111010001001000010010";
        ram[129] = "0b00111110010111100000000001100010";
        ram[130] = "0b10111101100111010101101101101000";
        ram[131] = "0b10111101100101110010001001011110";
        ram[132] = "0b10111110000111001111111101001111";
        ram[133] = "0b00111110100011110011010100111001";
        ram[134] = "0b00111101111110101010111000010110";
        ram[135] = "0b10111100001111001111101100011101";
        ram[136] = "0b10111110001100010001000000110010";
        ram[137] = "0b10111100101101011111000111000111";
        ram[138] = "0b00111110000101110010100011001110";
        ram[139] = "0b10111101010111100100101001100101";
        ram[140] = "0b10111101001100001111101000011100";
        ram[141] = "0b10111110000111100011001110110101";
        ram[142] = "0b00111100111010001001110101010111";
        ram[143] = "0b00111101010111100011111110011101";
        ram[144] = "0b00111110011110101111000001010111";
        ram[145] = "0b10111101001011101100010011000010";
        ram[146] = "0b10111011101010000000101100101100";
        ram[147] = "0b00111101111001101011000101101110";
        ram[148] = "0b00111011111111101101110000111011";
        ram[149] = "0b10111110000101000100110111111010";
        ram[150] = "0b10111100110101111001111101001000";
        ram[151] = "0b10111101110100001100111111011000";
        ram[152] = "0b00111101001110010010000010001001";
        ram[153] = "0b00111110000101110110011011000001";
        ram[154] = "0b10111100011001000111111001000110";
        ram[155] = "0b10111011101011110001110101001010";
        ram[156] = "0b10111101001101101100010111100010";
        ram[157] = "0b10111101110110010000000110101101";
        ram[158] = "0b10111110001010001110001000111010";
        ram[159] = "0b10111101001001000100001010111011";
        ram[160] = "0b10111101110001011110111111100100";
        ram[161] = "0b00111110001111111111001011110010";
        ram[162] = "0b10111110100001111000010011001111";
        ram[163] = "0b10111110001111011001100101100101";
        ram[164] = "0b10111100101011100100011000111000";
        ram[165] = "0b10111110011000010010100011010110";
        ram[166] = "0b00111101110010000101100111000011";
        ram[167] = "0b10111101110101100010010010110100";
        ram[168] = "0b00111101100101100010100001101110";
        ram[169] = "0b00111101000110111110011011000010";
        ram[170] = "0b00111101100110100110000101100100";
        ram[171] = "0b10111110000110000010001100111110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weijbC) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weijbC_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weijbC) {
meminst = new myip_v1_0_HLS_weijbC_ram("myip_v1_0_HLS_weijbC_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weijbC() {
    delete meminst;
}


};//endmodule
#endif
