Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : program_counter_v1
Version: O-2018.06-SP1
Date   : Tue Nov 12 14:13:59 2024
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: mem_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  program_counter_v1_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  mem_addr_reg[2]/CLK (DFFR_E)                           0.000      1.000 r
  mem_addr_reg[2]/Q (DFFR_E)                             0.198      1.198 f
  U110/Z (BUFFER_J)                                      0.075      1.272 f
  U107/Z (INVERT_L)                                      0.051      1.323 r
  U108/Z (INVERT_F)                                      0.052      1.375 f
  add_75/A[0] (program_counter_v1_DW01_add_0)            0.000      1.375 f
  add_75/U3/Z (NAND2_D)                                  0.067      1.442 r
  add_75/U2/Z (BUFFER_F)                                 0.072      1.515 r
  add_75/U1/Z (INVERT_D)                                 0.050      1.564 f
  add_75/U1_1/COUT (ADDF_B)                              0.351      1.915 f
  add_75/U1_2/COUT (ADDF_B)                              0.396      2.311 f
  add_75/U1_3/COUT (ADDF_B)                              0.396      2.706 f
  add_75/U1_4/COUT (ADDF_B)                              0.380      3.087 f
  add_75/U1_5/Z (XOR3_D)                                 0.175      3.261 f
  add_75/SUM[5] (program_counter_v1_DW01_add_0)          0.000      3.261 f
  U54/Z (AO2222_F)                                       0.137      3.398 f
  mem_addr_reg[7]/D (DFFR_E)                             0.000      3.398 f
  data arrival time                                                 3.398

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem_addr_reg[7]/CLK (DFFR_E)                           0.000     10.300 r
  library setup time                                    -0.236     10.064
  data required time                                               10.064
  --------------------------------------------------------------------------
  data required time                                               10.064
  data arrival time                                                -3.398
  --------------------------------------------------------------------------
  slack (MET)                                                       6.666


  Startpoint: mem_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  program_counter_v1_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  mem_addr_reg[2]/CLK (DFFR_E)                           0.000      1.000 r
  mem_addr_reg[2]/Q (DFFR_E)                             0.305      1.305 r
  U110/Z (BUFFER_J)                                      0.064      1.369 r
  U107/Z (INVERT_L)                                      0.043      1.412 f
  U108/Z (INVERT_F)                                      0.056      1.468 r
  add_75/A[0] (program_counter_v1_DW01_add_0)            0.000      1.468 r
  add_75/U3/Z (NAND2_D)                                  0.055      1.523 f
  add_75/U2/Z (BUFFER_F)                                 0.078      1.600 f
  add_75/U1/Z (INVERT_D)                                 0.057      1.657 r
  add_75/U1_1/COUT (ADDF_B)                              0.302      1.959 r
  add_75/U1_2/COUT (ADDF_B)                              0.339      2.297 r
  add_75/U1_3/COUT (ADDF_B)                              0.339      2.636 r
  add_75/U1_4/COUT (ADDF_B)                              0.324      2.960 r
  add_75/U1_5/Z (XOR3_D)                                 0.193      3.153 f
  add_75/SUM[5] (program_counter_v1_DW01_add_0)          0.000      3.153 f
  U54/Z (AO2222_F)                                       0.137      3.290 f
  mem_addr_reg[7]/D (DFFR_E)                             0.000      3.290 f
  data arrival time                                                 3.290

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem_addr_reg[7]/CLK (DFFR_E)                           0.000     10.300 r
  library setup time                                    -0.236     10.064
  data required time                                               10.064
  --------------------------------------------------------------------------
  data required time                                               10.064
  data arrival time                                                -3.290
  --------------------------------------------------------------------------
  slack (MET)                                                       6.774


  Startpoint: mem_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  program_counter_v1_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  mem_addr_reg[2]/CLK (DFFR_E)                           0.000      1.000 r
  mem_addr_reg[2]/Q (DFFR_E)                             0.198      1.198 f
  U110/Z (BUFFER_J)                                      0.075      1.272 f
  U107/Z (INVERT_L)                                      0.051      1.323 r
  U108/Z (INVERT_F)                                      0.052      1.375 f
  add_75/A[0] (program_counter_v1_DW01_add_0)            0.000      1.375 f
  add_75/U3/Z (NAND2_D)                                  0.067      1.442 r
  add_75/U2/Z (BUFFER_F)                                 0.072      1.515 r
  add_75/U1/Z (INVERT_D)                                 0.050      1.564 f
  add_75/U1_1/COUT (ADDF_B)                              0.351      1.915 f
  add_75/U1_2/COUT (ADDF_B)                              0.396      2.311 f
  add_75/U1_3/COUT (ADDF_B)                              0.396      2.706 f
  add_75/U1_4/COUT (ADDF_B)                              0.380      3.087 f
  add_75/U1_5/Z (XOR3_D)                                 0.153      3.240 r
  add_75/SUM[5] (program_counter_v1_DW01_add_0)          0.000      3.240 r
  U54/Z (AO2222_F)                                       0.158      3.398 r
  mem_addr_reg[7]/D (DFFR_E)                             0.000      3.398 r
  data arrival time                                                 3.398

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem_addr_reg[7]/CLK (DFFR_E)                           0.000     10.300 r
  library setup time                                    -0.110     10.190
  data required time                                               10.190
  --------------------------------------------------------------------------
  data required time                                               10.190
  data arrival time                                                -3.398
  --------------------------------------------------------------------------
  slack (MET)                                                       6.792


  Startpoint: branch_offset_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  program_counter_v1_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  branch_offset_q_reg[0]/CLK (DFFR_E)                    0.000      1.000 r
  branch_offset_q_reg[0]/Q (DFFR_E)                      0.214      1.214 f
  add_75/B[0] (program_counter_v1_DW01_add_0)            0.000      1.214 f
  add_75/U3/Z (NAND2_D)                                  0.083      1.297 r
  add_75/U2/Z (BUFFER_F)                                 0.072      1.370 r
  add_75/U1/Z (INVERT_D)                                 0.050      1.420 f
  add_75/U1_1/COUT (ADDF_B)                              0.351      1.770 f
  add_75/U1_2/COUT (ADDF_B)                              0.396      2.166 f
  add_75/U1_3/COUT (ADDF_B)                              0.396      2.561 f
  add_75/U1_4/COUT (ADDF_B)                              0.380      2.942 f
  add_75/U1_5/Z (XOR3_D)                                 0.175      3.117 f
  add_75/SUM[5] (program_counter_v1_DW01_add_0)          0.000      3.117 f
  U54/Z (AO2222_F)                                       0.137      3.253 f
  mem_addr_reg[7]/D (DFFR_E)                             0.000      3.253 f
  data arrival time                                                 3.253

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem_addr_reg[7]/CLK (DFFR_E)                           0.000     10.300 r
  library setup time                                    -0.236     10.064
  data required time                                               10.064
  --------------------------------------------------------------------------
  data required time                                               10.064
  data arrival time                                                -3.253
  --------------------------------------------------------------------------
  slack (MET)                                                       6.810


  Startpoint: mem_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  program_counter_v1_DW01_add_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  mem_addr_reg[2]/CLK (DFFR_E)                           0.000      1.000 r
  mem_addr_reg[2]/Q (DFFR_E)                             0.198      1.198 f
  U110/Z (BUFFER_J)                                      0.075      1.272 f
  U107/Z (INVERT_L)                                      0.051      1.323 r
  U108/Z (INVERT_F)                                      0.052      1.375 f
  add_75/A[0] (program_counter_v1_DW01_add_0)            0.000      1.375 f
  add_75/U3/Z (NAND2_D)                                  0.067      1.442 r
  add_75/U2/Z (BUFFER_F)                                 0.072      1.515 r
  add_75/U1/Z (INVERT_D)                                 0.050      1.564 f
  add_75/U1_1/COUT (ADDF_B)                              0.351      1.915 f
  add_75/U1_2/COUT (ADDF_B)                              0.396      2.311 f
  add_75/U1_3/COUT (ADDF_B)                              0.396      2.706 f
  add_75/U1_4/SUM (ADDF_B)                               0.473      3.179 r
  add_75/SUM[4] (program_counter_v1_DW01_add_0)          0.000      3.179 r
  U71/Z (AO2222_F)                                       0.193      3.372 r
  mem_addr_reg[6]/D (DFFR_E)                             0.000      3.372 r
  data arrival time                                                 3.372

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem_addr_reg[6]/CLK (DFFR_E)                           0.000     10.300 r
  library setup time                                    -0.110     10.190
  data required time                                               10.190
  --------------------------------------------------------------------------
  data required time                                               10.190
  data arrival time                                                -3.372
  --------------------------------------------------------------------------
  slack (MET)                                                       6.818


  Startpoint: mem_addr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr[3]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem_addr_reg[3]/CLK (DFFR_E)            0.000      1.000 r
  mem_addr_reg[3]/Q (DFFR_E)              0.305      1.305 r
  U115/Z (BUFFER_J)                       0.064      1.369 r
  U111/Z (INVERT_L)                       0.043      1.412 f
  U113/Z (INVERT_O)                       0.052      1.465 r
  mem_addr[3] (out)                       0.002      1.467 r
  data arrival time                                  1.467

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -1.000      9.000
  data required time                                 9.000
  -----------------------------------------------------------
  data required time                                 9.000
  data arrival time                                 -1.467
  -----------------------------------------------------------
  slack (MET)                                        7.533


  Startpoint: mem_addr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr[2]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem_addr_reg[2]/CLK (DFFR_E)            0.000      1.000 r
  mem_addr_reg[2]/Q (DFFR_E)              0.305      1.305 r
  U110/Z (BUFFER_J)                       0.064      1.369 r
  U107/Z (INVERT_L)                       0.043      1.412 f
  U109/Z (INVERT_O)                       0.052      1.465 r
  mem_addr[2] (out)                       0.002      1.467 r
  data arrival time                                  1.467

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -1.000      9.000
  data required time                                 9.000
  -----------------------------------------------------------
  data required time                                 9.000
  data arrival time                                 -1.467
  -----------------------------------------------------------
  slack (MET)                                        7.533


  Startpoint: mem_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr[1]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem_addr_reg[1]/CLK (DFFR_E)            0.000      1.000 r
  mem_addr_reg[1]/Q (DFFR_E)              0.319      1.319 r
  U117/Z (INVERT_J)                       0.054      1.374 f
  U118/Z (INVERT_O)                       0.055      1.428 r
  mem_addr[1] (out)                       0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -1.000      9.000
  data required time                                 9.000
  -----------------------------------------------------------
  data required time                                 9.000
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        7.569


  Startpoint: mem_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr[0]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem_addr_reg[0]/CLK (DFFR_E)            0.000      1.000 r
  mem_addr_reg[0]/Q (DFFR_E)              0.319      1.319 r
  U119/Z (INVERT_J)                       0.054      1.374 f
  U120/Z (INVERT_O)                       0.055      1.428 r
  mem_addr[0] (out)                       0.002      1.431 r
  data arrival time                                  1.431

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -1.000      9.000
  data required time                                 9.000
  -----------------------------------------------------------
  data required time                                 9.000
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                        7.569


  Startpoint: mem_addr_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_addr[4]
            (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  program_counter_v1 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem_addr_reg[4]/CLK (DFFR_E)            0.000      1.000 r
  mem_addr_reg[4]/QBAR (DFFR_E)           0.218      1.218 f
  U103/Z (INVERT_H)                       0.064      1.281 r
  U101/Z (INVERT_K)                       0.049      1.330 f
  U102/Z (INVERT_O)                       0.053      1.383 r
  mem_addr[4] (out)                       0.002      1.385 r
  data arrival time                                  1.385

  clock v_clk (rise edge)                10.000     10.000
  clock network delay (ideal)             0.000     10.000
  output external delay                  -1.000      9.000
  data required time                                 9.000
  -----------------------------------------------------------
  data required time                                 9.000
  data arrival time                                 -1.385
  -----------------------------------------------------------
  slack (MET)                                        7.615


1
