/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *
 *                This software is copyright protected and proprietary to Vctr Informatik GmbH.
 *                Vctr Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vctr Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  Rte_Type.h
 *        Config:  EPS.dpa
 *   ECU-Project:  EPS
 *
 *     Generator:  MICROSAR RTE Generator Version 4.16.0
 *                 RTE Core Version 1.16.0
 *       License:  Unlimited license CBD1700369 for Nxtr Automotive Corporation
 *
 *   Description:  Header file containing user defined AUTOSAR types and RTE structures
 *********************************************************************************************************************/

/* double include prevention */
#ifndef _RTE_TYPE_H
# define _RTE_TYPE_H

# include "Rte.h"


/**********************************************************************************************************************
 * Data type definitions
 *********************************************************************************************************************/

# define Rte_TypeDef_ACLNY_COG1
typedef unsigned short ACLNY_COG1;

# define Rte_TypeDef_ACLNY_COG_ERR_AMP1
typedef unsigned short ACLNY_COG_ERR_AMP1;

# define Rte_TypeDef_ACLNY_MASSCNTR_dummy_12_151
typedef unsigned char ACLNY_MASSCNTR_dummy_12_151;

# define Rte_TypeDef_ALIV_CON_VEH1
typedef unsigned char ALIV_CON_VEH1;

# define Rte_TypeDef_ALIV_DISP_CC_EPS1
typedef unsigned char ALIV_DISP_CC_EPS1;

# define Rte_TypeDef_ALIV_DT_EST1
typedef unsigned char ALIV_DT_EST1;

# define Rte_TypeDef_ALIV_ENERG_DGR_DRDY1
typedef unsigned char ALIV_ENERG_DGR_DRDY1;

# define Rte_TypeDef_ALIV_SU_EPS1
typedef unsigned char ALIV_SU_EPS1;

# define Rte_TypeDef_ALIV_V_VEH1
typedef unsigned char ALIV_V_VEH1;

# define Rte_TypeDef_AVL_FORC_GRD1
typedef unsigned short AVL_FORC_GRD1;

# define Rte_TypeDef_AVL_FORC_GRD_dummy_12_151
typedef unsigned char AVL_FORC_GRD_dummy_12_151;

# define Rte_TypeDef_AVL_PO_EPS1
typedef unsigned short AVL_PO_EPS1;

# define Rte_TypeDef_AVL_PO_IDX_EPS1
typedef unsigned short AVL_PO_IDX_EPS1;

# define Rte_TypeDef_AVL_PO_IDX_ICM1
typedef unsigned short AVL_PO_IDX_ICM1;

# define Rte_TypeDef_AVL_PWR_EL_EPS_COOD1
typedef unsigned char AVL_PWR_EL_EPS_COOD1;

# define Rte_TypeDef_AVL_STMOM_DV_ACT1
typedef unsigned short AVL_STMOM_DV_ACT1;

# define Rte_TypeDef_AVL_STMOM_DV_ACT_dummy_12_151
typedef unsigned char AVL_STMOM_DV_ACT_dummy_12_151;

# define Rte_TypeDef_BATT_VLTG_EPS
typedef unsigned short BATT_VLTG_EPS;

# define Rte_TypeDef_CHL_DISP_CC_EPS1
typedef unsigned char CHL_DISP_CC_EPS1;

# define Rte_TypeDef_CON_VEH_dummy_56_631
typedef unsigned char CON_VEH_dummy_56_631;

# define Rte_TypeDef_CRC_ACLNY_COG1
typedef unsigned char CRC_ACLNY_COG1;

# define Rte_TypeDef_CRC_AVL_FORC_GRD1
typedef unsigned char CRC_AVL_FORC_GRD1;

# define Rte_TypeDef_CRC_AVL_PO_EPS1
typedef unsigned char CRC_AVL_PO_EPS1;

# define Rte_TypeDef_CRC_AVL_STMOM_DV_ACT1
typedef unsigned char CRC_AVL_STMOM_DV_ACT1;

# define Rte_TypeDef_CRC_CON_VEH1
typedef unsigned char CRC_CON_VEH1;

# define Rte_TypeDef_CRC_DISP_CC_EPS1
typedef unsigned char CRC_DISP_CC_EPS1;

# define Rte_TypeDef_CRC_DT_EST1
typedef unsigned char CRC_DT_EST1;

# define Rte_TypeDef_CRC_ENERG_DGR_DRDY1
typedef unsigned char CRC_ENERG_DGR_DRDY1;

# define Rte_TypeDef_CRC_OFFS_QUAD_EPS1
typedef unsigned char CRC_OFFS_QUAD_EPS1;

# define Rte_TypeDef_CRC_ST_EST_FTAX1
typedef unsigned char CRC_ST_EST_FTAX1;

# define Rte_TypeDef_CRC_SU_EPS1
typedef unsigned char CRC_SU_EPS1;

# define Rte_TypeDef_CRC_TAR_QTA_STMOM_DV1
typedef unsigned char CRC_TAR_QTA_STMOM_DV1;

# define Rte_TypeDef_CRC_TAR_STMOM_DV_ACT1
typedef unsigned char CRC_TAR_STMOM_DV_ACT1;

# define Rte_TypeDef_CRC_VYAW_VEH1
typedef unsigned char CRC_VYAW_VEH1;

# define Rte_TypeDef_CRC_V_VEH1
typedef unsigned char CRC_V_VEH1;

# define Rte_TypeDef_CTR_FKTN_PRTNT1
typedef unsigned long CTR_FKTN_PRTNT1;

# define Rte_TypeDef_ConstVoidPtr
typedef const void * ConstVoidPtr;

# define Rte_TypeDef_DBG_EPS_BS_MOD_58_BYTE_ID2
typedef unsigned char DBG_EPS_BS_MOD_58_BYTE_ID2;

# define Rte_TypeDef_DT_EST_dummy_12_151
typedef unsigned char DT_EST_dummy_12_151;

# define Rte_TypeDef_DT_EST_dummy_16_471
typedef unsigned long DT_EST_dummy_16_471;

# define Rte_TypeDef_DT_EST_dummy_64_951
typedef unsigned long DT_EST_dummy_64_951;

# define Rte_TypeDef_DT_EST_dummy_96_1271
typedef unsigned long DT_EST_dummy_96_1271;

# define Rte_TypeDef_DVCO_VEH1
typedef unsigned char DVCO_VEH1;

# define Rte_TypeDef_ECU_TEMP_EPS
typedef unsigned char ECU_TEMP_EPS;

# define Rte_TypeDef_ENERG_DGR_DRDY_dummy_12_151
typedef unsigned char ENERG_DGR_DRDY_dummy_12_151;

# define Rte_TypeDef_ESTIMD_PEAK_MOT_CURR_EPS
typedef unsigned long ESTIMD_PEAK_MOT_CURR_EPS;

# define Rte_TypeDef_FACT_ASS_STMOM_FTAX1
typedef unsigned char FACT_ASS_STMOM_FTAX1;

# define Rte_TypeDef_FACT_CTRR_STMOM_FTAX1
typedef unsigned char FACT_CTRR_STMOM_FTAX1;

# define Rte_TypeDef_FACT_DMPNG_STMOM_FTAX1
typedef unsigned char FACT_DMPNG_STMOM_FTAX1;

# define Rte_TypeDef_MILE_KM1
typedef unsigned long MILE_KM1;

# define Rte_TypeDef_MOT_FET_TEMP_EPS
typedef unsigned char MOT_FET_TEMP_EPS;

# define Rte_TypeDef_MOT_MAG_TEMP_EPS
typedef unsigned char MOT_MAG_TEMP_EPS;

# define Rte_TypeDef_MOT_TQ_CMD_EPS
typedef unsigned short MOT_TQ_CMD_EPS;

# define Rte_TypeDef_MOT_TQ_CMD_LIMD_EPS
typedef unsigned short MOT_TQ_CMD_LIMD_EPS;

# define Rte_TypeDef_MOT_VEL_EPS
typedef unsigned short MOT_VEL_EPS;

# define Rte_TypeDef_MOT_WIDG_TEMP_EPS
typedef unsigned short MOT_WIDG_TEMP_EPS;

# define Rte_TypeDef_NO_CC_EPS1
typedef unsigned short NO_CC_EPS1;

# define Rte_TypeDef_NvM_BlockIdType
typedef uint16 NvM_BlockIdType;

# define Rte_TypeDef_NvM_DstPtrType
typedef void * NvM_DstPtrType;

# define Rte_TypeDef_NvM_SrcPtrType
typedef const void * NvM_SrcPtrType;

# define Rte_TypeDef_OFFS_GRD_MID_EPS1
typedef unsigned short OFFS_GRD_MID_EPS1;

# define Rte_TypeDef_OFFS_QUAD_RTR_EPS1
typedef unsigned char OFFS_QUAD_RTR_EPS1;

# define Rte_TypeDef_PRIM_HW_TQ_SNSR_VLTG_EPS
typedef unsigned char PRIM_HW_TQ_SNSR_VLTG_EPS;

# define Rte_TypeDef_QU_V_VEH_COG1
typedef unsigned char QU_V_VEH_COG1;

# define Rte_TypeDef_SECDRY_HW_TQ_SNSR_VLTG_EPS
typedef unsigned char SECDRY_HW_TQ_SNSR_VLTG_EPS;

# define Rte_TypeDef_ST_CON_VEH_EPS
typedef unsigned char ST_CON_VEH_EPS;

# define Rte_TypeDef_ST_EST_dummy_16_231
typedef unsigned char ST_EST_dummy_16_231;

# define Rte_TypeDef_ST_V_VEH_NSS1
typedef unsigned char ST_V_VEH_NSS1;

# define Rte_TypeDef_SU_EPS_dummy_14_191
typedef unsigned char SU_EPS_dummy_14_191;

# define Rte_TypeDef_SU_EPS_dummy_20_511
typedef unsigned long SU_EPS_dummy_20_511;

# define Rte_TypeDef_SYS_ST_EPS
typedef unsigned char SYS_ST_EPS;

# define Rte_TypeDef_SrcPtrType
typedef const void * SrcPtrType;

# define Rte_TypeDef_TAR_QTA_STMOM_DV1
typedef unsigned short TAR_QTA_STMOM_DV1;

# define Rte_TypeDef_TAR_QTA_STRMOM_DV_dummy_12_151
typedef unsigned char TAR_QTA_STRMOM_DV_dummy_12_151;

# define Rte_TypeDef_TAR_STMOM_DV_ACT1
typedef unsigned short TAR_STMOM_DV_ACT1;

# define Rte_TypeDef_TAR_STMOM_DV_ACT_dummy_12_151
typedef unsigned char TAR_STMOM_DV_ACT_dummy_12_151;

# define Rte_TypeDef_TAR_STMOM_DV_ACT_dummy_32_511
typedef unsigned long TAR_STMOM_DV_ACT_dummy_32_511;

# define Rte_TypeDef_TOT_STR_EPS1
typedef unsigned short TOT_STR_EPS1;

# define Rte_TypeDef_TRANF_CC_EPS1
typedef unsigned char TRANF_CC_EPS1;

# define Rte_TypeDef_VEH_SPD_EPS
typedef unsigned short VEH_SPD_EPS;

# define Rte_TypeDef_VYAW_VEH1
typedef unsigned short VYAW_VEH1;

# define Rte_TypeDef_VYAW_VEH_ERR_AMP1
typedef unsigned short VYAW_VEH_ERR_AMP1;

# define Rte_TypeDef_VYAW_VEH_dummy_12_151
typedef unsigned char VYAW_VEH_dummy_12_151;

# define Rte_TypeDef_V_VEH_COG1
typedef unsigned short V_VEH_COG1;

# define Rte_TypeDef_V_VEH_dummy_39_391
typedef unsigned char V_VEH_dummy_39_391;

# define Rte_TypeDef_VoidPtr
typedef void * VoidPtr;

# define Rte_TypeDef_dtRef_VOID
typedef void * dtRef_VOID;

# define Rte_TypeDef_dtRef_const_VOID
typedef const void * dtRef_const_VOID;

# define Rte_TypeDef_ALIV_ACLNY_COG1
typedef unsigned char ALIV_ACLNY_COG1;

# define Rte_TypeDef_ALIV_AVL_FORC_GRD1
typedef unsigned char ALIV_AVL_FORC_GRD1;

# define Rte_TypeDef_ALIV_AVL_PO_EPS1
typedef unsigned char ALIV_AVL_PO_EPS1;

# define Rte_TypeDef_ALIV_AVL_STMOM_DV_ACT1
typedef unsigned char ALIV_AVL_STMOM_DV_ACT1;

# define Rte_TypeDef_ALIV_OFFS_QUAD_EPS1
typedef unsigned char ALIV_OFFS_QUAD_EPS1;

# define Rte_TypeDef_ALIV_ST_EST_FTAX1
typedef unsigned char ALIV_ST_EST_FTAX1;

# define Rte_TypeDef_ALIV_TAR_QTA_STMOM_DV1
typedef unsigned char ALIV_TAR_QTA_STMOM_DV1;

# define Rte_TypeDef_ALIV_TAR_STMOM_DV_ACT1
typedef unsigned char ALIV_TAR_STMOM_DV_ACT1;

# define Rte_TypeDef_ALIV_VYAW_VEH1
typedef unsigned char ALIV_VYAW_VEH1;

# define Rte_TypeDef_AVL_I_ACT_EST1
typedef unsigned char AVL_I_ACT_EST1;

# define Rte_TypeDef_AVL_STEA_PNI_OFFS1
typedef unsigned short AVL_STEA_PNI_OFFS1;

# define Rte_TypeDef_BmwEpsDeactvnCtrl1
typedef unsigned char BmwEpsDeactvnCtrl1;

# define Rte_TypeDef_BmwMaxCurrLimrSts1
typedef unsigned char BmwMaxCurrLimrSts1;

# define Rte_TypeDef_BmwOvrlCmdQlfr1
typedef unsigned char BmwOvrlCmdQlfr1;

# define Rte_TypeDef_BmwPinionAgOffsSts1
typedef unsigned char BmwPinionAgOffsSts1;

# define Rte_TypeDef_BmwRqrdCurrLimEpsSfty1
typedef unsigned char BmwRqrdCurrLimEpsSfty1;

# define Rte_TypeDef_BmwRtIdx1
typedef unsigned char BmwRtIdx1;

# define Rte_TypeDef_BmwSteerMdfnFacSts1
typedef unsigned char BmwSteerMdfnFacSts1;

# define Rte_TypeDef_BmwTrfcJamAssiDampgStReq1
typedef unsigned char BmwTrfcJamAssiDampgStReq1;

# define Rte_TypeDef_BmwVehLatAQlfr1
typedef unsigned char BmwVehLatAQlfr1;

# define Rte_TypeDef_BmwVehYawQlfr1
typedef unsigned char BmwVehYawQlfr1;

# define Rte_TypeDef_CTR_BS_PRTNT1
typedef unsigned char CTR_BS_PRTNT1;

# define Rte_TypeDef_CTR_DEAC_EPS_FNS1
typedef unsigned char CTR_DEAC_EPS_FNS1;

# define Rte_TypeDef_CTR_WARN_DIR_VIB_EPS1
typedef unsigned char CTR_WARN_DIR_VIB_EPS1;

# define Rte_TypeDef_CTR_WARN_ILVL_VIB_EPS1
typedef unsigned char CTR_WARN_ILVL_VIB_EPS1;

# define Rte_TypeDef_CTR_WARN_PTRN_VIB_EPS1
typedef unsigned char CTR_WARN_PTRN_VIB_EPS1;

# define Rte_TypeDef_DrvgDynIfSt1
typedef unsigned char DrvgDynIfSt1;

# define Rte_TypeDef_ENERG_AVAI_ARS1
typedef unsigned char ENERG_AVAI_ARS1;

# define Rte_TypeDef_FACT_DMPNG_ADDON_STMOM_FTAX1
typedef unsigned char FACT_DMPNG_ADDON_STMOM_FTAX1;

# define Rte_TypeDef_FACT_MO_STE_SO_DXP1
typedef unsigned char FACT_MO_STE_SO_DXP1;

# define Rte_TypeDef_HaptcFbSt1
typedef unsigned char HaptcFbSt1;

# define Rte_TypeDef_IDX_TORQ_SEN1
typedef unsigned char IDX_TORQ_SEN1;

# define Rte_TypeDef_MAX_I_LD_SPEC_ARS1
typedef unsigned char MAX_I_LD_SPEC_ARS1;

# define Rte_TypeDef_MAX_I_RECUP_SPEC_ARS1
typedef unsigned char MAX_I_RECUP_SPEC_ARS1;

# define Rte_TypeDef_MAX_I_SPEC_BAX_STE1
typedef unsigned char MAX_I_SPEC_BAX_STE1;

# define Rte_TypeDef_MAX_I_SPEC_EPS1
typedef unsigned char MAX_I_SPEC_EPS1;

# define Rte_TypeDef_NvM_RequestResultType
typedef uint8 NvM_RequestResultType;

# define Rte_TypeDef_QU_ACLNY_COG1
typedef unsigned char QU_ACLNY_COG1;

# define Rte_TypeDef_QU_AVL_FORC_GRD1
typedef unsigned char QU_AVL_FORC_GRD1;

# define Rte_TypeDef_QU_AVL_I_ACT_EST1
typedef unsigned char QU_AVL_I_ACT_EST1;

# define Rte_TypeDef_QU_AVL_PO_EPS1
typedef unsigned char QU_AVL_PO_EPS1;

# define Rte_TypeDef_QU_AVL_STMOM_DV_ACT1
typedef unsigned char QU_AVL_STMOM_DV_ACT1;

# define Rte_TypeDef_QU_DGR_AISP_ENERG1
typedef unsigned char QU_DGR_AISP_ENERG1;

# define Rte_TypeDef_QU_FN_EST1
typedef unsigned char QU_FN_EST1;

# define Rte_TypeDef_QU_FN_VIB_EPS1
typedef unsigned char QU_FN_VIB_EPS1;

# define Rte_TypeDef_QU_SER_STMOM_DV_ACT1
typedef unsigned char QU_SER_STMOM_DV_ACT1;

# define Rte_TypeDef_QU_ST_CON_VEH1
typedef unsigned char QU_ST_CON_VEH1;

# define Rte_TypeDef_QU_TAR_DMPNG_ADDON_STMOM_FTAX1
typedef unsigned char QU_TAR_DMPNG_ADDON_STMOM_FTAX1;

# define Rte_TypeDef_QU_TAR_FACT_STMOM_FTAX1
typedef unsigned char QU_TAR_FACT_STMOM_FTAX1;

# define Rte_TypeDef_QU_TAR_QTA_STMOM_DV1
typedef unsigned char QU_TAR_QTA_STMOM_DV1;

# define Rte_TypeDef_QU_TAR_STMOM_DV_ACT1
typedef unsigned char QU_TAR_STMOM_DV_ACT1;

# define Rte_TypeDef_QU_VYAW_VEH1
typedef unsigned char QU_VYAW_VEH1;

# define Rte_TypeDef_RQ_CULI_EST_SFY1
typedef unsigned char RQ_CULI_EST_SFY1;

# define Rte_TypeDef_ST_CC_EPS1
typedef unsigned char ST_CC_EPS1;

# define Rte_TypeDef_ST_CON_VEH1
typedef unsigned char ST_CON_VEH1;

# define Rte_TypeDef_ST_CULI_EST1
typedef unsigned char ST_CULI_EST1;

# define Rte_TypeDef_ST_IDC_CC_EPS1
typedef unsigned char ST_IDC_CC_EPS1;

# define Rte_TypeDef_ST_OFFS_QUAD_EPS1
typedef unsigned char ST_OFFS_QUAD_EPS1;

# define Rte_TypeDef_SU_CLU_STMOM_SFE_DXP1
typedef unsigned char SU_CLU_STMOM_SFE_DXP1;

# define Rte_TypeDef_UN_PO_EPS1
typedef unsigned char UN_PO_EPS1;

# define Rte_TypeDef_UN_TOT_STR_EPS1
typedef unsigned char UN_TOT_STR_EPS1;

# define Rte_TypeDef_ActiveSessionState_ArrayType
typedef uint8 ActiveSessionState_ArrayType[4];

# define Rte_TypeDef_Array4
typedef uint8 Array4[4];

# define Rte_TypeDef_Ary1D_boolean_4
typedef boolean Ary1D_boolean_4[4];

# define Rte_TypeDef_Ary1D_f32_11
typedef float32 Ary1D_f32_11[11];

# define Rte_TypeDef_Ary1D_f32_12
typedef float32 Ary1D_f32_12[12];

# define Rte_TypeDef_Ary1D_f32_2
typedef float32 Ary1D_f32_2[2];

# define Rte_TypeDef_Ary1D_f32_26
typedef float32 Ary1D_f32_26[26];

# define Rte_TypeDef_Ary1D_f32_3
typedef float32 Ary1D_f32_3[3];

# define Rte_TypeDef_Ary1D_f32_4
typedef float32 Ary1D_f32_4[4];

# define Rte_TypeDef_Ary1D_f32_5
typedef float32 Ary1D_f32_5[5];

# define Rte_TypeDef_Ary1D_f32_8
typedef float32 Ary1D_f32_8[8];

# define Rte_TypeDef_Ary1D_logl_3
typedef boolean Ary1D_logl_3[3];

# define Rte_TypeDef_Ary1D_logl_4
typedef boolean Ary1D_logl_4[4];

# define Rte_TypeDef_Ary1D_u08_20
typedef uint8 Ary1D_u08_20[20];

# define Rte_TypeDef_Ary1D_u08_3
typedef uint8 Ary1D_u08_3[3];

# define Rte_TypeDef_Ary1D_u08_48
typedef uint8 Ary1D_u08_48[48];

# define Rte_TypeDef_Ary1D_u08_6
typedef uint8 Ary1D_u08_6[6];

# define Rte_TypeDef_Ary1D_u16_12
typedef uint16 Ary1D_u16_12[12];

# define Rte_TypeDef_Ary1D_u16_13
typedef uint16 Ary1D_u16_13[13];

# define Rte_TypeDef_Ary1D_u16_16
typedef uint16 Ary1D_u16_16[16];

# define Rte_TypeDef_Ary1D_u16_3
typedef uint16 Ary1D_u16_3[3];

# define Rte_TypeDef_Ary1D_u16_512
typedef uint16 Ary1D_u16_512[512];

# define Rte_TypeDef_Ary1D_u32_2
typedef uint32 Ary1D_u32_2[2];

# define Rte_TypeDef_Ary1D_u32_4
typedef uint32 Ary1D_u32_4[4];

# define Rte_TypeDef_Ary1D_u32_8
typedef uint32 Ary1D_u32_8[8];

# define Rte_TypeDef_Ary1D_u8_10
typedef uint8 Ary1D_u8_10[10];

# define Rte_TypeDef_Ary1D_u8_16
typedef uint8 Ary1D_u8_16[16];

# define Rte_TypeDef_Ary1D_u8_20
typedef uint8 Ary1D_u8_20[20];

# define Rte_TypeDef_Ary1D_u8_48
typedef uint8 Ary1D_u8_48[48];

# define Rte_TypeDef_Ary1D_u8_6
typedef uint8 Ary1D_u8_6[6];

# define Rte_TypeDef_Ary1D_u8_8
typedef uint8 Ary1D_u8_8[8];

# define Rte_TypeDef_CheckProgrammingPreconditions_ArrayType
typedef uint8 CheckProgrammingPreconditions_ArrayType[256];

# define Rte_TypeDef_Coding_CafIdArrayType
typedef uint8 Coding_CafIdArrayType[8];

# define Rte_TypeDef_Darh_ActivelyReportedErrorListType
typedef uint8 Darh_ActivelyReportedErrorListType[39];

# define Rte_TypeDef_DataArrayType_uint8_1
typedef uint8 DataArrayType_uint8_1[1];

# define Rte_TypeDef_DataArrayType_uint8_2
typedef uint8 DataArrayType_uint8_2[2];

# define Rte_TypeDef_DataArrayType_uint8_3
typedef uint8 DataArrayType_uint8_3[3];

# define Rte_TypeDef_DataArrayType_uint8_4
typedef uint8 DataArrayType_uint8_4[4];

# define Rte_TypeDef_Dcm_Data100ByteType
typedef uint8 Dcm_Data100ByteType[100];

# define Rte_TypeDef_Dcm_Data1024ByteType
typedef uint8 Dcm_Data1024ByteType[1024];

# define Rte_TypeDef_Dcm_Data10ByteType
typedef uint8 Dcm_Data10ByteType[10];

# define Rte_TypeDef_Dcm_Data12ByteType
typedef uint8 Dcm_Data12ByteType[12];

# define Rte_TypeDef_Dcm_Data132ByteType
typedef uint8 Dcm_Data132ByteType[132];

# define Rte_TypeDef_Dcm_Data140ByteType
typedef uint8 Dcm_Data140ByteType[140];

# define Rte_TypeDef_Dcm_Data15ByteType
typedef uint8 Dcm_Data15ByteType[15];

# define Rte_TypeDef_Dcm_Data17ByteType
typedef uint8 Dcm_Data17ByteType[17];

# define Rte_TypeDef_Dcm_Data18ByteType
typedef uint8 Dcm_Data18ByteType[18];

# define Rte_TypeDef_Dcm_Data1ByteType
typedef uint8 Dcm_Data1ByteType[1];

# define Rte_TypeDef_Dcm_Data20ByteType
typedef uint8 Dcm_Data20ByteType[20];

# define Rte_TypeDef_Dcm_Data256ByteType
typedef uint8 Dcm_Data256ByteType[256];

# define Rte_TypeDef_Dcm_Data2ByteType
typedef uint8 Dcm_Data2ByteType[2];

# define Rte_TypeDef_Dcm_Data3ByteType
typedef uint8 Dcm_Data3ByteType[3];

# define Rte_TypeDef_Dcm_Data40ByteType
typedef uint8 Dcm_Data40ByteType[40];

# define Rte_TypeDef_Dcm_Data48ByteType
typedef uint8 Dcm_Data48ByteType[48];

# define Rte_TypeDef_Dcm_Data4ByteType
typedef uint8 Dcm_Data4ByteType[4];

# define Rte_TypeDef_Dcm_Data57ByteType
typedef uint8 Dcm_Data57ByteType[57];

# define Rte_TypeDef_Dcm_Data6ByteType
typedef uint8 Dcm_Data6ByteType[6];

# define Rte_TypeDef_Dcm_Data7ByteType
typedef uint8 Dcm_Data7ByteType[7];

# define Rte_TypeDef_Dcm_Data8195ByteType
typedef uint8 Dcm_Data8195ByteType[8195];

# define Rte_TypeDef_Dcm_Data8ByteType
typedef uint8 Dcm_Data8ByteType[8];

# define Rte_TypeDef_Dcm_Data9ByteType
typedef uint8 Dcm_Data9ByteType[9];

# define Rte_TypeDef_Dem_MaxDataValueType
typedef uint8 Dem_MaxDataValueType[4];

# define Rte_TypeDef_DevInfoArrayType
typedef uint8 DevInfoArrayType[11];

# define Rte_TypeDef_DiagCommLoopback_ArrayType
typedef uint8 DiagCommLoopback_ArrayType[1024];

# define Rte_TypeDef_Dlog_EcuUidArrayType
typedef uint8 Dlog_EcuUidArrayType[16];

# define Rte_TypeDef_Dlog_HWModificationIndexArrayType
typedef uint8 Dlog_HWModificationIndexArrayType[2];

# define Rte_TypeDef_Dlog_ProgIdArrayType
typedef uint8 Dlog_ProgIdArrayType[8];

# define Rte_TypeDef_Dlog_SignatureArrayType
typedef uint8 Dlog_SignatureArrayType[260];

# define Rte_TypeDef_Dlog_VinArrayType
typedef uint8 Dlog_VinArrayType[17];

# define Rte_TypeDef_ManufacturingDataArrayType
typedef uint8 ManufacturingDataArrayType[3];

# define Rte_TypeDef_NO_VECH_1
typedef uint8 NO_VECH_1[1];

# define Rte_TypeDef_NO_VECH_2
typedef uint8 NO_VECH_2[1];

# define Rte_TypeDef_NO_VECH_3
typedef uint8 NO_VECH_3[1];

# define Rte_TypeDef_NO_VECH_4
typedef uint8 NO_VECH_4[1];

# define Rte_TypeDef_NO_VECH_5
typedef uint8 NO_VECH_5[1];

# define Rte_TypeDef_NO_VECH_6
typedef uint8 NO_VECH_6[1];

# define Rte_TypeDef_NO_VECH_7
typedef uint8 NO_VECH_7[1];

# define Rte_TypeDef_ProgCounterArrayType
typedef uint8 ProgCounterArrayType[4];

# define Rte_TypeDef_RSInputArrayType
typedef uint8 RSInputArrayType[8];

# define Rte_TypeDef_RequestDataArray
typedef uint8 RequestDataArray[1024];

# define Rte_TypeDef_Rte_DT_Darh_TransmissionArrayType_1
typedef uint8 Rte_DT_Darh_TransmissionArrayType_1[23];

# define Rte_TypeDef_SerialNumberArrayType
typedef uint8 SerialNumberArrayType[10];

# define Rte_TypeDef_SgbdIndex_ArrayType
typedef uint8 SgbdIndex_ArrayType[3];

# define Rte_TypeDef_SvkDataArrayType
typedef uint8 SvkDataArrayType[100];

# define Rte_TypeDef_SvkHistoryDataArrayType
typedef uint8 SvkHistoryDataArrayType[48];

# define Rte_TypeDef_TimingParametersArrayType
typedef uint8 TimingParametersArrayType[12];

# define Rte_TypeDef_UInt8_Array1
typedef uint8 UInt8_Array1[1];

# define Rte_TypeDef_VinArrayType
typedef uint8 VinArrayType[7];

# define Rte_TypeDef_AnHwTqScaFacRec1
typedef struct
{
  float32 SnsrSca;
  boolean SnsrScaPrfmdSts;
} AnHwTqScaFacRec1;

# define Rte_TypeDef_BmwDesIninIdxRec1
typedef struct
{
  uint8 BmwDesIninIdx;
  boolean BmwDesIninIdxWrSts;
} BmwDesIninIdxRec1;

# define Rte_TypeDef_BmwDesIninOptSetAIdxRec1
typedef struct
{
  uint8 BmwDesIninOptSetAIdx;
  boolean BmwDesIninOptSetAIdxWrSts;
} BmwDesIninOptSetAIdxRec1;

# define Rte_TypeDef_BmwVehCentrOffsRec1
typedef struct
{
  float32 BmwRackCentrToVehCentrOffs;
  float32 VehCentrOffs;
  float32 BmwPinionAgOffs;
  sint8 BmwQuadRotorOffs;
  uint8 TurnCntrCorrlnSts;
  uint8 Ntc8CSts;
  uint8 Ntc8ESts;
  uint8 BmwMotAgSelnSt;
  boolean LongTermVehCentrCmpl;
  boolean RackCentrToVehCentrOffsVld;
} BmwVehCentrOffsRec1;

# define Rte_TypeDef_CurrMeasEolGainCal3PhaRec1
typedef struct
{
  float32 CurrMeasMotCurrEolGainA;
  float32 CurrMeasMotCurrEolGainB;
  float32 CurrMeasMotCurrEolGainC;
} CurrMeasEolGainCal3PhaRec1;

# define Rte_TypeDef_CurrMeasEolOffsCal3PhaRec1
typedef struct
{
  float32 CurrMeasEolOffsHiBrdgVltg;
  float32 CurrMeasMotCurrEolOffsDifA;
  float32 CurrMeasMotCurrEolOffsDifB;
  float32 CurrMeasMotCurrEolOffsDifC;
  float32 CurrMeasMotCurrOffsLoAvrgA;
  float32 CurrMeasMotCurrOffsLoAvrgB;
  float32 CurrMeasMotCurrOffsLoAvrgC;
} CurrMeasEolOffsCal3PhaRec1;

# define Rte_TypeDef_DiagcDataRec2
typedef struct
{
  uint8 DiagcSts;
  float32 ActvRampRate;
  float32 ActvMotTqCmdSca;
} DiagcDataRec2;

# define Rte_TypeDef_DutyCycThermProtnFilStValRec1
typedef struct
{
  uint8 Fil3StVal;
  uint8 Fil4StVal;
  uint8 Fil5StVal;
  uint8 Fil6StVal;
} DutyCycThermProtnFilStValRec1;

# define Rte_TypeDef_FilNotchGainRec1
typedef struct
{
  float32 FilGainB0;
  float32 FilGainB1;
  float32 FilGainB2;
  float32 FilGainA1;
  float32 FilGainA2;
} FilNotchGainRec1;

# define Rte_TypeDef_FilNotchStRec1
typedef struct
{
  float32 FilSt1;
  float32 FilSt2;
} FilNotchStRec1;

# define Rte_TypeDef_HwTqOffsRec1
typedef struct
{
  float32 OffsTrim;
  boolean OffsTrimPrfmdSts;
} HwTqOffsRec1;

# define Rte_TypeDef_LrndRackCentrNvmRec1
typedef struct
{
  float32 TotRackTrvl;
  float32 RackCentrMotDeg;
  sint16 RackCentrMotRev;
  boolean LongTermRackCentrCmpl;
  boolean MotAgVld;
} LrndRackCentrNvmRec1;

# define Rte_TypeDef_MotAgMeasEolPrmRec1
typedef struct
{
  float32 SinOffs;
  float32 CosOffs;
  float32 SinAmpRecpr;
  float32 CosAmpRecpr;
  float32 SinDelta;
} MotAgMeasEolPrmRec1;

# define Rte_TypeDef_MotPrmNomEolRec3
typedef struct
{
  float32 MotBackEmfConNom;
  float32 MotRNom;
} MotPrmNomEolRec3;

# define Rte_TypeDef_SysFricNonLrngDataRec1
typedef struct
{
  float32 EolFric;
  boolean EnaFricLrng;
  boolean EnaFricOffsOutp;
} SysFricNonLrngDataRec1;

# define Rte_TypeDef_TFilStValRec1
typedef struct
{
  float32 FilSiLpStVal;
  float32 FilMagLpStVal;
  float32 FilCuLpStVal;
  float32 FilAssisMechLpStVal;
  float32 FilSiLLStVal;
  float32 FilMagLLStVal;
  float32 FilCuLLStVal;
  float32 FilAssisMechLLStVal;
} TFilStValRec1;

# define Rte_TypeDef_TorsBarStEstimdRec1
typedef struct
{
  float32 MotVelEstimd;
  float32 TorsBarTqEstimd;
  float32 TorsBarRotatmEstimd;
  float32 DrvrTqEstimd;
  float32 RackTqEstimd;
} TorsBarStEstimdRec1;

# define Rte_TypeDef_Vin_ComVinType
typedef struct
{
  uint8 Vin1;
  uint8 Vin2;
  uint8 Vin3;
  uint8 Vin4;
  uint8 Vin5;
  uint8 Vin6;
  uint8 Vin7;
} Vin_ComVinType;

# define Rte_TypeDef_sigGroup_ACLNY_MASSCNTR1
typedef struct
{
  ACLNY_MASSCNTR_dummy_12_151 ACLNY_MASSCNTR_dummy_12_15;
  ACLNY_COG1 ACLNY_COG;
  QU_ACLNY_COG1 QU_ACLNY_COG;
  ACLNY_COG_ERR_AMP1 ACLNY_COG_ERR_AMP;
  ALIV_ACLNY_COG1 ALIV_ACLNY_COG;
  CRC_ACLNY_COG1 CRC_ACLNY_COG;
} sigGroup_ACLNY_MASSCNTR1;

# define Rte_TypeDef_sigGroup_AVL_FORC_GRD1
typedef struct
{
  AVL_FORC_GRD1 AVL_FORC_GRD;
  AVL_PWR_EL_EPS_COOD1 AVL_PWR_EL_EPS_COOD;
  ALIV_AVL_FORC_GRD1 ALIV_AVL_FORC_GRD;
  CRC_AVL_FORC_GRD1 CRC_AVL_FORC_GRD;
  QU_AVL_FORC_GRD1 QU_AVL_FORC_GRD;
  AVL_FORC_GRD_dummy_12_151 AVL_FORC_GRD_dummy_12_15;
} sigGroup_AVL_FORC_GRD1;

# define Rte_TypeDef_sigGroup_AVL_PO_EPS1
typedef struct
{
  AVL_PO_EPS1 AVL_PO_EPS;
  IDX_TORQ_SEN1 IDX_TORQ_SEN;
  OFFS_GRD_MID_EPS1 OFFS_GRD_MID_EPS;
  AVL_PO_IDX_EPS1 AVL_PO_IDX_EPS;
  CRC_AVL_PO_EPS1 CRC_AVL_PO_EPS;
  QU_AVL_PO_EPS1 QU_AVL_PO_EPS;
  ALIV_AVL_PO_EPS1 ALIV_AVL_PO_EPS;
  UN_PO_EPS1 UN_PO_EPS;
} sigGroup_AVL_PO_EPS1;

# define Rte_TypeDef_sigGroup_AVL_STMOM_DV_ACT1
typedef struct
{
  AVL_STMOM_DV_ACT1 AVL_STMOM_DV_ACT;
  ALIV_AVL_STMOM_DV_ACT1 ALIV_AVL_STMOM_DV_ACT;
  QU_AVL_STMOM_DV_ACT1 QU_AVL_STMOM_DV_ACT;
  CRC_AVL_STMOM_DV_ACT1 CRC_AVL_STMOM_DV_ACT;
  AVL_STMOM_DV_ACT_dummy_12_151 AVL_STMOM_DV_ACT_dummy_12_15;
} sigGroup_AVL_STMOM_DV_ACT1;

# define Rte_TypeDef_sigGroup_CON_VEH1
typedef struct
{
  CTR_FKTN_PRTNT1 CTR_FKTN_PRTNT;
  QU_ST_CON_VEH1 QU_ST_CON_VEH;
  CRC_CON_VEH1 CRC_CON_VEH;
  ST_CON_VEH1 ST_CON_VEH;
  CTR_BS_PRTNT1 CTR_BS_PRTNT;
  ALIV_CON_VEH1 ALIV_CON_VEH;
  CON_VEH_dummy_56_631 CON_VEH_dummy_56_63;
} sigGroup_CON_VEH1;

# define Rte_TypeDef_sigGroup_DISP_CC_EPS1
typedef struct
{
  ST_CC_EPS1 ST_CC_EPS;
  ALIV_DISP_CC_EPS1 ALIV_DISP_CC_EPS;
  ST_IDC_CC_EPS1 ST_IDC_CC_EPS;
  CRC_DISP_CC_EPS1 CRC_DISP_CC_EPS;
  CHL_DISP_CC_EPS1 CHL_DISP_CC_EPS;
  NO_CC_EPS1 NO_CC_EPS;
  TRANF_CC_EPS1 TRANF_CC_EPS;
} sigGroup_DISP_CC_EPS1;

# define Rte_TypeDef_sigGroup_DT_EST1
typedef struct
{
  ST_CULI_EST1 ST_CULI_EST;
  DT_EST_dummy_64_951 DT_EST_dummy_64_95;
  QU_AVL_I_ACT_EST1 QU_AVL_I_ACT_EST;
  DT_EST_dummy_12_151 DT_EST_dummy_12_15;
  AVL_I_ACT_EST1 AVL_I_ACT_EST;
  ALIV_DT_EST1 ALIV_DT_EST;
  CRC_DT_EST1 CRC_DT_EST;
  DT_EST_dummy_96_1271 DT_EST_dummy_96_127;
  DT_EST_dummy_16_471 DT_EST_dummy_16_47;
} sigGroup_DT_EST1;

# define Rte_TypeDef_sigGroup_ENERG_DGR_DRDY1
typedef struct
{
  MAX_I_LD_SPEC_ARS1 MAX_I_LD_SPEC_ARS;
  MAX_I_RECUP_SPEC_ARS1 MAX_I_RECUP_SPEC_ARS;
  RQ_CULI_EST_SFY1 RQ_CULI_EST_SFY;
  ALIV_ENERG_DGR_DRDY1 ALIV_ENERG_DGR_DRDY;
  ENERG_AVAI_ARS1 ENERG_AVAI_ARS;
  QU_DGR_AISP_ENERG1 QU_DGR_AISP_ENERG;
  CRC_ENERG_DGR_DRDY1 CRC_ENERG_DGR_DRDY;
  MAX_I_SPEC_BAX_STE1 MAX_I_SPEC_BAX_STE;
  ENERG_DGR_DRDY_dummy_12_151 ENERG_DGR_DRDY_dummy_12_15;
  MAX_I_SPEC_EPS1 MAX_I_SPEC_EPS;
} sigGroup_ENERG_DGR_DRDY1;

# define Rte_TypeDef_sigGroup_OFFS_QUAD_EPS1
typedef struct
{
  AVL_PO_IDX_ICM1 AVL_PO_IDX_ICM;
  ST_OFFS_QUAD_EPS1 ST_OFFS_QUAD_EPS;
  CRC_OFFS_QUAD_EPS1 CRC_OFFS_QUAD_EPS;
  OFFS_QUAD_RTR_EPS1 OFFS_QUAD_RTR_EPS;
  ALIV_OFFS_QUAD_EPS1 ALIV_OFFS_QUAD_EPS;
} sigGroup_OFFS_QUAD_EPS1;

# define Rte_TypeDef_sigGroup_ST_EST1
typedef struct
{
  QU_SER_STMOM_DV_ACT1 QU_SER_STMOM_DV_ACT;
  QU_FN_VIB_EPS1 QU_FN_VIB_EPS;
  ST_EST_dummy_16_231 ST_EST_dummy_16_23;
  ALIV_ST_EST_FTAX1 ALIV_ST_EST_FTAX;
  CRC_ST_EST_FTAX1 CRC_ST_EST_FTAX;
  QU_FN_EST1 QU_FN_EST;
} sigGroup_ST_EST1;

# define Rte_TypeDef_sigGroup_SU_EPS1
typedef struct
{
  CRC_SU_EPS1 CRC_SU_EPS;
  UN_TOT_STR_EPS1 UN_TOT_STR_EPS;
  ALIV_SU_EPS1 ALIV_SU_EPS;
  TOT_STR_EPS1 TOT_STR_EPS;
  SU_EPS_dummy_20_511 SU_EPS_dummy_20_51;
  SU_EPS_dummy_14_191 SU_EPS_dummy_14_19;
} sigGroup_SU_EPS1;

# define Rte_TypeDef_sigGroup_TAR_QTA_STRMOM_DV1
typedef struct
{
  FACT_DMPNG_STMOM_FTAX1 FACT_DMPNG_STMOM_FTAX;
  QU_TAR_QTA_STMOM_DV1 QU_TAR_QTA_STMOM_DV;
  ALIV_TAR_QTA_STMOM_DV1 ALIV_TAR_QTA_STMOM_DV;
  QU_TAR_FACT_STMOM_FTAX1 QU_TAR_FACT_STMOM_FTAX;
  CTR_DEAC_EPS_FNS1 CTR_DEAC_EPS_FNS;
  FACT_CTRR_STMOM_FTAX1 FACT_CTRR_STMOM_FTAX;
  TAR_QTA_STRMOM_DV_dummy_12_151 TAR_QTA_STRMOM_DV_dummy_12_15;
  FACT_ASS_STMOM_FTAX1 FACT_ASS_STMOM_FTAX;
  TAR_QTA_STMOM_DV1 TAR_QTA_STMOM_DV;
  CRC_TAR_QTA_STMOM_DV1 CRC_TAR_QTA_STMOM_DV;
} sigGroup_TAR_QTA_STRMOM_DV1;

# define Rte_TypeDef_sigGroup_TAR_STMOM_DV_ACT1
typedef struct
{
  TAR_STMOM_DV_ACT_dummy_12_151 TAR_STMOM_DV_ACT_dummy_12_15;
  TAR_STMOM_DV_ACT_dummy_32_511 TAR_STMOM_DV_ACT_dummy_32_51;
  QU_TAR_DMPNG_ADDON_STMOM_FTAX1 QU_TAR_DMPNG_ADDON_STMOM_FTAX;
  FACT_DMPNG_ADDON_STMOM_FTAX1 FACT_DMPNG_ADDON_STMOM_FTAX;
  TAR_STMOM_DV_ACT1 TAR_STMOM_DV_ACT;
  CRC_TAR_STMOM_DV_ACT1 CRC_TAR_STMOM_DV_ACT;
  QU_TAR_STMOM_DV_ACT1 QU_TAR_STMOM_DV_ACT;
  ALIV_TAR_STMOM_DV_ACT1 ALIV_TAR_STMOM_DV_ACT;
} sigGroup_TAR_STMOM_DV_ACT1;

# define Rte_TypeDef_sigGroup_VYAW_VEH1
typedef struct
{
  QU_VYAW_VEH1 QU_VYAW_VEH;
  VYAW_VEH_ERR_AMP1 VYAW_VEH_ERR_AMP;
  VYAW_VEH1 VYAW_VEH;
  VYAW_VEH_dummy_12_151 VYAW_VEH_dummy_12_15;
  CRC_VYAW_VEH1 CRC_VYAW_VEH;
  ALIV_VYAW_VEH1 ALIV_VYAW_VEH;
} sigGroup_VYAW_VEH1;

# define Rte_TypeDef_sigGroup_V_VEH1
typedef struct
{
  V_VEH_COG1 V_VEH_COG;
  ST_V_VEH_NSS1 ST_V_VEH_NSS;
  QU_V_VEH_COG1 QU_V_VEH_COG;
  ALIV_V_VEH1 ALIV_V_VEH;
  V_VEH_dummy_39_391 V_VEH_dummy_39_39;
  DVCO_VEH1 DVCO_VEH;
  CRC_V_VEH1 CRC_V_VEH;
} sigGroup_V_VEH1;

# define Rte_TypeDef_AdrMpgReqTyp1
typedef uint8 AdrMpgReqTyp1;

# define Rte_TypeDef_Ary2D_f32_4_2
typedef Ary1D_f32_2 Ary2D_f32_4_2[4];

# define Rte_TypeDef_Ary2D_f32_5_3
typedef Ary1D_f32_3 Ary2D_f32_5_3[5];

# define Rte_TypeDef_Ary2D_f32_5_4
typedef Ary1D_f32_4 Ary2D_f32_5_4[5];

# define Rte_TypeDef_Ary2D_f32_5_5
typedef Ary1D_f32_5 Ary2D_f32_5_5[5];

# define Rte_TypeDef_Ary2D_f32_8_4
typedef Ary1D_f32_4 Ary2D_f32_8_4[8];

# define Rte_TypeDef_Ary2D_u16_8_3
typedef Ary1D_u16_3 Ary2D_u16_8_3[8];

# define Rte_TypeDef_BattRtnCurrAmprQlfr1
typedef uint8 BattRtnCurrAmprQlfr1;

# define Rte_TypeDef_BmwBasPtlNetCtrl1
typedef uint8 BmwBasPtlNetCtrl1;

# define Rte_TypeDef_BmwCogVehSpdQlfr1
typedef uint8 BmwCogVehSpdQlfr1;

# define Rte_TypeDef_BmwEpsFctSts1
typedef uint8 BmwEpsFctSts1;

# define Rte_TypeDef_BmwFltLampFlsgFrq1
typedef uint8 BmwFltLampFlsgFrq1;

# define Rte_TypeDef_BmwFltLampReqSts1
typedef uint8 BmwFltLampReqSts1;

# define Rte_TypeDef_BmwFltLampReqTyp2
typedef uint16 BmwFltLampReqTyp2;

# define Rte_TypeDef_BmwHaptcFbDirNr1
typedef uint8 BmwHaptcFbDirNr1;

# define Rte_TypeDef_BmwHaptcFbIntenNr1
typedef uint8 BmwHaptcFbIntenNr1;

# define Rte_TypeDef_BmwHaptcFbPatNr1
typedef uint8 BmwHaptcFbPatNr1;

# define Rte_TypeDef_BmwMotAgSelnSt1
typedef uint8 BmwMotAgSelnSt1;

# define Rte_TypeDef_BmwNearStillVehSpdSts1
typedef uint8 BmwNearStillVehSpdSts1;

# define Rte_TypeDef_BmwPinionAgQlfr1
typedef uint8 BmwPinionAgQlfr1;

# define Rte_TypeDef_BmwQuadOffsSts1
typedef uint8 BmwQuadOffsSts1;

# define Rte_TypeDef_BmwRackToVehCentrOffsSts1
typedef uint8 BmwRackToVehCentrOffsSts1;

# define Rte_TypeDef_BmwSecurVehSpdSts1
typedef uint8 BmwSecurVehSpdSts1;

# define Rte_TypeDef_BmwSeldPosnUnit1
typedef uint8 BmwSeldPosnUnit1;

# define Rte_TypeDef_BmwSetVehCentrOffsSts1
typedef uint8 BmwSetVehCentrOffsSts1;

# define Rte_TypeDef_BmwTqSnsrIdx1
typedef uint8 BmwTqSnsrIdx1;

# define Rte_TypeDef_BmwTrfcJamAssiSt1
typedef uint8 BmwTrfcJamAssiSt1;

# define Rte_TypeDef_BmwVehCdn1
typedef uint8 BmwVehCdn1;

# define Rte_TypeDef_BmwVehCdnQlfr1
typedef uint8 BmwVehCdnQlfr1;

# define Rte_TypeDef_BmwVehSpdSts1
typedef uint8 BmwVehSpdSts1;

# define Rte_TypeDef_CalCopySts1
typedef uint8 CalCopySts1;

# define Rte_TypeDef_Coding_ConditionModeType
typedef uint8 Coding_ConditionModeType;

# define Rte_TypeDef_Coding_LifeCycleRequestType
typedef uint8 Coding_LifeCycleRequestType;

# define Rte_TypeDef_ComM_InhibitionStatusType
typedef uint8 ComM_InhibitionStatusType;

# define Rte_TypeDef_ComM_ModeType
typedef uint8 ComM_ModeType;

# define Rte_TypeDef_ComM_UserHandleType
typedef uint8 ComM_UserHandleType;

# define Rte_TypeDef_CrcHwResvCfg1
typedef uint8 CrcHwResvCfg1;

# define Rte_TypeDef_CrcHwResvMod1
typedef uint8 CrcHwResvMod1;

# define Rte_TypeDef_CrcHwSts1
typedef uint8 CrcHwSts1;

# define Rte_TypeDef_CrcHwStsRec2
typedef struct
{
  uint32 TaskId;
  CrcHwSts1 CrcHwSts;
} CrcHwStsRec2;

# define Rte_TypeDef_Darh_LifeCycleRequestType
typedef uint8 Darh_LifeCycleRequestType;

# define Rte_TypeDef_Darh_RoeStateType
typedef uint8 Darh_RoeStateType;

# define Rte_TypeDef_Darh_SuspendedStateType
typedef uint8 Darh_SuspendedStateType;

# define Rte_TypeDef_Darh_TransmissionArrayType
typedef struct
{
  uint16 size;
  Rte_DT_Darh_TransmissionArrayType_1 payload;
} Darh_TransmissionArrayType;

# define Rte_TypeDef_Dcm_CommunicationModeType
typedef uint8 Dcm_CommunicationModeType;

# define Rte_TypeDef_Dcm_ConfirmationStatusType
typedef uint8 Dcm_ConfirmationStatusType;

# define Rte_TypeDef_Dcm_ControlDtcSettingType
typedef uint8 Dcm_ControlDtcSettingType;

# define Rte_TypeDef_Dcm_DiagnosticSessionControlType
typedef uint8 Dcm_DiagnosticSessionControlType;

# define Rte_TypeDef_Dcm_EcuResetType
typedef uint8 Dcm_EcuResetType;

# define Rte_TypeDef_Dcm_NegativeResponseCodeType
typedef uint8 Dcm_NegativeResponseCodeType;

# define Rte_TypeDef_Dcm_OpStatusType
typedef uint8 Dcm_OpStatusType;

# define Rte_TypeDef_Dcm_ProtocolType
typedef uint8 Dcm_ProtocolType;

# define Rte_TypeDef_Dcm_RequestKindType
typedef uint8 Dcm_RequestKindType;

# define Rte_TypeDef_Dcm_ResponseOnEventType
typedef uint8 Dcm_ResponseOnEventType;

# define Rte_TypeDef_Dcm_SecLevelType
typedef uint8 Dcm_SecLevelType;

# define Rte_TypeDef_Dcm_SesCtrlType
typedef uint8 Dcm_SesCtrlType;

# define Rte_TypeDef_Dem_DTCFormatType
typedef uint8 Dem_DTCFormatType;

# define Rte_TypeDef_Dem_DTCGroupType
typedef uint32 Dem_DTCGroupType;

# define Rte_TypeDef_Dem_DTCKindType
typedef uint8 Dem_DTCKindType;

# define Rte_TypeDef_Dem_DTCOriginType
typedef uint16 Dem_DTCOriginType;

# define Rte_TypeDef_Dem_DTCSeverityType
typedef uint8 Dem_DTCSeverityType;

# define Rte_TypeDef_Dem_DTCStatusMaskType
typedef uint8 Dem_DTCStatusMaskType;

# define Rte_TypeDef_Dem_DTRControlType
typedef uint8 Dem_DTRControlType;

# define Rte_TypeDef_Dem_DebounceResetStatusType
typedef uint8 Dem_DebounceResetStatusType;

# define Rte_TypeDef_Dem_DebouncingStateType
typedef uint8 Dem_DebouncingStateType;

# define Rte_TypeDef_Dem_EventIdType
typedef uint16 Dem_EventIdType;

# define Rte_TypeDef_Dem_EventStatusType
typedef uint8 Dem_EventStatusType;

# define Rte_TypeDef_Dem_IndicatorStatusType
typedef uint8 Dem_IndicatorStatusType;

# define Rte_TypeDef_Dem_InitMonitorReasonType
typedef uint8 Dem_InitMonitorReasonType;

# define Rte_TypeDef_Dem_IumprDenomCondIdType
typedef uint8 Dem_IumprDenomCondIdType;

# define Rte_TypeDef_Dem_IumprDenomCondStatusType
typedef uint8 Dem_IumprDenomCondStatusType;

# define Rte_TypeDef_Dem_IumprReadinessGroupType
typedef uint8 Dem_IumprReadinessGroupType;

# define Rte_TypeDef_Dem_MonitorStatusType
typedef uint8 Dem_MonitorStatusType;

# define Rte_TypeDef_Dem_OperationCycleIdType
typedef uint8 Dem_OperationCycleIdType;

# define Rte_TypeDef_Dem_OperationCycleStateType
typedef uint8 Dem_OperationCycleStateType;

# define Rte_TypeDef_Dem_RatioIdType
typedef uint16 Dem_RatioIdType;

# define Rte_TypeDef_Dem_UdsStatusByteType
typedef uint8 Dem_UdsStatusByteType;

# define Rte_TypeDef_Dlog_LifeCycleRequestType
typedef uint8 Dlog_LifeCycleRequestType;

# define Rte_TypeDef_EcuM_BootTargetType
typedef uint8 EcuM_BootTargetType;

# define Rte_TypeDef_EcuM_ModeType
typedef uint8 EcuM_ModeType;

# define Rte_TypeDef_EcuM_ShutdownCauseType
typedef uint8 EcuM_ShutdownCauseType;

# define Rte_TypeDef_EcuM_StateType
typedef uint8 EcuM_StateType;

# define Rte_TypeDef_EcuM_TimeType
typedef uint32 EcuM_TimeType;

# define Rte_TypeDef_EcuM_UserType
typedef uint8 EcuM_UserType;

# define Rte_TypeDef_EgyModSt1
typedef uint8 EgyModSt1;

# define Rte_TypeDef_EotSt1
typedef uint8 EotSt1;

# define Rte_TypeDef_EpsCurrLimSts1
typedef uint8 EpsCurrLimSts1;

# define Rte_TypeDef_GetSegMod1
typedef uint8 GetSegMod1;

# define Rte_TypeDef_IOHWAB_BOOL
typedef boolean IOHWAB_BOOL;

# define Rte_TypeDef_IvtrFetFltPha1
typedef uint8 IvtrFetFltPha1;

# define Rte_TypeDef_IvtrFetFltTyp1
typedef uint8 IvtrFetFltTyp1;

# define Rte_TypeDef_LoaSt1
typedef uint8 LoaSt1;

# define Rte_TypeDef_MfgEnaSt1
typedef uint8 MfgEnaSt1;

# define Rte_TypeDef_MotAgSnsrCfgSt1
typedef uint8 MotAgSnsrCfgSt1;

# define Rte_TypeDef_MotCurrEolCalSt2
typedef uint8 MotCurrEolCalSt2;

# define Rte_TypeDef_MotQuad1
typedef uint8 MotQuad1;

# define Rte_TypeDef_NormalCommunicationModeType
typedef uint8 NormalCommunicationModeType;

# define Rte_TypeDef_NtcNr1
typedef uint16 NtcNr1;

# define Rte_TypeDef_NtcNrWithResd1
typedef uint16 NtcNrWithResd1;

# define Rte_TypeDef_NtcSts1
typedef uint8 NtcSts1;

# define Rte_TypeDef_NvM_ServiceIdType
typedef uint8 NvM_ServiceIdType;

# define Rte_TypeDef_Omc_ExtendedOperatingModeType
typedef uint8 Omc_ExtendedOperatingModeType;

# define Rte_TypeDef_Omc_LifeCycleRequestType
typedef uint8 Omc_LifeCycleRequestType;

# define Rte_TypeDef_Omc_OperatingModeType
typedef uint8 Omc_OperatingModeType;

# define Rte_TypeDef_OnlineCalStsRec2
typedef struct
{
  Ary1D_OnlineCalSegInfoRec1_TunSelnMngt1 Seg;
  CalCopySts1 CopySts;
  uint8 ActvGroup;
  uint8 ActvInin;
  uint8 ActvIninOptSetA;
  uint8 ActvRt;
} OnlineCalStsRec2;

# define Rte_TypeDef_OpStatusType
typedef uint8 OpStatusType;

# define Rte_TypeDef_PhaDiscnctPwmVect1
typedef uint8 PhaDiscnctPwmVect1;

# define Rte_TypeDef_ReadFltInfoRec1
typedef struct
{
  NtcNrWithResd1 NtcNr;
  uint8 AgiCntr;
  uint8 Sts;
  uint8 NtcStInfo;
} ReadFltInfoRec1;

# define Rte_TypeDef_RequestResultType
typedef uint8 RequestResultType;

# define Rte_TypeDef_RtIdxChgSts1
typedef uint8 RtIdxChgSts1;

# define Rte_TypeDef_SigQlfr1
typedef uint8 SigQlfr1;

# define Rte_TypeDef_StdDiag_LifeCycleRequestType
typedef uint8 StdDiag_LifeCycleRequestType;

# define Rte_TypeDef_SteerMod1
typedef uint8 SteerMod1;

# define Rte_TypeDef_Stm_CentralErrorLockType
typedef uint8 Stm_CentralErrorLockType;

# define Rte_TypeDef_Stm_EnergyStateType
typedef uint8 Stm_EnergyStateType;

# define Rte_TypeDef_Stm_VehicleStateType
typedef uint8 Stm_VehicleStateType;

# define Rte_TypeDef_StsDrvrActvy1
typedef uint8 StsDrvrActvy1;

# define Rte_TypeDef_StsSteerAssi1
typedef uint8 StsSteerAssi1;

# define Rte_TypeDef_SysFricLrngOperMod1
typedef uint8 SysFricLrngOperMod1;

# define Rte_TypeDef_SysSt1
typedef uint8 SysSt1;

# define Rte_TypeDef_SysTime_LifeCycleRequestType
typedef uint8 SysTime_LifeCycleRequestType;

# define Rte_TypeDef_TimeInMicrosecondsType
typedef uint32 TimeInMicrosecondsType;

# define Rte_TypeDef_Vin_LifeCycleRequestType
typedef uint8 Vin_LifeCycleRequestType;

# define Rte_TypeDef_Vin_QualifierType
typedef uint8 Vin_QualifierType;

# define Rte_TypeDef_Vin_VinType
typedef struct
{
  VinArrayType Vin;
  Vin_QualifierType Qualifier;
} Vin_VinType;

# define Rte_TypeDef_WdgM_CheckpointIdType
typedef uint16 WdgM_CheckpointIdType;

# define Rte_TypeDef_WdgM_GlobalStatusType
typedef uint8 WdgM_GlobalStatusType;

# define Rte_TypeDef_WdgM_LocalStatusType
typedef uint8 WdgM_LocalStatusType;

# define Rte_TypeDef_WdgM_ModeType
typedef uint8 WdgM_ModeType;

# define Rte_TypeDef_WdgM_SupervisedEntityIdType
typedef uint16 WdgM_SupervisedEntityIdType;

# define Rte_TypeDef_s10p5
typedef sint16 s10p5;

# define Rte_TypeDef_s11p4
typedef sint16 s11p4;

# define Rte_TypeDef_s14p1
typedef sint16 s14p1;

# define Rte_TypeDef_s15p0
typedef sint16 s15p0;

# define Rte_TypeDef_s15p16
typedef sint32 s15p16;

# define Rte_TypeDef_s18p13
typedef sint32 s18p13;

# define Rte_TypeDef_s1p14
typedef sint16 s1p14;

# define Rte_TypeDef_s2p13
typedef sint16 s2p13;

# define Rte_TypeDef_s3p12
typedef sint16 s3p12;

# define Rte_TypeDef_s4p11
typedef sint16 s4p11;

# define Rte_TypeDef_s5p10
typedef sint16 s5p10;

# define Rte_TypeDef_s7p8
typedef sint16 s7p8;

# define Rte_TypeDef_s8p7
typedef sint16 s8p7;

# define Rte_TypeDef_sm5p12
typedef sint8 sm5p12;

# define Rte_TypeDef_sm6p13
typedef sint8 sm6p13;

# define Rte_TypeDef_u0p16
typedef uint16 u0p16;

# define Rte_TypeDef_u10p6
typedef uint16 u10p6;

# define Rte_TypeDef_u11p5
typedef uint16 u11p5;

# define Rte_TypeDef_u12p4
typedef uint16 u12p4;

# define Rte_TypeDef_u13p3
typedef uint16 u13p3;

# define Rte_TypeDef_u15p1
typedef uint16 u15p1;

# define Rte_TypeDef_u16p0
typedef uint16 u16p0;

# define Rte_TypeDef_u1p15
typedef uint16 u1p15;

# define Rte_TypeDef_u2p14
typedef uint16 u2p14;

# define Rte_TypeDef_u3p13
typedef uint16 u3p13;

# define Rte_TypeDef_u4p12
typedef uint16 u4p12;

# define Rte_TypeDef_u5p11
typedef uint16 u5p11;

# define Rte_TypeDef_u6p10
typedef uint16 u6p10;

# define Rte_TypeDef_u7p9
typedef uint16 u7p9;

# define Rte_TypeDef_u8p8
typedef uint16 u8p8;

# define Rte_TypeDef_u9p7
typedef uint16 u9p7;

# define Rte_TypeDef_Ary1D_CrcHwStsRec2_8
typedef CrcHwStsRec2 Ary1D_CrcHwStsRec2_8[8];

# define Rte_TypeDef_Ary1D_ReadFltInfoRec1_20
typedef ReadFltInfoRec1 Ary1D_ReadFltInfoRec1_20[20];

# define Rte_TypeDef_Ary1D_s10p5_8
typedef s10p5 Ary1D_s10p5_8[8];

# define Rte_TypeDef_Ary1D_s11p4_14
typedef s11p4 Ary1D_s11p4_14[14];

# define Rte_TypeDef_Ary1D_s14p1_4
typedef s14p1 Ary1D_s14p1_4[4];

# define Rte_TypeDef_Ary1D_s15p0_10
typedef s15p0 Ary1D_s15p0_10[10];

# define Rte_TypeDef_Ary1D_s15p0_21
typedef s15p0 Ary1D_s15p0_21[21];

# define Rte_TypeDef_Ary1D_s15p0_4
typedef s15p0 Ary1D_s15p0_4[4];

# define Rte_TypeDef_Ary1D_s15p0_5
typedef s15p0 Ary1D_s15p0_5[5];

# define Rte_TypeDef_Ary1D_s1p14_128
typedef s1p14 Ary1D_s1p14_128[128];

# define Rte_TypeDef_Ary1D_s2p13_21
typedef s2p13 Ary1D_s2p13_21[21];

# define Rte_TypeDef_Ary1D_s3p12_4
typedef s3p12 Ary1D_s3p12_4[4];

# define Rte_TypeDef_Ary1D_s4p11_12
typedef s4p11 Ary1D_s4p11_12[12];

# define Rte_TypeDef_Ary1D_s4p11_13
typedef s4p11 Ary1D_s4p11_13[13];

# define Rte_TypeDef_Ary1D_s4p11_7
typedef s4p11 Ary1D_s4p11_7[7];

# define Rte_TypeDef_Ary1D_s7p8_4
typedef s7p8 Ary1D_s7p8_4[4];

# define Rte_TypeDef_Ary1D_s8p7_12
typedef s8p7 Ary1D_s8p7_12[12];

# define Rte_TypeDef_Ary1D_s8p7_21
typedef s8p7 Ary1D_s8p7_21[21];

# define Rte_TypeDef_Ary1D_s8p7_4
typedef s8p7 Ary1D_s8p7_4[4];

# define Rte_TypeDef_Ary1D_sm5p12_128
typedef sm5p12 Ary1D_sm5p12_128[128];

# define Rte_TypeDef_Ary1D_sm6p13_144
typedef sm6p13 Ary1D_sm6p13_144[144];

# define Rte_TypeDef_Ary1D_u0p16_10
typedef u0p16 Ary1D_u0p16_10[10];

# define Rte_TypeDef_Ary1D_u0p16_2
typedef u0p16 Ary1D_u0p16_2[2];

# define Rte_TypeDef_Ary1D_u0p16_8
typedef u0p16 Ary1D_u0p16_8[8];

# define Rte_TypeDef_Ary1D_u10p6_12
typedef u10p6 Ary1D_u10p6_12[12];

# define Rte_TypeDef_Ary1D_u10p6_4
typedef u10p6 Ary1D_u10p6_4[4];

# define Rte_TypeDef_Ary1D_u10p6_9
typedef u10p6 Ary1D_u10p6_9[9];

# define Rte_TypeDef_Ary1D_u11p5_10
typedef u11p5 Ary1D_u11p5_10[10];

# define Rte_TypeDef_Ary1D_u11p5_12
typedef u11p5 Ary1D_u11p5_12[12];

# define Rte_TypeDef_Ary1D_u11p5_4
typedef u11p5 Ary1D_u11p5_4[4];

# define Rte_TypeDef_Ary1D_u11p5_6
typedef u11p5 Ary1D_u11p5_6[6];

# define Rte_TypeDef_Ary1D_u12p4_10
typedef u12p4 Ary1D_u12p4_10[10];

# define Rte_TypeDef_Ary1D_u12p4_12
typedef u12p4 Ary1D_u12p4_12[12];

# define Rte_TypeDef_Ary1D_u12p4_2
typedef u12p4 Ary1D_u12p4_2[2];

# define Rte_TypeDef_Ary1D_u12p4_4
typedef u12p4 Ary1D_u12p4_4[4];

# define Rte_TypeDef_Ary1D_u12p4_7
typedef u12p4 Ary1D_u12p4_7[7];

# define Rte_TypeDef_Ary1D_u12p4_9
typedef u12p4 Ary1D_u12p4_9[9];

# define Rte_TypeDef_Ary1D_u13p3_2
typedef u13p3 Ary1D_u13p3_2[2];

# define Rte_TypeDef_Ary1D_u13p3_6
typedef u13p3 Ary1D_u13p3_6[6];

# define Rte_TypeDef_Ary1D_u15p1_12
typedef u15p1 Ary1D_u15p1_12[12];

# define Rte_TypeDef_Ary1D_u15p1_24
typedef u15p1 Ary1D_u15p1_24[24];

# define Rte_TypeDef_Ary1D_u15p1_4
typedef u15p1 Ary1D_u15p1_4[4];

# define Rte_TypeDef_Ary1D_u15p1_9
typedef u15p1 Ary1D_u15p1_9[9];

# define Rte_TypeDef_Ary1D_u16p0_2
typedef u16p0 Ary1D_u16p0_2[2];

# define Rte_TypeDef_Ary1D_u16p0_8
typedef u16p0 Ary1D_u16p0_8[8];

# define Rte_TypeDef_Ary1D_u1p15_10
typedef u1p15 Ary1D_u1p15_10[10];

# define Rte_TypeDef_Ary1D_u1p15_11
typedef u1p15 Ary1D_u1p15_11[11];

# define Rte_TypeDef_Ary1D_u1p15_12
typedef u1p15 Ary1D_u1p15_12[12];

# define Rte_TypeDef_Ary1D_u1p15_2
typedef u1p15 Ary1D_u1p15_2[2];

# define Rte_TypeDef_Ary1D_u1p15_21
typedef u1p15 Ary1D_u1p15_21[21];

# define Rte_TypeDef_Ary1D_u1p15_4
typedef u1p15 Ary1D_u1p15_4[4];

# define Rte_TypeDef_Ary1D_u1p15_5
typedef u1p15 Ary1D_u1p15_5[5];

# define Rte_TypeDef_Ary1D_u1p15_6
typedef u1p15 Ary1D_u1p15_6[6];

# define Rte_TypeDef_Ary1D_u1p15_9
typedef u1p15 Ary1D_u1p15_9[9];

# define Rte_TypeDef_Ary1D_u2p14_10
typedef u2p14 Ary1D_u2p14_10[10];

# define Rte_TypeDef_Ary1D_u2p14_12
typedef u2p14 Ary1D_u2p14_12[12];

# define Rte_TypeDef_Ary1D_u2p14_16
typedef u2p14 Ary1D_u2p14_16[16];

# define Rte_TypeDef_Ary1D_u2p14_2
typedef u2p14 Ary1D_u2p14_2[2];

# define Rte_TypeDef_Ary1D_u2p14_4
typedef u2p14 Ary1D_u2p14_4[4];

# define Rte_TypeDef_Ary1D_u2p14_5
typedef u2p14 Ary1D_u2p14_5[5];

# define Rte_TypeDef_Ary1D_u2p14_7
typedef u2p14 Ary1D_u2p14_7[7];

# define Rte_TypeDef_Ary1D_u2p14_8
typedef u2p14 Ary1D_u2p14_8[8];

# define Rte_TypeDef_Ary1D_u2p14_9
typedef u2p14 Ary1D_u2p14_9[9];

# define Rte_TypeDef_Ary1D_u3p13_10
typedef u3p13 Ary1D_u3p13_10[10];

# define Rte_TypeDef_Ary1D_u3p13_5
typedef u3p13 Ary1D_u3p13_5[5];

# define Rte_TypeDef_Ary1D_u4p12_10
typedef u4p12 Ary1D_u4p12_10[10];

# define Rte_TypeDef_Ary1D_u4p12_11
typedef u4p12 Ary1D_u4p12_11[11];

# define Rte_TypeDef_Ary1D_u4p12_12
typedef u4p12 Ary1D_u4p12_12[12];

# define Rte_TypeDef_Ary1D_u4p12_13
typedef u4p12 Ary1D_u4p12_13[13];

# define Rte_TypeDef_Ary1D_u4p12_2
typedef u4p12 Ary1D_u4p12_2[2];

# define Rte_TypeDef_Ary1D_u4p12_20
typedef u4p12 Ary1D_u4p12_20[20];

# define Rte_TypeDef_Ary1D_u4p12_21
typedef u4p12 Ary1D_u4p12_21[21];

# define Rte_TypeDef_Ary1D_u4p12_24
typedef u4p12 Ary1D_u4p12_24[24];

# define Rte_TypeDef_Ary1D_u4p12_5
typedef u4p12 Ary1D_u4p12_5[5];

# define Rte_TypeDef_Ary1D_u4p12_6
typedef u4p12 Ary1D_u4p12_6[6];

# define Rte_TypeDef_Ary1D_u4p12_8
typedef u4p12 Ary1D_u4p12_8[8];

# define Rte_TypeDef_Ary1D_u4p12_9
typedef u4p12 Ary1D_u4p12_9[9];

# define Rte_TypeDef_Ary1D_u5p11_10
typedef u5p11 Ary1D_u5p11_10[10];

# define Rte_TypeDef_Ary1D_u5p11_11
typedef u5p11 Ary1D_u5p11_11[11];

# define Rte_TypeDef_Ary1D_u5p11_14
typedef u5p11 Ary1D_u5p11_14[14];

# define Rte_TypeDef_Ary1D_u5p11_17
typedef u5p11 Ary1D_u5p11_17[17];

# define Rte_TypeDef_Ary1D_u5p11_21
typedef u5p11 Ary1D_u5p11_21[21];

# define Rte_TypeDef_Ary1D_u5p11_5
typedef u5p11 Ary1D_u5p11_5[5];

# define Rte_TypeDef_Ary1D_u5p11_6
typedef u5p11 Ary1D_u5p11_6[6];

# define Rte_TypeDef_Ary1D_u5p11_9
typedef u5p11 Ary1D_u5p11_9[9];

# define Rte_TypeDef_Ary1D_u6p10_10
typedef u6p10 Ary1D_u6p10_10[10];

# define Rte_TypeDef_Ary1D_u6p10_12
typedef u6p10 Ary1D_u6p10_12[12];

# define Rte_TypeDef_Ary1D_u6p10_13
typedef u6p10 Ary1D_u6p10_13[13];

# define Rte_TypeDef_Ary1D_u6p10_17
typedef u6p10 Ary1D_u6p10_17[17];

# define Rte_TypeDef_Ary1D_u6p10_2
typedef u6p10 Ary1D_u6p10_2[2];

# define Rte_TypeDef_Ary1D_u6p10_20
typedef u6p10 Ary1D_u6p10_20[20];

# define Rte_TypeDef_Ary1D_u6p10_6
typedef u6p10 Ary1D_u6p10_6[6];

# define Rte_TypeDef_Ary1D_u6p10_8
typedef u6p10 Ary1D_u6p10_8[8];

# define Rte_TypeDef_Ary1D_u6p10_9
typedef u6p10 Ary1D_u6p10_9[9];

# define Rte_TypeDef_Ary1D_u7p9_12
typedef u7p9 Ary1D_u7p9_12[12];

# define Rte_TypeDef_Ary1D_u8p8_10
typedef u8p8 Ary1D_u8p8_10[10];

# define Rte_TypeDef_Ary1D_u8p8_11
typedef u8p8 Ary1D_u8p8_11[11];

# define Rte_TypeDef_Ary1D_u8p8_12
typedef u8p8 Ary1D_u8p8_12[12];

# define Rte_TypeDef_Ary1D_u8p8_6
typedef u8p8 Ary1D_u8p8_6[6];

# define Rte_TypeDef_Ary1D_u8p8_8
typedef u8p8 Ary1D_u8p8_8[8];

# define Rte_TypeDef_Ary1D_u9p7_10
typedef u9p7 Ary1D_u9p7_10[10];

# define Rte_TypeDef_Ary1D_u9p7_11
typedef u9p7 Ary1D_u9p7_11[11];

# define Rte_TypeDef_Ary1D_u9p7_12
typedef u9p7 Ary1D_u9p7_12[12];

# define Rte_TypeDef_Ary1D_u9p7_16
typedef u9p7 Ary1D_u9p7_16[16];

# define Rte_TypeDef_Ary1D_u9p7_2
typedef u9p7 Ary1D_u9p7_2[2];

# define Rte_TypeDef_Ary1D_u9p7_4
typedef u9p7 Ary1D_u9p7_4[4];

# define Rte_TypeDef_Ary1D_u9p7_5
typedef u9p7 Ary1D_u9p7_5[5];

# define Rte_TypeDef_Ary1D_u9p7_6
typedef u9p7 Ary1D_u9p7_6[6];

# define Rte_TypeDef_Ary1D_u9p7_7
typedef u9p7 Ary1D_u9p7_7[7];

# define Rte_TypeDef_Ary1D_u9p7_8
typedef u9p7 Ary1D_u9p7_8[8];

# define Rte_TypeDef_Ary2D_s4p11_10_13
typedef Ary1D_s4p11_13 Ary2D_s4p11_10_13[10];

# define Rte_TypeDef_Ary2D_u0p16_4_2
typedef Ary1D_u0p16_2 Ary2D_u0p16_4_2[4];

# define Rte_TypeDef_Ary2D_u10p6_8_12
typedef Ary1D_u10p6_12 Ary2D_u10p6_8_12[8];

# define Rte_TypeDef_Ary2D_u10p6_8_9
typedef Ary1D_u10p6_9 Ary2D_u10p6_8_9[8];

# define Rte_TypeDef_Ary2D_u12p4_4_2
typedef Ary1D_u12p4_2 Ary2D_u12p4_4_2[4];

# define Rte_TypeDef_Ary2D_u12p4_5_4
typedef Ary1D_u12p4_4 Ary2D_u12p4_5_4[5];

# define Rte_TypeDef_Ary2D_u12p4_8_12
typedef Ary1D_u12p4_12 Ary2D_u12p4_8_12[8];

# define Rte_TypeDef_Ary2D_u15p1_10_24
typedef Ary1D_u15p1_24 Ary2D_u15p1_10_24[10];

# define Rte_TypeDef_Ary2D_u15p1_12_9
typedef Ary1D_u15p1_9 Ary2D_u15p1_12_9[12];

# define Rte_TypeDef_Ary2D_u16p0_2_8
typedef Ary1D_u16p0_8 Ary2D_u16p0_2_8[2];

# define Rte_TypeDef_Ary2D_u1p15_12_12
typedef Ary1D_u1p15_12 Ary2D_u1p15_12_12[12];

# define Rte_TypeDef_Ary2D_u1p15_12_9
typedef Ary1D_u1p15_9 Ary2D_u1p15_12_9[12];

# define Rte_TypeDef_Ary2D_u1p15_5_4
typedef Ary1D_u1p15_4 Ary2D_u1p15_5_4[5];

# define Rte_TypeDef_Ary2D_u2p14_12_12
typedef Ary1D_u2p14_12 Ary2D_u2p14_12_12[12];

# define Rte_TypeDef_Ary2D_u2p14_12_4
typedef Ary1D_u2p14_4 Ary2D_u2p14_12_4[12];

# define Rte_TypeDef_Ary2D_u2p14_5_10
typedef Ary1D_u2p14_10 Ary2D_u2p14_5_10[5];

# define Rte_TypeDef_Ary2D_u2p14_5_8
typedef Ary1D_u2p14_8 Ary2D_u2p14_5_8[5];

# define Rte_TypeDef_Ary2D_u2p14_6_7
typedef Ary1D_u2p14_7 Ary2D_u2p14_6_7[6];

# define Rte_TypeDef_Ary2D_u2p14_7_8
typedef Ary1D_u2p14_8 Ary2D_u2p14_7_8[7];

# define Rte_TypeDef_Ary2D_u4p12_10_24
typedef Ary1D_u4p12_24 Ary2D_u4p12_10_24[10];

# define Rte_TypeDef_Ary2D_u4p12_12_12
typedef Ary1D_u4p12_12 Ary2D_u4p12_12_12[12];

# define Rte_TypeDef_Ary2D_u4p12_12_20
typedef Ary1D_u4p12_20 Ary2D_u4p12_12_20[12];

# define Rte_TypeDef_Ary2D_u4p12_12_9
typedef Ary1D_u4p12_9 Ary2D_u4p12_12_9[12];

# define Rte_TypeDef_Ary2D_u4p12_13_13
typedef Ary1D_u4p12_13 Ary2D_u4p12_13_13[13];

# define Rte_TypeDef_Ary2D_u5p11_9_9
typedef Ary1D_u5p11_9 Ary2D_u5p11_9_9[9];

# define Rte_TypeDef_Ary2D_u6p10_12_12
typedef Ary1D_u6p10_12 Ary2D_u6p10_12_12[12];

# define Rte_TypeDef_Ary2D_u6p10_12_20
typedef Ary1D_u6p10_20 Ary2D_u6p10_12_20[12];

# define Rte_TypeDef_Ary2D_u6p10_12_9
typedef Ary1D_u6p10_9 Ary2D_u6p10_12_9[12];

# define Rte_TypeDef_Ary2D_u6p10_13_13
typedef Ary1D_u6p10_13 Ary2D_u6p10_13_13[13];

# define Rte_TypeDef_Ary2D_u6p10_5_9
typedef Ary1D_u6p10_9 Ary2D_u6p10_5_9[5];

# define Rte_TypeDef_Ary2D_u6p10_8_9
typedef Ary1D_u6p10_9 Ary2D_u6p10_8_9[8];

# define Rte_TypeDef_Ary2D_u8p8_5_10
typedef Ary1D_u8p8_10 Ary2D_u8p8_5_10[5];

# define Rte_TypeDef_Ary2D_u8p8_5_8
typedef Ary1D_u8p8_8 Ary2D_u8p8_5_8[5];

# define Rte_TypeDef_Ary2D_u9p7_2_5
typedef Ary1D_u9p7_5 Ary2D_u9p7_2_5[2];

# define Rte_TypeDef_Ary2D_u9p7_2_8
typedef Ary1D_u9p7_8 Ary2D_u9p7_2_8[2];

# define Rte_TypeDef_BlkFltTblRec1
typedef struct
{
  NtcSts1 Sts;
  uint8 Prm;
} BlkFltTblRec1;

# define Rte_TypeDef_MotAgEolPrmRec1
typedef struct
{
  u3p13 SinOffs;
  u3p13 CosOffs;
  u3p13 SinAmpRecpr;
  u3p13 CosAmpRecpr;
  s2p13 SinDelta;
  Ary1D_sm6p13_144 SinHrmncTbl;
  Ary1D_sm6p13_144 CosHrmncTbl;
  u1p15 SinGainCorrd;
  u1p15 CosGainCorrd;
  s2p13 SinOffsCorrd;
  s2p13 CosOffsCorrd;
  u3p13 CosDeltaRecpr;
} MotAgEolPrmRec1;

# define Rte_TypeDef_NtcFltInfoRec2
typedef struct
{
  NtcNrWithResd1 NtcNr;
  uint8 AgiCntr;
  uint8 Sts;
} NtcFltInfoRec2;

# define Rte_TypeDef_SnpshtDataRec1
typedef struct
{
  uint32 MicroDiagcData;
  s5p10 HwTq;
  s5p10 MotTq;
  uint32 IgnCntr;
  u6p10 BrdgVltg;
  s8p7 EcuT;
  uint16 NtcNr;
  uint8 NtcStInfo;
  SysSt1 SysSt;
  u9p7 VehSpd;
} SnpshtDataRec1;

# define Rte_TypeDef_SnpshtDataRec2
typedef struct
{
  uint32 SpclSnpshtData0;
  uint32 SpclSnpshtData1;
  uint32 SpclSnpshtData2;
  uint32 MicroDiagcData;
  uint32 IgnCntr;
  s5p10 HwTq;
  s5p10 MotTq;
  u6p10 BrdgVltg;
  s8p7 EcuT;
  NtcNrWithResd1 NtcNr;
  uint8 NtcStInfo;
  SysSt1 SysSt;
} SnpshtDataRec2;

# define Rte_TypeDef_SysFricDataRec1
typedef struct
{
  float32 FricOffs;
  Ary1D_f32_4 BasLineFric;
  Ary1D_f32_4 VehLrndFric;
  Ary2D_f32_8_4 Hys;
  Ary2D_u16_8_3 RngCntr;
  SysFricLrngOperMod1 SysFricLrngOperMod;
} SysFricDataRec1;

# define Rte_TypeDef_Ary1D_BlkFltTblRec1_5
typedef BlkFltTblRec1 Ary1D_BlkFltTblRec1_5[5];

# define Rte_TypeDef_Ary1D_NtcFltInfoRec2_20
typedef NtcFltInfoRec2 Ary1D_NtcFltInfoRec2_20[20];

# define Rte_TypeDef_Ary1D_SnpshtDataRec1_8
typedef SnpshtDataRec1 Ary1D_SnpshtDataRec1_8[8];

# define Rte_TypeDef_Ary1D_SnpshtDataRec2_8
typedef SnpshtDataRec2 Ary1D_SnpshtDataRec2_8[8];


# ifndef RTE_SUPPRESS_UNUSED_DATATYPES
/**********************************************************************************************************************
 * Unused Data type definitions
 *********************************************************************************************************************/

#  define Rte_TypeDef_ACLNY_COG
typedef unsigned short ACLNY_COG;

#  define Rte_TypeDef_ACLNY_COG_ERR_AMP
typedef unsigned short ACLNY_COG_ERR_AMP;

#  define Rte_TypeDef_ACLNY_MASSCNTR_dummy_12_15
typedef unsigned char ACLNY_MASSCNTR_dummy_12_15;

#  define Rte_TypeDef_ALIV_DISP_CC_EPS1_01
typedef unsigned char ALIV_DISP_CC_EPS1_01;

#  define Rte_TypeDef_ALIV_DT_EST
typedef unsigned char ALIV_DT_EST;

#  define Rte_TypeDef_ALIV_ENERG_DGR_DRDY
typedef unsigned char ALIV_ENERG_DGR_DRDY;

#  define Rte_TypeDef_ALIV_ST_CENG
typedef unsigned char ALIV_ST_CENG;

#  define Rte_TypeDef_ALIV_ST_CENG1
typedef unsigned char ALIV_ST_CENG1;

#  define Rte_TypeDef_ALIV_SU_EPS
typedef unsigned char ALIV_SU_EPS;

#  define Rte_TypeDef_AVL_FORC_GRD
typedef unsigned short AVL_FORC_GRD;

#  define Rte_TypeDef_AVL_FORC_GRD_dummy_12_15
typedef unsigned char AVL_FORC_GRD_dummy_12_15;

#  define Rte_TypeDef_AVL_PO_EPS1_01
typedef unsigned short AVL_PO_EPS1_01;

#  define Rte_TypeDef_AVL_PO_IDX_EPS1_01
typedef unsigned short AVL_PO_IDX_EPS1_01;

#  define Rte_TypeDef_AVL_PWR_EL_EPS_COOD
typedef unsigned char AVL_PWR_EL_EPS_COOD;

#  define Rte_TypeDef_AVL_STMOM_DV_ACT
typedef unsigned short AVL_STMOM_DV_ACT;

#  define Rte_TypeDef_AVL_STMOM_DV_ACT_dummy_12_15
typedef unsigned char AVL_STMOM_DV_ACT_dummy_12_15;

#  define Rte_TypeDef_Boolean
typedef boolean Boolean;

#  define Rte_TypeDef_CHL_DISP_CC_EPS1_01
typedef unsigned char CHL_DISP_CC_EPS1_01;

#  define Rte_TypeDef_CRC_ACLNY_COG
typedef unsigned char CRC_ACLNY_COG;

#  define Rte_TypeDef_CRC_AVL_FORC_GRD
typedef unsigned char CRC_AVL_FORC_GRD;

#  define Rte_TypeDef_CRC_AVL_PO_EPS1_01
typedef unsigned char CRC_AVL_PO_EPS1_01;

#  define Rte_TypeDef_CRC_AVL_STMOM_DV_ACT
typedef unsigned char CRC_AVL_STMOM_DV_ACT;

#  define Rte_TypeDef_CRC_DISP_CC_EPS1_01
typedef unsigned char CRC_DISP_CC_EPS1_01;

#  define Rte_TypeDef_CRC_DT_EST
typedef unsigned char CRC_DT_EST;

#  define Rte_TypeDef_CRC_ENERG_DGR_DRDY
typedef unsigned char CRC_ENERG_DGR_DRDY;

#  define Rte_TypeDef_CRC_ST_EST_FTAX
typedef unsigned char CRC_ST_EST_FTAX;

#  define Rte_TypeDef_CRC_SU_EPS
typedef unsigned char CRC_SU_EPS;

#  define Rte_TypeDef_CRC_TAR_QTA_STMOM_DV
typedef unsigned char CRC_TAR_QTA_STMOM_DV;

#  define Rte_TypeDef_CRC_TAR_STMOM_DV_ACT
typedef unsigned char CRC_TAR_STMOM_DV_ACT;

#  define Rte_TypeDef_CRC_VYAW_VEH
typedef unsigned char CRC_VYAW_VEH;

#  define Rte_TypeDef_DBG_EPS_MOD_EXT_120_BYTE
typedef unsigned char DBG_EPS_MOD_EXT_120_BYTE;

#  define Rte_TypeDef_DBG_EPS_MOD_EXT_120_BYTE_ID2
typedef unsigned char DBG_EPS_MOD_EXT_120_BYTE_ID2;

#  define Rte_TypeDef_DT_EST_dummy_12_15
typedef unsigned char DT_EST_dummy_12_15;

#  define Rte_TypeDef_DT_EST_dummy_16_47
typedef unsigned long DT_EST_dummy_16_47;

#  define Rte_TypeDef_DT_EST_dummy_64_95
typedef unsigned long DT_EST_dummy_64_95;

#  define Rte_TypeDef_DT_EST_dummy_96_127
typedef unsigned long DT_EST_dummy_96_127;

#  define Rte_TypeDef_DstPtrType
typedef void * DstPtrType;

#  define Rte_TypeDef_ENERG_DGR_DRDY_dummy_12_15
typedef unsigned char ENERG_DGR_DRDY_dummy_12_15;

#  define Rte_TypeDef_FACT_ASS_STMOM_FTAX
typedef unsigned char FACT_ASS_STMOM_FTAX;

#  define Rte_TypeDef_FACT_CTRR_STMOM_FTAX
typedef unsigned char FACT_CTRR_STMOM_FTAX;

#  define Rte_TypeDef_FACT_DMPNG_STMOM_FTAX
typedef unsigned char FACT_DMPNG_STMOM_FTAX;

#  define Rte_TypeDef_MILE_KM
typedef unsigned long MILE_KM;

#  define Rte_TypeDef_NO_CC_EPS1_01
typedef unsigned short NO_CC_EPS1_01;

#  define Rte_TypeDef_OFFS_GRD_MID_EPS1_01
typedef unsigned short OFFS_GRD_MID_EPS1_01;

#  define Rte_TypeDef_ST_EST_dummy_16_23
typedef unsigned char ST_EST_dummy_16_23;

#  define Rte_TypeDef_SU_EPS_dummy_14_19
typedef unsigned char SU_EPS_dummy_14_19;

#  define Rte_TypeDef_SU_EPS_dummy_20_51
typedef unsigned long SU_EPS_dummy_20_51;

#  define Rte_TypeDef_TAR_QTA_STMOM_DV
typedef unsigned short TAR_QTA_STMOM_DV;

#  define Rte_TypeDef_TAR_QTA_STRMOM_DV_dummy_12_15
typedef unsigned char TAR_QTA_STRMOM_DV_dummy_12_15;

#  define Rte_TypeDef_TAR_STMOM_DV_ACT
typedef unsigned short TAR_STMOM_DV_ACT;

#  define Rte_TypeDef_TAR_STMOM_DV_ACT_dummy_12_15
typedef unsigned char TAR_STMOM_DV_ACT_dummy_12_15;

#  define Rte_TypeDef_TAR_STMOM_DV_ACT_dummy_32_51
typedef unsigned long TAR_STMOM_DV_ACT_dummy_32_51;

#  define Rte_TypeDef_TOT_STR_EPS
typedef unsigned short TOT_STR_EPS;

#  define Rte_TypeDef_TRANF_CC_EPS1_01
typedef unsigned char TRANF_CC_EPS1_01;

#  define Rte_TypeDef_UInt8
typedef uint8 UInt8;

#  define Rte_TypeDef_VYAW_VEH
typedef unsigned short VYAW_VEH;

#  define Rte_TypeDef_VYAW_VEH_ERR_AMP
typedef unsigned short VYAW_VEH_ERR_AMP;

#  define Rte_TypeDef_VYAW_VEH_dummy_12_15
typedef unsigned char VYAW_VEH_dummy_12_15;

#  define Rte_TypeDef_ALIV_ACLNY_COG
typedef unsigned char ALIV_ACLNY_COG;

#  define Rte_TypeDef_ALIV_AVL_FORC_GRD
typedef unsigned char ALIV_AVL_FORC_GRD;

#  define Rte_TypeDef_ALIV_AVL_STMOM_DV_ACT
typedef unsigned char ALIV_AVL_STMOM_DV_ACT;

#  define Rte_TypeDef_ALIV_ST_EST_FTAX
typedef unsigned char ALIV_ST_EST_FTAX;

#  define Rte_TypeDef_ALIV_TAR_QTA_STMOM_DV
typedef unsigned char ALIV_TAR_QTA_STMOM_DV;

#  define Rte_TypeDef_ALIV_TAR_STMOM_DV_ACT
typedef unsigned char ALIV_TAR_STMOM_DV_ACT;

#  define Rte_TypeDef_ALIV_VYAW_VEH
typedef unsigned char ALIV_VYAW_VEH;

#  define Rte_TypeDef_AVL_I_ACT_EST
typedef unsigned char AVL_I_ACT_EST;

#  define Rte_TypeDef_AVL_STEA_PNI_OFFS
typedef unsigned short AVL_STEA_PNI_OFFS;

#  define Rte_TypeDef_CTR_DEAC_EPS_FNS
typedef unsigned char CTR_DEAC_EPS_FNS;

#  define Rte_TypeDef_CTR_WARN_DIR_VIB_EPS
typedef unsigned char CTR_WARN_DIR_VIB_EPS;

#  define Rte_TypeDef_CTR_WARN_ILVL_VIB_EPS
typedef unsigned char CTR_WARN_ILVL_VIB_EPS;

#  define Rte_TypeDef_CTR_WARN_PTRN_VIB_EPS
typedef unsigned char CTR_WARN_PTRN_VIB_EPS;

#  define Rte_TypeDef_ENERG_AVAI_ARS
typedef unsigned char ENERG_AVAI_ARS;

#  define Rte_TypeDef_FACT_DMPNG_ADDON_STMOM_FTAX
typedef unsigned char FACT_DMPNG_ADDON_STMOM_FTAX;

#  define Rte_TypeDef_FACT_MO_STE_SO_DXP
typedef unsigned char FACT_MO_STE_SO_DXP;

#  define Rte_TypeDef_MAX_I_LD_SPEC_ARS
typedef unsigned char MAX_I_LD_SPEC_ARS;

#  define Rte_TypeDef_MAX_I_RECUP_SPEC_ARS
typedef unsigned char MAX_I_RECUP_SPEC_ARS;

#  define Rte_TypeDef_MAX_I_SPEC_BAX_STE
typedef unsigned char MAX_I_SPEC_BAX_STE;

#  define Rte_TypeDef_MAX_I_SPEC_EPS
typedef unsigned char MAX_I_SPEC_EPS;

#  define Rte_TypeDef_QU_ACLNY_COG
typedef unsigned char QU_ACLNY_COG;

#  define Rte_TypeDef_QU_AVL_FORC_GRD
typedef unsigned char QU_AVL_FORC_GRD;

#  define Rte_TypeDef_QU_AVL_I_ACT_EST
typedef unsigned char QU_AVL_I_ACT_EST;

#  define Rte_TypeDef_QU_AVL_STMOM_DV_ACT
typedef unsigned char QU_AVL_STMOM_DV_ACT;

#  define Rte_TypeDef_QU_DGR_AISP_ENERG
typedef unsigned char QU_DGR_AISP_ENERG;

#  define Rte_TypeDef_QU_FN_EST
typedef unsigned char QU_FN_EST;

#  define Rte_TypeDef_QU_FN_VIB_EPS
typedef unsigned char QU_FN_VIB_EPS;

#  define Rte_TypeDef_QU_SER_STMOM_DV_ACT
typedef unsigned char QU_SER_STMOM_DV_ACT;

#  define Rte_TypeDef_QU_TAR_DMPNG_ADDON_STMOM_FTAX
typedef unsigned char QU_TAR_DMPNG_ADDON_STMOM_FTAX;

#  define Rte_TypeDef_QU_TAR_FACT_STMOM_FTAX
typedef unsigned char QU_TAR_FACT_STMOM_FTAX;

#  define Rte_TypeDef_QU_TAR_QTA_STMOM_DV
typedef unsigned char QU_TAR_QTA_STMOM_DV;

#  define Rte_TypeDef_QU_TAR_STMOM_DV_ACT
typedef unsigned char QU_TAR_STMOM_DV_ACT;

#  define Rte_TypeDef_QU_VYAW_VEH
typedef unsigned char QU_VYAW_VEH;

#  define Rte_TypeDef_RQ_CULI_EST_SFY
typedef unsigned char RQ_CULI_EST_SFY;

#  define Rte_TypeDef_ST_ANO_MSA_ENG_STOP
typedef unsigned char ST_ANO_MSA_ENG_STOP;

#  define Rte_TypeDef_ST_ANO_MSA_ENG_STOP1
typedef unsigned char ST_ANO_MSA_ENG_STOP1;

#  define Rte_TypeDef_ST_CENG_DRV
typedef unsigned char ST_CENG_DRV;

#  define Rte_TypeDef_ST_CENG_DRV1
typedef unsigned char ST_CENG_DRV1;

#  define Rte_TypeDef_ST_CULI_EST
typedef unsigned char ST_CULI_EST;

#  define Rte_TypeDef_ST_ENERG_FZM1
typedef unsigned char ST_ENERG_FZM1;

#  define Rte_TypeDef_ST_ENERG_SUPY
typedef unsigned char ST_ENERG_SUPY;

#  define Rte_TypeDef_ST_ENERG_SUPY1
typedef unsigned char ST_ENERG_SUPY1;

#  define Rte_TypeDef_ST_ILK_ERRM_FZM1
typedef unsigned char ST_ILK_ERRM_FZM1;

#  define Rte_TypeDef_ST_MOT_DRV
typedef unsigned char ST_MOT_DRV;

#  define Rte_TypeDef_ST_MOT_DRV1
typedef unsigned char ST_MOT_DRV1;

#  define Rte_TypeDef_ST_UDP
typedef unsigned char ST_UDP;

#  define Rte_TypeDef_ST_UDP1
typedef unsigned char ST_UDP1;

#  define Rte_TypeDef_SU_CLU_STMOM_SFE_DXP
typedef unsigned char SU_CLU_STMOM_SFE_DXP;

#  define Rte_TypeDef_TRGG_ENGTORQ_EPS1
typedef unsigned short TRGG_ENGTORQ_EPS1;

#  define Rte_TypeDef_UN_TOT_STR_EPS
typedef unsigned char UN_TOT_STR_EPS;

#  define Rte_TypeDef_ActiveDiagSession_ArrayType
typedef uint8 ActiveDiagSession_ArrayType[1];

#  define Rte_TypeDef_AdtApplicationParameter_ArrayType
typedef uint8 AdtApplicationParameter_ArrayType[255];

#  define Rte_TypeDef_Ary1D_f32_30
typedef float32 Ary1D_f32_30[30];

#  define Rte_TypeDef_Ary1D_f32_72
typedef float32 Ary1D_f32_72[72];

#  define Rte_TypeDef_Ary1D_logl_2
typedef boolean Ary1D_logl_2[2];

#  define Rte_TypeDef_Ary1D_logl_4_01
typedef boolean Ary1D_logl_4_01[4];

#  define Rte_TypeDef_Ary1D_s16_22
typedef sint16 Ary1D_s16_22[22];

#  define Rte_TypeDef_Ary1D_u08_12
typedef uint8 Ary1D_u08_12[12];

#  define Rte_TypeDef_Ary1D_u08_17
typedef uint8 Ary1D_u08_17[17];

#  define Rte_TypeDef_Ary1D_u08_2
typedef uint8 Ary1D_u08_2[2];

#  define Rte_TypeDef_Ary1D_u08_22
typedef uint8 Ary1D_u08_22[22];

#  define Rte_TypeDef_Ary1D_u08_225
typedef uint8 Ary1D_u08_225[225];

#  define Rte_TypeDef_Ary1D_u08_5
typedef uint8 Ary1D_u08_5[5];

#  define Rte_TypeDef_Ary1D_u08_8
typedef uint8 Ary1D_u08_8[8];

#  define Rte_TypeDef_Ary1D_u16_257
typedef uint16 Ary1D_u16_257[257];

#  define Rte_TypeDef_Ary1D_u16_5
typedef uint16 Ary1D_u16_5[5];

#  define Rte_TypeDef_Ary1D_u16_8
typedef uint16 Ary1D_u16_8[8];

#  define Rte_TypeDef_Ary1D_u32_5
typedef uint32 Ary1D_u32_5[5];

#  define Rte_TypeDef_Ary1D_u32_512
typedef uint32 Ary1D_u32_512[512];

#  define Rte_TypeDef_Ary1D_u8_22
typedef uint8 Ary1D_u8_22[22];

#  define Rte_TypeDef_Coding_SgbmIdType
typedef uint8 Coding_SgbmIdType[8];

#  define Rte_TypeDef_Darh_ErrorQueueDataType
typedef uint8 Darh_ErrorQueueDataType[21];

#  define Rte_TypeDef_Darh_RoeState_ReadData_Data_ArrayType
typedef uint8 Darh_RoeState_ReadData_Data_ArrayType[1];

#  define Rte_TypeDef_Dcm_Data1014ByteType
typedef uint8 Dcm_Data1014ByteType[1014];

#  define Rte_TypeDef_Dcm_RequestData_ArrayType
typedef uint8 Dcm_RequestData_ArrayType[1024];

#  define Rte_TypeDef_Dcm_SecAccDataRecCoding_ArrayType
typedef uint8 Dcm_SecAccDataRecCoding_ArrayType[4];

#  define Rte_TypeDef_Dcm_SecAccDataRecSwt_ArrayType
typedef uint8 Dcm_SecAccDataRecSwt_ArrayType[4];

#  define Rte_TypeDef_Dcm_SecKeyCoding_ArrayType
typedef uint8 Dcm_SecKeyCoding_ArrayType[132];

#  define Rte_TypeDef_Dcm_SecKeySwt_ArrayType
typedef uint8 Dcm_SecKeySwt_ArrayType[132];

#  define Rte_TypeDef_Dcm_SecSeedCoding_ArrayType
typedef uint8 Dcm_SecSeedCoding_ArrayType[8];

#  define Rte_TypeDef_Dcm_SecSeedSwt_ArrayType
typedef uint8 Dcm_SecSeedSwt_ArrayType[8];

#  define Rte_TypeDef_Dlog_RandomSeedType
typedef uint32 Dlog_RandomSeedType[4];

#  define Rte_TypeDef_Dlog_SgbmIdArrayType
typedef uint8 Dlog_SgbmIdArrayType[8];

#  define Rte_TypeDef_Dlog_SwfkDeleteSupportedArrayType
typedef uint8 Dlog_SwfkDeleteSupportedArrayType[1];

#  define Rte_TypeDef_ProgCounterMaxArrayType
typedef uint8 ProgCounterMaxArrayType[2];

#  define Rte_TypeDef_RSOutputArrayType
typedef uint8 RSOutputArrayType[8];

#  define Rte_TypeDef_SgbdIdArrayType
typedef uint8 SgbdIdArrayType[3];

#  define Rte_TypeDef_UpDownloadPrePostProcessing_ArrayType
typedef uint8 UpDownloadPrePostProcessing_ArrayType[273];

#  define Rte_TypeDef_UpDownload_ArrayType
typedef uint8 UpDownload_ArrayType[4096];

#  define Rte_TypeDef_BmwVehCentrOffs1
typedef struct
{
  float32 BmwRackCentrToVehCentrOffs;
  float32 VehCentrOffs;
  boolean LongTermVehCentrCmpl;
  sint8 BmwQuadRotorOffs;
} BmwVehCentrOffs1;

#  define Rte_TypeDef_CurrMeasEolGainCalRec1
typedef struct
{
  float32 CurrMeasMotCurrEolGainA;
  float32 CurrMeasMotCurrEolGainB;
  float32 CurrMeasMotCurrEolGainC;
  float32 CurrMeasMotCurrEolGainD;
  float32 CurrMeasMotCurrEolGainE;
  float32 CurrMeasMotCurrEolGainF;
} CurrMeasEolGainCalRec1;

#  define Rte_TypeDef_CurrMeasEolOffsCalRec1
typedef struct
{
  float32 CurrMeasEolOffsHiBrdgVltg;
  float32 CurrMeasMotCurrEolOffsDifA;
  float32 CurrMeasMotCurrEolOffsDifB;
  float32 CurrMeasMotCurrEolOffsDifC;
  float32 CurrMeasMotCurrEolOffsDifD;
  float32 CurrMeasMotCurrEolOffsDifE;
  float32 CurrMeasMotCurrEolOffsDifF;
  float32 CurrMeasMotCurrOffsLoAvrgA;
  float32 CurrMeasMotCurrOffsLoAvrgB;
  float32 CurrMeasMotCurrOffsLoAvrgC;
  float32 CurrMeasMotCurrOffsLoAvrgD;
  float32 CurrMeasMotCurrOffsLoAvrgE;
  float32 CurrMeasMotCurrOffsLoAvrgF;
} CurrMeasEolOffsCalRec1;

#  define Rte_TypeDef_CurrMeasEolOffsGainCalRec1
typedef struct
{
  float32 CurrMeasMotCurrOffsZeroAvrgA;
  float32 CurrMeasMotCurrOffsZeroAvrgB;
  float32 CurrMeasMotCurrOffsZeroAvrgC;
  float32 CurrMeasMotCurrEolGainA;
  float32 CurrMeasMotCurrEolGainB;
  float32 CurrMeasMotCurrEolGainC;
} CurrMeasEolOffsGainCalRec1;

#  define Rte_TypeDef_DutyCycExcddDataRec1
typedef struct
{
  uint8 ExcddCnt;
  uint8 IgnCnt;
} DutyCycExcddDataRec1;

#  define Rte_TypeDef_EOLGainOffs1
typedef struct
{
  float32 CurrMeasEolOffsHiBrdgVltg;
  float32 CurrMeasMotCurrEolGainA;
  float32 CurrMeasMotCurrEolGainB;
  float32 CurrMeasMotCurrEolGainC;
  float32 CurrMeasMotCurrEolGainD;
  float32 CurrMeasMotCurrEolGainE;
  float32 CurrMeasMotCurrEolGainF;
  float32 CurrMeasMotCurrEolOffsDifA;
  float32 CurrMeasMotCurrEolOffsDifB;
  float32 CurrMeasMotCurrEolOffsDifC;
  float32 CurrMeasMotCurrEolOffsDifD;
  float32 CurrMeasMotCurrEolOffsDifE;
  float32 CurrMeasMotCurrEolOffsDifF;
  float32 CurrMeasMotCurrOffsLoAvrgA;
  float32 CurrMeasMotCurrOffsLoAvrgB;
  float32 CurrMeasMotCurrOffsLoAvrgC;
  float32 CurrMeasMotCurrOffsLoAvrgD;
  float32 CurrMeasMotCurrOffsLoAvrgE;
  float32 CurrMeasMotCurrOffsLoAvrgF;
} EOLGainOffs1;

#  define Rte_TypeDef_EotNvmDataRec1
typedef struct
{
  float32 CwEot;
  float32 CcwEot;
  boolean CwEotDetd;
  boolean CcwEotDetd;
} EotNvmDataRec1;

#  define Rte_TypeDef_HwAgOffsRec1
typedef struct
{
  float32 OffsTrim;
  boolean OffsTrimPrfmdSts;
} HwAgOffsRec1;

#  define Rte_TypeDef_HwAgSnsrTrimRec1
typedef struct
{
  float32 TrimVal;
  boolean TrimPrfmd;
} HwAgSnsrTrimRec1;

#  define Rte_TypeDef_MaxHwAgCwAndCcwRec2
typedef struct
{
  float32 HwAgCcwMax;
  float32 HwAgCwMax;
  uint8 HwAgOverTrvlCnt;
} MaxHwAgCwAndCcwRec2;

#  define Rte_TypeDef_MotAgRtPrmRec1
typedef struct
{
  float32 SinRtOffs;
  float32 SinRtAmpRecpr;
  float32 CosRtOffs;
  float32 CosRtAmpRecpr;
  float32 SinGainCorrd;
  float32 CosGainCorrd;
  float32 SinOffsCorrd;
  float32 CosOffsCorrd;
  float32 CosSinNomRatio;
  float32 SinCosNomRatio;
  float32 RtToNomRatioLoLim;
  float32 RtToNomRatioHiLim;
  float32 PrevSinRtOffs;
  float32 PrevCosRtOffs;
} MotAgRtPrmRec1;

#  define Rte_TypeDef_MotAgStVariRec1
typedef struct
{
  float32 MotAgSinMax;
  float32 MotAgSinMin;
  float32 MotAgCosMax;
  float32 MotAgCosMin;
} MotAgStVariRec1;

#  define Rte_TypeDef_MotPrmNomEolRec2
typedef struct
{
  float32 MotKeNom;
  float32 MotRNom;
} MotPrmNomEolRec2;

#  define Rte_TypeDef_Rte_DT_ErrorQueueType_0_0
typedef struct
{
  uint32 timestamp;
  uint32 EventId;
} Rte_DT_ErrorQueueType_0_0;

#  define Rte_TypeDef_StordLstPrmRec1
typedef struct
{
  float32 PinionAg;
  boolean PinionAgVld;
} StordLstPrmRec1;

#  define Rte_TypeDef_StordLstPrmRec2
typedef struct
{
  float32 HwAgRel;
  sint16 Rev;
} StordLstPrmRec2;

#  define Rte_TypeDef_WhlImbRejctnCmpPeakRec1
typedef struct
{
  float32 LePeakPrev;
  float32 RiPeakPrev;
  float32 MaxCompPerc;
  uint32 ActvCmpBand1;
  uint32 ActvCmpBand2;
  uint32 ActvCmpBand3;
} WhlImbRejctnCmpPeakRec1;

#  define Rte_TypeDef_sigGroup_ACLNY_MASSCNTR
typedef struct
{
  ACLNY_MASSCNTR_dummy_12_15 ACLNY_MASSCNTR_dummy_12_15;
  CRC_ACLNY_COG CRC_ACLNY_COG;
  ACLNY_COG_ERR_AMP ACLNY_COG_ERR_AMP;
  QU_ACLNY_COG QU_ACLNY_COG;
  ACLNY_COG ACLNY_COG;
  ALIV_ACLNY_COG ALIV_ACLNY_COG;
} sigGroup_ACLNY_MASSCNTR;

#  define Rte_TypeDef_sigGroup_AVL_FORC_GRD
typedef struct
{
  QU_AVL_FORC_GRD QU_AVL_FORC_GRD;
  AVL_FORC_GRD_dummy_12_15 AVL_FORC_GRD_dummy_12_15;
  ALIV_AVL_FORC_GRD ALIV_AVL_FORC_GRD;
  CRC_AVL_FORC_GRD CRC_AVL_FORC_GRD;
  AVL_FORC_GRD AVL_FORC_GRD;
  AVL_PWR_EL_EPS_COOD AVL_PWR_EL_EPS_COOD;
} sigGroup_AVL_FORC_GRD;

#  define Rte_TypeDef_sigGroup_AVL_STMOM_DV_ACT
typedef struct
{
  CRC_AVL_STMOM_DV_ACT CRC_AVL_STMOM_DV_ACT;
  QU_AVL_STMOM_DV_ACT QU_AVL_STMOM_DV_ACT;
  ALIV_AVL_STMOM_DV_ACT ALIV_AVL_STMOM_DV_ACT;
  AVL_STMOM_DV_ACT_dummy_12_15 AVL_STMOM_DV_ACT_dummy_12_15;
  AVL_STMOM_DV_ACT AVL_STMOM_DV_ACT;
} sigGroup_AVL_STMOM_DV_ACT;

#  define Rte_TypeDef_sigGroup_DT_EST
typedef struct
{
  CRC_DT_EST CRC_DT_EST;
  QU_AVL_I_ACT_EST QU_AVL_I_ACT_EST;
  ST_CULI_EST ST_CULI_EST;
  AVL_I_ACT_EST AVL_I_ACT_EST;
  DT_EST_dummy_16_47 DT_EST_dummy_16_47;
  DT_EST_dummy_12_15 DT_EST_dummy_12_15;
  DT_EST_dummy_64_95 DT_EST_dummy_64_95;
  ALIV_DT_EST ALIV_DT_EST;
  DT_EST_dummy_96_127 DT_EST_dummy_96_127;
} sigGroup_DT_EST;

#  define Rte_TypeDef_sigGroup_ENERG_DGR_DRDY
typedef struct
{
  MAX_I_LD_SPEC_ARS MAX_I_LD_SPEC_ARS;
  MAX_I_SPEC_BAX_STE MAX_I_SPEC_BAX_STE;
  MAX_I_SPEC_EPS MAX_I_SPEC_EPS;
  MAX_I_RECUP_SPEC_ARS MAX_I_RECUP_SPEC_ARS;
  CRC_ENERG_DGR_DRDY CRC_ENERG_DGR_DRDY;
  ALIV_ENERG_DGR_DRDY ALIV_ENERG_DGR_DRDY;
  QU_DGR_AISP_ENERG QU_DGR_AISP_ENERG;
  ENERG_AVAI_ARS ENERG_AVAI_ARS;
  ENERG_DGR_DRDY_dummy_12_15 ENERG_DGR_DRDY_dummy_12_15;
  RQ_CULI_EST_SFY RQ_CULI_EST_SFY;
} sigGroup_ENERG_DGR_DRDY;

#  define Rte_TypeDef_sigGroup_ST_EST
typedef struct
{
  CRC_ST_EST_FTAX CRC_ST_EST_FTAX;
  QU_SER_STMOM_DV_ACT QU_SER_STMOM_DV_ACT;
  QU_FN_EST QU_FN_EST;
  QU_FN_VIB_EPS QU_FN_VIB_EPS;
  ST_EST_dummy_16_23 ST_EST_dummy_16_23;
  ALIV_ST_EST_FTAX ALIV_ST_EST_FTAX;
} sigGroup_ST_EST;

#  define Rte_TypeDef_sigGroup_SU_EPS
typedef struct
{
  ALIV_SU_EPS ALIV_SU_EPS;
  SU_EPS_dummy_20_51 SU_EPS_dummy_20_51;
  CRC_SU_EPS CRC_SU_EPS;
  UN_TOT_STR_EPS UN_TOT_STR_EPS;
  SU_EPS_dummy_14_19 SU_EPS_dummy_14_19;
  TOT_STR_EPS TOT_STR_EPS;
} sigGroup_SU_EPS;

#  define Rte_TypeDef_sigGroup_TAR_QTA_STRMOM_DV
typedef struct
{
  FACT_CTRR_STMOM_FTAX FACT_CTRR_STMOM_FTAX;
  QU_TAR_QTA_STMOM_DV QU_TAR_QTA_STMOM_DV;
  CRC_TAR_QTA_STMOM_DV CRC_TAR_QTA_STMOM_DV;
  FACT_ASS_STMOM_FTAX FACT_ASS_STMOM_FTAX;
  FACT_DMPNG_STMOM_FTAX FACT_DMPNG_STMOM_FTAX;
  ALIV_TAR_QTA_STMOM_DV ALIV_TAR_QTA_STMOM_DV;
  TAR_QTA_STMOM_DV TAR_QTA_STMOM_DV;
  CTR_DEAC_EPS_FNS CTR_DEAC_EPS_FNS;
  TAR_QTA_STRMOM_DV_dummy_12_15 TAR_QTA_STRMOM_DV_dummy_12_15;
  QU_TAR_FACT_STMOM_FTAX QU_TAR_FACT_STMOM_FTAX;
} sigGroup_TAR_QTA_STRMOM_DV;

#  define Rte_TypeDef_sigGroup_TAR_STMOM_DV_ACT
typedef struct
{
  QU_TAR_DMPNG_ADDON_STMOM_FTAX QU_TAR_DMPNG_ADDON_STMOM_FTAX;
  ALIV_TAR_STMOM_DV_ACT ALIV_TAR_STMOM_DV_ACT;
  FACT_DMPNG_ADDON_STMOM_FTAX FACT_DMPNG_ADDON_STMOM_FTAX;
  QU_TAR_STMOM_DV_ACT QU_TAR_STMOM_DV_ACT;
  TAR_STMOM_DV_ACT_dummy_12_15 TAR_STMOM_DV_ACT_dummy_12_15;
  TAR_STMOM_DV_ACT TAR_STMOM_DV_ACT;
  CRC_TAR_STMOM_DV_ACT CRC_TAR_STMOM_DV_ACT;
  TAR_STMOM_DV_ACT_dummy_32_51 TAR_STMOM_DV_ACT_dummy_32_51;
} sigGroup_TAR_STMOM_DV_ACT;

#  define Rte_TypeDef_sigGroup_VYAW_VEH
typedef struct
{
  VYAW_VEH_ERR_AMP VYAW_VEH_ERR_AMP;
  CRC_VYAW_VEH CRC_VYAW_VEH;
  ALIV_VYAW_VEH ALIV_VYAW_VEH;
  QU_VYAW_VEH QU_VYAW_VEH;
  VYAW_VEH_dummy_12_15 VYAW_VEH_dummy_12_15;
  VYAW_VEH VYAW_VEH;
} sigGroup_VYAW_VEH;

#  define Rte_TypeDef_Ary1D_s11p4_11
typedef s11p4 Ary1D_s11p4_11[11];

#  define Rte_TypeDef_Ary1D_s11p4_4
typedef s11p4 Ary1D_s11p4_4[4];

#  define Rte_TypeDef_Ary1D_s11p4_5
typedef s11p4 Ary1D_s11p4_5[5];

#  define Rte_TypeDef_Ary1D_s14p1_8
typedef s14p1 Ary1D_s14p1_8[8];

#  define Rte_TypeDef_Ary1D_s1p14_12
typedef s1p14 Ary1D_s1p14_12[12];

#  define Rte_TypeDef_Ary1D_s1p14_512
typedef s1p14 Ary1D_s1p14_512[512];

#  define Rte_TypeDef_Ary1D_s2p13_1024
typedef s2p13 Ary1D_s2p13_1024[1024];

#  define Rte_TypeDef_Ary1D_s2p13_1025
typedef s2p13 Ary1D_s2p13_1025[1025];

#  define Rte_TypeDef_Ary1D_s4p11_11
typedef s4p11 Ary1D_s4p11_11[11];

#  define Rte_TypeDef_Ary1D_s4p11_20
typedef s4p11 Ary1D_s4p11_20[20];

#  define Rte_TypeDef_Ary1D_s4p11_4
typedef s4p11 Ary1D_s4p11_4[4];

#  define Rte_TypeDef_Ary1D_s4p11_5
typedef s4p11 Ary1D_s4p11_5[5];

#  define Rte_TypeDef_Ary1D_s4p11_8
typedef s4p11 Ary1D_s4p11_8[8];

#  define Rte_TypeDef_Ary1D_s7p8_11
typedef s7p8 Ary1D_s7p8_11[11];

#  define Rte_TypeDef_Ary1D_s7p8_12
typedef s7p8 Ary1D_s7p8_12[12];

#  define Rte_TypeDef_Ary1D_s7p8_20
typedef s7p8 Ary1D_s7p8_20[20];

#  define Rte_TypeDef_Ary1D_s7p8_5
typedef s7p8 Ary1D_s7p8_5[5];

#  define Rte_TypeDef_Ary1D_s7p8_6
typedef s7p8 Ary1D_s7p8_6[6];

#  define Rte_TypeDef_Ary1D_s8p7_14
typedef s8p7 Ary1D_s8p7_14[14];

#  define Rte_TypeDef_Ary1D_s8p7_3
typedef s8p7 Ary1D_s8p7_3[3];

#  define Rte_TypeDef_Ary1D_u0p16_3
typedef u0p16 Ary1D_u0p16_3[3];

#  define Rte_TypeDef_Ary1D_u10p6_10
typedef u10p6 Ary1D_u10p6_10[10];

#  define Rte_TypeDef_Ary1D_u10p6_13
typedef u10p6 Ary1D_u10p6_13[13];

#  define Rte_TypeDef_Ary1D_u10p6_2
typedef u10p6 Ary1D_u10p6_2[2];

#  define Rte_TypeDef_Ary1D_u10p6_3
typedef u10p6 Ary1D_u10p6_3[3];

#  define Rte_TypeDef_Ary1D_u10p6_5
typedef u10p6 Ary1D_u10p6_5[5];

#  define Rte_TypeDef_Ary1D_u10p6_7
typedef u10p6 Ary1D_u10p6_7[7];

#  define Rte_TypeDef_Ary1D_u10p6_8
typedef u10p6 Ary1D_u10p6_8[8];

#  define Rte_TypeDef_Ary1D_u11p5_11
typedef u11p5 Ary1D_u11p5_11[11];

#  define Rte_TypeDef_Ary1D_u11p5_13
typedef u11p5 Ary1D_u11p5_13[13];

#  define Rte_TypeDef_Ary1D_u11p5_5
typedef u11p5 Ary1D_u11p5_5[5];

#  define Rte_TypeDef_Ary1D_u11p5_7
typedef u11p5 Ary1D_u11p5_7[7];

#  define Rte_TypeDef_Ary1D_u11p5_8
typedef u11p5 Ary1D_u11p5_8[8];

#  define Rte_TypeDef_Ary1D_u11p5_9
typedef u11p5 Ary1D_u11p5_9[9];

#  define Rte_TypeDef_Ary1D_u12p4_13
typedef u12p4 Ary1D_u12p4_13[13];

#  define Rte_TypeDef_Ary1D_u12p4_16
typedef u12p4 Ary1D_u12p4_16[16];

#  define Rte_TypeDef_Ary1D_u13p3_4
typedef u13p3 Ary1D_u13p3_4[4];

#  define Rte_TypeDef_Ary1D_u15p1_10
typedef u15p1 Ary1D_u15p1_10[10];

#  define Rte_TypeDef_Ary1D_u16p0_20
typedef u16p0 Ary1D_u16p0_20[20];

#  define Rte_TypeDef_Ary1D_u16p0_22
typedef u16p0 Ary1D_u16p0_22[22];

#  define Rte_TypeDef_Ary1D_u2p14_11
typedef u2p14 Ary1D_u2p14_11[11];

#  define Rte_TypeDef_Ary1D_u2p14_3
typedef u2p14 Ary1D_u2p14_3[3];

#  define Rte_TypeDef_Ary1D_u2p14_6
typedef u2p14 Ary1D_u2p14_6[6];

#  define Rte_TypeDef_Ary1D_u3p13_13
typedef u3p13 Ary1D_u3p13_13[13];

#  define Rte_TypeDef_Ary1D_u3p13_50
typedef u3p13 Ary1D_u3p13_50[50];

#  define Rte_TypeDef_Ary1D_u3p13_8
typedef u3p13 Ary1D_u3p13_8[8];

#  define Rte_TypeDef_Ary1D_u4p12_14
typedef u4p12 Ary1D_u4p12_14[14];

#  define Rte_TypeDef_Ary1D_u4p12_3
typedef u4p12 Ary1D_u4p12_3[3];

#  define Rte_TypeDef_Ary1D_u4p12_4
typedef u4p12 Ary1D_u4p12_4[4];

#  define Rte_TypeDef_Ary1D_u4p12_7
typedef u4p12 Ary1D_u4p12_7[7];

#  define Rte_TypeDef_Ary1D_u5p11_12
typedef u5p11 Ary1D_u5p11_12[12];

#  define Rte_TypeDef_Ary1D_u5p11_13
typedef u5p11 Ary1D_u5p11_13[13];

#  define Rte_TypeDef_Ary1D_u5p11_16
typedef u5p11 Ary1D_u5p11_16[16];

#  define Rte_TypeDef_Ary1D_u5p11_8
typedef u5p11 Ary1D_u5p11_8[8];

#  define Rte_TypeDef_Ary1D_u6p10_5
typedef u6p10 Ary1D_u6p10_5[5];

#  define Rte_TypeDef_Ary1D_u7p9_3
typedef u7p9 Ary1D_u7p9_3[3];

#  define Rte_TypeDef_Ary1D_u7p9_4
typedef u7p9 Ary1D_u7p9_4[4];

#  define Rte_TypeDef_Ary1D_u7p9_6
typedef u7p9 Ary1D_u7p9_6[6];

#  define Rte_TypeDef_Ary1D_u8p8_13
typedef u8p8 Ary1D_u8p8_13[13];

#  define Rte_TypeDef_Ary1D_u8p8_14
typedef u8p8 Ary1D_u8p8_14[14];

#  define Rte_TypeDef_Ary1D_u8p8_2
typedef u8p8 Ary1D_u8p8_2[2];

#  define Rte_TypeDef_Ary1D_u8p8_20
typedef u8p8 Ary1D_u8p8_20[20];

#  define Rte_TypeDef_Ary1D_u8p8_3
typedef u8p8 Ary1D_u8p8_3[3];

#  define Rte_TypeDef_Ary1D_u8p8_4
typedef u8p8 Ary1D_u8p8_4[4];

#  define Rte_TypeDef_Ary1D_u8p8_5
typedef u8p8 Ary1D_u8p8_5[5];

#  define Rte_TypeDef_Ary1D_u8p8_7
typedef u8p8 Ary1D_u8p8_7[7];

#  define Rte_TypeDef_Ary1D_u8p8_9
typedef u8p8 Ary1D_u8p8_9[9];

#  define Rte_TypeDef_Ary1D_u9p7_3
typedef u9p7 Ary1D_u9p7_3[3];

#  define Rte_TypeDef_Ary1D_u9p7_9
typedef u9p7 Ary1D_u9p7_9[9];

#  define Rte_TypeDef_Ary2D_f32_2_4
typedef Ary1D_f32_4 Ary2D_f32_2_4[2];

#  define Rte_TypeDef_Ary2D_f32_3_3
typedef Ary1D_f32_3 Ary2D_f32_3_3[3];

#  define Rte_TypeDef_Ary2D_f32_4_5
typedef Ary1D_f32_5 Ary2D_f32_4_5[4];

#  define Rte_TypeDef_Ary2D_f32_4_8
typedef Ary1D_f32_8 Ary2D_f32_4_8[4];

#  define Rte_TypeDef_Ary2D_s1p14_10_12
typedef Ary1D_s1p14_12 Ary2D_s1p14_10_12[10];

#  define Rte_TypeDef_Ary2D_s4p11_11_8
typedef Ary1D_s4p11_8 Ary2D_s4p11_11_8[11];

#  define Rte_TypeDef_Ary2D_s4p11_12_11
typedef Ary1D_s4p11_11 Ary2D_s4p11_12_11[12];

#  define Rte_TypeDef_Ary2D_s4p11_12_20
typedef Ary1D_s4p11_20 Ary2D_s4p11_12_20[12];

#  define Rte_TypeDef_Ary2D_s4p11_8_11
typedef Ary1D_s4p11_11 Ary2D_s4p11_8_11[8];

#  define Rte_TypeDef_Ary2D_s7p8_11_12
typedef Ary1D_s7p8_12 Ary2D_s7p8_11_12[11];

#  define Rte_TypeDef_Ary2D_s7p8_12_11
typedef Ary1D_s7p8_11 Ary2D_s7p8_12_11[12];

#  define Rte_TypeDef_Ary2D_s7p8_3_5
typedef Ary1D_s7p8_5 Ary2D_s7p8_3_5[3];

#  define Rte_TypeDef_Ary2D_s7p8_3_6
typedef Ary1D_s7p8_6 Ary2D_s7p8_3_6[3];

#  define Rte_TypeDef_Ary2D_s7p8_4_5
typedef Ary1D_s7p8_5 Ary2D_s7p8_4_5[4];

#  define Rte_TypeDef_Ary2D_s7p8_9_5
typedef Ary1D_s7p8_5 Ary2D_s7p8_9_5[9];

#  define Rte_TypeDef_Ary2D_s7p8_9_6
typedef Ary1D_s7p8_6 Ary2D_s7p8_9_6[9];

#  define Rte_TypeDef_Ary2D_u08_2_2
typedef Ary1D_u08_2 Ary2D_u08_2_2[2];

#  define Rte_TypeDef_Ary2D_u0p16_20_8
typedef Ary1D_u0p16_8 Ary2D_u0p16_20_8[20];

#  define Rte_TypeDef_Ary2D_u10p6_3_7
typedef Ary1D_u10p6_7 Ary2D_u10p6_3_7[3];

#  define Rte_TypeDef_Ary2D_u11p5_6_5
typedef Ary1D_u11p5_5 Ary2D_u11p5_6_5[6];

#  define Rte_TypeDef_Ary2D_u12p4_12_13
typedef Ary1D_u12p4_13 Ary2D_u12p4_12_13[12];

#  define Rte_TypeDef_Ary2D_u12p4_9_16
typedef Ary1D_u12p4_16 Ary2D_u12p4_9_16[9];

#  define Rte_TypeDef_Ary2D_u16_3_8
typedef Ary1D_u16p0_8 Ary2D_u16_3_8[3];

#  define Rte_TypeDef_Ary2D_u1p15_12_5
typedef Ary1D_u1p15_5 Ary2D_u1p15_12_5[12];

#  define Rte_TypeDef_Ary2D_u1p15_8_4
typedef Ary1D_u1p15_4 Ary2D_u1p15_8_4[8];

#  define Rte_TypeDef_Ary2D_u2p14_12_5
typedef Ary1D_u2p14_5 Ary2D_u2p14_12_5[12];

#  define Rte_TypeDef_Ary2D_u2p14_6_5
typedef Ary1D_u2p14_5 Ary2D_u2p14_6_5[6];

#  define Rte_TypeDef_Ary2D_u2p14_7_6
typedef Ary1D_u2p14_6 Ary2D_u2p14_7_6[7];

#  define Rte_TypeDef_Ary2D_u3p13_12_13
typedef Ary1D_u3p13_13 Ary2D_u3p13_12_13[12];

#  define Rte_TypeDef_Ary2D_u3p13_20_8
typedef Ary1D_u3p13_8 Ary2D_u3p13_20_8[20];

#  define Rte_TypeDef_Ary2D_u4p12_12_5
typedef Ary1D_u4p12_5 Ary2D_u4p12_12_5[12];

#  define Rte_TypeDef_Ary2D_u4p12_12_8
typedef Ary1D_u4p12_8 Ary2D_u4p12_12_8[12];

#  define Rte_TypeDef_Ary2D_u4p12_13_3
typedef Ary1D_u4p12_3 Ary2D_u4p12_13_3[13];

#  define Rte_TypeDef_Ary2D_u4p12_3_13
typedef Ary1D_u4p12_13 Ary2D_u4p12_3_13[3];

#  define Rte_TypeDef_Ary2D_u4p12_6_7
typedef Ary1D_u4p12_7 Ary2D_u4p12_6_7[6];

#  define Rte_TypeDef_Ary2D_u5p11_12_13
typedef Ary1D_u5p11_13 Ary2D_u5p11_12_13[12];

#  define Rte_TypeDef_Ary2D_u5p11_12_5
typedef Ary1D_u5p11_5 Ary2D_u5p11_12_5[12];

#  define Rte_TypeDef_Ary2D_u5p11_9_16
typedef Ary1D_u5p11_16 Ary2D_u5p11_9_16[9];

#  define Rte_TypeDef_Ary2D_u7p9_8_4
typedef Ary1D_u7p9_4 Ary2D_u7p9_8_4[8];

#  define Rte_TypeDef_Ary2D_u7p9_9_4
typedef Ary1D_u7p9_4 Ary2D_u7p9_9_4[9];

#  define Rte_TypeDef_Ary2D_u8p8_12_20
typedef Ary1D_u8p8_20 Ary2D_u8p8_12_20[12];

#  define Rte_TypeDef_Ary2D_u8p8_3_5
typedef Ary1D_u8p8_5 Ary2D_u8p8_3_5[3];

#  define Rte_TypeDef_Ary2D_u8p8_3_6
typedef Ary1D_u8p8_6 Ary2D_u8p8_3_6[3];

#  define Rte_TypeDef_Ary2D_u8p8_6_5
typedef Ary1D_u8p8_5 Ary2D_u8p8_6_5[6];

#  define Rte_TypeDef_Ary2D_u8p8_9_4
typedef Ary1D_u8p8_4 Ary2D_u8p8_9_4[9];

#  define Rte_TypeDef_Ary2D_u8p8_9_5
typedef Ary1D_u8p8_5 Ary2D_u8p8_9_5[9];

#  define Rte_TypeDef_Ary2D_u8p8_9_6
typedef Ary1D_u8p8_6 Ary2D_u8p8_9_6[9];

#  define Rte_TypeDef_Ary2D_u8p8_9_8
typedef Ary1D_u8p8_8 Ary2D_u8p8_9_8[9];

#  define Rte_TypeDef_BattSwdVltgCorrlnSts1
typedef uint8 BattSwdVltgCorrlnSts1;

#  define Rte_TypeDef_BattVltgSt1
typedef uint8 BattVltgSt1;

#  define Rte_TypeDef_BmwDiagcSessionId1
typedef uint8 BmwDiagcSessionId1;

#  define Rte_TypeDef_BmwElecEngDrvSts1
typedef uint8 BmwElecEngDrvSts1;

#  define Rte_TypeDef_BmwEngDrvSts1
typedef uint8 BmwEngDrvSts1;

#  define Rte_TypeDef_BmwEngStopCallSts1
typedef uint8 BmwEngStopCallSts1;

#  define Rte_TypeDef_BmwFltLampReqTyp1
typedef uint16 BmwFltLampReqTyp1;

#  define Rte_TypeDef_BmwPwrSplySts1
typedef uint8 BmwPwrSplySts1;

#  define Rte_TypeDef_BmwStrtStopMsgCmd1
typedef uint8 BmwStrtStopMsgCmd1;

#  define Rte_TypeDef_BmwVehEgySts1
typedef uint8 BmwVehEgySts1;

#  define Rte_TypeDef_BmwVehInterlockErrMemSts1
typedef uint8 BmwVehInterlockErrMemSts1;

#  define Rte_TypeDef_BmwVltgDrpSts1
typedef uint8 BmwVltgDrpSts1;

#  define Rte_TypeDef_CrcHwStsRec1
typedef struct
{
  uint16 TaskId;
  CrcHwSts1 CrcHwSts;
} CrcHwStsRec1;

#  define Rte_TypeDef_Darh_DcmIndicationType
typedef uint8 Darh_DcmIndicationType;

#  define Rte_TypeDef_FordEpsLifeCycMod1
typedef uint8 FordEpsLifeCycMod1;

#  define Rte_TypeDef_GmAutnmsDrvgIfFltRespDi1
typedef uint8 GmAutnmsDrvgIfFltRespDi1;

#  define Rte_TypeDef_GmAutnmsSteerCmdSts1
typedef uint8 GmAutnmsSteerCmdSts1;

#  define Rte_TypeDef_GmBackUpSysPwrModAuthentd1
typedef uint8 GmBackUpSysPwrModAuthentd1;

#  define Rte_TypeDef_GmDrvrIntvDetnSt1
typedef uint8 GmDrvrIntvDetnSt1;

#  define Rte_TypeDef_GmDualEcuOperSts1
typedef uint8 GmDualEcuOperSts1;

#  define Rte_TypeDef_GmEscSysStsAuthentdSt1
typedef uint8 GmEscSysStsAuthentdSt1;

#  define Rte_TypeDef_GmFctDiArbnSts1
typedef uint8 GmFctDiArbnSts1;

#  define Rte_TypeDef_GmOvrlFeatActvSt1
typedef uint8 GmOvrlFeatActvSt1;

#  define Rte_TypeDef_GmOvrlStMgrApaSt1
typedef uint8 GmOvrlStMgrApaSt1;

#  define Rte_TypeDef_GmOvrlStMgrHandsOnLaneFolwgSt1
typedef uint8 GmOvrlStMgrHandsOnLaneFolwgSt1;

#  define Rte_TypeDef_GmOvrlStMgrHaptcSt1
typedef uint8 GmOvrlStMgrHaptcSt1;

#  define Rte_TypeDef_GmOvrlStMgrTrfcJamAssiSt1
typedef uint8 GmOvrlStMgrTrfcJamAssiSt1;

#  define Rte_TypeDef_GmRxMonrdSig1
typedef uint8 GmRxMonrdSig1;

#  define Rte_TypeDef_GmSecuAcsFlg1
typedef uint8 GmSecuAcsFlg1;

#  define Rte_TypeDef_GmSteerAgCtrlDiSt1
typedef uint8 GmSteerAgCtrlDiSt1;

#  define Rte_TypeDef_GmSteerCmdLimrSt1
typedef uint8 GmSteerCmdLimrSt1;

#  define Rte_TypeDef_GmSteerCmdMsgSrc1
typedef uint8 GmSteerCmdMsgSrc1;

#  define Rte_TypeDef_GmSteerCmdMsgSts1
typedef uint8 GmSteerCmdMsgSts1;

#  define Rte_TypeDef_GmSteerMod1
typedef uint8 GmSteerMod1;

#  define Rte_TypeDef_GmSteerPrfmncModReq1
typedef uint8 GmSteerPrfmncModReq1;

#  define Rte_TypeDef_GmSteerReqArbdFeatAuthentdSt1
typedef uint8 GmSteerReqArbdFeatAuthentdSt1;

#  define Rte_TypeDef_GmSteerReqStsAuthentdSt1
typedef uint8 GmSteerReqStsAuthentdSt1;

#  define Rte_TypeDef_GmSysDataCollctnEnaSt1
typedef uint8 GmSysDataCollctnEnaSt1;

#  define Rte_TypeDef_GmSysPwrMod1
typedef uint8 GmSysPwrMod1;

#  define Rte_TypeDef_GmSysPwrModAuthentd1
typedef uint8 GmSysPwrModAuthentd1;

#  define Rte_TypeDef_GmTqArbnEscSt1
typedef uint8 GmTqArbnEscSt1;

#  define Rte_TypeDef_GmTqArbnLkaSt1
typedef uint8 GmTqArbnLkaSt1;

#  define Rte_TypeDef_GmTqArbnTrfcJamAssiSt1
typedef uint8 GmTqArbnTrfcJamAssiSt1;

#  define Rte_TypeDef_GmTrsmShiftLvrPosnAuthentd1
typedef uint8 GmTrsmShiftLvrPosnAuthentd1;

#  define Rte_TypeDef_GmVehHlthMgrSt1
typedef uint8 GmVehHlthMgrSt1;

#  define Rte_TypeDef_GmVehModMgrSt1
typedef uint8 GmVehModMgrSt1;

#  define Rte_TypeDef_HwAgSnsrTyp1
typedef uint8 HwAgSnsrTyp1;

#  define Rte_TypeDef_HwAgTrajCmdSt1
typedef uint16 HwAgTrajCmdSt1;

#  define Rte_TypeDef_ImcArbnRxSts1
typedef uint8 ImcArbnRxSts1;

#  define Rte_TypeDef_MotAgSnsrIninSt1
typedef uint8 MotAgSnsrIninSt1;

#  define Rte_TypeDef_MotRplCoggPrmRec2
typedef struct
{
  uint16 CoggOrder1;
  s1p14 CoggOrder1X;
  s1p14 CoggOrder1Y;
  uint16 CoggOrder2;
  s1p14 CoggOrder2X;
  s1p14 CoggOrder2Y;
  uint16 CoggOrder3;
  s1p14 CoggOrder3X;
  s1p14 CoggOrder3Y;
} MotRplCoggPrmRec2;

#  define Rte_TypeDef_NegativeResponseCodeType
typedef uint8 NegativeResponseCodeType;

#  define Rte_TypeDef_OnlineCalStsRec1
typedef struct
{
  Ary1D_OnlineCalSegInfoRec1_TunSelnMngt1 Seg;
  CalCopySts1 CopySts;
  uint8 ActvGroup;
  uint8 ActvInin;
  uint8 ActvRt;
} OnlineCalStsRec1;

#  define Rte_TypeDef_PassFailCntrDiagcRec1
typedef struct
{
  float32 Cntr;
  float32 Thd;
  float32 NegStep;
  float32 PosStep;
  SigQlfr1 Sts;
} PassFailCntrDiagcRec1;

#  define Rte_TypeDef_PwrDiscnctSts1
typedef uint8 PwrDiscnctSts1;

#  define Rte_TypeDef_Rte_DT_Ary1D_GmSteerAgCtrlDiSt1_7_0
typedef GmSteerAgCtrlDiSt1 Rte_DT_Ary1D_GmSteerAgCtrlDiSt1_7_0;

#  define Rte_TypeDef_Rte_DT_ErrorQueueType_0
typedef Rte_DT_ErrorQueueType_0_0 Rte_DT_ErrorQueueType_0[5];

#  define Rte_TypeDef_SelnCaseSt1
typedef uint8 SelnCaseSt1;

#  define Rte_TypeDef_StHlthMonSig3
typedef uint8 StHlthMonSig3;

#  define Rte_TypeDef_StHlthMonSig4
typedef uint8 StHlthMonSig4;

#  define Rte_TypeDef_Stm_VehicleStateSP2015Type
typedef uint8 Stm_VehicleStateSP2015Type;

#  define Rte_TypeDef_StrtUpSt1
typedef uint8 StrtUpSt1;

#  define Rte_TypeDef_s12p3
typedef sint16 s12p3;

#  define Rte_TypeDef_s6p9
typedef sint16 s6p9;

#  define Rte_TypeDef_u16p16
typedef uint32 u16p16;

#  define Rte_TypeDef_Ary1D_CrcHwStsRec1_4
typedef CrcHwStsRec1 Ary1D_CrcHwStsRec1_4[4];

#  define Rte_TypeDef_Ary1D_CrcHwStsRec1_8
typedef CrcHwStsRec1 Ary1D_CrcHwStsRec1_8[8];

#  define Rte_TypeDef_Ary1D_GmSteerAgCtrlDiSt1_7
typedef Rte_DT_Ary1D_GmSteerAgCtrlDiSt1_7_0 Ary1D_GmSteerAgCtrlDiSt1_7[7];

#  define Rte_TypeDef_Ary1D_s12p3_4
typedef s12p3 Ary1D_s12p3_4[4];

#  define Rte_TypeDef_ErrorQueueType
typedef struct
{
  Rte_DT_ErrorQueueType_0 queue;
  uint16 first;
  uint16 size;
} ErrorQueueType;

#  define Rte_TypeDef_SnsrLrndOffsRec1
typedef struct
{
  float32 HwAgLrndTi;
  float32 YawRateElpdTi;
  Ary2D_f32_3_3 HwTqLrngCovariMtrx;
  Ary1D_f32_3 HwTqLrngEstimnVect;
  s6p9 YawRateOffs;
  s5p10 HwAgOffs;
  s3p12 HwTqOffs;
  s6p9 HwAgLrngYawOffsRef;
  s11p4 HwAgLrngHwAgFilSt;
  s10p5 HwAgLrngSysTqFilSt;
  s11p4 HwTqLrngHwAgRef;
  uint16 HwTqLrngSampleCntNeg;
  uint16 HwTqLrngSampleCntPos;
  uint8 HwTqLrngSts;
  boolean YawRateOffsVld;
} SnsrLrndOffsRec1;

# endif


/**********************************************************************************************************************
 * Calibration Parameter Types
 *********************************************************************************************************************/
typedef P2CONST(void, TYPEDEF, RTE_CONST) Rte_ParameterRefType;
typedef Rte_ParameterRefType Rte_ParameterRefTabType[66];
typedef P2CONST(Rte_ParameterRefType, TYPEDEF, RTE_CONST) Rte_ParameterBaseType;

# define RTE_START_SEC_VAR_INIT_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ParameterBaseType, RTE_VAR_INIT) RteParameterBase;

# define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */
extern CONST(Rte_ParameterRefTabType, RTE_CONST) RteParameterRefTab;
# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define Rte_CalprmElementGroup_BmwTunSetHndlr_DEFAULT_RTE_CDATA_GROUP (0)
typedef struct
{
  BmwDesIninIdxRec1 BmwDesIninIdxDft;
  BmwDesIninOptSetAIdxRec1 BmwDesIninOptSetAIdxDft;
} Rte_Calprm_BmwTunSetHndlr_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CDD_CurrMeas_DEFAULT_RTE_CDATA_GROUP (1)
typedef struct
{
  CurrMeasEolGainCal3PhaRec1 CurrMeasEolGainCalSetABCDft;
  CurrMeasEolOffsCal3PhaRec1 CurrMeasEolOffsCalSetABCDft;
} Rte_Calprm_CDD_CurrMeas_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_DiagcMgr_DEFAULT_RTE_CDATA_GROUP (2)
typedef struct
{
  uint32 DiagcMgrApplCrcDft;
} Rte_Calprm_DiagcMgr_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_SysFricLrng_DEFAULT_RTE_CDATA_GROUP (3)
typedef struct
{
  SysFricDataRec1 FricLrngDataDft;
  SysFricNonLrngDataRec1 FricNonLrngDataDft;
} Rte_Calprm_SysFricLrng_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_HwTqCorrln_DEFAULT_RTE_CDATA_GROUP (4)
typedef struct
{
  float32 HwTqChACmnModCmpLpFilStDft;
} Rte_Calprm_HwTqCorrln_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt00GroupC_DEFAULT_RTE_CALPRM_GROUP (5)
typedef struct
{
  boolean CtrldVelRtnVelErrScaEna_Logl;
  Ary2D_u10p6_8_9 CtrldVelRtnDampgX_Ary2D;
  Ary2D_u6p10_8_9 CtrldVelRtnDampgY_Ary2D;
  Ary2D_u8p8_5_8 CtrldVelRtnDesVelScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnDesVelScaY_Ary2D;
  Ary2D_u12p4_8_12 CtrldVelRtnDesVelX_Ary2D;
  Ary2D_u10p6_8_12 CtrldVelRtnDesVelY_Ary2D;
  Ary1D_u12p4_9 CtrldVelRtnHwPosnScaX_Ary1D;
  Ary1D_u2p14_9 CtrldVelRtnHwPosnScaY_Ary1D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca1X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca1Y_Ary2D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca2X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca2Y_Ary2D;
  Ary1D_u8p8_8 CtrldVelRtnIntglGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnPinionTqScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnPinionTqScaY_Ary2D;
  Ary1D_u4p12_8 CtrldVelRtnPropGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnTqGrdtScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnTqGrdtScaY_Ary2D;
  Ary1D_u9p7_5 CtrldVelRtnVehSpdScaBilnrSeln_Ary1D;
  Ary1D_u12p4_7 CtrldVelRtnVelErrScaBilnrSeln_Ary1D;
  Ary1D_s10p5_8 CtrldVelRtnVelErrScaX_Ary1D;
  Ary2D_u2p14_7_8 CtrldVelRtnVelErrScaY_Ary2D;
  Ary1D_u2p14_5 CtrldVelRtnVelErrVehSpdScaY_Ary1D;
  Ary1D_u9p7_8 CtrldVelRtnVelSpdTbl_Ary1D;
} Rte_Calprm_CalRegn02Rt00GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt01GroupC_DEFAULT_RTE_CALPRM_GROUP (6)
typedef struct
{
  boolean CtrldVelRtnVelErrScaEna_Logl;
  Ary2D_u10p6_8_9 CtrldVelRtnDampgX_Ary2D;
  Ary2D_u6p10_8_9 CtrldVelRtnDampgY_Ary2D;
  Ary2D_u8p8_5_8 CtrldVelRtnDesVelScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnDesVelScaY_Ary2D;
  Ary2D_u12p4_8_12 CtrldVelRtnDesVelX_Ary2D;
  Ary2D_u10p6_8_12 CtrldVelRtnDesVelY_Ary2D;
  Ary1D_u12p4_9 CtrldVelRtnHwPosnScaX_Ary1D;
  Ary1D_u2p14_9 CtrldVelRtnHwPosnScaY_Ary1D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca1X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca1Y_Ary2D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca2X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca2Y_Ary2D;
  Ary1D_u8p8_8 CtrldVelRtnIntglGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnPinionTqScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnPinionTqScaY_Ary2D;
  Ary1D_u4p12_8 CtrldVelRtnPropGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnTqGrdtScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnTqGrdtScaY_Ary2D;
  Ary1D_u9p7_5 CtrldVelRtnVehSpdScaBilnrSeln_Ary1D;
  Ary1D_u12p4_7 CtrldVelRtnVelErrScaBilnrSeln_Ary1D;
  Ary1D_s10p5_8 CtrldVelRtnVelErrScaX_Ary1D;
  Ary2D_u2p14_7_8 CtrldVelRtnVelErrScaY_Ary2D;
  Ary1D_u2p14_5 CtrldVelRtnVelErrVehSpdScaY_Ary1D;
  Ary1D_u9p7_8 CtrldVelRtnVelSpdTbl_Ary1D;
} Rte_Calprm_CalRegn02Rt01GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt02GroupC_DEFAULT_RTE_CALPRM_GROUP (7)
typedef struct
{
  boolean CtrldVelRtnVelErrScaEna_Logl;
  Ary2D_u10p6_8_9 CtrldVelRtnDampgX_Ary2D;
  Ary2D_u6p10_8_9 CtrldVelRtnDampgY_Ary2D;
  Ary2D_u8p8_5_8 CtrldVelRtnDesVelScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnDesVelScaY_Ary2D;
  Ary2D_u12p4_8_12 CtrldVelRtnDesVelX_Ary2D;
  Ary2D_u10p6_8_12 CtrldVelRtnDesVelY_Ary2D;
  Ary1D_u12p4_9 CtrldVelRtnHwPosnScaX_Ary1D;
  Ary1D_u2p14_9 CtrldVelRtnHwPosnScaY_Ary1D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca1X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca1Y_Ary2D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca2X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca2Y_Ary2D;
  Ary1D_u8p8_8 CtrldVelRtnIntglGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnPinionTqScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnPinionTqScaY_Ary2D;
  Ary1D_u4p12_8 CtrldVelRtnPropGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnTqGrdtScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnTqGrdtScaY_Ary2D;
  Ary1D_u9p7_5 CtrldVelRtnVehSpdScaBilnrSeln_Ary1D;
  Ary1D_u12p4_7 CtrldVelRtnVelErrScaBilnrSeln_Ary1D;
  Ary1D_s10p5_8 CtrldVelRtnVelErrScaX_Ary1D;
  Ary2D_u2p14_7_8 CtrldVelRtnVelErrScaY_Ary2D;
  Ary1D_u2p14_5 CtrldVelRtnVelErrVehSpdScaY_Ary1D;
  Ary1D_u9p7_8 CtrldVelRtnVelSpdTbl_Ary1D;
} Rte_Calprm_CalRegn02Rt02GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt03GroupC_DEFAULT_RTE_CALPRM_GROUP (8)
typedef struct
{
  boolean CtrldVelRtnVelErrScaEna_Logl;
  Ary2D_u10p6_8_9 CtrldVelRtnDampgX_Ary2D;
  Ary2D_u6p10_8_9 CtrldVelRtnDampgY_Ary2D;
  Ary2D_u8p8_5_8 CtrldVelRtnDesVelScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnDesVelScaY_Ary2D;
  Ary2D_u12p4_8_12 CtrldVelRtnDesVelX_Ary2D;
  Ary2D_u10p6_8_12 CtrldVelRtnDesVelY_Ary2D;
  Ary1D_u12p4_9 CtrldVelRtnHwPosnScaX_Ary1D;
  Ary1D_u2p14_9 CtrldVelRtnHwPosnScaY_Ary1D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca1X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca1Y_Ary2D;
  Ary2D_u8p8_5_10 CtrldVelRtnHwTqSca2X_Ary2D;
  Ary2D_u2p14_5_10 CtrldVelRtnHwTqSca2Y_Ary2D;
  Ary1D_u8p8_8 CtrldVelRtnIntglGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnPinionTqScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnPinionTqScaY_Ary2D;
  Ary1D_u4p12_8 CtrldVelRtnPropGain_Ary1D;
  Ary2D_u8p8_5_8 CtrldVelRtnTqGrdtScaX_Ary2D;
  Ary2D_u2p14_5_8 CtrldVelRtnTqGrdtScaY_Ary2D;
  Ary1D_u9p7_5 CtrldVelRtnVehSpdScaBilnrSeln_Ary1D;
  Ary1D_u12p4_7 CtrldVelRtnVelErrScaBilnrSeln_Ary1D;
  Ary1D_s10p5_8 CtrldVelRtnVelErrScaX_Ary1D;
  Ary2D_u2p14_7_8 CtrldVelRtnVelErrScaY_Ary2D;
  Ary1D_u2p14_5 CtrldVelRtnVelErrVehSpdScaY_Ary1D;
  Ary1D_u9p7_8 CtrldVelRtnVelSpdTbl_Ary1D;
} Rte_Calprm_CalRegn02Rt03GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CDD_ExcpnHndlg_DEFAULT_RTE_CDATA_GROUP (9)
typedef struct
{
  Ary1D_u32_4 McuDiagcDataDft;
} Rte_Calprm_CDD_ExcpnHndlg_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CDD_MotAg0Meas_DEFAULT_RTE_CDATA_GROUP (10)
typedef struct
{
  Ary1D_f32_26 MotAg0CoeffTblDft;
} Rte_Calprm_CDD_MotAg0Meas_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CDD_MotAg1Meas_DEFAULT_RTE_CDATA_GROUP (11)
typedef struct
{
  Ary1D_f32_26 MotAg1CoeffTblDft;
} Rte_Calprm_CDD_MotAg1Meas_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CDD_MotAgCmp_DEFAULT_RTE_CDATA_GROUP (12)
typedef struct
{
  u0p16 MotAgCmpMotAgBackEmfDft;
} Rte_Calprm_CDD_MotAgCmp_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CmnMfgSrv_DEFAULT_RTE_CDATA_GROUP (13)
typedef struct
{
  uint32 NvmIgnCntr_DefaultValue;
  uint8 NvmMfgEnaCntr_DefaultValue;
  Ary1D_u8_10 NvmNxtrSeedKey_DefaultValue;
  Ary1D_u32_2 SeedKeyDft;
} Rte_Calprm_CmnMfgSrv_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_BmwDiagcSrvHndlg_DEFAULT_RTE_CDATA_GROUP (14)
typedef struct
{
  uint16 NvmProgCntr_DefaultValue;
  uint16 ProgCntrMaxValDft;
} Rte_Calprm_BmwDiagcSrvHndlg_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_PolarityCfg_DEFAULT_RTE_CDATA_GROUP (15)
typedef struct
{
  uint32 PolarityCfgSavedDft;
} Rte_Calprm_PolarityCfg_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_PullCmpActv_DEFAULT_RTE_CDATA_GROUP (16)
typedef struct
{
  float32 PullCmpLongTermDft;
} Rte_Calprm_PullCmpActv_DEFAULT_RTE_CDATA_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Cmn_DEFAULT_RTE_CALPRM_GROUP (17)
typedef struct
{
  float32 BattVltgCorrlnAllwdVltgDif_Val;
  float32 BattVltgCorrlnBattLoVltg_Val;
  float32 BattVltgCorrlnBattOverVltg_Val;
  float32 BattVltgCorrlnBattUnderVltg_Val;
  float32 BattVltgCorrlnRcvrlBattLoVltg_Val;
  float32 BattVltgCorrlnRcvrlBattOverVltg_Val;
  float32 BattVltgCorrlnRcvrlBattUnderVltg_Val;
  float32 BattVltgCorrlnSwdMax_Val;
  float32 BattVltgCorrlnSysMinVltg_Val;
  float32 BmwHwAgArbnAndEotPosnBmwPinionAgOffsLim_Val;
  float32 BmwHwAgArbnAndEotPosnBmwPinionAgOffsRateLim_Val;
  float32 BmwHwAgArbnAndEotPosnMinVehSpdReqdVldAbsPos_Val;
  float32 BmwHwAgArbnAndEotPosnOffsAuthy_Val;
  float32 BmwHwAgArbnAndEotPosnOffsCorrnAuthy_Val;
  float32 BmwHwAgArbnAndEotPosnTmpCmpdAuthy_Val;
  float32 BmwHwAgArbnAndEotPosnTurnCntrAuthy_Val;
  float32 BmwMotTqOvrlArbnPullCmpCmdLim_Val;
  float32 BmwVehSpdNearStillSubVehSpd_Val;
  float32 BmwVehSpdRunngSubVehSpd_Val;
  float32 BmwVehSpdSecurVehSpdInvldRateLim_Val;
  float32 BmwVehSpdSecurVehSpdVldRateLim_Val;
  float32 CurrMeasEolGainMax_Val;
  float32 CurrMeasEolGainMin_Val;
  float32 CurrMeasEolGainNom_Val;
  float32 CurrMeasEolGainNumer_Val;
  float32 CurrMeasEolMaxMotVel_Val;
  float32 CurrMeasEolOffsHiBrdgVltgMin_Val;
  float32 CurrMeasEolOffsMax_Val;
  float32 CurrMeasEolOffsMin_Val;
  float32 CurrMeasEolOffsNom_Val;
  float32 CurrMeasMotCurrAdcVlyWrmIninMax_Val;
  float32 CurrMeasMotCurrAdcVlyWrmIninMin_Val;
  float32 HwTq4MeasHwTqRngHiLim_Val;
  float32 HwTq4MeasHwTqRngLoLim_Val;
  float32 HwTq5MeasHwTqRngHiLim_Val;
  float32 HwTq5MeasHwTqRngLoLim_Val;
  float32 MotCurrRegVltgLimrMotCurrPredTi_Val;
  float32 MotRefMdlIvtrDeadTiBrdgVltgSca_Val;
  float32 SinVltgGennDthrLpFilCoeff_Val;
  float32 CurrMeasCorrlnMaxErrCurr_Val;
  float32 ElecPwrCnsCtrlrInpR_Val;
  float32 GateDrv0CtrlErrFilFrq_Val;
  float32 HiLoadStallLimrMotTqCmdFetMtgtnEnaFilFrq_Val;
  float32 HiLoadStallLimrMotTqCmdFilFrq_Val;
  float32 HwTqCorrlnChACmnModCmpLpFilActvnThd_Val;
  float32 HwTqCorrlnChACmnModCmpLpFilFrq_Val;
  float32 HwTqCorrlnChACmnModCmpLpFilOutpLim_Val;
  float32 HwTqCorrlnChAImdtCorrlnChkFailThd_Val;
  float32 HwTqCorrlnChAImdtCorrlnChkPassThd_Val;
  float32 HwTqCorrlnChAStabStClrFltThd_Val;
  float32 HwTqCorrlnChAStabStLpFilFrq_Val;
  float32 HwTqCorrlnChAStabStSetFltThd_Val;
  float32 HwTqCorrlnChATqSumMaxLim_Val;
  float32 HwTqCorrlnChATraSumClrFltThd_Val;
  float32 HwTqCorrlnChATraSumSetFltThd_Val;
  float32 SysGlbPrmTorsBarStfn_Val;
  float32 LimrCdngGainDecSlew_Val;
  float32 LimrCdngTqDecSlew_Val;
  float32 LoaMgrCurrIvtrMtgtnRate_Val;
  float32 LoaMgrCurrIvtrMtgtnSca_Val;
  float32 LoaMgrCurrMeasMtgtnRate_Val;
  float32 LoaMgrCurrMeasMtgtnSca_Val;
  float32 LoaMgrFadeOutStRate_Val;
  float32 LoaMgrIvtrMtgtnRate_Val;
  float32 LoaMgrIvtrMtgtnSca_Val;
  float32 LoaMgrLimdStRate_Val;
  float32 LoaMgrLimdStSca_Val;
  float32 LoaMgrMotAgMtgtnRate_Val;
  float32 LoaMgrMotAgMtgtnSca_Val;
  float32 LrnPinionCentrDampgCtrlGain_Val;
  float32 LrnPinionCentrHldTq_Val;
  float32 LrnPinionCentrHldTqErrThd_Val;
  float32 LrnPinionCentrHldTqRateLim_Val;
  float32 LrnPinionCentrHwPosnErrThd_Val;
  float32 LrnPinionCentrIntglCtrlGain_Val;
  float32 LrnPinionCentrMaxTqCmd_Val;
  float32 LrnPinionCentrMinMotTq_Val;
  float32 LrnPinionCentrMotVelThd_Val;
  float32 LrnPinionCentrPropCtrlGain_Val;
  float32 LrndRackCentrConfTrvlThd_Val;
  float32 LrndRackCentrHwAgFilFrq_Val;
  float32 LrndRackCentrMinMaxAdjmtFac_Val;
  float32 LrndRackCentrRackCentrPosnChgAllwd_Val;
  float32 MotCtrlPrmEstimnFetThermCoeff_Val;
  float32 MotCtrlPrmEstimnMagThermCoeff_Val;
  float32 MotCurrRegCfgCtrlrDynGainVehSpdCutOff_Val;
  float32 MotCurrRegCfgIntglGainSampleTi_Val;
  float32 MotCurrRegCfgMotAgCompuDly_Val;
  float32 MotRefMdlMotVelLpFilFrq_Val;
  float32 MotRefMdlMotVltgDerivtvTiCon_Val;
  float32 MotRefMdlTqItrnTolr_Val;
  float32 MotTqCmdScaMax_Val;
  float32 MotTqCmdScaMin_Val;
  float32 MotTqTranlDampgDampgCoeff_Val;
  float32 MotTqTranlDampgTmrPt1_Val;
  float32 MotTqTranlDampgTmrPt2_Val;
  float32 PhaDiscnctTestCurrTestVal_Val;
  float32 PosnTrakgServoIntgtrAntiWdupGain_Val;
  float32 PosnTrakgServoIntgtrStCorrnGain_Val;
  float32 PosnTrakgServoLpFilCutOffFrq_Val;
  float32 PosnTrakgServoOutpAntiWdupGain_Val;
  float32 SysKineAndEffCmplncErrDerivtvCutOffFrq_Val;
  float32 TEstimnIgnOffMsgWaitTi_Val;
  float32 TqOscnFallRampRateCal_Val;
  float32 TqOscnRisngRampRateCal_Val;
  float32 VehSigCdngDftLatA_Val;
  float32 VehSigCdngDftLgtA_Val;
  float32 VehSigCdngDftVehSpd_Val;
  float32 VehSigCdngDftYawRate_Val;
  float32 VehSigCdngLatADifThd_Val;
  float32 VehSigCdngLatAFilFrq_Val;
  float32 VehSigCdngLatASlewRate_Val;
  float32 VehSigCdngLtgADifThd_Val;
  float32 VehSigCdngLtgASlewRate_Val;
  float32 VehSigCdngVehSpdDifThd_Val;
  float32 VehSigCdngVehSpdSlewRate_Val;
  float32 VehSigCdngVehYawSlewRate_Val;
  float32 VehSigCdngYawRateDifThd_Val;
  float32 VehSpdLimrPosMaxOffs1_Val;
  uint32 BmwHwAgArbnAndEotPosnMotPosnDegArbdBlnd_Val;
  uint32 BmwHwAgArbnAndEotPosnTurnCntrCorrlnStsTmrThd_Val;
  uint32 CurrMeasEolFixdPwmPerd_Val;
  uint32 CurrMeasEolOffsHiCmuOffs_Val;
  uint32 CurrMeasEolOffsLoCmuOffs_Val;
  uint32 CurrMeasMinRqrdPhaOnTi_Val;
  uint32 CurrMeasMotAgCompuDly_Val;
  uint32 PhaDiscnctFixdPhaOnTi_Val;
  uint32 PhaDiscnctFixdPwmPerd_Val;
  uint32 TSG31CfgAndUseAdcStrtOfCnvn2Offs_Val;
  uint32 TSG31CfgAndUseAdcStrtOfCnvnMotCtrlPeakOffs_Val;
  uint32 TSG31CfgAndUseAdcStrtOfCnvnMotCtrlVlyOffs_Val;
  uint32 TSG31CfgAndUseMtrAg0SPIStart_Val;
  uint32 TSG31CfgAndUsePwmDbnd_Val;
  uint32 GateDrv0CtrlErrOffs_Val;
  uint32 GateDrv0CtrlErrThd_Val;
  uint32 NxtrCalIdsCal0DevlpRelNr_Val;
  uint32 NxtrCalIdsCal0DevlpTiStamp_Val;
  uint32 NxtrCalIdsCal1DevlpRelNr_Val;
  uint32 NxtrCalIdsCal1DevlpTiStamp_Val;
  uint32 NxtrCalIdsCal2DevlpRelNr_Val;
  uint32 NxtrCalIdsCal2DevlpTiStamp_Val;
  s18p13 MotQuadDetnMotDirHysInsts_Val;
  uint16 BattVltgCorrlnNtc0x03C0x044FailStep_Val;
  uint16 BattVltgCorrlnNtc0x03C0x044PassStep_Val;
  uint16 BattVltgCorrlnNtc0x0B0FailStep_Val;
  uint16 BattVltgCorrlnNtc0x0B0PassStep_Val;
  uint16 BattVltgCorrlnNtc0x0B1FailStep_Val;
  uint16 BattVltgCorrlnNtc0x0B1PassStep_Val;
  uint16 BattVltgCorrlnNtc0x0B5FailStep_Val;
  uint16 BattVltgCorrlnNtc0x0B5PassStep_Val;
  uint16 BmwHwAgArbnAndEotPosnPinionAgFltTmrThd_Val;
  uint16 BmwTunSetHndlrBmwRtIdxDebThd_Val;
  u16p0 BmwVehSpdBmwSecurVehSpdStsSigValVldDurnTiVal_Val;
  uint16 AdcDiagcNtc0x032FailStep_Val;
  uint16 AdcDiagcNtc0x032PassStep_Val;
  uint16 AdcDiagcNtc0x033FailStep_Val;
  uint16 AdcDiagcNtc0x033PassStep_Val;
  uint16 CurrMeasEolGainNrOfSample_Val;
  uint16 CurrMeasEolOffsNrOfSample_Val;
  uint16 CurrMeasNtc0x05DFailStep_Val;
  uint16 CurrMeasNtc0x05DPassStep_Val;
  uint16 HwTq4MeasHwTq4PrtclFltFailStep_Val;
  uint16 HwTq4MeasHwTq4PrtclFltPassStep_Val;
  uint16 HwTq5MeasHwTq5PrtclFltFailStep_Val;
  uint16 HwTq5MeasHwTq5PrtclFltPassStep_Val;
  uint16 McuDiagc2MilliSecCntrCompThd_Val;
  uint16 McuDiagcFltFailStep_Val;
  uint16 McuDiagcFltPassStep_Val;
  uint16 MotAg0MeasSnsrIfErrNtcMask_Val;
  u0p16 MotAg1MeasOffs_Val;
  uint16 MotAg1MeasSnsrIfErrNtcMask_Val;
  uint16 CmnMfgSrvSecuAcsAtmptTiOut_Val;
  uint16 CurrMeasCorrlnNtc0x04DFailStep_Val;
  uint16 CurrMeasCorrlnNtc0x04DPassStep_Val;
  uint16 GateDrv0CtrlNtcNr0x050FailStep_Val;
  uint16 GateDrv0CtrlNtcNr0x050PassStep_Val;
  uint16 GateDrv0CtrlNtcNr0x051FailStep_Val;
  uint16 GateDrv0CtrlNtcNr0x051PassStep_Val;
  uint16 GateDrv0CtrlNtcNr0x055FailStep_Val;
  uint16 GateDrv0CtrlNtcNr0x055PassStep_Val;
  uint16 GateDrv0CtrlUnit0Cfg2WrVal_Val;
  uint16 GateDrv0CtrlUnit0Cfg3WrVal_Val;
  uint16 GateDrv0CtrlUnit0Cfg4WrVal_Val;
  uint16 GateDrv0CtrlUnit0Cfg7WrVal_Val;
  uint16 LrnPinionCentrTiOutThd_Val;
  uint16 LrnPinionCentrTiThd_Val;
  uint16 LrndRackCentrTiThd_Val;
  u2p14 MotTqTranlDampgRampEnd_Val;
  uint16 PhaDiscnctClsDlyTi_Val;
  uint16 PhaDiscnctOpenDlyTi_Val;
  uint16 PwrSplyNtc0x07BFailStep_Val;
  uint16 PwrSplyNtc0x07BPassStep_Val;
  uint16 PwrSplyNtc0x07CFailStep_Val;
  uint16 PwrSplyNtc0x07CPassStep_Val;
  uint16 PwrSplyNtc0x07DFailStep_Val;
  uint16 PwrSplyNtc0x07DPassStep_Val;
  uint8 BmwTunSetHndlrNrOfMotVrnt_Val;
  uint8 BmwTunSetHndlrNrOfTunSet_Val;
  uint8 CurrMeasEolTranCntrThd_Val;
  uint8 SysGlbPrmMotPoleCnt_Val;
  uint8 CurrMeasArbnMaxStallCntr_Val;
  uint8 CmnMfgSrvSecuAcsMaxNrAtmpt_Val;
  uint8 CurrMeasCorrlnMaxStallCntr_Val;
  uint8 LoaMgrCurrMeasIdptSig0Resp_Val;
  uint8 LoaMgrCurrMeasIdptSig1Resp_Val;
  uint8 LoaMgrCurrMeasIdptSig2Resp_Val;
  uint8 LoaMgrCurrMeasIdptSigFltThd_Val;
  uint8 LoaMgrHwTqIdptSig0NoTqLoaResp_Val;
  uint8 LoaMgrHwTqIdptSig1NoTqLoaResp_Val;
  uint8 LoaMgrHwTqIdptSig2Resp_Val;
  uint8 LoaMgrHwTqIdptSig3Resp_Val;
  uint8 LoaMgrHwTqIdptSig4Resp_Val;
  uint8 LoaMgrHwTqIdptSigFltThd_Val;
  uint8 LoaMgrHwTqLoaAvlResp_Val;
  uint8 LoaMgrIvtrIdptSig0Resp_Val;
  uint8 LoaMgrIvtrIdptSig1Resp_Val;
  uint8 LoaMgrIvtrIdptSig2Resp_Val;
  uint8 LoaMgrIvtrIdptSigFltThd_Val;
  uint8 LoaMgrMotAgAvlSnsrlsResp_Val;
  uint8 LoaMgrMotAgIdptSig0NoSnsrlsResp_Val;
  uint8 LoaMgrMotAgIdptSig1NoSnsrlsResp_Val;
  uint8 LoaMgrMotAgIdptSig2Resp_Val;
  uint8 LoaMgrMotAgIdptSig3Resp_Val;
  uint8 LoaMgrMotAgIdptSigFltThd_Val;
  uint8 MotRefMdlMinCurrItrnLim_Val;
  uint8 MotRefMdlRefLocnItrnLim_Val;
  uint8 MotRefMdlTqItrnLim_Val;
  uint8 NxtrCalIdsCal0DevlpRelSt_Val;
  uint8 NxtrCalIdsCal0DevlpVers_Val;
  uint8 NxtrCalIdsCal1DevlpRelSt_Val;
  uint8 NxtrCalIdsCal1DevlpVers_Val;
  uint8 NxtrCalIdsCal2DevlpRelSt_Val;
  uint8 NxtrCalIdsCal2DevlpVers_Val;
  uint8 PhaDiscnctTestFailScanMax_Val;
  uint8 PhaDiscnctTestIninScan_Val;
  uint8 PhaDiscnctTestScanCnt_Val;
  boolean BmwHwAgArbnAndEotPosnSysPolarityAssi_Logl;
  boolean HwTq4MeasMovgAvrgFilEna_Logl;
  boolean HwTq5MeasMovgAvrgFilEna_Logl;
  boolean MotCurrRegCfgCurrLoopSecOrderTrfFctEna_Logl;
  boolean MotCurrRegVltgLimrMotCurrPredEna_Logl;
  boolean MotCurrRegVltgLimrMotCurrQaxRefMdfnRplEna_Logl;
  boolean MotCurrRegVltgLimrMotVltgBrdgFilEna_Logl;
  boolean MotCurrRegVltgLimrMotVltgQaxFfFilEna_Logl;
  boolean MotRefMdlFbCtrlDi_Logl;
  boolean SinVltgGennDthrEna_Logl;
  boolean LoaMgrCurrIvtrMtgtnScaZeroEna_Logl;
  boolean LoaMgrCurrMeasMtgtnScaZeroEna_Logl;
  boolean LoaMgrIvtrMtgtnScaZeroEna_Logl;
  boolean LoaMgrMotAgMtgtnScaZeroEna_Logl;
  boolean LrndRackCentrAllwManIniLrng_Logl;
  boolean MotRefMdlVltgModDynCmpEna_Logl;
  boolean TEstimnIgnOffCtrlEna_Logl;
  boolean TqOscnUseRampRateCal_Logl;
  boolean TunSelnAuthyTunSelnRtDiCmd_Logl;
  Ary1D_u1p15_6 CmplncErrHwAgNonLinCmplncDepTblY_Ary1D;
  Ary1D_u5p11_6 CmplncErrHwAgNonLinCmplncIndTblX_Ary1D;
  Ary1D_u8p8_6 CmplncErrMotAgNonLinCmplncDepTblY_Ary1D;
  Ary1D_u5p11_6 CmplncErrMotAgNonLinCmplncIndTblX_Ary1D;
  Ary1D_u16_512 DiagcMgrFltResp_Ary1D;
  Ary1D_u5p11_17 HwTqCorrlnChATraLpFilX_Ary1D;
  Ary1D_u6p10_17 HwTqCorrlnChATraLpFilY_Ary1D;
  Ary1D_u9p7_2 LimrCdngGainIncSlewX_Ary1D;
  Ary1D_u9p7_2 LimrCdngGainIncSlewY_Ary1D;
  Ary1D_u9p7_2 LimrCdngTqIncSlewX_Ary1D;
  Ary1D_u13p3_2 LimrCdngTqIncSlewY_Ary1D;
  Ary1D_u11p5_4 MotCurrRegCfgMotCtrlPrmSelnX_Ary1D;
  Ary1D_u9p7_4 MotTqTranlDampgVehSpdBlndX_Ary1D;
  Ary1D_u2p14_4 MotTqTranlDampgVehSpdBlndY_Ary1D;
  Ary1D_u08_6 NxtrCalIdsCal0DevlpAuthor_Ary1D;
  Ary1D_u08_48 NxtrCalIdsCal0DevlpDesc_Ary1D;
  Ary1D_u08_6 NxtrCalIdsCal1DevlpAuthor_Ary1D;
  Ary1D_u08_48 NxtrCalIdsCal1DevlpDesc_Ary1D;
  Ary1D_u08_6 NxtrCalIdsCal2DevlpAuthor_Ary1D;
  Ary1D_u08_48 NxtrCalIdsCal2DevlpDesc_Ary1D;
  Ary1D_u15p1_12 PosnTrakgServoHwAgTarRateLimTblY_Ary1D;
  Ary1D_u15p1_12 PosnTrakgServoHwVelTarRateLimTblY_Ary1D;
  Ary1D_u15p1_12 PosnTrakgServoIntglLim_Ary1D;
  Ary1D_u8p8_12 PosnTrakgServoOutpLim_Ary1D;
  Ary1D_u12p4_10 PwrLimrSplyCurrLimTblX_Ary1D;
  Ary1D_u11p5_10 PwrLimrSplyCurrLimTblY_Ary1D;
  Ary1D_s15p0_21 SysKineAndEffMotAgScaX_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffMotToRackEffScaY_Ary1D;
  Ary1D_s8p7_21 SysKineAndEffRackPosScaY_Ary1D;
  Ary1D_u5p11_11 TqOscnAmpLimY_Ary1D;
  Ary1D_u8p8_11 TqOscnFrqIn_Ary1D;
  Ary1D_u4p12_6 TunSelnAuthyHwTqY_Ary1D;
  Ary1D_u6p10_6 TunSelnAuthyHwVelY_Ary1D;
  Ary1D_u9p7_5 VehSpdLimrMaxAssiX_Ary1D;
  Ary1D_u5p11_5 VehSpdLimrMaxAssiY_Ary1D;
} Rte_Calprm_CalRegn01Cmn_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01CmnGroupA_DEFAULT_RTE_CALPRM_GROUP (18)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnMotToHwResl_Val;
  float32 BmwHwAgArbnAndEotPosnPinionAgConfRampDwnRate_Val;
  float32 BmwHwAgArbnAndEotPosnPinionAgConfRampUpRate_Val;
  float32 BmwHwAgArbnAndEotPosnPinionAgDifThd_Val;
  float32 BmwHwAgArbnAndEotPosnPinionAgFilFrq_Val;
  float32 BmwPwrPrkgDampgMinPinionAgConf_Val;
  float32 ElecPwrCnsPrstcPwrLoss_Val;
  float32 HwTqTrakgCtrlMotTqCmdOvrlGain_Val;
  uint16 BmwHwAgArbnAndEotPosnAllwExitFromInit_Val;
  uint16 BmwHwAgArbnAndEotPosnOffsCorrnTmrThd_Val;
  uint8 BmwStReqMgrVehCdnOvrd_Val;
  uint8 BmwSwFctDiBmwActvRtnOvrd_Val;
  uint8 BmwSwFctDiBmwEngStrtStopOvrd_Val;
  uint8 BmwSwFctDiBmwEpsOscnOvrd_Val;
  uint8 BmwSwFctDiBmwFricCmpOvrd_Val;
  uint8 BmwSwFctDiBmwGearInertiaCmpOvrd_Val;
  uint8 BmwSwFctDiBmwHwInertiaCmpOvrd_Val;
  uint8 BmwSwFctDiBmwHysActvInflOvrd_Val;
  uint8 BmwSwFctDiBmwIfNegDampgOvrd_Val;
  uint8 BmwSwFctDiBmwIfNegFacOvrd_Val;
  uint8 BmwSwFctDiBmwIfNegHwTqOvrd_Val;
  uint8 BmwSwFctDiBmwIfNegMotTqOvrd_Val;
  uint8 BmwSwFctDiBmwLrnSwtOvrd_Val;
  uint8 BmwSwFctDiBmwPrkgPwrDampgOvrd_Val;
  uint8 BmwSwFctDiBmwPullCmpOvrd_Val;
  uint8 BmwSwFctDiCodingOvrd_Val;
  uint8 BmwSwFctDiMaxCurrAtHiSpdOvrd_Val;
  uint8 BmwSwFctDiMaxCurrAtLoSpdOvrd_Val;
  uint8 BmwTunSetHndlrCptDisadOutp_Val;
  uint8 BmwTunSetHndlrOvrdDesRtIdx_Val;
  Ary1D_u12p4_12 PosnTrakgServoFfGain_Ary1D;
  Ary1D_u8p8_12 PosnTrakgServoFfVelGain_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGain1_Ary1D;
  Ary1D_u8p8_12 PosnTrakgServoGain2_Ary1D;
  Ary1D_s8p7_12 PosnTrakgServoGain3_Ary1D;
  Ary1D_s4p11_12 PosnTrakgServoGain4_Ary1D;
  Ary1D_u11p5_12 PosnTrakgServoHwAgTarMgnLimTblY_Ary1D;
  Ary1D_u15p1_12 PosnTrakgServoIntglGain_Ary1D;
  Ary1D_u9p7_12 PosnTrakgServoVehSpdTbl_Ary1D;
} Rte_Calprm_CalRegn01CmnGroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01CmnGroupB_DEFAULT_RTE_CALPRM_GROUP (19)
typedef struct
{
  float32 BmwDrvgDynStMacDampgCmdScaDft_Val;
  float32 BmwDrvgDynStMacEffortCmdScaDft_Val;
  float32 BmwDrvgDynStMacMotTqCmdOvrlActvtThd_Val;
  float32 BmwDrvgDynStMacMotTqCmdOvrlDeactvtThd_Val;
  float32 BmwDrvgDynStMacRtnCmdScaDft_Val;
  float32 BmwHaptcFbEpsDegradedFltThd_Val;
  float32 BmwHwTqOvrlArbnCmdErrThd_Val;
  float32 BmwHwTqOvrlArbnOutpTqCmdLim_Val;
  float32 BmwHwTqOvrlArbnRampRate_Val;
  float32 BmwMotTqOvrlArbnMfgModCmdThd_Val;
  float32 BmwMotTqOvrlArbnMfgModVehSpdThd_Val;
  float32 BmwSplyCurrLimBmwMaxCurrLimMax_Val;
  float32 BmwSplyCurrLimBmwMaxCurrLimMin_Val;
  float32 BmwSplyCurrLimBmwMaxCurrLimrGrdt_Val;
  float32 BmwSplyCurrLimEpsCpbyOffs_Val;
  float32 BmwSplyCurrLimEpsMaxGrdt_Val;
  float32 BmwSplyCurrLimEpsMinGrdt_Val;
  float32 BmwSplyCurrLimMaxCurrLim_Val;
  float32 BmwSplyCurrLimRemCtrlPrkgLim_Val;
  float32 BmwSplyCurrLimVltgDptCurrLimFltThd_Val;
  float32 BmwSplyCurrLimVrntMaxCurr_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacActvDampgSlewRate_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacActvEffortSlewRate_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacActvRtnSlewRate_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacInactvDampgSlewRate_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacInactvEffortSlewRate_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacInactvRtnSlewRate_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacOutpTqOvrlSlew_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacReqdRtnCmdScaLoLim_Val;
  float32 BmwTqOvrlCdngAndDrvgDynFacTarSteerTqDrvrActrLpFilFrq_Val;
  float32 BmwTrfcJamAssiDampgRatThd_Val;
  float32 BmwTrfcJamAssiDampgSlewRateDwnActv_Val;
  float32 BmwTrfcJamAssiDampgSlewRateDwnInactv_Val;
  float32 BmwTrfcJamAssiDampgSlewRateDwnInvld_Val;
  float32 BmwTrfcJamAssiDampgSlewRateUp_Val;
  uint16 BmwDrvgDynStMacAssiLvlThd_Val;
  uint16 BmwDrvgDynStMacErrIfTmrThd_Val;
  uint16 BmwDrvgDynStMacVehCdnTmrThd_Val;
  uint16 BmwHwTqOvrlArbnRefTiThd_Val;
  uint16 BmwMotTqOvrlArbnBmwNearStillVehSpdStsRefTiThd_Val;
  uint16 BmwMotTqOvrlArbnMfgModCmdRefTiThd_Val;
  uint16 BmwMotTqOvrlArbnVehSpdRefTiThd_Val;
  uint16 BmwTrfcJamAssiDampgLimExcddFltRefTiThd_Val;
  Ary1D_u4p12_12 BmwHaptcFbAmpAndIntenHwTqTblX_Ary1D;
  Ary1D_u4p12_13 BmwHaptcFbAmpBilnrSeln_Ary1D;
  Ary2D_u4p12_13_13 BmwHaptcFbAmpSelnTblY_Ary2D;
  Ary1D_u6p10_13 BmwHaptcFbFrqBilnrSeln_Ary1D;
  Ary2D_u6p10_13_13 BmwHaptcFbFrqSelnTblY_Ary2D;
  Ary2D_u6p10_12_12 BmwHaptcFbHwTqFrqTblY_Ary2D;
  Ary1D_u16_13 BmwHaptcFbIntenSelnTblX_Ary1D;
  Ary2D_u4p12_12_12 BmwHaptcFbMotTqAmpTblY_Ary2D;
  Ary1D_f32_11 BmwHaptcFbPatActvTiTblY_Ary1D;
  Ary1D_f32_11 BmwHaptcFbPatPasTiTblY_Ary1D;
  Ary1D_f32_11 BmwHaptcFbPatRisngSlewTblY_Ary1D;
  Ary1D_u4p12_6 BmwHwTqOvrlArbnHwTqThdY_Ary1D;
  Ary1D_u9p7_6 BmwHwTqOvrlArbnVehSpdX_Ary1D;
  Ary1D_u6p10_8 BmwSplyCurrLimDegradedVltgMaxCurrX_Ary1D;
  Ary1D_u8p8_8 BmwSplyCurrLimDegradedVltgMaxCurrY_Ary1D;
  Ary1D_u6p10_8 BmwSplyCurrLimNormVltgMaxCurrX_Ary1D;
  Ary1D_u8p8_8 BmwSplyCurrLimNormVltgMaxCurrY_Ary1D;
  Ary1D_u9p7_6 BmwSplyCurrLimVehSpdDptCurrLimX_Ary1D;
  Ary1D_u8p8_6 BmwSplyCurrLimVehSpdDptCurrLimY_Ary1D;
  Ary1D_u6p10_8 BmwSplyCurrLimVltgDptCurrGrdtDecX_Ary1D;
  Ary1D_u16p0_8 BmwSplyCurrLimVltgDptCurrGrdtDecY_Ary1D;
  Ary1D_u6p10_8 BmwSplyCurrLimVltgDptCurrGrdtIncX_Ary1D;
  Ary1D_u16p0_8 BmwSplyCurrLimVltgDptCurrGrdtIncY_Ary1D;
  Ary1D_u11p5_12 BmwTqOvrlCdngAndDrvgDynFacDampgScaLoLimX_Ary1D;
  Ary2D_u1p15_12_12 BmwTqOvrlCdngAndDrvgDynFacDampgScaLoLimY_Ary2D;
  Ary1D_u4p12_12 BmwTqOvrlCdngAndDrvgDynFacEffortScaHiLimX_Ary1D;
  Ary2D_u2p14_12_12 BmwTqOvrlCdngAndDrvgDynFacEffortScaHiLimY_Ary2D;
  Ary1D_u4p12_10 BmwTqOvrlCdngAndDrvgDynFacTarSteerTqDrvrActrMaxY_Ary1D;
  Ary1D_u9p7_10 BmwTqOvrlCdngAndDrvgDynFacTarSteerTqDrvrActrSpdX_Ary1D;
  Ary1D_u11p5_10 BmwTrfcJamAssiDampgBasDampgX_Ary1D;
  Ary1D_u4p12_10 BmwTrfcJamAssiDampgBasDampgY_Ary1D;
  Ary1D_u11p5_12 BmwTrfcJamAssiDampgLimdDampgX_Ary1D;
  Ary2D_u4p12_12_12 BmwTrfcJamAssiDampgLimdDampgY_Ary2D;
} Rte_Calprm_CalRegn01CmnGroupB_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01CmnGroupC_DEFAULT_RTE_CALPRM_GROUP (20)
typedef struct
{
  float32 CtrldVelRtnAntiWdup_Val;
  float32 CtrldVelRtnHwAuthySlewThd_Val;
  uint16 SteerCmdArbnAndLimFalbckTiThd_Val;
  uint16 SteerCmdArbnAndLimFwTiThd_Val;
  boolean CtrldVelRtnDampgEna_Logl;
  boolean CtrldVelRtnDampgScaEna_Logl;
  boolean CtrldVelRtnDrvrTqEna_Logl;
  boolean CtrldVelRtnTqGrdtScaEna_Logl;
  Ary2D_f32_5_5 CtrldVelRtnDrvrTqMtrxA_Ary2D;
  Ary2D_f32_5_4 CtrldVelRtnDrvrTqMtrxB_Ary2D;
  Ary1D_f32_5 CtrldVelRtnDrvrTqMtrxC_Ary1D;
  Ary1D_f32_4 CtrldVelRtnDrvrTqMtrxD_Ary1D;
  Ary1D_u2p14_4 CtrldVelRtnHwAuthyScaX_Ary1D;
  Ary1D_u2p14_4 CtrldVelRtnHwAuthyScaY_Ary1D;
  Ary1D_u4p12_8 CtrldVelRtnRtnCmdLimY_Ary1D;
} Rte_Calprm_CalRegn01CmnGroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01CmnGroupD_DEFAULT_RTE_CALPRM_GROUP (21)
typedef struct
{
  float32 EotProtnActvRegnBypMaxThd_Val;
  float32 EotProtnDampgSlew_Val;
  float32 EotProtnDftPosn_Val;
  float32 EotProtnHwAgGain_Val;
  float32 EotProtnHwAgMax_Val;
  float32 EotProtnHwAgMin_Val;
  float32 EotProtnSoftEndStopAuthyThd_Val;
  float32 EotProtnSoftEndStopVehSpdThd_Val;
  boolean EotProtnRackTrvlLimrEna_Logl;
  boolean EotProtnSoftEndStopEna_Logl;
} Rte_Calprm_CalRegn01CmnGroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin00_DEFAULT_RTE_CALPRM_GROUP (22)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin00_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin00GroupA_DEFAULT_RTE_CALPRM_GROUP (23)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin00GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin00GroupC_DEFAULT_RTE_CALPRM_GROUP (24)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin00GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin00GroupD_DEFAULT_RTE_CALPRM_GROUP (25)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin00GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin01_DEFAULT_RTE_CALPRM_GROUP (26)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin01_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin01GroupA_DEFAULT_RTE_CALPRM_GROUP (27)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin01GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin01GroupC_DEFAULT_RTE_CALPRM_GROUP (28)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin01GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin01GroupD_DEFAULT_RTE_CALPRM_GROUP (29)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin01GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin02_DEFAULT_RTE_CALPRM_GROUP (30)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin02_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin02GroupA_DEFAULT_RTE_CALPRM_GROUP (31)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin02GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin02GroupC_DEFAULT_RTE_CALPRM_GROUP (32)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin02GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin02GroupD_DEFAULT_RTE_CALPRM_GROUP (33)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin02GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin03_DEFAULT_RTE_CALPRM_GROUP (34)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin03_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin03GroupA_DEFAULT_RTE_CALPRM_GROUP (35)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin03GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin03GroupC_DEFAULT_RTE_CALPRM_GROUP (36)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin03GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin03GroupD_DEFAULT_RTE_CALPRM_GROUP (37)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin03GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin04_DEFAULT_RTE_CALPRM_GROUP (38)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin04_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin04GroupA_DEFAULT_RTE_CALPRM_GROUP (39)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin04GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin04GroupC_DEFAULT_RTE_CALPRM_GROUP (40)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin04GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin04GroupD_DEFAULT_RTE_CALPRM_GROUP (41)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin04GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin05_DEFAULT_RTE_CALPRM_GROUP (42)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin05_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin05GroupA_DEFAULT_RTE_CALPRM_GROUP (43)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin05GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin05GroupC_DEFAULT_RTE_CALPRM_GROUP (44)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin05GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin05GroupD_DEFAULT_RTE_CALPRM_GROUP (45)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin05GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin06_DEFAULT_RTE_CALPRM_GROUP (46)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim_Val;
  float32 EffortScaRackFThd_Val;
  float32 PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq_Val;
  float32 PullCmpActvHwTqFilFrqLrngEna_Val;
  float32 PullCmpActvYawRateFilFrq_Val;
  float32 SysFricLrngAvrgFricFrq_Val;
  float32 SysFricLrngBasLineEolFric_Val;
  float32 SysFricLrngDataPrepLpFilFrq_Val;
  float32 SysFricLrngEolFricDifHiLim_Val;
  float32 SysFricLrngEolFricDifLoLim_Val;
  float32 SysFricLrngEolFricDifScagFac_Val;
  float32 SysFricLrngFricDiagcThd_Val;
  float32 SysFricLrngFricOffs_Val;
  float32 SysFricLrngFricOffsHiLim_Val;
  float32 SysFricLrngFricOffsLoLim_Val;
  float32 SysFricLrngFricOffsLpFilFrq_Val;
  float32 SysFricLrngGain_Val;
  float32 SysFricLrngHiFricDiagcThd_Val;
  float32 SysFricLrngHwPosnAuthyThd_Val;
  float32 SysFricLrngHwVelConstrLim_Val;
  float32 SysFricLrngHwVelHiLim_Val;
  float32 SysFricLrngHwVelLoLim_Val;
  float32 SysFricLrngIgnCycFricChgLim_Val;
  float32 SysFricLrngIgnCycFricOffs_Val;
  float32 SysFricLrngLatAHiLim_Val;
  float32 SysFricLrngLatALoLim_Val;
  float32 SysFricLrngTHiLim_Val;
  float32 SysFricLrngTLoLim_Val;
  float32 SysGlbPrmSysKineRat_Val;
  uint32 SysFricLrngThd_Val;
  uint16 SysFricLrngDebStep_Val;
  uint16 SysFricLrngHiFricDebStep_Val;
  uint16 SysFricLrngRngCntrThd_Val;
  Ary1D_s15p0_10 EffortScaBlndX_Ary1D;
  Ary1D_u1p15_10 EffortScaBlndY_Ary1D;
  Ary1D_f32_4 SysFricLrngBasLineFric_Ary1D;
  Ary2D_f32_8_4 SysFricLrngBasLineHys_Ary2D;
  Ary2D_u16_8_3 SysFricLrngBasLineRngCntr_Ary2D;
  Ary1D_f32_4 SysFricLrngFricChgWght_Ary1D;
  Ary1D_f32_4 SysFricLrngFricHysHwAgPt_Ary1D;
  Ary1D_u11p5_10 SysFricLrngIvsTrsmRatX_Ary1D;
  Ary1D_u6p10_10 SysFricLrngIvsTrsmRatY_Ary1D;
  Ary1D_logl_4 SysFricLrngMaskVehSpd_Ary1D;
  Ary2D_f32_4_2 SysFricLrngVehSpd_Ary2D;
  Ary1D_u9p7_12 SysGlbPrmVehSpdBilnrSeln_Ary1D;
  Ary1D_u4p12_21 SysKineAndEffMotAgToRackPosRatScaY_Ary1D;
  Ary1D_u5p11_21 SysKineAndEffPinionAgToRackPosRatScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffPinionToRackEffScaY_Ary1D;
  Ary1D_s2p13_21 SysKineAndEffRoadWhlFromRackPosScaY_Ary1D;
  Ary1D_u1p15_21 SysKineAndEffSteerArmLenFromRackPosScaY_Ary1D;
  Ary1D_u9p7_6 TunSelnAuthyVehSpdX_Ary1D;
} Rte_Calprm_CalRegn01Inin06_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin06GroupA_DEFAULT_RTE_CALPRM_GROUP (47)
typedef struct
{
  float32 BmwHwAgArbnAndEotPosnEotCcwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCcwMin_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMax_Val;
  float32 BmwHwAgArbnAndEotPosnEotCwMin_Val;
  float32 BmwPwrPrkgDampgMaxRate_Val;
  float32 PullCmpActvCmpLrnTiDecShoTerm_Val;
  float32 PullCmpActvCmpLrnTiIncShoTerm_Val;
  float32 PullCmpActvCmpLrnTiLongTerm_Val;
  float32 PullCmpActvCmpShoTermRstHwAgThd_Val;
  float32 PullCmpActvCmpShoTermRstHwTqThd_Val;
  float32 PullCmpActvCmpShoTermRstLatAThd_Val;
  float32 PullCmpActvCmpShoTermRstYawRateThd_Val;
  float32 PullCmpActvHwTqFilFrqLongTerm_Val;
  float32 PullCmpActvHwTqFilFrqShoTerm_Val;
  float32 PullCmpActvLongTermLim_Val;
  float32 PullCmpActvLrngEnaAgConfMinMgn_Val;
  float32 PullCmpActvLrngEnaHwAgMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwTqMaxMgn_Val;
  float32 PullCmpActvLrngEnaHwVelMaxMgn_Val;
  float32 PullCmpActvLrngEnaLatAMaxMgn_Val;
  float32 PullCmpActvLrngEnaTiThd_Val;
  float32 PullCmpActvLrngEnaVehSpdMaxMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdMinMgn_Val;
  float32 PullCmpActvLrngEnaVehSpdRateMaxMgn_Val;
  float32 PullCmpActvLrngEnaYawRateMaxMgn_Val;
  float32 PullCmpActvOpstSignTiShoTerm_Val;
  float32 PullCmpActvOutpMaxRate_Val;
  float32 PullCmpActvPullCmpShoTermLim_Val;
  float32 PullCmpActvPullCmpTotLim_Val;
  float32 PullCmpActvPullErrLimLongTerm_Val;
  float32 PullCmpActvPullErrMgnThd_Val;
  float32 PullCmpActvPullErrShoTermLim_Val;
  float32 PullCmpActvShoTermRampTi_Val;
  boolean BmwPwrPrkgDampgDiScadDampg_Logl;
  boolean PullCmpActvEna_Logl;
  Ary2D_f32_5_5 EpsStEstimnMtrxA_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxB_Ary2D;
  Ary2D_f32_5_5 EpsStEstimnMtrxC_Ary2D;
  Ary2D_f32_5_3 EpsStEstimnMtrxD_Ary2D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain1_Ary1D;
  Ary1D_s14p1_4 HwTqTrakgCtrlFbGain2_Ary1D;
  Ary1D_s8p7_4 HwTqTrakgCtrlFbGain3_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain4_Ary1D;
  Ary1D_s3p12_4 HwTqTrakgCtrlFbGain5_Ary1D;
  Ary1D_s7p8_4 HwTqTrakgCtrlFfGainScaY_Ary1D;
  Ary1D_u9p7_4 HwTqTrakgCtrlVehSpdScaX_Ary1D;
  Ary1D_u8p8_10 PosnTrakgServoEnaBlndFacTblX_Ary1D;
  Ary1D_u2p14_10 PosnTrakgServoEnaBlndFacTblY_Ary1D;
  Ary1D_u12p4_12 PosnTrakgServoGainArbnFltMtgtn_Ary1D;
  Ary1D_u9p7_4 PullCmpActvVehSpdScaTblX_Ary1D;
  Ary1D_u2p14_4 PullCmpActvVehSpdScaTblY_Ary1D;
} Rte_Calprm_CalRegn01Inin06GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin06GroupC_DEFAULT_RTE_CALPRM_GROUP (48)
typedef struct
{
  float32 CtrldVelRtnDesVelLpFilFrq_Val;
  float32 CtrldVelRtnHwTqLpFilFrq_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewHiLim_Val;
  float32 CtrldVelRtnHwTqScaSelnSlewLoLim_Val;
  float32 CtrldVelRtnHwTqScaSelnTqThd_Val;
  float32 CtrldVelRtnHwTqScaSelnVelThd_Val;
  float32 CtrldVelRtnOffsSlewThd_Val;
  float32 CtrldVelRtnOffsThd_Val;
  float32 CtrldVelRtnScaLpFilFrq_Val;
  Ary2D_u6p10_5_9 CtrldVelRtnIntgrLimY_Ary2D;
  Ary2D_u6p10_12_20 FalbckAssiAssiX_Ary2D;
  Ary2D_u4p12_12_20 FalbckAssiAssiY_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndX_Ary2D;
  Ary2D_s4p11_10_13 GlbLimrBndY_Ary2D;
  Ary1D_u9p7_10 GlbLimrVehSpdBilnrSeln_Ary1D;
  FilNotchGainRec1 FalbckAssiNotchFil_Rec;
  FilNotchGainRec1 GlbLimrNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin06GroupC_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01Inin06GroupD_DEFAULT_RTE_CALPRM_GROUP (49)
typedef struct
{
  float32 EotProtnDeltaTqThd_Val;
  float32 EotProtnEntrGainAuthyThd_Val;
  float32 EotProtnEntrStLpFilFrq_Val;
  float32 EotProtnExitStLpFilFrq_Val;
  float32 EotProtnHwTqLpFilFrq_Val;
  float32 EotProtnMotSpdIncptSca_Val;
  float32 EotProtnMotVelGain_Val;
  float32 EotProtnPosnRampStep_Val;
  float32 EotProtnRackTrvlLimrAuthyThd_Val;
  float32 EotProtnRackTrvlLimrAuthyThdLimd_Val;
  float32 EotProtnRackTrvlLimrRng_Val;
  float32 EotProtnRackTrvlLimrRngLimd_Val;
  float32 EotProtnRackTrvlLimrVehSpdThd_Val;
  float32 InertiaCmpVelDampgDecelGain_Val;
  float32 InertiaCmpVelDampgDecelGainFallSlew_Val;
  float32 InertiaCmpVelDampgGainOffThd_Val;
  float32 InertiaCmpVelDampgGainOnThd_Val;
  float32 InertiaCmpVelMotInertia_Val;
  float32 InertiaCmpVelTqSnsrVelFilFrq_Val;
  boolean EotProtnRunEotVelImpctAndSoftEndStop_Logl;
  boolean InertiaCmpVelDecelGainEnaCal_Logl;
  Ary1D_u9p7_4 EotProtnDampgVehSpdTbl_Ary1D;
  Ary1D_u9p7_5 EotProtnEntrGainVehSpdTbl_Ary1D;
  Ary2D_u12p4_5_4 EotProtnEntrGainX_Ary2D;
  Ary2D_u1p15_5_4 EotProtnEntrGainY_Ary2D;
  Ary2D_u0p16_4_2 EotProtnExitDampgY_Ary2D;
  Ary2D_u12p4_4_2 EotProtnHwDegDampgX_Ary2D;
  Ary1D_u4p12_2 EotProtnHwTqScaX_Ary1D;
  Ary2D_u1p15_5_4 EotProtnLoAuthyEntrGainY_Ary2D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptX_Ary1D;
  Ary1D_u12p4_2 EotProtnMotSpdIncptY_Ary1D;
  Ary2D_u0p16_4_2 EotProtnNormDampgY_Ary2D;
  Ary1D_u4p12_10 InertiaCmpVelAssiBasdDampgCoeffX_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgRollgY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY_Ary1D;
  Ary1D_u0p16_10 InertiaCmpVelAssiBasdDampgStatY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelCmdScaY_Ary1D;
  Ary1D_u11p5_6 InertiaCmpVelDampgDecelGainRisngSlewX_Ary1D;
  Ary1D_u13p3_6 InertiaCmpVelDampgDecelGainRisngSlewY_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrq_Ary1D;
  Ary1D_u7p9_12 InertiaCmpVelDampgFilFrqWhlImbRejctnOn_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelDampgSpdBlndY_Ary1D;
  Ary1D_u4p12_5 InertiaCmpVelDampgWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_5 InertiaCmpVelDampgWhlImbRejctnBlndY_Ary1D;
  Ary1D_u4p12_2 InertiaCmpVelModWhlImbRejctnBlndX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelModWhlImbRejctnBlndY_Ary1D;
  Ary1D_u12p4_2 InertiaCmpVelMotVelBasdOutpScagX_Ary1D;
  Ary1D_u1p15_2 InertiaCmpVelMotVelBasdOutpScagY_Ary1D;
  Ary1D_u1p15_12 InertiaCmpVelNotchBlndY_Ary1D;
  Ary1D_u2p14_12 InertiaCmpVelTqSnsrVelSca_Ary1D;
  FilNotchGainRec1 InertiaCmpVelNotchFilStruct_Rec;
} Rte_Calprm_CalRegn01Inin06GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01IninOptSetA00_DEFAULT_RTE_CALPRM_GROUP (50)
typedef struct
{
  float32 DutyCycThermProtnAbsltMotVelBreakPt_Val;
  float32 DutyCycThermProtnAbsltTTqSlewHiLim_Val;
  float32 DutyCycThermProtnAbsltTTqSlewLoLim_Val;
  float32 DutyCycThermProtnCtrlT_Val;
  float32 DutyCycThermProtnIgnOffMsgWaitTi_Val;
  float32 DutyCycThermProtnThermLimScaFac_Val;
  float32 DutyCycThermProtnTqCmdSlewDwn_Val;
  float32 DutyCycThermProtnTqCmdSlewUp_Val;
  float32 HiLoadStallLimrStallThermLimSca_Val;
  float32 LrndRackCentrMotTqThd_Val;
  float32 LrndRackCentrMotVelThd_Val;
  float32 MotCtrlPrmEstimnFetRNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConHiLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConLoLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConSatnScaIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxNom_Val;
  float32 MotCtrlPrmEstimnMotInduQaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduQaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxNom_Val;
  float32 MotCtrlPrmEstimnMotRHiLim_Val;
  float32 MotCtrlPrmEstimnMotRLoLim_Val;
  float32 MotCtrlPrmEstimnMotRNom_Val;
  float32 MotCtrlPrmEstimnMotWidgThermCoeff_Val;
  float32 MotCtrlPrmEstimnTNom_Val;
  float32 MotCurrPeakEstimnCurrFilFrq_Val;
  float32 MotCurrPeakEstimnCurrPeakEstimdFilFrq_Val;
  float32 MotCurrRegCfgMotDampgRatDax_Val;
  float32 MotCurrRegCfgMotDampgRatQax_Val;
  float32 MotCurrRegCfgMotRVirtDax_Val;
  float32 MotCurrRegCfgMotRVirtQax_Val;
  float32 MotCurrRegCfgMotVelFilFrq_Val;
  float32 MotCurrRegVltgLimrCurrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrDaxAntiWdupCoeff_Val;
  float32 MotCurrRegVltgLimrDualEcuLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrFETLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrIvtrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrMotVltgBrdgLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxFfLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrQaxAntiWdupCoeff_Val;
  float32 MotRefMdlCurrDaxBoostGain_Val;
  float32 MotRefMdlCurrItrnTolr_Val;
  float32 MotRefMdlMotCurrDaxMaxSca_Val;
  float32 MotRefMdlVltgOverRThdSca_Val;
  float32 MotTqTranlDampgCmdLim_Val;
  float32 MotTqTranlDampgVelThd_Val;
  float32 PwrLimrAssiRednLpFilFrq_Val;
  float32 PwrLimrBackEmfConStdT_Val;
  float32 PwrLimrBrdgVltgAdjSlew_Val;
  float32 PwrLimrBrdgVltgAltFltAdj_Val;
  float32 PwrLimrFilAssiRednThd_Val;
  float32 PwrLimrLoVoltAssiRcvrThd_Val;
  float32 PwrLimrMotVelLpFilFrq_Val;
  float32 PwrLimrSpdAdjSlewDec_Val;
  float32 PwrLimrSpdAdjSlewInc_Val;
  float32 SysGlbPrmSysTqRat_Val;
  float32 TEstimnAssiMechAmbLpFilFrq_Val;
  float32 TEstimnAssiMechAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnAssiMechAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnCuAmbLpFilFrq_Val;
  float32 TEstimnCuAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnCuAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnMagAmbLpFilFrq_Val;
  float32 TEstimnMagAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnMagAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnSiAmbLpFilFrq_Val;
  float32 TEstimnSiAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnSiAmbLpFilFrqFetMtgtnEna_Val;
  float32 VehSpdLimrPosMaxOffs2_Val;
  u16p0 DutyCycThermProtnDutyCycFildThd_Val;
  uint16 PwrLimrLoVoltAssiRcvrTi_Val;
  boolean DutyCycThermProtnCtrlTSeln_Logl;
  boolean DutyCycThermProtnIgnOffCtrlEna_Logl;
  boolean DutyCycThermProtnMotPrTSeln_Logl;
  boolean DutyCycThermProtnMplrTSeln_Logl;
  boolean DutyCycThermProtnSlowFilTSeln_Logl;
  boolean MotCurrRegVltgLimrQaxAntiWdupScagDi_Logl;
  boolean PwrLimrSpdAdjSlewEna_Logl;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqTblY_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqTblY_Ary1D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValNonStall_Ary2D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValStall_Ary2D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6StallTblY_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrTblX_Ary1D;
  Ary2D_u16p0_2_8 DutyCycThermProtnThermLoadLimTblX_Ary2D;
  Ary2D_u9p7_2_8 DutyCycThermProtnThermLoadLimTblY_Ary2D;
  Ary1D_f32_2 HiLoadStallLimrMotVelMgnThd_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimY_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimY_Ary1D;
  Ary1D_f32_2 HiLoadStallLimrStallMotTqLimSlewRate_Ary1D;
  Ary1D_u9p7_16 MotCtrlPrmEstimnMotBackEmfConSatnX_Ary1D;
  Ary1D_u2p14_16 MotCtrlPrmEstimnMotBackEmfConSatnY_Ary1D;
  Ary1D_u9p7_6 MotCtrlPrmEstimnMotCurrDaxInduSatnBilnrSeln_Ary1D;
  Ary1D_u9p7_7 MotCtrlPrmEstimnMotCurrQaxInduSatnX_Ary1D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduDaxSatnScaY_Ary2D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduQaxSatnScaY_Ary2D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwDaxY_Ary1D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwQaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqDaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqQaxY_Ary1D;
  Ary1D_u4p12_11 MotRefMdlCurrDaxBoostTqScaX_Ary1D;
  Ary1D_u1p15_11 MotRefMdlCurrDaxBoostTqScaY_Ary1D;
  Ary1D_f32_8 MotRefMdlCurrDaxQaxRefDelta_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad13VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad13VltgSdlY_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad24VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad24VltgSdlY_Ary1D;
  Ary1D_s11p4_14 PwrLimrMotEnvlpX_Ary1D;
  Ary1D_u5p11_14 PwrLimrMotEnvlpY_Ary1D;
  Ary1D_u11p5_6 PwrLimrStdOperMotEnvlpX_Ary1D;
  Ary1D_u4p12_6 PwrLimrStdOperMotEnvlpY_Ary1D;
  Ary1D_u5p11_10 PwrLimrVltgDptMotVelOffsX_Ary1D;
  Ary1D_u11p5_10 PwrLimrVltgDptMotVelOffsY_Ary1D;
  Ary1D_f32_3 TEstimnAmbPwrMplr_Ary1D;
  Ary1D_f32_3 TEstimnAmbTSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechCorrLim_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDampgSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDftT_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechSlew_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTCu_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTMag_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTSi_Ary1D;
  Ary1D_f32_3 TEstimnCuAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnCuCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnEngTSca_Ary1D;
  Ary1D_f32_3 TEstimnMagAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnMagCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnSiAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnSiCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnTauAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnTauCu_Ary1D;
  Ary1D_f32_3 TEstimnTauMag_Ary1D;
  Ary1D_f32_3 TEstimnTauSi_Ary1D;
  Ary1D_logl_3 TEstimnWghtAvrgTDi_Ary1D;
} Rte_Calprm_CalRegn01IninOptSetA00_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01IninOptSetA01_DEFAULT_RTE_CALPRM_GROUP (51)
typedef struct
{
  float32 DutyCycThermProtnAbsltMotVelBreakPt_Val;
  float32 DutyCycThermProtnAbsltTTqSlewHiLim_Val;
  float32 DutyCycThermProtnAbsltTTqSlewLoLim_Val;
  float32 DutyCycThermProtnCtrlT_Val;
  float32 DutyCycThermProtnIgnOffMsgWaitTi_Val;
  float32 DutyCycThermProtnThermLimScaFac_Val;
  float32 DutyCycThermProtnTqCmdSlewDwn_Val;
  float32 DutyCycThermProtnTqCmdSlewUp_Val;
  float32 HiLoadStallLimrStallThermLimSca_Val;
  float32 LrndRackCentrMotTqThd_Val;
  float32 LrndRackCentrMotVelThd_Val;
  float32 MotCtrlPrmEstimnFetRNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConHiLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConLoLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConSatnScaIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxNom_Val;
  float32 MotCtrlPrmEstimnMotInduQaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduQaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxNom_Val;
  float32 MotCtrlPrmEstimnMotRHiLim_Val;
  float32 MotCtrlPrmEstimnMotRLoLim_Val;
  float32 MotCtrlPrmEstimnMotRNom_Val;
  float32 MotCtrlPrmEstimnMotWidgThermCoeff_Val;
  float32 MotCtrlPrmEstimnTNom_Val;
  float32 MotCurrPeakEstimnCurrFilFrq_Val;
  float32 MotCurrPeakEstimnCurrPeakEstimdFilFrq_Val;
  float32 MotCurrRegCfgMotDampgRatDax_Val;
  float32 MotCurrRegCfgMotDampgRatQax_Val;
  float32 MotCurrRegCfgMotRVirtDax_Val;
  float32 MotCurrRegCfgMotRVirtQax_Val;
  float32 MotCurrRegCfgMotVelFilFrq_Val;
  float32 MotCurrRegVltgLimrCurrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrDaxAntiWdupCoeff_Val;
  float32 MotCurrRegVltgLimrDualEcuLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrFETLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrIvtrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrMotVltgBrdgLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxFfLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrQaxAntiWdupCoeff_Val;
  float32 MotRefMdlCurrDaxBoostGain_Val;
  float32 MotRefMdlCurrItrnTolr_Val;
  float32 MotRefMdlMotCurrDaxMaxSca_Val;
  float32 MotRefMdlVltgOverRThdSca_Val;
  float32 MotTqTranlDampgCmdLim_Val;
  float32 MotTqTranlDampgVelThd_Val;
  float32 PwrLimrAssiRednLpFilFrq_Val;
  float32 PwrLimrBackEmfConStdT_Val;
  float32 PwrLimrBrdgVltgAdjSlew_Val;
  float32 PwrLimrBrdgVltgAltFltAdj_Val;
  float32 PwrLimrFilAssiRednThd_Val;
  float32 PwrLimrLoVoltAssiRcvrThd_Val;
  float32 PwrLimrMotVelLpFilFrq_Val;
  float32 PwrLimrSpdAdjSlewDec_Val;
  float32 PwrLimrSpdAdjSlewInc_Val;
  float32 SysGlbPrmSysTqRat_Val;
  float32 TEstimnAssiMechAmbLpFilFrq_Val;
  float32 TEstimnAssiMechAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnAssiMechAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnCuAmbLpFilFrq_Val;
  float32 TEstimnCuAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnCuAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnMagAmbLpFilFrq_Val;
  float32 TEstimnMagAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnMagAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnSiAmbLpFilFrq_Val;
  float32 TEstimnSiAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnSiAmbLpFilFrqFetMtgtnEna_Val;
  float32 VehSpdLimrPosMaxOffs2_Val;
  u16p0 DutyCycThermProtnDutyCycFildThd_Val;
  uint16 PwrLimrLoVoltAssiRcvrTi_Val;
  boolean DutyCycThermProtnCtrlTSeln_Logl;
  boolean DutyCycThermProtnIgnOffCtrlEna_Logl;
  boolean DutyCycThermProtnMotPrTSeln_Logl;
  boolean DutyCycThermProtnMplrTSeln_Logl;
  boolean DutyCycThermProtnSlowFilTSeln_Logl;
  boolean MotCurrRegVltgLimrQaxAntiWdupScagDi_Logl;
  boolean PwrLimrSpdAdjSlewEna_Logl;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqTblY_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqTblY_Ary1D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValNonStall_Ary2D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValStall_Ary2D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6StallTblY_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrTblX_Ary1D;
  Ary2D_u16p0_2_8 DutyCycThermProtnThermLoadLimTblX_Ary2D;
  Ary2D_u9p7_2_8 DutyCycThermProtnThermLoadLimTblY_Ary2D;
  Ary1D_f32_2 HiLoadStallLimrMotVelMgnThd_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimY_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimY_Ary1D;
  Ary1D_f32_2 HiLoadStallLimrStallMotTqLimSlewRate_Ary1D;
  Ary1D_u9p7_16 MotCtrlPrmEstimnMotBackEmfConSatnX_Ary1D;
  Ary1D_u2p14_16 MotCtrlPrmEstimnMotBackEmfConSatnY_Ary1D;
  Ary1D_u9p7_6 MotCtrlPrmEstimnMotCurrDaxInduSatnBilnrSeln_Ary1D;
  Ary1D_u9p7_7 MotCtrlPrmEstimnMotCurrQaxInduSatnX_Ary1D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduDaxSatnScaY_Ary2D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduQaxSatnScaY_Ary2D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwDaxY_Ary1D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwQaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqDaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqQaxY_Ary1D;
  Ary1D_u4p12_11 MotRefMdlCurrDaxBoostTqScaX_Ary1D;
  Ary1D_u1p15_11 MotRefMdlCurrDaxBoostTqScaY_Ary1D;
  Ary1D_f32_8 MotRefMdlCurrDaxQaxRefDelta_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad13VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad13VltgSdlY_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad24VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad24VltgSdlY_Ary1D;
  Ary1D_s11p4_14 PwrLimrMotEnvlpX_Ary1D;
  Ary1D_u5p11_14 PwrLimrMotEnvlpY_Ary1D;
  Ary1D_u11p5_6 PwrLimrStdOperMotEnvlpX_Ary1D;
  Ary1D_u4p12_6 PwrLimrStdOperMotEnvlpY_Ary1D;
  Ary1D_u5p11_10 PwrLimrVltgDptMotVelOffsX_Ary1D;
  Ary1D_u11p5_10 PwrLimrVltgDptMotVelOffsY_Ary1D;
  Ary1D_f32_3 TEstimnAmbPwrMplr_Ary1D;
  Ary1D_f32_3 TEstimnAmbTSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechCorrLim_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDampgSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDftT_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechSlew_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTCu_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTMag_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTSi_Ary1D;
  Ary1D_f32_3 TEstimnCuAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnCuCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnEngTSca_Ary1D;
  Ary1D_f32_3 TEstimnMagAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnMagCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnSiAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnSiCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnTauAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnTauCu_Ary1D;
  Ary1D_f32_3 TEstimnTauMag_Ary1D;
  Ary1D_f32_3 TEstimnTauSi_Ary1D;
  Ary1D_logl_3 TEstimnWghtAvrgTDi_Ary1D;
} Rte_Calprm_CalRegn01IninOptSetA01_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01IninOptSetA02_DEFAULT_RTE_CALPRM_GROUP (52)
typedef struct
{
  float32 DutyCycThermProtnAbsltMotVelBreakPt_Val;
  float32 DutyCycThermProtnAbsltTTqSlewHiLim_Val;
  float32 DutyCycThermProtnAbsltTTqSlewLoLim_Val;
  float32 DutyCycThermProtnCtrlT_Val;
  float32 DutyCycThermProtnIgnOffMsgWaitTi_Val;
  float32 DutyCycThermProtnThermLimScaFac_Val;
  float32 DutyCycThermProtnTqCmdSlewDwn_Val;
  float32 DutyCycThermProtnTqCmdSlewUp_Val;
  float32 HiLoadStallLimrStallThermLimSca_Val;
  float32 LrndRackCentrMotTqThd_Val;
  float32 LrndRackCentrMotVelThd_Val;
  float32 MotCtrlPrmEstimnFetRNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConHiLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConLoLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConSatnScaIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxNom_Val;
  float32 MotCtrlPrmEstimnMotInduQaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduQaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxNom_Val;
  float32 MotCtrlPrmEstimnMotRHiLim_Val;
  float32 MotCtrlPrmEstimnMotRLoLim_Val;
  float32 MotCtrlPrmEstimnMotRNom_Val;
  float32 MotCtrlPrmEstimnMotWidgThermCoeff_Val;
  float32 MotCtrlPrmEstimnTNom_Val;
  float32 MotCurrPeakEstimnCurrFilFrq_Val;
  float32 MotCurrPeakEstimnCurrPeakEstimdFilFrq_Val;
  float32 MotCurrRegCfgMotDampgRatDax_Val;
  float32 MotCurrRegCfgMotDampgRatQax_Val;
  float32 MotCurrRegCfgMotRVirtDax_Val;
  float32 MotCurrRegCfgMotRVirtQax_Val;
  float32 MotCurrRegCfgMotVelFilFrq_Val;
  float32 MotCurrRegVltgLimrCurrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrDaxAntiWdupCoeff_Val;
  float32 MotCurrRegVltgLimrDualEcuLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrFETLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrIvtrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrMotVltgBrdgLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxFfLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrQaxAntiWdupCoeff_Val;
  float32 MotRefMdlCurrDaxBoostGain_Val;
  float32 MotRefMdlCurrItrnTolr_Val;
  float32 MotRefMdlMotCurrDaxMaxSca_Val;
  float32 MotRefMdlVltgOverRThdSca_Val;
  float32 MotTqTranlDampgCmdLim_Val;
  float32 MotTqTranlDampgVelThd_Val;
  float32 PwrLimrAssiRednLpFilFrq_Val;
  float32 PwrLimrBackEmfConStdT_Val;
  float32 PwrLimrBrdgVltgAdjSlew_Val;
  float32 PwrLimrBrdgVltgAltFltAdj_Val;
  float32 PwrLimrFilAssiRednThd_Val;
  float32 PwrLimrLoVoltAssiRcvrThd_Val;
  float32 PwrLimrMotVelLpFilFrq_Val;
  float32 PwrLimrSpdAdjSlewDec_Val;
  float32 PwrLimrSpdAdjSlewInc_Val;
  float32 SysGlbPrmSysTqRat_Val;
  float32 TEstimnAssiMechAmbLpFilFrq_Val;
  float32 TEstimnAssiMechAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnAssiMechAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnCuAmbLpFilFrq_Val;
  float32 TEstimnCuAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnCuAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnMagAmbLpFilFrq_Val;
  float32 TEstimnMagAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnMagAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnSiAmbLpFilFrq_Val;
  float32 TEstimnSiAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnSiAmbLpFilFrqFetMtgtnEna_Val;
  float32 VehSpdLimrPosMaxOffs2_Val;
  u16p0 DutyCycThermProtnDutyCycFildThd_Val;
  uint16 PwrLimrLoVoltAssiRcvrTi_Val;
  boolean DutyCycThermProtnCtrlTSeln_Logl;
  boolean DutyCycThermProtnIgnOffCtrlEna_Logl;
  boolean DutyCycThermProtnMotPrTSeln_Logl;
  boolean DutyCycThermProtnMplrTSeln_Logl;
  boolean DutyCycThermProtnSlowFilTSeln_Logl;
  boolean MotCurrRegVltgLimrQaxAntiWdupScagDi_Logl;
  boolean PwrLimrSpdAdjSlewEna_Logl;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqTblY_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqTblY_Ary1D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValNonStall_Ary2D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValStall_Ary2D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6StallTblY_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrTblX_Ary1D;
  Ary2D_u16p0_2_8 DutyCycThermProtnThermLoadLimTblX_Ary2D;
  Ary2D_u9p7_2_8 DutyCycThermProtnThermLoadLimTblY_Ary2D;
  Ary1D_f32_2 HiLoadStallLimrMotVelMgnThd_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimY_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimY_Ary1D;
  Ary1D_f32_2 HiLoadStallLimrStallMotTqLimSlewRate_Ary1D;
  Ary1D_u9p7_16 MotCtrlPrmEstimnMotBackEmfConSatnX_Ary1D;
  Ary1D_u2p14_16 MotCtrlPrmEstimnMotBackEmfConSatnY_Ary1D;
  Ary1D_u9p7_6 MotCtrlPrmEstimnMotCurrDaxInduSatnBilnrSeln_Ary1D;
  Ary1D_u9p7_7 MotCtrlPrmEstimnMotCurrQaxInduSatnX_Ary1D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduDaxSatnScaY_Ary2D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduQaxSatnScaY_Ary2D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwDaxY_Ary1D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwQaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqDaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqQaxY_Ary1D;
  Ary1D_u4p12_11 MotRefMdlCurrDaxBoostTqScaX_Ary1D;
  Ary1D_u1p15_11 MotRefMdlCurrDaxBoostTqScaY_Ary1D;
  Ary1D_f32_8 MotRefMdlCurrDaxQaxRefDelta_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad13VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad13VltgSdlY_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad24VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad24VltgSdlY_Ary1D;
  Ary1D_s11p4_14 PwrLimrMotEnvlpX_Ary1D;
  Ary1D_u5p11_14 PwrLimrMotEnvlpY_Ary1D;
  Ary1D_u11p5_6 PwrLimrStdOperMotEnvlpX_Ary1D;
  Ary1D_u4p12_6 PwrLimrStdOperMotEnvlpY_Ary1D;
  Ary1D_u5p11_10 PwrLimrVltgDptMotVelOffsX_Ary1D;
  Ary1D_u11p5_10 PwrLimrVltgDptMotVelOffsY_Ary1D;
  Ary1D_f32_3 TEstimnAmbPwrMplr_Ary1D;
  Ary1D_f32_3 TEstimnAmbTSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechCorrLim_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDampgSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDftT_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechSlew_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTCu_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTMag_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTSi_Ary1D;
  Ary1D_f32_3 TEstimnCuAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnCuCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnEngTSca_Ary1D;
  Ary1D_f32_3 TEstimnMagAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnMagCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnSiAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnSiCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnTauAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnTauCu_Ary1D;
  Ary1D_f32_3 TEstimnTauMag_Ary1D;
  Ary1D_f32_3 TEstimnTauSi_Ary1D;
  Ary1D_logl_3 TEstimnWghtAvrgTDi_Ary1D;
} Rte_Calprm_CalRegn01IninOptSetA02_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn01IninOptSetA03_DEFAULT_RTE_CALPRM_GROUP (53)
typedef struct
{
  float32 DutyCycThermProtnAbsltMotVelBreakPt_Val;
  float32 DutyCycThermProtnAbsltTTqSlewHiLim_Val;
  float32 DutyCycThermProtnAbsltTTqSlewLoLim_Val;
  float32 DutyCycThermProtnCtrlT_Val;
  float32 DutyCycThermProtnIgnOffMsgWaitTi_Val;
  float32 DutyCycThermProtnThermLimScaFac_Val;
  float32 DutyCycThermProtnTqCmdSlewDwn_Val;
  float32 DutyCycThermProtnTqCmdSlewUp_Val;
  float32 HiLoadStallLimrStallThermLimSca_Val;
  float32 LrndRackCentrMotTqThd_Val;
  float32 LrndRackCentrMotVelThd_Val;
  float32 MotCtrlPrmEstimnFetRNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConHiLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConLoLim_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConNom_Val;
  float32 MotCtrlPrmEstimnMotBackEmfConSatnScaIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduDaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduDaxNom_Val;
  float32 MotCtrlPrmEstimnMotInduQaxHiLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxIvtrLoaMtgtn_Val;
  float32 MotCtrlPrmEstimnMotInduQaxLoLim_Val;
  float32 MotCtrlPrmEstimnMotInduQaxNom_Val;
  float32 MotCtrlPrmEstimnMotRHiLim_Val;
  float32 MotCtrlPrmEstimnMotRLoLim_Val;
  float32 MotCtrlPrmEstimnMotRNom_Val;
  float32 MotCtrlPrmEstimnMotWidgThermCoeff_Val;
  float32 MotCtrlPrmEstimnTNom_Val;
  float32 MotCurrPeakEstimnCurrFilFrq_Val;
  float32 MotCurrPeakEstimnCurrPeakEstimdFilFrq_Val;
  float32 MotCurrRegCfgMotDampgRatDax_Val;
  float32 MotCurrRegCfgMotDampgRatQax_Val;
  float32 MotCurrRegCfgMotRVirtDax_Val;
  float32 MotCurrRegCfgMotRVirtQax_Val;
  float32 MotCurrRegCfgMotVelFilFrq_Val;
  float32 MotCurrRegVltgLimrCurrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrDaxAntiWdupCoeff_Val;
  float32 MotCurrRegVltgLimrDualEcuLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrFETLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrIvtrLoaScarSlewRate_Val;
  float32 MotCurrRegVltgLimrMotVltgBrdgLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgDaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxFfLpFilFrq_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglHiLim_Val;
  float32 MotCurrRegVltgLimrMotVltgQaxIntglLoLim_Val;
  float32 MotCurrRegVltgLimrQaxAntiWdupCoeff_Val;
  float32 MotRefMdlCurrDaxBoostGain_Val;
  float32 MotRefMdlCurrItrnTolr_Val;
  float32 MotRefMdlMotCurrDaxMaxSca_Val;
  float32 MotRefMdlVltgOverRThdSca_Val;
  float32 MotTqTranlDampgCmdLim_Val;
  float32 MotTqTranlDampgVelThd_Val;
  float32 PwrLimrAssiRednLpFilFrq_Val;
  float32 PwrLimrBackEmfConStdT_Val;
  float32 PwrLimrBrdgVltgAdjSlew_Val;
  float32 PwrLimrBrdgVltgAltFltAdj_Val;
  float32 PwrLimrFilAssiRednThd_Val;
  float32 PwrLimrLoVoltAssiRcvrThd_Val;
  float32 PwrLimrMotVelLpFilFrq_Val;
  float32 PwrLimrSpdAdjSlewDec_Val;
  float32 PwrLimrSpdAdjSlewInc_Val;
  float32 SysGlbPrmSysTqRat_Val;
  float32 TEstimnAssiMechAmbLpFilFrq_Val;
  float32 TEstimnAssiMechAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnAssiMechAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnCuAmbLpFilFrq_Val;
  float32 TEstimnCuAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnCuAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnMagAmbLpFilFrq_Val;
  float32 TEstimnMagAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnMagAmbLpFilFrqFetMtgtnEna_Val;
  float32 TEstimnSiAmbLpFilFrq_Val;
  float32 TEstimnSiAmbLpFilFrqDualEcuFltMtgtn_Val;
  float32 TEstimnSiAmbLpFilFrqFetMtgtnEna_Val;
  float32 VehSpdLimrPosMaxOffs2_Val;
  u16p0 DutyCycThermProtnDutyCycFildThd_Val;
  uint16 PwrLimrLoVoltAssiRcvrTi_Val;
  boolean DutyCycThermProtnCtrlTSeln_Logl;
  boolean DutyCycThermProtnIgnOffCtrlEna_Logl;
  boolean DutyCycThermProtnMotPrTSeln_Logl;
  boolean DutyCycThermProtnMplrTSeln_Logl;
  boolean DutyCycThermProtnSlowFilTSeln_Logl;
  boolean MotCurrRegVltgLimrQaxAntiWdupScagDi_Logl;
  boolean PwrLimrSpdAdjSlewEna_Logl;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCtrlTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCtrlTTqTblY_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_4 DutyCycThermProtnAbsltCuTTblX_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqFetMtgtnTblY_Ary1D;
  Ary1D_u9p7_4 DutyCycThermProtnAbsltCuTTqTblY_Ary1D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValNonStall_Ary2D;
  Ary2D_u9p7_2_5 DutyCycThermProtnLstTblValStall_Ary2D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr1StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr2StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr3StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr4StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr5StallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnNonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6FetMtgtnStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6NonStallTblY_Ary1D;
  Ary1D_u3p13_5 DutyCycThermProtnMplr6StallTblY_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrFetMtgtnTblX_Ary1D;
  Ary1D_s15p0_5 DutyCycThermProtnMplrTblX_Ary1D;
  Ary2D_u16p0_2_8 DutyCycThermProtnThermLoadLimTblX_Ary2D;
  Ary2D_u9p7_2_8 DutyCycThermProtnThermLoadLimTblY_Ary2D;
  Ary1D_f32_2 HiLoadStallLimrMotVelMgnThd_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdFetMtgtnLimY_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimX_Ary1D;
  Ary1D_u8p8_6 HiLoadStallLimrStallMotTqCmdLimY_Ary1D;
  Ary1D_f32_2 HiLoadStallLimrStallMotTqLimSlewRate_Ary1D;
  Ary1D_u9p7_16 MotCtrlPrmEstimnMotBackEmfConSatnX_Ary1D;
  Ary1D_u2p14_16 MotCtrlPrmEstimnMotBackEmfConSatnY_Ary1D;
  Ary1D_u9p7_6 MotCtrlPrmEstimnMotCurrDaxInduSatnBilnrSeln_Ary1D;
  Ary1D_u9p7_7 MotCtrlPrmEstimnMotCurrQaxInduSatnX_Ary1D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduDaxSatnScaY_Ary2D;
  Ary2D_u2p14_6_7 MotCtrlPrmEstimnMotInduQaxSatnScaY_Ary2D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwDaxY_Ary1D;
  Ary1D_u10p6_4 MotCurrRegCfgMotClsdLoopBwQaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqDaxY_Ary1D;
  Ary1D_u9p7_4 MotCurrRegCfgMotNatFrqQaxY_Ary1D;
  Ary1D_u4p12_11 MotRefMdlCurrDaxBoostTqScaX_Ary1D;
  Ary1D_u1p15_11 MotRefMdlCurrDaxBoostTqScaY_Ary1D;
  Ary1D_f32_8 MotRefMdlCurrDaxQaxRefDelta_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad13VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad13VltgSdlY_Ary1D;
  Ary1D_u11p5_10 MotRefMdlQuad24VltgSdlX_Ary1D;
  Ary1D_u3p13_10 MotRefMdlQuad24VltgSdlY_Ary1D;
  Ary1D_s11p4_14 PwrLimrMotEnvlpX_Ary1D;
  Ary1D_u5p11_14 PwrLimrMotEnvlpY_Ary1D;
  Ary1D_u11p5_6 PwrLimrStdOperMotEnvlpX_Ary1D;
  Ary1D_u4p12_6 PwrLimrStdOperMotEnvlpY_Ary1D;
  Ary1D_u5p11_10 PwrLimrVltgDptMotVelOffsX_Ary1D;
  Ary1D_u11p5_10 PwrLimrVltgDptMotVelOffsY_Ary1D;
  Ary1D_f32_3 TEstimnAmbPwrMplr_Ary1D;
  Ary1D_f32_3 TEstimnAmbTSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechCorrLim_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDampgSca_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechDftT_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnAssiMechSlew_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTCu_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTMag_Ary1D;
  Ary1D_f32_3 TEstimnCorrnTSi_Ary1D;
  Ary1D_f32_3 TEstimnCuAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnCuCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnCuLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnEngTSca_Ary1D;
  Ary1D_f32_3 TEstimnMagAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnMagCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnMagLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnSiAmbMplr_Ary1D;
  Ary1D_f32_3 TEstimnSiCorrnLim_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffA1_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB0_Ary1D;
  Ary1D_f32_3 TEstimnSiLLFilCoeffB1_Ary1D;
  Ary1D_f32_3 TEstimnTauAssiMech_Ary1D;
  Ary1D_f32_3 TEstimnTauCu_Ary1D;
  Ary1D_f32_3 TEstimnTauMag_Ary1D;
  Ary1D_f32_3 TEstimnTauSi_Ary1D;
  Ary1D_logl_3 TEstimnWghtAvrgTDi_Ary1D;
} Rte_Calprm_CalRegn01IninOptSetA03_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt00_DEFAULT_RTE_CALPRM_GROUP (54)
typedef struct
{
  float32 BmwStReqMgrStsDrvrActvyTqChgThd_Val;
  u16p0 BmwStReqMgrAllwToOffThd_Val;
} Rte_Calprm_CalRegn02Rt00_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt00GroupA_DEFAULT_RTE_CALPRM_GROUP (55)
typedef struct
{
  float32 BmwStReqMgrHwTqThd_Val;
  float32 BmwStReqMgrOperRampRate_Val;
  float32 BmwStReqMgrSwtOffSpdLim_Val;
  float32 BmwStReqMgrSysProtnRednFacThd_Val;
  u16p0 BmwStReqMgrDrvrActvTmrThd_Val;
  Ary2D_u5p11_9_9 BmwPwrPrkgDampgBasPwrPrkgDampgY_Ary2D;
  Ary1D_u6p10_9 BmwPwrPrkgDampgHwVelTblX_Ary1D;
  Ary1D_u12p4_9 BmwPwrPrkgDampgPinionAgSelnTbl_Ary1D;
  Ary1D_u9p7_11 BmwPwrPrkgDampgVehSpdLnrSelnX_Ary1D;
  Ary1D_u1p15_11 BmwPwrPrkgDampgVehSpdScaFacY_Ary1D;
} Rte_Calprm_CalRegn02Rt00GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt00GroupD_DEFAULT_RTE_CALPRM_GROUP (56)
typedef struct
{
  float32 ClsdLoopHysHwAgBlndFac_Val;
  float32 ClsdLoopHysPolarity_Val;
  float32 ClsdLoopHysSteerInHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosUpprLim_Val;
  Ary1D_u10p6_4 ClsdLoopDampgEotEntrX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotEntrY_Ary1D;
  Ary1D_u10p6_4 ClsdLoopDampgEotExitX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotExitY_Ary1D;
  Ary2D_u6p10_12_9 ClsdLoopDampgPinionVelX_Ary2D;
  Ary2D_u4p12_12_9 ClsdLoopDampgPinionVelY_Ary2D;
  Ary2D_u15p1_12_9 ClsdLoopDampgRackFX_Ary2D;
  Ary2D_u1p15_12_9 ClsdLoopDampgRackFY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysDeltaY_Ary1D;
  Ary1D_u6p10_12 ClsdLoopHysGainY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwAgQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadBlndY_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwVelQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwVelQuadBlndY_Ary1D;
  Ary1D_u15p1_4 ClsdLoopHysRackFFacX_Ary1D;
  Ary2D_u2p14_12_4 ClsdLoopHysRackFFacY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysRhoY_Ary1D;
  Ary1D_u9p7_5 ClsdLoopHysSysFricOffsLimX_Ary1D;
  Ary1D_u4p12_5 ClsdLoopHysSysFricOffsLimY_Ary1D;
  Ary1D_s4p11_7 ClsdLoopHysSysFricScaX_Ary1D;
  Ary1D_u2p14_7 ClsdLoopHysSysFricScaY_Ary1D;
  Ary2D_u15p1_10_24 EffortRackFX_Ary2D;
  Ary2D_u4p12_10_24 EffortRackFY_Ary2D;
  Ary1D_u9p7_10 EffortVehSpdBilnrSeln_Ary1D;
} Rte_Calprm_CalRegn02Rt00GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt01_DEFAULT_RTE_CALPRM_GROUP (57)
typedef struct
{
  float32 BmwStReqMgrStsDrvrActvyTqChgThd_Val;
  u16p0 BmwStReqMgrAllwToOffThd_Val;
} Rte_Calprm_CalRegn02Rt01_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt01GroupA_DEFAULT_RTE_CALPRM_GROUP (58)
typedef struct
{
  float32 BmwStReqMgrHwTqThd_Val;
  float32 BmwStReqMgrOperRampRate_Val;
  float32 BmwStReqMgrSwtOffSpdLim_Val;
  float32 BmwStReqMgrSysProtnRednFacThd_Val;
  u16p0 BmwStReqMgrDrvrActvTmrThd_Val;
  Ary2D_u5p11_9_9 BmwPwrPrkgDampgBasPwrPrkgDampgY_Ary2D;
  Ary1D_u6p10_9 BmwPwrPrkgDampgHwVelTblX_Ary1D;
  Ary1D_u12p4_9 BmwPwrPrkgDampgPinionAgSelnTbl_Ary1D;
  Ary1D_u9p7_11 BmwPwrPrkgDampgVehSpdLnrSelnX_Ary1D;
  Ary1D_u1p15_11 BmwPwrPrkgDampgVehSpdScaFacY_Ary1D;
} Rte_Calprm_CalRegn02Rt01GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt01GroupD_DEFAULT_RTE_CALPRM_GROUP (59)
typedef struct
{
  float32 ClsdLoopHysHwAgBlndFac_Val;
  float32 ClsdLoopHysPolarity_Val;
  float32 ClsdLoopHysSteerInHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosUpprLim_Val;
  Ary1D_u10p6_4 ClsdLoopDampgEotEntrX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotEntrY_Ary1D;
  Ary1D_u10p6_4 ClsdLoopDampgEotExitX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotExitY_Ary1D;
  Ary2D_u6p10_12_9 ClsdLoopDampgPinionVelX_Ary2D;
  Ary2D_u4p12_12_9 ClsdLoopDampgPinionVelY_Ary2D;
  Ary2D_u15p1_12_9 ClsdLoopDampgRackFX_Ary2D;
  Ary2D_u1p15_12_9 ClsdLoopDampgRackFY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysDeltaY_Ary1D;
  Ary1D_u6p10_12 ClsdLoopHysGainY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwAgQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadBlndY_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwVelQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwVelQuadBlndY_Ary1D;
  Ary1D_u15p1_4 ClsdLoopHysRackFFacX_Ary1D;
  Ary2D_u2p14_12_4 ClsdLoopHysRackFFacY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysRhoY_Ary1D;
  Ary1D_u9p7_5 ClsdLoopHysSysFricOffsLimX_Ary1D;
  Ary1D_u4p12_5 ClsdLoopHysSysFricOffsLimY_Ary1D;
  Ary1D_s4p11_7 ClsdLoopHysSysFricScaX_Ary1D;
  Ary1D_u2p14_7 ClsdLoopHysSysFricScaY_Ary1D;
  Ary2D_u15p1_10_24 EffortRackFX_Ary2D;
  Ary2D_u4p12_10_24 EffortRackFY_Ary2D;
  Ary1D_u9p7_10 EffortVehSpdBilnrSeln_Ary1D;
} Rte_Calprm_CalRegn02Rt01GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt02_DEFAULT_RTE_CALPRM_GROUP (60)
typedef struct
{
  float32 BmwStReqMgrStsDrvrActvyTqChgThd_Val;
  u16p0 BmwStReqMgrAllwToOffThd_Val;
} Rte_Calprm_CalRegn02Rt02_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt02GroupA_DEFAULT_RTE_CALPRM_GROUP (61)
typedef struct
{
  float32 BmwStReqMgrHwTqThd_Val;
  float32 BmwStReqMgrOperRampRate_Val;
  float32 BmwStReqMgrSwtOffSpdLim_Val;
  float32 BmwStReqMgrSysProtnRednFacThd_Val;
  u16p0 BmwStReqMgrDrvrActvTmrThd_Val;
  Ary2D_u5p11_9_9 BmwPwrPrkgDampgBasPwrPrkgDampgY_Ary2D;
  Ary1D_u6p10_9 BmwPwrPrkgDampgHwVelTblX_Ary1D;
  Ary1D_u12p4_9 BmwPwrPrkgDampgPinionAgSelnTbl_Ary1D;
  Ary1D_u9p7_11 BmwPwrPrkgDampgVehSpdLnrSelnX_Ary1D;
  Ary1D_u1p15_11 BmwPwrPrkgDampgVehSpdScaFacY_Ary1D;
} Rte_Calprm_CalRegn02Rt02GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt02GroupD_DEFAULT_RTE_CALPRM_GROUP (62)
typedef struct
{
  float32 ClsdLoopHysHwAgBlndFac_Val;
  float32 ClsdLoopHysPolarity_Val;
  float32 ClsdLoopHysSteerInHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosUpprLim_Val;
  Ary1D_u10p6_4 ClsdLoopDampgEotEntrX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotEntrY_Ary1D;
  Ary1D_u10p6_4 ClsdLoopDampgEotExitX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotExitY_Ary1D;
  Ary2D_u6p10_12_9 ClsdLoopDampgPinionVelX_Ary2D;
  Ary2D_u4p12_12_9 ClsdLoopDampgPinionVelY_Ary2D;
  Ary2D_u15p1_12_9 ClsdLoopDampgRackFX_Ary2D;
  Ary2D_u1p15_12_9 ClsdLoopDampgRackFY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysDeltaY_Ary1D;
  Ary1D_u6p10_12 ClsdLoopHysGainY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwAgQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadBlndY_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwVelQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwVelQuadBlndY_Ary1D;
  Ary1D_u15p1_4 ClsdLoopHysRackFFacX_Ary1D;
  Ary2D_u2p14_12_4 ClsdLoopHysRackFFacY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysRhoY_Ary1D;
  Ary1D_u9p7_5 ClsdLoopHysSysFricOffsLimX_Ary1D;
  Ary1D_u4p12_5 ClsdLoopHysSysFricOffsLimY_Ary1D;
  Ary1D_s4p11_7 ClsdLoopHysSysFricScaX_Ary1D;
  Ary1D_u2p14_7 ClsdLoopHysSysFricScaY_Ary1D;
  Ary2D_u15p1_10_24 EffortRackFX_Ary2D;
  Ary2D_u4p12_10_24 EffortRackFY_Ary2D;
  Ary1D_u9p7_10 EffortVehSpdBilnrSeln_Ary1D;
} Rte_Calprm_CalRegn02Rt02GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt03_DEFAULT_RTE_CALPRM_GROUP (63)
typedef struct
{
  float32 BmwStReqMgrStsDrvrActvyTqChgThd_Val;
  u16p0 BmwStReqMgrAllwToOffThd_Val;
} Rte_Calprm_CalRegn02Rt03_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt03GroupA_DEFAULT_RTE_CALPRM_GROUP (64)
typedef struct
{
  float32 BmwStReqMgrHwTqThd_Val;
  float32 BmwStReqMgrOperRampRate_Val;
  float32 BmwStReqMgrSwtOffSpdLim_Val;
  float32 BmwStReqMgrSysProtnRednFacThd_Val;
  u16p0 BmwStReqMgrDrvrActvTmrThd_Val;
  Ary2D_u5p11_9_9 BmwPwrPrkgDampgBasPwrPrkgDampgY_Ary2D;
  Ary1D_u6p10_9 BmwPwrPrkgDampgHwVelTblX_Ary1D;
  Ary1D_u12p4_9 BmwPwrPrkgDampgPinionAgSelnTbl_Ary1D;
  Ary1D_u9p7_11 BmwPwrPrkgDampgVehSpdLnrSelnX_Ary1D;
  Ary1D_u1p15_11 BmwPwrPrkgDampgVehSpdScaFacY_Ary1D;
} Rte_Calprm_CalRegn02Rt03GroupA_DEFAULT_RTE_CALPRM_GROUP_Type;

# define Rte_CalprmElementGroup_CalRegn02Rt03GroupD_DEFAULT_RTE_CALPRM_GROUP (65)
typedef struct
{
  float32 ClsdLoopHysHwAgBlndFac_Val;
  float32 ClsdLoopHysPolarity_Val;
  float32 ClsdLoopHysSteerInHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerInHwAgPosUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgNegUpprLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosLowrLim_Val;
  float32 ClsdLoopHysSteerOutHwAgPosUpprLim_Val;
  Ary1D_u10p6_4 ClsdLoopDampgEotEntrX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotEntrY_Ary1D;
  Ary1D_u10p6_4 ClsdLoopDampgEotExitX_Ary1D;
  Ary1D_u1p15_4 ClsdLoopDampgEotExitY_Ary1D;
  Ary2D_u6p10_12_9 ClsdLoopDampgPinionVelX_Ary2D;
  Ary2D_u4p12_12_9 ClsdLoopDampgPinionVelY_Ary2D;
  Ary2D_u15p1_12_9 ClsdLoopDampgRackFX_Ary2D;
  Ary2D_u1p15_12_9 ClsdLoopDampgRackFY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysDeltaY_Ary1D;
  Ary1D_u6p10_12 ClsdLoopHysGainY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwAgQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadBlndY_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwAgQuadQlfrY_Ary1D;
  Ary1D_u6p10_2 ClsdLoopHysHwVelQuadBlndX_Ary1D;
  Ary1D_u2p14_2 ClsdLoopHysHwVelQuadBlndY_Ary1D;
  Ary1D_u15p1_4 ClsdLoopHysRackFFacX_Ary1D;
  Ary2D_u2p14_12_4 ClsdLoopHysRackFFacY_Ary2D;
  Ary1D_u6p10_12 ClsdLoopHysRhoY_Ary1D;
  Ary1D_u9p7_5 ClsdLoopHysSysFricOffsLimX_Ary1D;
  Ary1D_u4p12_5 ClsdLoopHysSysFricOffsLimY_Ary1D;
  Ary1D_s4p11_7 ClsdLoopHysSysFricScaX_Ary1D;
  Ary1D_u2p14_7 ClsdLoopHysSysFricScaY_Ary1D;
  Ary2D_u15p1_10_24 EffortRackFX_Ary2D;
  Ary2D_u4p12_10_24 EffortRackFY_Ary2D;
  Ary1D_u9p7_10 EffortVehSpdBilnrSeln_Ary1D;
} Rte_Calprm_CalRegn02Rt03GroupD_DEFAULT_RTE_CALPRM_GROUP_Type;


/**********************************************************************************************************************
 * Per-Instance Memory User Types
 *********************************************************************************************************************/


/**********************************************************************************************************************
 * Constant value definitions
 *********************************************************************************************************************/

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Ary1D_f32_8, RTE_CONST) Rte_C_Ary1D_f32_8_1; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Ary1D_u0p16_8, RTE_CONST) Rte_C_Ary1D_u0p16_8_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Ary1D_u16p0_2, RTE_CONST) Rte_C_Ary1D_u16p0_2_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Ary1D_u2p14_2, RTE_CONST) Rte_C_Ary1D_u2p14_2_1; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Ary1D_u32_8, RTE_CONST) Rte_C_Ary1D_u32_8_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Dlog_ProgIdArrayType, RTE_CONST) Rte_C_Dlog_ProgIdArrayType_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_1, RTE_CONST) Rte_C_NO_VECH_1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_2, RTE_CONST) Rte_C_NO_VECH_2_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_3, RTE_CONST) Rte_C_NO_VECH_3_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_4, RTE_CONST) Rte_C_NO_VECH_4_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_5, RTE_CONST) Rte_C_NO_VECH_5_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_6, RTE_CONST) Rte_C_NO_VECH_6_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(NO_VECH_7, RTE_CONST) Rte_C_NO_VECH_7_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(TorsBarStEstimdRec1, RTE_CONST) Rte_C_TorsBarStEstimdRec1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(TorsBarStEstimdRec1, RTE_CONST) Rte_C_TorsBarStEstimdRec1_1; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Vin_ComVinType, RTE_CONST) Rte_C_Vin_ComVinType_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Vin_VinType, RTE_CONST) Rte_C_Vin_VinType_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(Vin_VinType, RTE_CONST) Rte_C_Vin_VinType_1; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_ACLNY_MASSCNTR1, RTE_CONST) Rte_C_sigGroup_ACLNY_MASSCNTR1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_AVL_FORC_GRD1, RTE_CONST) Rte_C_sigGroup_AVL_FORC_GRD1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_AVL_PO_EPS1, RTE_CONST) Rte_C_sigGroup_AVL_PO_EPS1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_AVL_STMOM_DV_ACT1, RTE_CONST) Rte_C_sigGroup_AVL_STMOM_DV_ACT1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_CON_VEH1, RTE_CONST) Rte_C_sigGroup_CON_VEH1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_DISP_CC_EPS1, RTE_CONST) Rte_C_sigGroup_DISP_CC_EPS1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_DT_EST1, RTE_CONST) Rte_C_sigGroup_DT_EST1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_ENERG_DGR_DRDY1, RTE_CONST) Rte_C_sigGroup_ENERG_DGR_DRDY1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_OFFS_QUAD_EPS1, RTE_CONST) Rte_C_sigGroup_OFFS_QUAD_EPS1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_ST_EST1, RTE_CONST) Rte_C_sigGroup_ST_EST1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_SU_EPS1, RTE_CONST) Rte_C_sigGroup_SU_EPS1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_TAR_QTA_STRMOM_DV1, RTE_CONST) Rte_C_sigGroup_TAR_QTA_STRMOM_DV1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_TAR_STMOM_DV_ACT1, RTE_CONST) Rte_C_sigGroup_TAR_STMOM_DV_ACT1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_VYAW_VEH1, RTE_CONST) Rte_C_sigGroup_VYAW_VEH1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

extern CONST(sigGroup_V_VEH1, RTE_CONST) Rte_C_sigGroup_V_VEH1_0; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */
# include "Rte_DataHandleType.h"

# ifdef RTE_MICROSAR_PIM_EXPORT


/**********************************************************************************************************************
 * Rte_Pim (Per-Instance Memory)
 *********************************************************************************************************************/

#  define RTE_START_SEC_VAR_DEFAULT_RTE_Appl10_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_LrndPinionCentrHwTrvl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_RoutineHwPosStrt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_TarHwA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_TarHwVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_BmwPinionAgOffsRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_CurrAlgndPinionAg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PinionAgConfRampStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevBmwOffsAuthy; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevLoopPinionAg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevPinionAgConf; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwActIntgtdCtrlModlPosnIdxValPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_BmwPinionAgOffsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_BmwSteerMdfnFacPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_BmwVehLatAPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwCogVehSpdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_BmwVehYawRatePrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynDampgFacReqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynEffortFacReqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynRtnFacReqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrlPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgScaReqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_BmwMaxCurrLimrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwStReqMgr_PrevHwTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_BmwOutpTqOvrlCmdStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_DampgCmdScaRateLimrStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_EffortCmdScaRateLimrStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_FrznBmwTarSteerTqDrvrActr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_LimdCdndTqOvrl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_RtnCmdScaRateLimrStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_BrdgVltgSumPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_EolOffsHiBrdgVltg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrEolGainA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrEolGainB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrEolGainC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsDeltaA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsDeltaB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsDeltaC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsHiAvrgA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsHiAvrgB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsHiAvrgC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsLoAvrgA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsLoAvrgB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsLoAvrgC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsZeroAvrgA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsZeroAvrgB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrOffsZeroAvrgC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrSumAPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrSumBPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrSumCPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_TmpMotCurrAdcVlySum1Prev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq4Meas_HwTq4PrevHwTq4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq5Meas_HwTq5PrevHwTq5; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAgCmp_DigMotHwPosn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_AntiWdupCmdScaDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_AntiWdupCmdScaQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_CurrLoaScarPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_DualEcuLoaScarPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_FETLoaScarPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_IvtrLoaScarPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_MotCtrlMotVltgDaxPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_MotCtrlMotVltgQaxPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_MotVltgIntglCmdDaxPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_MotVltgIntglCmdQaxPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrAntiWdupCmdScaDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrAntiWdupCmdScaQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotCurrCmdErrDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotCurrCmdErrQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotCurrCmdScaDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotCurrCmdScaQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgBrdgFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgCmdFinal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgCmdPreLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDampgDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDampgQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDaxFb; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDaxIntglPreLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDecoupldFbDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDecoupldFbQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDircFbDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgDircFbQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgPreLimDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgPreLimQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgPropCmdDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgPropCmdQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgQaxFb; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgQaxFfFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgQaxIntglPreLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgSatnIvsRat; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrMotVltgSatnRat; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_dMotCurrRegVltgLimrPhaAdvPreDly; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_dMotVelAvrgTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_dMotVelTiStampRef; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_Fil1OutpPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_Fil2OutpPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PhaDptOffsA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PhaDptOffsB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PhaDptOffsC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_RndNrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_InpOutpCtrlAssiGain; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_InpOutpCtrlVehSpdOvrd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_FalbckAssi_FalbckAssiNotchFil1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_FalbckAssi_FalbckAssiNotchFil2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GlbLimr_GlbLimrNotch1Fil1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GlbLimr_GlbLimrNotch1Fil2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GlbLimr_GlbLimrNotch2Fil1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GlbLimr_GlbLimrNotch2Fil2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqArbn_HwTqPrevHwTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqChACmnModCmpLpFilSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_ManLrndRackCentrNegEot; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_ManLrndRackCentrPosEot; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_RackCentrPinionAgPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnCtrlrREstimdPreLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnFetRFfEstimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotBackEmfConEstimdPreLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotBackEmfConEstimdSatnSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotInduEstimdPreLimDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotInduEstimdPreLimQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotInduEstimdSatnScaDax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotInduEstimdSatnScaQax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_dMotCtrlPrmEstimnMotRFfEstimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrPeakEstimn_dMotCurrPeakEstimnMotCurrDaxFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrPeakEstimn_dMotCurrPeakEstimnMotCurrQaxFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrRegCfg_dMotCurrRegCfgMotVelMrfFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_MotCurrDaxCmdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_MotCurrQaxCmdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_VltgDaxFfTermPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_VltgQaxFfTermPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlCurrDaxAtPeakTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlCurrDaxMin; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlCurrQaxMin; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlCurrSqdMin; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlInterCalcnCurrDaxMax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotCurrDaxBoost; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotTqCmdLimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVelFildFf; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVltgDaxFfDyn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVltgDaxFfDynTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVltgDaxFfStat; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVltgQaxFfDyn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVltgQaxFfDynTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMotVltgQaxFfStat; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlPeakTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlPhaAdvAtPeakTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlReacncDaxOverR; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlReacncQaxOverR; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlRelncTqCoeff; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqCmdSca_MotTqScaFac; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_dMotTqTranlDampgCmdCtrld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_dMotTqTranlDampgSignPhaSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_dMotTqTranlDampgTiElpd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_dMotTqTranlDampgVelDampgCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_MotVelTar; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_PrevAntiWdupCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_PrevDerivtvOutp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_PrevIntgtrInp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_PrevIntgtrOutp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_PrevMotVelErr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_PrevMotVelTar; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_VelSlewRate; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_AntiWdupCmdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_HwTqDerivtvPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_HwTqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_IntgtrInpPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_IntgtrOutpPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_OutpAntiWdupCmdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_PosnServoCmdInpArbnFltMtgtnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_PosnServoCmdOutpArbnFltMtgtnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_PosnServoEnaTiPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_PosnServoHwAgValRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_PosnServoHwVelValRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoCmdPreLimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoEnaBlndFac; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoFfCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoHwAg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoHwAgErr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoHwAgTarLimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoHwVelTarLimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoIntgtrCmdLimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PosnTrakgServo_dPosnTrakgServoPtlStFbCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_CmpLrnTiDecShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_CmpLrnTiIncShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_CmpLrnTiLongTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_IntgtrGainDecShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_IntgtrGainIncShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PrevLrnTiLongTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpCmdRateLimPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpCmdTot; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpLongTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_VehSpdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_VehSpdRate; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_dPullCmpActvIntgtrGainShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_dPullCmpActvPullErrLongTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_dPullCmpActvPullErrShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_BrdgVltgRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_OutpVelOffsRateLimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrFildMotVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrLimDif; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrMinStdOperLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrMotEnvlpSpd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrMotTqCmdIvtrLoaSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrOutpVelOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrSpdAdj; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrSplyCurrLimOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrTLimMaxCurr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrTqEnvlpLim1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrTqEnvlpLim4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrTqLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrTqLim1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_dPwrLimrTqLim4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_StOutpCtrl_StOutpCtrlPrevCmdSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_StOutpCtrl_dStOutpCtrlRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_StOutpCtrl_dStOutpCtrlTarSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SteerCmdArbnAndLim_SteerCmdArbnAndLimDebStFalbck; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_EstimdFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_PrevMaxRawAvrgFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_SatnEstimdFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_AmpRampSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevFallRampRate; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevLimdAmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevPhaAg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevPhaAgInc; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevRisngRampRate; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_dTqOscnPreFinalCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_dTqOscnRateLimdAmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_dTqOscnSinCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HandsONAbortTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HandsONStrtTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HwAgAbortTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HwVelAbortTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_MilesKmEeprom; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_OperStEnaWaitTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_PrevCycleMilesKmEeprom; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_AssiLvlActvtTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_AssiLvlDeactvtTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_ErrIfTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_VehCdnTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_AllwExitFromInitTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_MotPosnDegArbdBlndTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_OffsCorrnRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PinionAgFltRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_TurnCntrValTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMotTqOvrlArbn_BmwNearStillVehSpdStsCdnRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMotTqOvrlArbn_MfgModCmdCdnRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMotTqOvrlArbn_VehSpdCdnRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_BmwOdomDstPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwStReqMgr_BmwVehCdnLvngDurn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwStReqMgr_DrvrActvRefTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_MsgCycTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTunSetHndlr_BmwRtIdxTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_DmaCfgAndUse2MilliSecAdcMaxDmaTrfTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_DmaCfgAndUse2MilliSecAdcStrtTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_MotAg0ReadPtrRst; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_MotAg0SnsrCfgAdrStord; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_MotAg0TrsmStrt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_MotAg1ReadPtrRst; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_MotAg1SnsrCfgAdrStord; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_MotAg1TrsmStrt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_DmaCfgAndUse_d2MilliSecAdcActDmaTrfTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CodFlsCrcChkStrtTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CodFlsDummyRead1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CodFlsDummyRead2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CodFlsDummyRead3; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CodFlsDummyRead4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CrcHwIdxKey; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuCoreCfgAndDiagc_CoreCompTestRegRead; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0QepFaildCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0SnsrCfg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0RawAgReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0RawErrReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0RawStsReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0RawTurnCntrReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0RawWarnReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1QepFaildCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1RawAgReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1RawErrReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1RawStsReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1RawTurnCntrReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1RawWarnReg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_NvMProxy_ShtdwnClsChk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_LclRamFailrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_LclRamWordLineRead; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemCanRamDblBitEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemCanRamSngBitEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemFrRamDblBitEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemFrRamSngBitEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemFrRamTmpBufADblBitEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemFrRamTmpBufBDblBitEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemSpi0RamEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemSpi1RamEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemSpi2RamEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemSpi3RamEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_dRamMemSpiRamEccErrAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PhaOnTiSumAPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PhaOnTiSumBPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PhaOnTiSumCPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SinVltgGenn_PwmPerdRng; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_TSG31CfgAndUseAdcStrtOfCnvnPeak; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_TSG31CfgAndUseMotAg0SPIStart; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Tauj0CfgAndUse_PhaOnTiCntrAPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Tauj0CfgAndUse_PhaOnTiCntrBPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Tauj0CfgAndUse_PhaOnTiCntrCPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_MCalReadVrfyCritRegFltInfo; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_MCalReadVrfyCritRegFltNvmInfo; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_dVrfyCritRegCritRegActVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_dVrfyCritRegCritRegAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_dVrfyCritRegCritRegDesVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_dVrfyCritRegSysCritRegActVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_dVrfyCritRegSysCritRegAdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_VrfyCritReg_dVrfyCritRegSysCritRegDesVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_IgnCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SecuAcsAtmptTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SessionTiOut; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_DiagcMgrApplCrc; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0PhaOnTiSumAPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0PhaOnTiSumBPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0PhaOnTiSumCPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0SpiTrsmErrCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0PhaOnTiSumAExp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0PhaOnTiSumBExp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0PhaOnTiSumCExp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_RackCentrMaxTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_RackCentrMinTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_TmrRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_RefTiRampDwn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctClsTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctOpenTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PolarityCfg_PolarityCfgSaved; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_RefTiEnaLrng; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_RefTiOpstSign; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_RefTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_RefTmrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SteerCmdArbnAndLim_SteerCmdArbnAndLimDebStFw; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_RefTmrLrngConstr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_AvrgElpdTiMicroSec; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0InitOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0RtOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint32, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1InitOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(s15p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAgCmp_MotAgCmpMotCtrlMotAgCumvAlgndMrfRevPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(s15p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAgCmp_MotAgCmpMotCtrlMotAgMeclPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(s18p13, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotQuadDetn_MotAgCumvPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(s18p13, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotQuadDetn_dMotQuadDetnMotAgCumvDelta; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_ActvRid; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_ProgCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_ProgCntrMaxVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(AVL_PO_IDX_ICM1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_Dummy_PIM1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas0Repn8BusFrChA_SuEpsPerCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwFltLampReqTyp2, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_BmwFltLampReqTypPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_GainEolAvrgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCtrlNtc5DErrCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_Ntc5DErrCnt2MilliSecPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_OffsEolAvrgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_PhaOnTiErrCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_FastLoopCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_LoopCntr2MilliSecStore; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_LoopCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_dMcuDiagcFastLoopCntrMax; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_dMcuDiagcFastLoopCntrMin; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_dMcuDiagcLoopCntr2MilliSecMotCtrlDif; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0ParFltCntNtcPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0ParFltCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0PrevSpiMecl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0RawMeclPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0TurnCntrParFltCntNtcPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0TurnCntrParFltCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0VltgFltCntNtcPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0VltgFltCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasMotAg0Delta; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1ParFltCntNtcPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1ParFltCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1PrevSpiMecl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1RawMeclPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1TurnCntrParFltCntNtcPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1TurnCntrParFltCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1VltgFltCntNtcPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1VltgFltCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1Delta; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasMotAg1RtOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAgCmp_MotAgCmpMotAgBackEmf; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_dMotVelMotAgRef; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_MissUpdCoarse; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_MissUpdFine; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_MissUpdMaxCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_MissUpdMinCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_PerCyc; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_PerDivdr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_ReqLen; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_DtcEnaSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0Diag0Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0Diag1Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0Diag2Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0StsVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0VrfyRes0Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0VrfyRes1Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0Diag0Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0Diag1Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0Diag2Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0StsVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0VrfyRes0Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0VrfyRes1Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u0p16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotAgCorrln_MotAgCorrlnErrThd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrSply_SpiTrsmErrCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysStMod_dSysStModTranVect; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TrsmErrCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0PrevTCUpd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0TurnCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1PrevTCUpd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1TurnCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BattVltgCorrln_dBattVltgCorrlnBattVltgRngOk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BattVltgCorrln_dBattVltgCorrlnBattVltgSwd1RngOk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(SigQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BattVltgCorrln_dBattVltgCorrlnNtc0x03CQlfrSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(SigQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BattVltgCorrln_dBattVltgCorrlnNtc0x044QlfrSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_LockToLockRountineSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_StMacSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwRackToVehCentrOffsSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_BmwRackCentrToVehCentrOffsSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_FirstLoopIndcr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_IniTurnCntrCorrlnSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwMotAgSelnSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevBmwMotAgSelnSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevIgnCycBmwMotAgSelnSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevIgnCycNtc8CSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevIgnCycNtc8ESts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevIgnCycTurnCntrCorrlnSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwMotAgSelnSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevLoopBmwMotAgSelnSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwQuadOffsSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevLoopBmwQuadOffsSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_dBmwHwAgArbnAndEotPosnBmwMotAgSelnSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_AlvFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_AlvPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_AvlPoIdxIcmFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_AvlPoIdxIcmPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwQuadOffsSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwQuadOffsStsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_CrcFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_CrcPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(ST_OFFS_QUAD_EPS1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_Dummy_PIM2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(OFFS_QUAD_RTR_EPS1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_Dummy_PIM3; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_MissMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_OffsQuadRtrEpsFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_OffsQuadRtrEpsPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_RxdMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_StOffsQuadEpsFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_StOffsQuadEpsPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_AvlSteaPniOffsFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_AvlSteaPniOffsPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_MissingMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_RxMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_AlvFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_AlvPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwBasPtlNetCtrl1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwBasPtlNetCtrlPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwVehCdn1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwVehCdnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwVehCdnQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwVehCdnQlfrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_CrcFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_CrcPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_CtrBsPrtntFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_CtrBsPrtntPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_CtrFktnPrtntFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_CtrFktnPrtntPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(QU_ST_CON_VEH1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_Dummy_PIM1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(QU_V_VEH_COG1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_Dummy_PIM2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(ST_CON_VEH1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_Dummy_PIM3; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(CTR_BS_PRTNT1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_Dummy_PIM4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_MissMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_QlfrCogFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_QlfrCogPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_QuStConVehFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_QuStConVehPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_RxdMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_StConVehFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_StConVehPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwEpsFctSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot234Bas1Repn2BusFrChA_BmwEpsFctStsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot234Bas1Repn2BusFrChA_BurstModCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot234Bas1Repn2BusFrChA_CycCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DrvgDynIfSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot234Bas1Repn2BusFrChA_DrvgDynIfStPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(HaptcFbSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot234Bas1Repn2BusFrChA_HaptcFbStPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot234Bas1Repn2BusFrChA_PerdCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwHaptcFbDirNr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbDirNrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwHaptcFbIntenNr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbIntenNrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwHaptcFbPatNr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbPatNrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrVibStwDispExmiSp2015MissFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrVibStwDispExmiSp2015MissPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrWarnDirVibEpsVldFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrWarnDirVibEpsVldPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrWarnIlvlVibEpsVldFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrWarnIlvlVibEpsVldPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrWarnPtrnVibEpsVldFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_CtrWarnPtrnVibEpsVldPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas0Repn8BusFrChA_SuEpsBurstCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas0Repn8BusFrChA_SuEpsDebCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwFltLampFlsgFrq1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_BmwFltLampFlsgFrqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwFltLampReqSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_BmwFltLampReqStsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_BmwFltLampReqTxTypPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_LstTxCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_PerdCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_KiloMtrStandFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_KiloMtrStandPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_MissingMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_RxMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot49Bas0Repn2BusFrChA_PerCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwRtIdx1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_BmwRtIdxPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwSteerMdfnFacSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_BmwSteerMdfnFacStsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_FactMoSteSoDxpVldFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_FactMoSteSoDxpVldPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_MissMsgFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_MissMsgPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_SuCluStmomSfeDxpVldFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_SuCluStmomSfeDxpVldPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_AclnyCogFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_AclnyCogPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_AlvFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_AlvPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwVehLatAQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_BmwVehLatAQlfrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_CrcFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_CrcPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_MissingMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_QuAclnyCogFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_QuAclnyCogPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_RxdMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_AlvFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_AlvPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwCogVehSpdQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwCogVehSpdQlfrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwNearStillVehSpdSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwNearStillVehSpdStsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_CrcFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_CrcPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(QU_V_VEH_COG1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_Dummy_PIM1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(ST_V_VEH_NSS1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_Dummy_PIM2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_MissMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_QlfrCogFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_QlfrCogPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_RxdMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_StVehNearStillFailCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_StVehNearStillPassCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_VehCogFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_VehCogPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_AlvFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_AlvPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwVehYawQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_BmwVehYawQlfrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_CrcFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_CrcPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_MissingMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_QuVyawVehFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_QuVyawVehPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_RxdMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_VyawVehFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_VyawVehPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwOvrlCmdQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynFacQlfrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwEpsDeactvnCtrl1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwEpsDeactvnCtrlPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwOvrlCmdQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrlQlfPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwOvrlCmdQlfr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActrQlfrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwTrfcJamAssiDampgStReq1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgStReqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_CtrDeacEpsFnsFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_CtrDeacEpsFnsPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactAssStmomFtaxFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactAssStmomFtaxPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactCtrrStmomFtaxFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactCtrrStmomFtaxPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactDmpngAddonStmomFtaxFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactDmpngAddonStmomFtaxPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactDmpngStmomFtaxFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FactDmpngStmomFtaxPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarDmpngAddonStmomFtaxFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarDmpngAddonStmomFtaxPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarFactStmomFtaxFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarFactStmomFtaxPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarQtaStmomDvFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarQtaStmomDvPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarStmomDvActFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_QuTarStmomDvActPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStmomDvFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStmomDvPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvAliveCntFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvAliveCntPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvCRCFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvCRCPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvMissFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvMissPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActAliveCntFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActAliveCntPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActCrcFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActCrcPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActMissFaild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActMissPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActPassd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_AlvFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_AlvPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_BmwRqrdCurrLimEpsSftyPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_CrcFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_CrcPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_MaxCurrSpecEPSFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_MaxCurrSpecEPSPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_MissingMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_RqCuliEstSfyFaildCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_RqCuliEstSfyPassdCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_RxdMsgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwStReqMgr_PrevTarEcuSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwActvRtn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwEngStrtStop; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwEpsOscn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwFricCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwGearInertiaCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwHwInertiaCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwHysActvInfl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwIfNegDampg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwIfNegFac; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwIfNegHwTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwIfNegMotTq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwLrnSwt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwPrkgPwrDampg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_BmwPullCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwSwFctDi_PrevCodingDataMode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DrvgDynIfSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_PrevDrvgDynIfSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwRtIdx1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTunSetHndlr_DebBmwRtIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTunSetHndlr_LstVldIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwRtIdx1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTunSetHndlr_PrevBmwRtIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Adc0CfgAndUse_Adc0DiagcEndPtr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Adc0CfgAndUse_Adc0DiagcStrtPtr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Adc1CfgAndUse_Adc1DiagcEndPtr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_Adc1CfgAndUse_Adc1DiagcStrtPtr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc0FltCntSt0; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc0FltCntSt2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc0FltCntSt4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc0FltCntSt6; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc0ScanGroup2RefFltCntSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc0ScanGroup3RefFltCntSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc1FltCntSt0; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc1FltCntSt2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc1FltCntSt4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc1FltCntSt6; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc1ScanGroup2RefFltCntSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_Adc1ScanGroup3RefFltCntSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_AdcDiagcEndPtr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_AdcDiagcSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_AdcDiagc_AdcDiagcStrtPtr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CoreVltgMonr_CoreVltgMonrStrtUpFltPrmByte; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_EolGainSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_EolGainTranCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_EolOffsSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_EolOffsTranCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(MotCurrEolCalSt2, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrEolCalStPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrRollgCnt1Prev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeasArbn_CurrMeasArbnSens0RollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeasArbn_CurrMeasArbnSens0StallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeasArbn_CurrMeasArbnSens1RollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeasArbn_CurrMeasArbnSens1StallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq4Meas_HwTq4PrevRollgCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq4Meas_HwTq4RawFastAdcIdxCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq5Meas_HwTq5PrevRollgCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq5Meas_HwTq5RawFastAdcIdxCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_McuDiagc_FastLoopCntrDiagcCfgd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0InitOffsCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0MeclRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0TurnCntrRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAgCtrlRegCfg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(MotAgSnsrCfgSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAgSnsrCfgSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1InitOffsCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1MeclRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1TurnCntrRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAgCmp_CmpEnaCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_MotAgBufIdxPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_MotAgBufIdxPrim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_MotVelIninCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_LclRamEccSngBitCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_MissUpdIninCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_NxtrMfgEnaCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_PerPidTblLen; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SecuAcsAtmptCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SessionCurr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CurrMeasCorrln_Snsr0RollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CurrMeasCorrln_Snsr0StallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_ClrDiagcFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_PrevClrDtcFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgrProxyAppl10_PrevClrNtcFlg10; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0CfgCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0OffStChkIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0OffStCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0St; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_Ivtr0BootstrpSplyFltPrmVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_Ivtr0GenericFltPrmVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(IvtrFetFltPha1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_IvtrFetFltPhaDataStore; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(IvtrFetFltTyp1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_IvtrFetFltTypDataStore; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_dGateDrv0CtrlGateDrv0OffsStVrfyPrmBitIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqArbn_HwTqARollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqArbn_HwTqAStallCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqArbn_HwTqBRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqArbn_HwTqBStallCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqARollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqAStallCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqBRollgCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqBStallCntrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevCurrMeasIdptSigResp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevCurrMeasIdptSigVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevHwTqIdptSigResp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevHwTqIdptSigVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevIvtrIdptSigResp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevIvtrIdptSigVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevMotAgMeclIdptSigResp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevMotAgMeclIdptSigVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevVltgModSrc; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_McalErrHndlg_CritErrCod; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_McalErrHndlg_NonCritErrCod; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_McuErrInj_ErrInjActvCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotAgCorrln_MotAgCorrlnMotAgARollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotAgCorrln_MotAgCorrlnMotAgAStallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotAgCorrln_MotAgCorrlnMotAgBRollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotAgCorrln_MotAgCorrlnMotAgBStallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlMinCurrNrItrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_dMotRefMdlPeakTqNrItrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(LoaSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_LoaStPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctDiagCurrComp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctDiagFailScan; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctDiagFltSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctDiagItrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctDiagSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctDiagTestScan; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctFltPrm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_DiscnctSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_PrevDiscnctCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_dPhaDiscnctCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrUpSeq_PwrTurnOffCtrlPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_StOutpCtrl_StOutpCtrlPrevSrc; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SteerCmdArbnAndLim_SteerCmdArbnAndLimSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(SysFricLrngOperMod1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricLrngOperModPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(SysSt1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysStMod_SysStModPrevSysSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TmplMonrIninCntr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TmplMonrNtc40PrmByte; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TmplMonrWdgRstrtCnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TrsmErrNtcThd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_PrevActvIninIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_PrevActvIninOptSetAIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_PrevActvRtIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_PrevRamPageAcs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(RtIdxChgSts1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_PrevRtIdxChgSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_RamTblSwt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwQuadRtrOffsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAgMecl0Polarity; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAgMecl1Polarity; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotQuadDetn_MotDirInstsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotQuadDetn_MotTqCmdSignPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sint8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotQuadDetn_dMotQuadDetnTqCmdSign; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BattVltgCorrln_dBattVltgCorrlnBattVltgAndSwd1Ok; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HandsONAbort; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HandsONStrt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_HwAgOrHwVelChkRes; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_OperStPreStrtChk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_MotTqCmdPwrLimdCdnActvt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDrvgDynStMac_MotTqCmdPwrLimdCdnDeactvt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_ClrNotCmplPinionAgFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_CurrDftPinionAgFltPrsnt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_DynStabyCtrlCdn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_KineIntegrityFlt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_LpFilActvd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_MotPosnDegArbdBlndFac; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevAllwCorrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PrevBmwOffsAuthyFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_SetBmwRackCentrToVehCentrOffsTrig; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_SigInvldTranTrig; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_TurnCntrCorrlnStsTmrTrig; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_VehCentrCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMotTqOvrlArbn_FctlErrStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot315Bas0Repn1BusFrChA_PerCntrFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynDampgFacReqVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynEffortFacReqVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynEnaReqPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynErrIfActvPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynFacQlfrVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynRtnFacReqVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwEpsDeactvnCtrlVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrlQlfrVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrlVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActrQlfrVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActrVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgScaReqVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgStReqVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvArcVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvMsgProcd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarQtaStrmomDvMsgVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActArcVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActMsgProcd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_TarStmomDvActMsgVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_BmwOutpTqOvrlCmdRampCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_FrznSigActv; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_PrevDampgSlewInProgs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_PrevDrvgDynActv; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_PrevEffortSlewInProgs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_PrevRtnSlewInProgs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_RampToZeroEnad; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_MotCurrEolOffsProcFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_WrmIninTestCmplPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CodFlsSngBitErr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_CrcChkCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_FlsMem_PwrOnRstCrcChkCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0QepFaildPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_dMotAg0MeasPwrRstStsLtch; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1QepFaildPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_dMotAg1MeasPwrRstStsLtch; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_NvMProxy_NvmStsCollctd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_RamMem_LclRamEccSngBitSoftFailr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_TSG31CfgAndUsePhaDiscntActvdStPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_TSG31CfgAndUse_TSG31CfgAndUseSysStEnaPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiAssiMechTEstimn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiDampg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiDutyCycThermProtn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiEotProtn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiHysCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiInertiaCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiLoaSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiPullCmpActvCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiPullCmpActvLrng; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiRtn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiStallMotTqLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiSysFricLrng; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiSysMotTqCmdRampRate; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_MfgDiagcInhb; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_PerRunng; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SecuAcsSeedReqCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SecuAcsUnlckd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SysStReqEnaOvrd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CurrMeasCorrln_LongTermCorrlnStsABC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0CfgSecAtmpt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0OffStChkSecAtmpt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0SpiErrSecAtmpt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_Ivtr0InactvSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_Ivtr0OffStChkCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqArbn_dHwTqArbnChAAvl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqChAImdtCorrlnChk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevCurrMeasLoaStSwMtgtnEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevHwTqLoaStSwMtgtnEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevIvtrLoaStSwMtgtnEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevMotAgLoaMtgtnEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LoaMgr_PrevMotAgLoaStSwMtgtnEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_ManLrndRackCentrNegEotVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_ManLrndRackCentrPosEotVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_McuErrInj_StrtErrInj; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotAgCorrln_dMotAgCorrlnMotAgABOk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_DiagStsPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_StLtchPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotTqTranlDampg_dMotTqTranlDampgTmrEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_EnaCtrl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_EnaCtrlStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_FctActvSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotVelCtrl_RampDwnCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_WrmIninTestCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PhaDiscnct_dPhaDiscnctActvd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_LrngEnaPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_LrngEnad; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_OpstSignPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpActvDi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpLongTermRst; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_PullCmpShoTermRst; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_dPullCmpActvShoTermRst; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrDiscnct_PwrDiscnctATestCmplPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_LimdAssiLoVltgPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrSply_ReadWrOrderFlg1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrSply_ReadWrOrderFlg2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrSply_StrtUpSelfTestCmpl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SteerCmdArbnAndLim_FalbckDebStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SteerCmdArbnAndLim_FwDebStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricLrngRunOneTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricOffsOutpDi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TmplMonrIninTestCmplFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TmplMonrSpiReadWrOrderFlg1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TmplMonr_TmplMonrSpiReadWrOrderFlg2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevActv; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevDcThdExcdd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PrevEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_dTqOscnNonZeroAmpFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u08_3, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwDiagcSrvHndlg_TestStamp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u32_4, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_ExcpnHndlg_McuDiagcData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_26, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0CoeffTbl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_sm5p12_128, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg0Meas_MotAg0CorrnTbl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_26, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1CoeffTbl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_sm5p12_128, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotAg1Meas_MotAg1CorrnTbl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u0p16_8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_MotAgBufPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u32_8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotVel_MotAgTiBufPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_BlkFltTblRec1_5, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_NvMProxy_BlkFltTbl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_CmdRtnBufRec1_NvMProxy1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_NvMProxy_CmdRtnBuf; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_boolean_NvMProxy1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_NvMProxy_NvmBlkActv; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_CrcHwStsRec2_8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_SyncCrc_CrcHwSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_20, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_CcaHwPartNr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_20, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_CcaSerlNr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_DiRestore; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_20, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_EpsSysSerlNr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_MfgTmpBuf0; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_MfgTmpBuf1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_MfgTmpBuf2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_MfgTmpBuf3; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u8_16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_MfgTmpBuf4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u16_16, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_PerPidTbl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u32_2, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CmnMfgSrv_SeedKey; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u08_20, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_DiagcMgrLtchCntrAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_NtcFltInfoRec2_20, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_DiagcMgrNtcFltAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_u08_DiagcMgr1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgr_DtcIdxPrevSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_NtcInfoRec4_DiagcMgrProxyAppl10, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgrProxyAppl10_DiagcMgrNtcInfo10Ary; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_s16_DiagcMgrProxyAppl10, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgrProxyAppl10_DiagcMgrNtcInfo10DebCntrAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_CosDelta; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_8, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_SinDelta; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_12, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_ColTqAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_4, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FilAvrgFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_12, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_HwAgBuf; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_12, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_HwVelBuf; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_4, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_RawAvrgFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_4, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_SatnAvrgFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_4, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_VehBasLineFric; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwVehCentrOffsRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_BmwVehCentrOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwHwAgArbnAndEotPosn_PinionAgFilStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(sigGroup_SU_EPS1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwMsgSlot274Bas0Repn8BusFrChA_SigGroupSuEps; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTqOvrlCdngAndDrvgDynFac_BmwTarSteerTqDrvrActrLpFilStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwDesIninIdxRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTunSetHndlr_BmwDesIninIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwDesIninOptSetAIdxRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_BmwTunSetHndlr_BmwDesIninOptSetAIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(CurrMeasEolGainCal3PhaRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_CurrMeasEolGainCalSetABC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(CurrMeasEolOffsCal3PhaRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_CurrMeas_CurrMeasEolOffsCalSetABC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(HwTqOffsRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq4Meas_HwTq4Offs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(AnHwTqScaFacRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq4Meas_HwTq4Sca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(HwTqOffsRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq5Meas_HwTq5Offs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(AnHwTqScaFacRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_HwTq5Meas_HwTq5Sca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_MotVltgBrdgLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_CDD_MotCurrRegVltgLimr_MotVltgQaxFfLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgrProxyAppl10_DiagcData10; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_DiagcMgrProxyAppl10_ProxySetNtcData10; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0PhaAFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0PhaBFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_GateDrv0Ctrl_GateDrv0PhaCFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqChACmnModCmpLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqChAStabStLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_HwTqCorrln_HwTqChATraLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_HwAgFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(LrndRackCentrNvmRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_LrndRackCentr_LrndRackCentr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(MotPrmNomEolRec3, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCtrlPrmEstimn_MotPrmNom; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrPeakEstimn_MotCurrDaxFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrPeakEstimn_MotCurrPeakEstimdFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrPeakEstimn_MotCurrQaxFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotCurrRegCfg_MotVelMrfFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_MotRefMdl_MotVelLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_HwTqLpFilLongTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_HwTqLpFilLrngEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_HwTqLpFilShoTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PullCmpActv_VehYawRateLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_MotVelLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_PwrLimr_TqLimLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_AssiMechTLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_AvrgFricLpFil1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_AvrgFricLpFil2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_AvrgFricLpFil3; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_AvrgFricLpFil4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_ColTqLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricChgLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(SysFricDataRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricLrngData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(SysFricNonLrngDataRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_FricNonLrngData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_HwAgAuthyLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_HwAgLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_HwVelLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_LatALpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_SysFricLrng_VehSpdLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TqOscn_PreFinalCmdLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(OnlineCalStsRec2, RTE_VAR_DEFAULT_RTE_Appl10_PIM_GROUP) Rte_TunSelnMngt_OnlineCalSts; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_DEFAULT_RTE_Appl10_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_DEFAULT_RTE_Appl7_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHwTqOvrlArbn_ArbdHwTqOvrlLtch; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHwTqOvrlArbn_HwTqOvrlScaFacStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHwTqOvrlArbn_PrevArbdHwTqOvrl; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwPwrPrkgDampg_DampgCmdPwrPrkgStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwTrfcJamAssiDampg_BmwTrfcJamAssiDampgScaStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_ClsdLoopHys_IntgtrSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDesVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqFildA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqFildB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqFildC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqFildD; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqFildE; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqFildF; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevHwAuthySca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevHwTqSeln; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevIntglTermA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevIntglTermB; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevIntglTermC; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevRtnOffs; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnCtrlSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnCtrlScaPreFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnDampgCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnDesVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnDesVelSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnDesVelScaPreFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnDrvrTqEstimd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnDrvrTqFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnHwAgCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnHwAuthySca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnHwPosnSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnHwTqSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnHwTqScaSeln; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnIntglTermCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnIntgrLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnPinionTqSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnPropTermCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnRtnCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnRtnCmdPreLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnTqGrdt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnTqGrdtSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_dCtrldVelRtnVelErrSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_AbsltTLimSlewStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_LstTblValRateLimrStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_ReInitCntrVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnAbsltCtrlrTTqLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnAbsltCuTTqLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnAbsltTTqLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr12T; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr36T; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnThermLoadLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnThermLoadLimTblYVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_PrevEotAssiSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_PrevEotDampg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_PrevImpctPosn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnDampg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnEntrGain; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnEotAssiSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnEotGain; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnExitGain; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnLimPosn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_StallMotTqLimFetMtgtnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_StallMotTqLimPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_dHiLoadStallLimrStallMotTqCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_dHiLoadStallLimrStallMotTqCmdFild; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_dHiLoadStallLimrStallMotTqLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_DecelGain; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_PreScagCmpCmdPrev1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_PreScagCmpCmdPrev2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_ScaDrvrVelPrev1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_ScaDrvrVelPrev2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_TqSnsrAgPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelAssiBasdDampgCoeff; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelCalcdInertiaCmp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelFilFrq; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelMotVelBasdOutpScag; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelNotScadDrvrVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelNotchBlndVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelNotchInpVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelNotchOutpVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelRawDecelGain; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelScadDrvrVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_dInertiaCmpVelTqSnsrVelFildVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_MaxHwPosnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_MinHwPosnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_PinionCentrLrnHwCentrPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_PinionCentrLrnHwTrvlPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl1PosnErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl2TqErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl3PosnErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl3TqErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl4TqErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5IntglEnaOutpPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5PosnErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5TqErrRateLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_TarHwAg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_TarMotVel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_TqCmdEstimdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_dLrnPinionCentrHwPosnCmd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_SysKineAndEff_CmplncErrDerivtvPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_SysKineAndEff_CmplncErrPinionToHwPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_VehSpdLimr_dVehSpdLimrBreakPt1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_VehSpdLimr_dVehSpdLimrBreakPt2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHaptcFb_TqOscnEnaTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHwTqOvrlArbn_FctlErrTmr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwTrfcJamAssiDampg_LimExcddFltRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl1TmrARefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl1TmrBRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl2TmrARefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl2TmrBRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl3TmrARefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl3TmrBRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl4TmrARefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl4TmrBRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5TmrARefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5TmrBRefTi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u9p7, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnLstTblVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u9p7, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnLstTblValSlew; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u3p13, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr1; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u3p13, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr2; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u3p13, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr3; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u3p13, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr4; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u3p13, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr5; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u3p13, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_dDutyCycThermProtnMplr6; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u5p11, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_VehSpdLimr_dVehSpdLimrLimTerm; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(u5p11, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_VehSpdLimr_dVehSpdLimrZeroVehSpd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwHaptcFbIntenNr1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHaptcFb_CurrInten; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(BmwHaptcFbPatNr1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHaptcFb_CurrPat; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwTrfcJamAssiDampg_TmpBmwTrfcJamAssiDampgSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DiagcMgrProxyAppl7_PrevClrNtcFlg7; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_FetMtgtnEnaCalIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fil3ValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fil4ValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fil5ValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fil6ValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_NewSoftEndStopSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_PrevSoftEndStopSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_FetLoaMtgtnCalIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StEstimdPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHwTqOvrlArbn_FctlErrActv; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwHwTqOvrlArbn_PrevFctlErr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_BmwTrfcJamAssiDampg_PrevLimExcddFlt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_FetLoaMtgtnEnaPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_ReInitCntrFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_PrevRackTrvlLimrEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_PrevRackTrvlLimrInin; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnDetd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_dEotProtnRackTrvlLimrDi; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_NotchFilChk; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_PinionCentrLrnEnaPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_5, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PrevDrvrTqMtrx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_NtcInfoRec4_DiagcMgrProxyAppl7, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DiagcMgrProxyAppl7_DiagcMgrNtcInfo7Ary; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_s16_DiagcMgrProxyAppl7, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DiagcMgrProxyAppl7_DiagcMgrNtcInfo7DebCntrAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_f32_5, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EpsStEstimn_StEstimrStPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_CtrlScaLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_DesVelLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_DesVelScaLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_DrvrTqLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_CtrldVelRtn_PinionTqLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DiagcMgrProxyAppl7_DiagcData7; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DiagcMgrProxyAppl7_ProxySetNtcData7; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fil1ValStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fil2ValStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DutyCycThermProtnFilStValRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_FilStVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fild3Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fild4Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fild5Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_DutyCycThermProtn_Fild6Val; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_EotAssiScaLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_EotProtn_HwTqLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_StallMotTqCmdFetMtgtnFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_HiLoadStallLimr_StallMotTqCmdFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_TqSnsrVelFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilNotchStRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_InertiaCmpVel_TqSnsrVelFilNotchSt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl1RateLimdPosnErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl2RateLimdTqErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl3RateLimdPosnErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl3RateLimdTqErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl4RateLimdTqErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5RateLimdPosnErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl7_PIM_GROUP) Rte_LrnPinionCentr_StCtrl5RateLimdTqErrLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_DEFAULT_RTE_Appl7_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_DEFAULT_RTE_Appl8_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_CDD_BattRtnCurr_dBattRtnCurrBfrSatn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_ElecPwrCns_dElecPwrCnsDrpInpPwr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_ElecPwrCns_dElecPwrCnsModInpPwr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_ElecPwrCns_dElecPwrCnsMotCurrDaxEstim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_ElecPwrCns_dElecPwrCnsMotCurrQaxEstim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_DiagcMgrProxyAppl8_PrevClrNtcFlg8; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_TurnCntrCorrln_MotAgATurnCntrRollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_TurnCntrCorrln_MotAgATurnCntrStallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_TurnCntrCorrln_MotAgBTurnCntrRollgCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_TurnCntrCorrln_MotAgBTurnCntrStallCntPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_NtcInfoRec4_DiagcMgrProxyAppl8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_DiagcMgrProxyAppl8_DiagcMgrNtcInfo8Ary; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_s16_DiagcMgrProxyAppl8, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_DiagcMgrProxyAppl8_DiagcMgrNtcInfo8DebCntrAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_CDD_BattRtnCurr_BattCurrEstimDifLpFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_DiagcMgrProxyAppl8_DiagcData8; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl8_PIM_GROUP) Rte_DiagcMgrProxyAppl8_ProxySetNtcData8; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_DEFAULT_RTE_Appl8_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_DEFAULT_RTE_Appl9_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_BmwMaxCurrLimGrdt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_SplyCurrLimGrdt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_VltgDptCurrLimGrdt; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimBmwMaxCurrLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimCurrLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimCurrLimPrel; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimGlbLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimSplyCurrLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimVehSpdDptCurrLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwSplyCurrLim_dBmwSplyCurrLimVltgDptCurrLim; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwVehSpd_VehSpdLimPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_EcuTMeas_dEcuTMeasEcuTCalcd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_LimrCdng_PrevEotAssiScaCdnd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_LimrCdng_PrevEotMotTqLimCdnd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_LimrCdng_PrevStallMotTqLimCdnd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_LimrCdng_PrevSysMotTqCmdScaCdnd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_LimrCdng_PrevThermMotTqLimCdnd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_LimrCdng_PrevVehSpdMotTqLimCdnd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_AssiMechTEstimnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_AssiMechTSlewLimPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_CuTEstimnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilAssiMechLLValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilAssiMechLpValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilCuLLValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilCuLpValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilMagLLValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilMagLpValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilSiLLValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FilSiLpValPwrUp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_MagTEstimnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_RepInitCntrVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_SiTEstimnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnAmbPwr; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnAssiMechCorrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnAssiMechDampgSca; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnAssiMechFil; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnCuCorrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnMagCorrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnScadAmbT; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnScadEngT; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnSiCorrn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_dTEstimnWghtAvrgT; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevLatA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevLtgA; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevVehSpd; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(float32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevYawRate; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint32, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwVehSpd_BmwSecurVehSpdStsSigValVldDurn; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_DiagcMgrProxyAppl9_PrevClrNtcFlg9; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(uint8, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_TEstimnFltMtgtnCalIdx; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_BmwVehSpd_SpdDifChkFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_AmbTVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_AssiMechTInitEna; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_DualEcuFltMtgtnPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_EngOilTVldPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_FetMtgtnEnaPrev; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_RepInitCntrFlg; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevLatAVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevLtgAVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevVehSpdVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(boolean, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_PrevYawRateVld; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_NtcInfoRec4_DiagcMgrProxyAppl9, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_DiagcMgrProxyAppl9_DiagcMgrNtcInfo9Ary; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Ary1D_s16_DiagcMgrProxyAppl9, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_DiagcMgrProxyAppl9_DiagcMgrNtcInfo9DebCntrAry; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_DiagcMgrProxyAppl9_DiagcData9; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(DiagcDataRec2, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_DiagcMgrProxyAppl9_ProxySetNtcData9; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_EcuTMeas_EcuTFilStVari; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_AssiMechFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_CuFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_MagFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_SiFilLp; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(TFilStValRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_TEstimn_TFilStVal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_HwTqFilRec; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(FilLpRec1, RTE_VAR_DEFAULT_RTE_Appl9_PIM_GROUP) Rte_VehSigCdng_LatAFilRec; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_DEFAULT_RTE_Appl9_PIM_GROUP_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


# endif


/**********************************************************************************************************************
 * Component Data Structures and Port Data Structures
 *********************************************************************************************************************/

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s14p1, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s14p1_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s14p1_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s14p1_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s14p1_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s14p1_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s3p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s3p12_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s7p8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s7p8_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s7p8_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s7p8_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s7p8_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s7p8_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s8p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s8p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s8p7_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s8p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s8p7_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s8p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u12p4_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u12p4_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u12p4_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u12p4_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u12p4_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u8p8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u8p8_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u8p8_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u8p8_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u8p8_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u8p8_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u9p7_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_3_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_f32_5_3, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_3_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_3_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_3_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_5_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_f32_5_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_5_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_5_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_boolean_CalPortIf1_R
{
  P2FUNC(boolean, RTE_CODE, Prm_Logl) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s14p1_4_CalPortIf1_R HwTqTrakgCtrlFbGain2;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R HwTqTrakgCtrlFbGain1;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R HwTqTrakgCtrlFbGain4;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s3p12_4_CalPortIf1_R HwTqTrakgCtrlFbGain5;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s7p8_4_CalPortIf1_R HwTqTrakgCtrlFfGainScaY;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_s8p7_4_CalPortIf1_R HwTqTrakgCtrlFbGain3;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u12p4_12_CalPortIf1_R PosnTrakgServoGainArbnFltMtgtn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_10_CalPortIf1_R PosnTrakgServoEnaBlndFacTblY;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u2p14_4_CalPortIf1_R PullCmpActvVehSpdScaTblY;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u8p8_10_CalPortIf1_R PosnTrakgServoEnaBlndFacTblX;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u9p7_4_CalPortIf1_R HwTqTrakgCtrlVehSpdScaX;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary1D_u9p7_4_CalPortIf1_R PullCmpActvVehSpdScaTblX;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_3_CalPortIf1_R EpsStEstimnMtrxB;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_3_CalPortIf1_R EpsStEstimnMtrxD;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_5_CalPortIf1_R EpsStEstimnMtrxA;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_Ary2D_f32_5_5_CalPortIf1_R EpsStEstimnMtrxC;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_boolean_CalPortIf1_R BmwPwrPrkgDampgDiScadDampg;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_boolean_CalPortIf1_R PullCmpActvEna;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R BmwHwAgArbnAndEotPosnEotCcwMax;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R BmwHwAgArbnAndEotPosnEotCcwMin;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R BmwHwAgArbnAndEotPosnEotCwMax;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R BmwHwAgArbnAndEotPosnEotCwMin;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R BmwPwrPrkgDampgMaxRate;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpLrnTiDecShoTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpLrnTiIncShoTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpLrnTiLongTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpShoTermRstHwAgThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpShoTermRstHwTqThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpShoTermRstLatAThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvCmpShoTermRstYawRateThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvHwTqFilFrqLongTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvHwTqFilFrqShoTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLongTermLim;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaAgConfMinMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaHwAgMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaHwTqMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaHwVelMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaLatAMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaTiThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaVehSpdMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaVehSpdMinMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaVehSpdRateMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvLrngEnaYawRateMaxMgn;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvOpstSignTiShoTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvOutpMaxRate;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvPullCmpShoTermLim;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvPullCmpTotLim;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvPullErrLimLongTerm;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvPullErrMgnThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvPullErrShoTermLim;
  struct Rte_PDS_AAACalRegn01Inin01GroupA_Dummy_float32_CalPortIf1_R PullCmpActvShoTermRampTi;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin00GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary1D_u9p7_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary1D_u9p7_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary1D_u9p7_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupC_Dummy_Ary1D_u9p7_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s4p11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_s4p11_10_13_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_s4p11_10_13, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_s4p11_10_13_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_s4p11_10_13_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_s4p11_10_13_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u4p12_12_20_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u4p12_12_20, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u4p12_12_20_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u4p12_12_20_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u4p12_12_20_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_12_20_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u6p10_12_20, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_12_20_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_12_20_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_12_20_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_5_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u6p10_5_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_5_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_5_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_5_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

typedef P2CONST(FilNotchGainRec1, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupC_Dummy_FilNotchGainRec1_CalPortIf1_R_Calprm_Rec_FncRetPtrType;

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_FilNotchGainRec1_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupC_Dummy_FilNotchGainRec1_CalPortIf1_R_Calprm_Rec_FncRetPtrType, RTE_CODE, Prm_Rec) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary1D_u9p7_10_CalPortIf1_R GlbLimrVehSpdBilnrSeln;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_s4p11_10_13_CalPortIf1_R GlbLimrBndX;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_s4p11_10_13_CalPortIf1_R GlbLimrBndY;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u4p12_12_20_CalPortIf1_R FalbckAssiAssiY;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_12_20_CalPortIf1_R FalbckAssiAssiX;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_Ary2D_u6p10_5_9_CalPortIf1_R CtrldVelRtnIntgrLimY;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_FilNotchGainRec1_CalPortIf1_R FalbckAssiNotchFil;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_FilNotchGainRec1_CalPortIf1_R GlbLimrNotchFilStruct;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnDesVelLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnHwTqLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnHwTqScaSelnSlewHiLim;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnHwTqScaSelnSlewLoLim;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnHwTqScaSelnTqThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnHwTqScaSelnVelThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnOffsSlewThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnOffsThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupC_Dummy_float32_CalPortIf1_R CtrldVelRtnScaLpFilFrq;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin00GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u0p16, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u0p16_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u11p5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u11p5_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u11p5_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u11p5_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u11p5_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u11p5_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u12p4_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u13p3, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u13p3_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u13p3_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u13p3_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u13p3_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u13p3_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u2p14_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u2p14_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u2p14_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u2p14_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u7p9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u7p9_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u7p9_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u7p9_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u7p9_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u7p9_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u0p16, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u0p16_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u0p16_4_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u0p16_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u0p16_4_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u0p16_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u12p4_4_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_4_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_5_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u12p4_5_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_5_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_5_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_5_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u1p15_5_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u1p15_5_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u1p15_5_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u1p15_5_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u1p15_5_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

typedef P2CONST(FilNotchGainRec1, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01GroupD_Dummy_FilNotchGainRec1_CalPortIf1_R_Calprm_Rec_FncRetPtrType;

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_FilNotchGainRec1_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01GroupD_Dummy_FilNotchGainRec1_CalPortIf1_R_Calprm_Rec_FncRetPtrType, RTE_CODE, Prm_Rec) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_boolean_CalPortIf1_R
{
  P2FUNC(boolean, RTE_CODE, Prm_Logl) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R InertiaCmpVelAssiBasdDampgRollgWhlImbRejctnOnY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R InertiaCmpVelAssiBasdDampgRollgY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R InertiaCmpVelAssiBasdDampgStatWhlImbRejctnOnY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u0p16_10_CalPortIf1_R InertiaCmpVelAssiBasdDampgStatY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u11p5_6_CalPortIf1_R InertiaCmpVelDampgDecelGainRisngSlewX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R EotProtnMotSpdIncptX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R EotProtnMotSpdIncptY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u12p4_2_CalPortIf1_R InertiaCmpVelMotVelBasdOutpScagX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u13p3_6_CalPortIf1_R InertiaCmpVelDampgDecelGainRisngSlewY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_12_CalPortIf1_R InertiaCmpVelDampgSpdBlndY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_12_CalPortIf1_R InertiaCmpVelNotchBlndY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_2_CalPortIf1_R InertiaCmpVelModWhlImbRejctnBlndY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_2_CalPortIf1_R InertiaCmpVelMotVelBasdOutpScagY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u1p15_5_CalPortIf1_R InertiaCmpVelDampgWhlImbRejctnBlndY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u2p14_12_CalPortIf1_R InertiaCmpVelCmdScaY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u2p14_12_CalPortIf1_R InertiaCmpVelTqSnsrVelSca;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_10_CalPortIf1_R InertiaCmpVelAssiBasdDampgCoeffX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_2_CalPortIf1_R EotProtnHwTqScaX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_2_CalPortIf1_R InertiaCmpVelModWhlImbRejctnBlndX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R InertiaCmpVelDampgWhlImbRejctnBlndX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u7p9_12_CalPortIf1_R InertiaCmpVelDampgFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u7p9_12_CalPortIf1_R InertiaCmpVelDampgFilFrqWhlImbRejctnOn;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_4_CalPortIf1_R EotProtnDampgVehSpdTbl;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R EotProtnEntrGainVehSpdTbl;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u0p16_4_2_CalPortIf1_R EotProtnExitDampgY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u0p16_4_2_CalPortIf1_R EotProtnNormDampgY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_4_2_CalPortIf1_R EotProtnHwDegDampgX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u12p4_5_4_CalPortIf1_R EotProtnEntrGainX;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u1p15_5_4_CalPortIf1_R EotProtnEntrGainY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_Ary2D_u1p15_5_4_CalPortIf1_R EotProtnLoAuthyEntrGainY;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_FilNotchGainRec1_CalPortIf1_R InertiaCmpVelNotchFilStruct;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_boolean_CalPortIf1_R EotProtnRunEotVelImpctAndSoftEndStop;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_boolean_CalPortIf1_R InertiaCmpVelDecelGainEnaCal;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnDeltaTqThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnEntrGainAuthyThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnEntrStLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnExitStLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnHwTqLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnMotSpdIncptSca;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnMotVelGain;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnPosnRampStep;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnRackTrvlLimrAuthyThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnRackTrvlLimrAuthyThdLimd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnRackTrvlLimrRng;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnRackTrvlLimrRngLimd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R EotProtnRackTrvlLimrVehSpdThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R InertiaCmpVelDampgDecelGain;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R InertiaCmpVelDampgDecelGainFallSlew;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R InertiaCmpVelDampgGainOffThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R InertiaCmpVelDampgGainOnThd;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R InertiaCmpVelMotInertia;
  struct Rte_PDS_AAACalRegn01Inin01GroupD_Dummy_float32_CalPortIf1_R InertiaCmpVelTqSnsrVelFilFrq;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin00GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_f32_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(boolean, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_logl_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_logl_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_logl_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_logl_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_logl_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s15p0, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_s15p0_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s15p0_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_s15p0_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_s15p0_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_s15p0_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s2p13, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_s2p13_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s2p13_21, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_s2p13_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_s2p13_21_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_s2p13_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u11p5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u11p5_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u11p5_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u11p5_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u11p5_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u11p5_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_21, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_21_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u4p12_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_21, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u4p12_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u4p12_21_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u4p12_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u5p11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u5p11_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u5p11_21, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u5p11_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u5p11_21_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u5p11_21_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u6p10_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u6p10_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u6p10_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u6p10_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u6p10_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary2D_f32_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_f32_4_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary2D_f32_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary2D_f32_4_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary2D_f32_4_2_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary2D_f32_8_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_f32_8_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary2D_f32_8_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary2D_f32_8_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary2D_f32_8_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(uint16, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary2D_u16_8_3_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u16_8_3, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01Inin01_Dummy_Ary2D_u16_8_3_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary2D_u16_8_3_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01Inin01_Dummy_Ary2D_u16_8_3_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01_Dummy_uint16_CalPortIf1_R
{
  P2FUNC(uint16, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01Inin01_Dummy_uint32_CalPortIf1_R
{
  P2FUNC(uint32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn01Inin01_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R SysFricLrngBasLineFric;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R SysFricLrngFricChgWght;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_f32_4_CalPortIf1_R SysFricLrngFricHysHwAgPt;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_logl_4_CalPortIf1_R SysFricLrngMaskVehSpd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_s15p0_10_CalPortIf1_R EffortScaBlndX;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_s2p13_21_CalPortIf1_R SysKineAndEffRoadWhlFromRackPosScaY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u11p5_10_CalPortIf1_R SysFricLrngIvsTrsmRatX;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_10_CalPortIf1_R EffortScaBlndY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_21_CalPortIf1_R SysKineAndEffPinionToRackEffScaY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u1p15_21_CalPortIf1_R SysKineAndEffSteerArmLenFromRackPosScaY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u4p12_21_CalPortIf1_R SysKineAndEffMotAgToRackPosRatScaY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u5p11_21_CalPortIf1_R SysKineAndEffPinionAgToRackPosRatScaY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u6p10_10_CalPortIf1_R SysFricLrngIvsTrsmRatY;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_12_CalPortIf1_R SysGlbPrmVehSpdBilnrSeln;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary1D_u9p7_6_CalPortIf1_R TunSelnAuthyVehSpdX;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary2D_f32_4_2_CalPortIf1_R SysFricLrngVehSpd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary2D_f32_8_4_CalPortIf1_R SysFricLrngBasLineHys;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_Ary2D_u16_8_3_CalPortIf1_R SysFricLrngBasLineRngCntr;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R BmwHwAgArbnAndEotPosnKineIntegrityDiagcMaxRackLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R EffortScaRackFThd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R PosnTrakgServoArbnFltMtgtnLpFilCutOffFrq;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R PullCmpActvHwTqFilFrqLrngEna;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R PullCmpActvYawRateFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngAvrgFricFrq;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngBasLineEolFric;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngDataPrepLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngEolFricDifHiLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngEolFricDifLoLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngEolFricDifScagFac;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngFricDiagcThd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngFricOffs;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngFricOffsHiLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngFricOffsLoLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngFricOffsLpFilFrq;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngGain;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngHiFricDiagcThd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngHwPosnAuthyThd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngHwVelConstrLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngHwVelHiLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngHwVelLoLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngIgnCycFricChgLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngIgnCycFricOffs;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngLatAHiLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngLatALoLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngTHiLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysFricLrngTLoLim;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_float32_CalPortIf1_R SysGlbPrmSysKineRat;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_uint16_CalPortIf1_R SysFricLrngDebStep;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_uint16_CalPortIf1_R SysFricLrngHiFricDebStep;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_uint16_CalPortIf1_R SysFricLrngRngCntrThd;
  struct Rte_PDS_AAACalRegn01Inin01_Dummy_uint32_CalPortIf1_R SysFricLrngThd;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin00_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin01GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin01GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin01GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin01_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin02GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin02GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin02GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin02_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin03GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin03GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin03GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin03_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin04GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin04GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin04GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin04_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin05GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin05GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin05GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin05_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin06GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin06GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin06GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01Inin01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01Inin06_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_f32_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_f32_3, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(float32, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_f32_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(boolean, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_logl_3_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_logl_3, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_logl_3_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_logl_3_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_logl_3_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s11p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s11p4_14_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s11p4_14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s11p4_14_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s11p4_14_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s11p4_14_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s15p0, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s15p0_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s15p0, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s15p0_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u10p6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u10p6_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u10p6_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u10p6_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u10p6_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u10p6_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u11p5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u11p5_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u11p5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u11p5_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u1p15_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u1p15_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u1p15_11_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u1p15_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u2p14_16_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_16, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u2p14_16_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u2p14_16_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u2p14_16_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u3p13, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u3p13_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u3p13, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u3p13_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_11_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u5p11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u5p11_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u5p11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_14_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u5p11_14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_14_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_14_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_14_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u8p8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u8p8_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_16_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_16, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_16_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_16_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_16_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_6_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_6_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_7_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u16p0, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u16p0_2_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u16p0_2_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u16p0_2_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u16p0_2_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u16p0_2_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u2p14_6_7_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u2p14_6_7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u2p14_6_7_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u2p14_6_7_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u2p14_6_7_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_5_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u9p7_2_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_5_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_5_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u9p7_2_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R
{
  P2FUNC(boolean, RTE_CODE, Prm_Logl) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_u16p0_CalPortIf1_R
{
  P2FUNC(u16p0, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_uint16_CalPortIf1_R
{
  P2FUNC(uint16, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn01IninOptSetA01_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_2_CalPortIf1_R HiLoadStallLimrMotVelMgnThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_2_CalPortIf1_R HiLoadStallLimrStallMotTqLimSlewRate;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAmbPwrMplr;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAmbTSca;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechAmbMplr;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechCorrLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechDampgSca;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechDftT;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechLLFilCoeffA1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechLLFilCoeffB0;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechLLFilCoeffB1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnAssiMechSlew;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCorrnTAssiMech;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCorrnTCu;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCorrnTMag;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCorrnTSi;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCuAmbMplr;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCuCorrnLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCuLLFilCoeffA1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCuLLFilCoeffB0;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnCuLLFilCoeffB1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnEngTSca;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnMagAmbMplr;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnMagCorrnLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnMagLLFilCoeffA1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnMagLLFilCoeffB0;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnMagLLFilCoeffB1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnSiAmbMplr;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnSiCorrnLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnSiLLFilCoeffA1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnSiLLFilCoeffB0;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnSiLLFilCoeffB1;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnTauAssiMech;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnTauCu;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnTauMag;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_3_CalPortIf1_R TEstimnTauSi;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_f32_8_CalPortIf1_R MotRefMdlCurrDaxQaxRefDelta;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_logl_3_CalPortIf1_R TEstimnWghtAvrgTDi;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s11p4_14_CalPortIf1_R PwrLimrMotEnvlpX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R DutyCycThermProtnAbsltCtrlTFetMtgtnTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R DutyCycThermProtnAbsltCtrlTTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R DutyCycThermProtnAbsltCuTFetMtgtnTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_4_CalPortIf1_R DutyCycThermProtnAbsltCuTTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_5_CalPortIf1_R DutyCycThermProtnMplrFetMtgtnTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_s15p0_5_CalPortIf1_R DutyCycThermProtnMplrTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u10p6_4_CalPortIf1_R MotCurrRegCfgMotClsdLoopBwDaxY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u10p6_4_CalPortIf1_R MotCurrRegCfgMotClsdLoopBwQaxY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R MotRefMdlQuad13VltgSdlX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R MotRefMdlQuad24VltgSdlX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_10_CalPortIf1_R PwrLimrVltgDptMotVelOffsY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u11p5_6_CalPortIf1_R PwrLimrStdOperMotEnvlpX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u1p15_11_CalPortIf1_R MotRefMdlCurrDaxBoostTqScaY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u2p14_16_CalPortIf1_R MotCtrlPrmEstimnMotBackEmfConSatnY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_10_CalPortIf1_R MotRefMdlQuad13VltgSdlY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_10_CalPortIf1_R MotRefMdlQuad24VltgSdlY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr1FetMtgtnNonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr1FetMtgtnStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr1NonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr1StallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr2FetMtgtnNonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr2FetMtgtnStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr2NonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr2StallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr3FetMtgtnNonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr3FetMtgtnStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr3NonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr3StallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr4FetMtgtnNonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr4FetMtgtnStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr4NonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr4StallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr5FetMtgtnNonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr5FetMtgtnStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr5NonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr5StallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr6FetMtgtnNonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr6FetMtgtnStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr6NonStallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u3p13_5_CalPortIf1_R DutyCycThermProtnMplr6StallTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_11_CalPortIf1_R MotRefMdlCurrDaxBoostTqScaX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u4p12_6_CalPortIf1_R PwrLimrStdOperMotEnvlpY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_10_CalPortIf1_R PwrLimrVltgDptMotVelOffsX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u5p11_14_CalPortIf1_R PwrLimrMotEnvlpY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R HiLoadStallLimrStallMotTqCmdFetMtgtnLimX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R HiLoadStallLimrStallMotTqCmdFetMtgtnLimY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R HiLoadStallLimrStallMotTqCmdLimX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u8p8_6_CalPortIf1_R HiLoadStallLimrStallMotTqCmdLimY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_16_CalPortIf1_R MotCtrlPrmEstimnMotBackEmfConSatnX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R DutyCycThermProtnAbsltCtrlTTqFetMtgtnTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R DutyCycThermProtnAbsltCtrlTTqTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R DutyCycThermProtnAbsltCuTTqFetMtgtnTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R DutyCycThermProtnAbsltCuTTqTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R MotCurrRegCfgMotNatFrqDaxY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_4_CalPortIf1_R MotCurrRegCfgMotNatFrqQaxY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_6_CalPortIf1_R MotCtrlPrmEstimnMotCurrDaxInduSatnBilnrSeln;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary1D_u9p7_7_CalPortIf1_R MotCtrlPrmEstimnMotCurrQaxInduSatnX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u16p0_2_8_CalPortIf1_R DutyCycThermProtnThermLoadLimTblX;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u2p14_6_7_CalPortIf1_R MotCtrlPrmEstimnMotInduDaxSatnScaY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u2p14_6_7_CalPortIf1_R MotCtrlPrmEstimnMotInduQaxSatnScaY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_5_CalPortIf1_R DutyCycThermProtnLstTblValNonStall;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_5_CalPortIf1_R DutyCycThermProtnLstTblValStall;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_Ary2D_u9p7_2_8_CalPortIf1_R DutyCycThermProtnThermLoadLimTblY;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R DutyCycThermProtnCtrlTSeln;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R DutyCycThermProtnIgnOffCtrlEna;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R DutyCycThermProtnMotPrTSeln;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R DutyCycThermProtnMplrTSeln;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R DutyCycThermProtnSlowFilTSeln;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R MotCurrRegVltgLimrQaxAntiWdupScagDi;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_boolean_CalPortIf1_R PwrLimrSpdAdjSlewEna;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnAbsltMotVelBreakPt;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnAbsltTTqSlewHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnAbsltTTqSlewLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnCtrlT;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnIgnOffMsgWaitTi;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnThermLimScaFac;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnTqCmdSlewDwn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R DutyCycThermProtnTqCmdSlewUp;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R HiLoadStallLimrStallThermLimSca;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R LrndRackCentrMotTqThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R LrndRackCentrMotVelThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnFetRNom;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotBackEmfConHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotBackEmfConLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotBackEmfConNom;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotBackEmfConSatnScaIvtrLoaMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduDaxHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduDaxIvtrLoaMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduDaxLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduDaxNom;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduQaxHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduQaxIvtrLoaMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduQaxLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotInduQaxNom;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotRHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotRLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotRNom;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnMotWidgThermCoeff;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCtrlPrmEstimnTNom;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrPeakEstimnCurrFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrPeakEstimnCurrPeakEstimdFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegCfgMotDampgRatDax;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegCfgMotDampgRatQax;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegCfgMotRVirtDax;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegCfgMotRVirtQax;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegCfgMotVelFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrCurrLoaScarSlewRate;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrDaxAntiWdupCoeff;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrDualEcuLoaScarSlewRate;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrFETLoaScarSlewRate;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrIvtrLoaScarSlewRate;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrMotVltgBrdgLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrMotVltgDaxIntglHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrMotVltgDaxIntglLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrMotVltgQaxFfLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrMotVltgQaxIntglHiLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrMotVltgQaxIntglLoLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotCurrRegVltgLimrQaxAntiWdupCoeff;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotRefMdlCurrDaxBoostGain;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotRefMdlCurrItrnTolr;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotRefMdlMotCurrDaxMaxSca;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotRefMdlVltgOverRThdSca;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotTqTranlDampgCmdLim;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R MotTqTranlDampgVelThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrAssiRednLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrBackEmfConStdT;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrBrdgVltgAdjSlew;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrBrdgVltgAltFltAdj;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrFilAssiRednThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrLoVoltAssiRcvrThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrMotVelLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrSpdAdjSlewDec;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R PwrLimrSpdAdjSlewInc;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R SysGlbPrmSysTqRat;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnAssiMechAmbLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnAssiMechAmbLpFilFrqDualEcuFltMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnAssiMechAmbLpFilFrqFetMtgtnEna;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnCuAmbLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnCuAmbLpFilFrqDualEcuFltMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnCuAmbLpFilFrqFetMtgtnEna;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnMagAmbLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnMagAmbLpFilFrqDualEcuFltMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnMagAmbLpFilFrqFetMtgtnEna;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnSiAmbLpFilFrq;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnSiAmbLpFilFrqDualEcuFltMtgtn;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R TEstimnSiAmbLpFilFrqFetMtgtnEna;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_float32_CalPortIf1_R VehSpdLimrPosMaxOffs2;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_u16p0_CalPortIf1_R DutyCycThermProtnDutyCycFildThd;
  struct Rte_PDS_AAACalRegn01IninOptSetA01_Dummy_uint16_CalPortIf1_R PwrLimrLoVoltAssiRcvrTi;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01IninOptSetA01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01IninOptSetA00_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01IninOptSetA01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01IninOptSetA01_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01IninOptSetA01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01IninOptSetA02_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn01IninOptSetA01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn01IninOptSetA03_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u12p4_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u12p4_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u12p4_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u12p4_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u12p4_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u1p15_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u1p15_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u1p15_11_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u1p15_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u6p10_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u6p10_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u6p10_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u6p10_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u6p10_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u9p7_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u9p7_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u9p7_11_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u9p7_11_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u5p11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary2D_u5p11_9_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u5p11_9_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupA_Dummy_Ary2D_u5p11_9_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary2D_u5p11_9_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupA_Dummy_Ary2D_u5p11_9_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_u16p0_CalPortIf1_R
{
  P2FUNC(u16p0, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn02Rt01GroupA_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u12p4_9_CalPortIf1_R BmwPwrPrkgDampgPinionAgSelnTbl;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u1p15_11_CalPortIf1_R BmwPwrPrkgDampgVehSpdScaFacY;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u6p10_9_CalPortIf1_R BmwPwrPrkgDampgHwVelTblX;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary1D_u9p7_11_CalPortIf1_R BmwPwrPrkgDampgVehSpdLnrSelnX;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_Ary2D_u5p11_9_9_CalPortIf1_R BmwPwrPrkgDampgBasPwrPrkgDampgY;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_float32_CalPortIf1_R BmwStReqMgrHwTqThd;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_float32_CalPortIf1_R BmwStReqMgrOperRampRate;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_float32_CalPortIf1_R BmwStReqMgrSwtOffSpdLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_float32_CalPortIf1_R BmwStReqMgrSysProtnRednFacThd;
  struct Rte_PDS_AAACalRegn02Rt01GroupA_Dummy_u16p0_CalPortIf1_R BmwStReqMgrDrvrActvTmrThd;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt00GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s10p5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_s10p5_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s10p5_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_s10p5_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_s10p5_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_s10p5_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u12p4_7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_7_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u12p4_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_9_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u4p12_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u4p12_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u4p12_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u4p12_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u8p8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u8p8_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u8p8_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u8p8_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u8p8_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u8p8_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_8_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u10p6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_12_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u10p6_8_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_12_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_12_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u10p6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u10p6_8_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u12p4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u12p4_8_12_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u12p4_8_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u12p4_8_12_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u12p4_8_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u12p4_8_12_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_10_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u2p14_5_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_10_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_10_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u2p14_5_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_7_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u2p14_7_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_7_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_7_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_7_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u6p10_8_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u6p10_8_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u6p10_8_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u6p10_8_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u6p10_8_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u8p8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_10_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u8p8_5_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_10_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_10_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u8p8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u8p8_5_8, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_boolean_CalPortIf1_R
{
  P2FUNC(boolean, RTE_CODE, Prm_Logl) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn02Rt01GroupC_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_s10p5_8_CalPortIf1_R CtrldVelRtnVelErrScaX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_7_CalPortIf1_R CtrldVelRtnVelErrScaBilnrSeln;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u12p4_9_CalPortIf1_R CtrldVelRtnHwPosnScaX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_5_CalPortIf1_R CtrldVelRtnVelErrVehSpdScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u2p14_9_CalPortIf1_R CtrldVelRtnHwPosnScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u4p12_8_CalPortIf1_R CtrldVelRtnPropGain;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u8p8_8_CalPortIf1_R CtrldVelRtnIntglGain;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_5_CalPortIf1_R CtrldVelRtnVehSpdScaBilnrSeln;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary1D_u9p7_8_CalPortIf1_R CtrldVelRtnVelSpdTbl;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_12_CalPortIf1_R CtrldVelRtnDesVelY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u10p6_8_9_CalPortIf1_R CtrldVelRtnDampgX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u12p4_8_12_CalPortIf1_R CtrldVelRtnDesVelX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_10_CalPortIf1_R CtrldVelRtnHwTqSca1Y;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_10_CalPortIf1_R CtrldVelRtnHwTqSca2Y;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R CtrldVelRtnDesVelScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R CtrldVelRtnPinionTqScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_5_8_CalPortIf1_R CtrldVelRtnTqGrdtScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u2p14_7_8_CalPortIf1_R CtrldVelRtnVelErrScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u6p10_8_9_CalPortIf1_R CtrldVelRtnDampgY;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_10_CalPortIf1_R CtrldVelRtnHwTqSca1X;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_10_CalPortIf1_R CtrldVelRtnHwTqSca2X;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R CtrldVelRtnDesVelScaX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R CtrldVelRtnPinionTqScaX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_Ary2D_u8p8_5_8_CalPortIf1_R CtrldVelRtnTqGrdtScaX;
  struct Rte_PDS_AAACalRegn02Rt01GroupC_Dummy_boolean_CalPortIf1_R CtrldVelRtnVelErrScaEna;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt00GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(s4p11, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_s4p11_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_s4p11_7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_s4p11_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_s4p11_7_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_s4p11_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u10p6, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u10p6_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u10p6_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u10p6_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u10p6_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u10p6_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u15p1, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u15p1_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u15p1_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u15p1_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u15p1_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u15p1_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u1p15_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u1p15_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u1p15_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u1p15_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u1p15_4_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u2p14_7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_7_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_7_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u4p12_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u6p10_12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u6p10_2, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_2_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_2_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_10_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_10_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u9p7, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# else
typedef P2CONST(Ary1D_u9p7_5, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R_Calprm_Ary1D_FncRetPtrType, RTE_CODE, Prm_Ary1D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u15p1, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_10_24_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u15p1_10_24, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_10_24_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_10_24_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_10_24_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u15p1, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u15p1_12_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_12_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u1p15, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u1p15_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u1p15_12_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u1p15_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u1p15_12_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u1p15_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u2p14, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u2p14_12_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u2p14_12_4, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u2p14_12_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u2p14_12_4_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u2p14_12_4_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_10_24_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u4p12_10_24, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_10_24_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_10_24_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_10_24_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u4p12, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u4p12_12_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_12_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

# ifdef RTE_PTR2ARRAYBASETYPE_PASSING
typedef P2CONST(u6p10, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u6p10_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# else
typedef P2CONST(Ary2D_u6p10_12_9, AUTOMATIC, RTE_CONST_DEFAULT_RTE_CALPRM_GROUP) Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u6p10_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType;
# endif

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u6p10_12_9_CalPortIf1_R
{
  P2FUNC(Rte_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u6p10_12_9_CalPortIf1_R_Calprm_Ary2D_FncRetPtrType, RTE_CODE, Prm_Ary2D) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn02Rt01GroupD_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_s4p11_7_CalPortIf1_R ClsdLoopHysSysFricScaX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u10p6_4_CalPortIf1_R ClsdLoopDampgEotEntrX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u10p6_4_CalPortIf1_R ClsdLoopDampgEotExitX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u15p1_4_CalPortIf1_R ClsdLoopHysRackFFacX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u1p15_4_CalPortIf1_R ClsdLoopDampgEotEntrY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u1p15_4_CalPortIf1_R ClsdLoopDampgEotExitY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R ClsdLoopHysHwAgQuadBlndY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R ClsdLoopHysHwAgQuadQlfrX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R ClsdLoopHysHwAgQuadQlfrY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_2_CalPortIf1_R ClsdLoopHysHwVelQuadBlndY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u2p14_7_CalPortIf1_R ClsdLoopHysSysFricScaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u4p12_5_CalPortIf1_R ClsdLoopHysSysFricOffsLimY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R ClsdLoopHysDeltaY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R ClsdLoopHysGainY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_12_CalPortIf1_R ClsdLoopHysRhoY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_2_CalPortIf1_R ClsdLoopHysHwAgQuadBlndX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u6p10_2_CalPortIf1_R ClsdLoopHysHwVelQuadBlndX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_10_CalPortIf1_R EffortVehSpdBilnrSeln;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary1D_u9p7_5_CalPortIf1_R ClsdLoopHysSysFricOffsLimX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_10_24_CalPortIf1_R EffortRackFX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u15p1_12_9_CalPortIf1_R ClsdLoopDampgRackFX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u1p15_12_9_CalPortIf1_R ClsdLoopDampgRackFY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u2p14_12_4_CalPortIf1_R ClsdLoopHysRackFFacY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_10_24_CalPortIf1_R EffortRackFY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u4p12_12_9_CalPortIf1_R ClsdLoopDampgPinionVelY;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_Ary2D_u6p10_12_9_CalPortIf1_R ClsdLoopDampgPinionVelX;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysHwAgBlndFac;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysPolarity;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerInHwAgNegLowrLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerInHwAgNegUpprLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerInHwAgPosLowrLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerInHwAgPosUpprLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerOutHwAgNegLowrLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerOutHwAgNegUpprLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerOutHwAgPosLowrLim;
  struct Rte_PDS_AAACalRegn02Rt01GroupD_Dummy_float32_CalPortIf1_R ClsdLoopHysSteerOutHwAgPosUpprLim;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt00GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

struct Rte_PDS_AAACalRegn02Rt01_Dummy_float32_CalPortIf1_R
{
  P2FUNC(float32, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_PDS_AAACalRegn02Rt01_Dummy_u16p0_CalPortIf1_R
{
  P2FUNC(u16p0, RTE_CODE, Prm_Val) (void); /* PRQA S 0850 */ /* MD_MSR_19.8 */
};

struct Rte_CDS_AAACalRegn02Rt01_Dummy
{
  /* Port API section */
  struct Rte_PDS_AAACalRegn02Rt01_Dummy_float32_CalPortIf1_R BmwStReqMgrStsDrvrActvyTqChgThd;
  struct Rte_PDS_AAACalRegn02Rt01_Dummy_u16p0_CalPortIf1_R BmwStReqMgrAllwToOffThd;
  /* Instance Id section */
  uint8 Instance_Id;
  /* Vendor specific section */
};

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt00_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt01GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt01GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt01GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt01_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt02GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt02GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt02GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt02_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupA_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt03GroupA_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupC_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt03GroupC_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01GroupD_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt03GroupD_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# define RTE_START_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(struct Rte_CDS_AAACalRegn02Rt01_Dummy, RTE_CONST) Rte_Instance_AAACalRegn02Rt03_Dummy; /* PRQA S 0850 */ /* MD_MSR_19.8 */

# define RTE_STOP_SEC_CONST_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


/**********************************************************************************************************************
 * Buffer definitions for implicit access to S/R port elements
 *********************************************************************************************************************/

# define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Rte_DE_Vin_LifeCycleRequestType Rte_LifeCycleRequest_requestMode;
} Rte_tsRB_Vin_Vin_LifeCycleModeRequest; /* PRQA S 0779 */ /* MD_MSR_5.1_779 */

/* PRQA S 0750, 3629 L1 */ /* MD_MSR_18.4, MD_Rte_3629 */
typedef union
{
  Rte_tsRB_Vin_Vin_LifeCycleModeRequest Rte_Vin_Vin_LifeCycleModeRequest; /* PRQA S 3629 */ /* MD_Rte_3629 */
} Rte_tuRB_Task_100ms_Appl10;
/* PRQA L:L1 */

typedef struct
{
  Rte_tuRB_Task_100ms_Appl10 Rte_RB; /* PRQA S 3629 */ /* MD_Rte_3629 */
} Rte_tsTask_100ms_Appl10;

# define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

/**********************************************************************************************************************
 *  LOCAL DATA TYPES AND STRUCTURES
 *********************************************************************************************************************/

typedef unsigned int Rte_BitType;
/**********************************************************************************************************************
 * type and extern declarations of RTE internal variables
 *********************************************************************************************************************/

/**********************************************************************************************************************
 * Rte Init State Variable
 *********************************************************************************************************************/

# define RTE_STATE_UNINIT    (0U)
# define RTE_STATE_SCHM_INIT (1U)
# define RTE_STATE_INIT      (2U)

# define RTE_START_SEC_VAR_ZERO_INIT_8BIT
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern volatile VAR(uint8, RTE_VAR_ZERO_INIT) Rte_InitState; /* PRQA S 0850, 3408 */ /* MD_MSR_19.8, MD_Rte_3408 */

# define RTE_STOP_SEC_VAR_ZERO_INIT_8BIT
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

# ifdef RTE_CORE

/**********************************************************************************************************************
 * Buffers for unqueued S/R
 *********************************************************************************************************************/

#  define RTE_START_SEC_VAR_Appl7_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(BmwFltLampReqSts1, RTE_VAR_INIT) Rte_BmwFltHndlg_BmwFltLampReqSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwFltLampReqTyp2, RTE_VAR_INIT) Rte_BmwFltHndlg_BmwFltLampReqTyp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(HaptcFbSt1, RTE_VAR_INIT) Rte_BmwHaptcFb_HaptcFbSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwHaptcFb_HwOscnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHaptcFb_HwOscnFallRampRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHaptcFb_HwOscnFrq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHaptcFb_HwOscnMotAmp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHaptcFb_HwOscnRisngRampRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwTqOvrlArbn_HwTqCmdOvrl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwPwrPrkgDampg_DampgCmdPwrPrkg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwTrfcJamAssiSt1, RTE_VAR_INIT) Rte_BmwTrfcJamAssiDampg_BmwTrfcJamAssiDampgSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwTrfcJamAssiDampg_TrfcJamAssiCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_ClsdLoopDampg_EotCtrlSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_ClsdLoopDampg_EotDeltaAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(EotSt1, RTE_VAR_INIT) Rte_ClsdLoopDampg_EotSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_ClsdLoopDampg_HwTqCmdDampg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_ClsdLoopHys_HwTqCmdHys_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CtrldVelRtn_CtrldVelRtnCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CtrldVelRtn_HwAgRtnOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CtrldVelRtn_RtnCmdDiagcDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CtrldVelRtn_RtnCmdScaServo_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_DutyCycThermProtn_DualEcuFltMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_DutyCycThermProtn_DutyCycThermProtnMaxOutp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_DutyCycThermProtn_IgnTiOff_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DutyCycThermProtn_ThermDutyCycProtnLoadDptLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DutyCycThermProtn_ThermDutyCycProtnTDptLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DutyCycThermProtn_ThermLimSlowFilMax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DutyCycThermProtn_ThermMotTqLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DutyCycThermProtn_ThermRednFac_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_DutyCycThermProtn_VehTiVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Effort_HwTqCmdEffort_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_EotProtn_EotActvCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_EotProtn_EotAssiSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_EotProtn_EotDampgCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_EotProtn_EotMotTqLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_EpsStEstimn_RackFEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(TorsBarStEstimdRec1, RTE_VAR_INIT) Rte_EpsStEstimn_TorsBarStEstimd_Rec; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_HiLoadStallLimr_DualEcuFltMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_HiLoadStallLimr_StallMotTqLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_HwRefTqSum_HwTqCmdSum_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_InertiaCmpVel_AssiCmdBas_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_InertiaCmpVel_InertiaCmpDecelGainDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_InertiaCmpVel_InertiaCmpVelCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_InertiaCmpVel_WhlImbRejctnAmp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LrnPinionCentr_PinionCentrLrnCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LrnPinionCentr_PinionCentrLrnHwCentr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LrnPinionCentr_PinionCentrLrnHwTrvl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_LrnPinionCentr_PinionCentrLrnSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_RvsBattProtn_RvsBattProtnStsQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_CmplncErrPinionToHw_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_HwAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_HwVel_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_MotAgToRackPosnInstsRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_MotToRackFInstsRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_MotToRackInstsEff_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_PinionAgToRackInstsEff_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_PinionAgToRackPosnInstsRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_PinionTqToRackFInstsRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_PinionVel_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_RackPosn_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_RackVel_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_RoadWhlAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_SteerArmLen_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_SysAssiTqRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_SysKineRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysKineAndEff_SysTqRat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSpdLimr_VehSpdMotTqLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_Appl7_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_Appl8_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_CDD_BattRtnCurr_BattRtnCurrAmpr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_BattRtnCurr_BattRtnCurrStsQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_ElecPwrCns_ElecInpPwrEstim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_ElecPwrCns_SplyCurrEstim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TurnCntrCorrln_TurnCntrCorrlnSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TurnCntrCorrln_TurnCntrIdptSig_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_Appl8_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_Appl9_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_BmwSplyCurrLim_BmwStrtStopLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSplyCurrLim_BmwStrtStopMsgActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSplyCurrLim_RemCtrlPrkgEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwSplyCurrLim_SplyCurrLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwSecurVehSpdSts1, RTE_VAR_INIT) Rte_BmwVehSpd_BmwSecurVehSpdSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwVehSpd_VehSpd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwVehSpd_VehSpdVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_EcuTMeas_DiagcStsLimdTPrfmnc_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_EcuTMeas_EcuTFild_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LimrCdng_EotAssiScaCdnd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LimrCdng_EotMotTqLimCdnd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LimrCdng_StallMotTqLimCdnd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LimrCdng_SysMotTqCmdScaCdnd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LimrCdng_ThermMotTqLimCdnd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LimrCdng_VehSpdMotTqLimCdnd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TEstimn_AmbT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TEstimn_AmbTVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TEstimn_AssiMechT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TEstimn_DualEcuFltMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TEstimn_EngOilT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TEstimn_EngOilTVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_TEstimn_IgnTiOff_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TEstimn_MotFetT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TEstimn_MotMagT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TEstimn_MotWidgT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TEstimn_VehTiVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TunSelnAuthy_TunSelnRtDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehLatA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehLatAEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehLatAEstimdVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehLatAVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehLgtA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehLgtASerlCom_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehLgtAVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehLgtAVldSerlCom_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehSpd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehSpdOvrd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehSpdOvrdEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehSpdVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_VehSigCdng_VehYawRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_VehSigCdng_VehYawRateVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_Appl9_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Vin_ComVinType, RTE_VAR_INIT) Rte_BacComIf_ComVin_ComVin; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BattVltg_BrdgVltg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_BattVltgCorrln_BattSwdVltgCorrlnSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_BattVltgCorrln_BattVltgCorrlnIdptSig_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BattVltgCorrln_DftBrdgVltgActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BattVltgCorrln_InhbBattVltgDiagc_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BattVltgCorrln_SwdVltgLimd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwDiagcSrvHndlg_BmwHwAgOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwDiagcSrvHndlg_LockToLockEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwDrvgDynStMac_DrvgDynActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(DrvgDynIfSt1, RTE_VAR_INIT) Rte_BmwDrvgDynStMac_DrvgDynIfSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwDrvgDynStMac_OutpTqOvrlRampInEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_AlgndPinionAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_BmwPinionAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwPinionAgQlfr1, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_BmwPinionAgQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_BmwRackCentrToVehCentrOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_BmwRackCentrToVehCentrOffsVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_DiKineIntegrityTest_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_HwAgCcwDetd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_HwAgCwDetd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_HwAgEotCcw_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_HwAgEotCw_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_LongTermVehCentrCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_OffsCmpdPinionAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_PinionAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwHwAgArbnAndEotPosn_PinionAgConf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMotTqOvrlArbn_MotTqOvrlCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMotTqOvrlArbn_PosnServoEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwActIntgtdCtrlModlPosnIdxVal_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwActIntgtdCtrlModlPosnIdxValVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwQuadOffsSts1, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwQuadOffsSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwQuadOffsStsVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwQuadRtrOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_BmwQuadRtrOffsVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot107Bas0Repn1BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_BmwPinionAgOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwPinionAgOffsSts1, RTE_VAR_INIT) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_BmwPinionAgOffsSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot108Bas0Repn2BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwBasPtlNetCtrl1, RTE_VAR_INIT) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwBasPtlNetCtrl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwBasPtlNetCtrlVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwVehCdn1, RTE_VAR_INIT) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwVehCdn_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwVehCdnQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_BmwVehCdnVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot121Bas1Repn2BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwHaptcFbDirNr1, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbDirNr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbDirNrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwHaptcFbIntenNr1, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbIntenNr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbIntenNrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwHaptcFbPatNr1, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbPatNr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_BmwHaptcFbPatNrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot269Bas2Repn4BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwFltLampFlsgFrq1, RTE_VAR_INIT) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_BmwFltLampFlsgFrq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_BmwMsgSlot274Bas2Repn4BusFrChA_BmwFltLampReqTxTyp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_BmwOdomDst_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_BmwOdomDstVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot276Bas4Repn8BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot315Bas0Repn1BusFrChA_MotTqCmdPreLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(EpsCurrLimSts1, RTE_VAR_INIT) Rte_BmwMsgSlot49Bas1Repn2BusFrChA_EpsCurrLimSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot51Bas0Repn2BusFrChA_BmwPinionAgIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot51Bas0Repn2BusFrChA_BmwPinionAgIdxVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwSeldPosnUnit1, RTE_VAR_INIT) Rte_BmwMsgSlot51Bas0Repn2BusFrChA_BmwSeldPosnUnit_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot51Bas0Repn2BusFrChA_BmwTarMotTqVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwTqSnsrIdx1, RTE_VAR_INIT) Rte_BmwMsgSlot51Bas0Repn2BusFrChA_BmwTqSnsrIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwRtIdx1, RTE_VAR_INIT) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_BmwRtIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_BmwRtIdxVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_BmwSteerMdfnFac_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot53Bas3Repn8BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_BmwVehLatA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_BmwVehLatAQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_BmwVehLatAVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas0Repn2BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwCogVehSpd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwCogVehSpdQlfr1, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwCogVehSpdQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwCogVehSpdQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwCogVehSpdVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwNearStillVehSpdSts1, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwNearStillVehSpdSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_BmwNearStillVehSpdStsVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot55Bas3Repn4BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_BmwVehYawQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_BmwVehYawRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_BmwVehYawRateVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot56Bas0Repn2BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynDampgFacReq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynEffortFacReq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynEnaRqst_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynErrIfActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwOvrlCmdQlfr1, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynFacQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynFacQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwDrvgDynRtnFacReq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwOvrlCmdQlfr1, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrlQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarHwTqOvrlQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwOvrlCmdQlfr1, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActrQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTarSteerTqDrvrActrQlfrVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgScaReq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgScaReqVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwTrfcJamAssiDampgStReq1, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgStReq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_BmwTrfcJamAssiDampgStReqVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas0Repn2BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_BmwMaxCurrLimr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwMaxCurrLimrSts1, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_BmwMaxCurrLimrSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_BmwRqrdCurrLimEpsSftyVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwMsgSlot68Bas1Repn2BusFrChA_FltCodEnad_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(BmwEpsFctSts1, RTE_VAR_INIT) Rte_BmwStReqMgr_BmwEpsFctSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwStReqMgr_PwrSplyEnaReq_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(StsDrvrActvy1, RTE_VAR_INIT) Rte_BmwStReqMgr_StsDrvrActvy_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(StsSteerAssi1, RTE_VAR_INIT) Rte_BmwStReqMgr_StsSteerAssi_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwStReqMgr_SysOperMotTqCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwStReqMgr_SysOperRampRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwStReqMgr_SysStReqEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SysSt1, RTE_VAR_INIT) Rte_BmwStReqMgr_TarEcuSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_BmwOutpTqOvrlCmdEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_BmwStrtStopMsgEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwSwFctDi_CtrldVelRtnCmdBmwOvrd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_DampgCmdPwrPrkgEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_DrvgDynFacEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_FricLrngCustEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_HaptcFbEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwSwFctDi_HwTqCmdHysBmwOvrd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_HwTqOvrlCmdEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_InertiaCmpVelCmdDiBmwOvrd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwSwFctDi_MaxCurrAtHiSpd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwSwFctDi_MaxCurrAtLoSpd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_PullCmpCmdDiBmwOvrd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_TrfcJamAssiCmdEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_BmwSwFctDi_TunSetHndlrEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwTqOvrlCdngAndDrvgDynFac_BmwOutpTqOvrlCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwTqOvrlCdngAndDrvgDynFac_DampgCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwTqOvrlCdngAndDrvgDynFac_EffortCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_BmwTqOvrlCdngAndDrvgDynFac_RtnCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_BmwTunSetHndlr_DesIninIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_BmwTunSetHndlr_DesIninOptSetAIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_BmwTunSetHndlr_DesRtIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Coding_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_Coding_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Darh_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_Darh_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Dlog_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_Dlog_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Omc_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_Omc_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(StdDiag_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_StdDiag_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SysTime_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_SysTime_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Vin_LifeCycleRequestType, RTE_VAR_INIT) Rte_BswM_Provide_MSRP_Vin_requestMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_AdcDiagc_Adc0Faild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_AdcDiagc_Adc1Faild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_AdcDiagc_AdcDiagcEndPtrOutp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_AdcDiagc_AdcDiagcStrtPtrOutp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1ScanGroup2Ref0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1ScanGroup2Ref1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1ScanGroup3Ref0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1ScanGroup3Ref1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1SelfDiag0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1SelfDiag2_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_Adc1SelfDiag4_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_BattRtnCurrAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_BattVltg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_BattVltgAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_BattVltgSwd1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_BattVltgSwd1AdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_EcuT_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_EcuTAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_HwTq4RawAdcAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_HwTq5RawAdcAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_MotCurrAdcVlyAAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_MotCurrAdcVlyBAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_MotCurrAdcVlyCAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_MotDrvr1IninTestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_RvsBattDiagcGndAdc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_RvsBattDiagcGndAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_RvsBattDiagcRtnAdc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_Bmw5441McuCfg_RvsBattDiagcRtnAdcFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_CurrMeas_CurrMeasWrmIninTestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(MotCurrEolCalSt2, RTE_VAR_INIT) Rte_CDD_CurrMeas_MotCurrEolCalSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_CurrMeas_MotCurrQlfr1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_FlsMem_CodFlsCrcChkCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_FlsMem_SwApplCrc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_HwTq4Meas_HwTq4_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_HwTq4Meas_HwTq4Qlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_HwTq4Meas_HwTq4RollgCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_HwTq5Meas_HwTq5_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_HwTq5Meas_HwTq5Qlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_HwTq5Meas_HwTq5RollgCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_McuDiagc_LoopCntr2MilliSec_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(EgyModSt1, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_EgyModSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_MotAg0MeclQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_MotAg0QepFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_MotAg0SnsrCfgAdr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_MotAg0TurnCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_MotAg0TurnCntrQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_MotAg0Meas_MotAg0TurnCntrRollgCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_MotAg1Meas_MotAg1MeclQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_MotAg1Meas_MotAg1QepFaild_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotAg1Meas_MotAg1TurnCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_CDD_MotAg1Meas_MotAg1TurnCntrQlfr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_MotAg1Meas_MotAg1TurnCntrRollgCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(s18p13, RTE_VAR_INIT) Rte_CDD_MotAgCmp_MotAgCumvAlgndCrf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(s18p13, RTE_VAR_INIT) Rte_CDD_MotAgCmp_MotAgCumvAlgndMrf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_MotAgCmp_MotAgCumvAlgndVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0ScanGroup2Ref0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0ScanGroup2Ref1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0ScanGroup3Ref0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0ScanGroup3Ref1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0SelfDiag0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0SelfDiag2_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Adc0SelfDiag4_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_BattRtnCurrAdc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_BattVltgAdc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_FastLoopCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_HwTq4RawAdc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Ary1D_f32_8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_HwTq4RawFastAdcBuf_Ary1D; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_HwTq5RawAdc_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Ary1D_f32_8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_HwTq5RawFastAdcBuf_Ary1D; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0ErrReg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(u0p16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0Mecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0MeclRollgCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0ParFltCnt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0SpiMecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0TurnCntrReg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0VltgFltCnt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg0WarnReg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1ErrReg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(u0p16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1Mecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1MeclRollgCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1ParFltCnt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1SpiMecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1TurnCntrReg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1VltgFltCnt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg1WarnReg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg3Mecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAg4Mecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Ary1D_u0p16_8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAgBuf_Ary1D; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAgBufIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(s15p16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAgCumvAlgndMrfRev_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAgCumvInid_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Ary1D_u32_8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotAgTiBuf_Ary1D; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrAdcVlyA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrAdcVlyB_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrAdcVlyC_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrCorrdA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrCorrdB_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrCorrdC_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrDax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrQax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotCurrRollgCntr1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotVltgDax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_MotVltgQax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_Ntc5DErrCnt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_PhaOnTiSumA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_PhaOnTiSumB_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_PhaOnTiSumC_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CDD_MotCtrlMgr_SlowLoopCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotVel_MotVelCrf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CDD_MotVel_MotVelMrf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_MotVel_MotVelVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CDD_RamMem_LclRamEccSngBitCntrOutp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_Tauj0CfgAndUse_PhaOnTiMeasdA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_Tauj0CfgAndUse_PhaOnTiMeasdB_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CDD_Tauj0CfgAndUse_PhaOnTiMeasdC_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CDD_XcpIf_CustXcpEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_AssiLnrGain_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_AssiLnrGainEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_AssiMechTEstimnDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_DampgCmdBasDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_DutyCycThermProtnDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_EotProtnDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_FricLrngDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwAg0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwAg1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwTq0_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwTq1_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwTq2_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_HwTq3_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_HysCmpCmdDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint32, RTE_VAR_INIT) Rte_CmnMfgSrv_IgnCntr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_InertiaCmpVelCmdDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_LoaScaDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_MfgDiagcInhb_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(MfgEnaSt1, RTE_VAR_INIT) Rte_CmnMfgSrv_MfgEnaSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CmnMfgSrv_MotAg2Mecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint16, RTE_VAR_INIT) Rte_CmnMfgSrv_MotAgMecl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_MotTqCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_PullCmpCmdDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_PullCmpLrngDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_RtnCmdDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_StallMotTqLimDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_SysMotTqCmdRampRateDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_SysStImdtTranReqOff_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_SysStReqEnaOvrd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmnMfgSrv_VehSpdOvrd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_CmnMfgSrv_VehSpdOvrdEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmplncErr_CmplncErrMotToPinion_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CmplncErr_CmplncErrPinionToHw_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CurrMeasCorrln_CurrMeasCorrlnSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_CurrMeasCorrln_CurrMeasIdptSig_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_CurrMeasCorrln_CurrMotSumABC_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_DiagcMgr_ClrDiagcFlgProxy_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_DiagcMgr_DiagcStsCtrldShtDwnFltPrsnt_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_DiagcMgr_DiagcStsNonRcvrlReqDiFltPrsnt_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DiagcMgr_SysDiMotTqCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_DiagcMgr_SysDiRampRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_DiagcMgr_SysStFltOutpReqDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Dlog_ProgIdArrayType, RTE_VAR_INIT) Rte_Dlog_ProgId_progId; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_FalbckAssi_FalbckAssiMotTqCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_GateDrv0Ctrl_DiagcStsIvtr1Inactv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_GateDrv0Ctrl_Ivtr1PwrDiscnctFltSts_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(IvtrFetFltPha1, RTE_VAR_INIT) Rte_GateDrv0Ctrl_IvtrFetFltPha_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(IvtrFetFltTyp1, RTE_VAR_INIT) Rte_GateDrv0Ctrl_IvtrFetFltTyp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_GateDrv0Ctrl_MotDrvErrA_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_GateDrv0Ctrl_MotDrvErrB_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_GateDrv0Ctrl_MotDrvErrC_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_GateDrv0Ctrl_MotDrvr0IninTestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_GlbLimr_LimdMotTqCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_HwTqArbn_HwTq_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_HwTqCorrln_HwTqChACorrlnTraErr_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_HwTqCorrln_HwTqCorrlnSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_HwTqCorrln_HwTqIdptSig_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_HwTqTrakgCtrl_MotTqCmdTrakgCtrl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LoaMgr_DiagcStsIvtr2Inactv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LoaMgr_HwTqLoaMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LoaMgr_LoaRateLim_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LoaMgr_LoaSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(LoaSt1, RTE_VAR_INIT) Rte_LoaMgr_LoaSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LoaMgr_MotAgLoaMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LoaMgr_MotAgSnsrlsAvl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_LoaMgr_MotAndThermProtnLoaMod_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LoaMgr_TqLoaAvl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SteerMod1, RTE_VAR_INIT) Rte_LoaMgr_VehSteerMod_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LrndRackCentr_LongTermRackCentrCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LrndRackCentr_RackCentrCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LrndRackCentr_RackCentrMotAgErrPrsnt_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_LrndRackCentr_RackCentrMotAgVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LrndRackCentr_RackCentrPinionAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_LrndRackCentr_TotRackTrvl_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_MotAgCorrln_MotAgMeclCorrlnSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_MotAgCorrln_MotAgMeclIdptSig_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_DualEcuFltMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_MotBackEmfConEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_MotInduDaxEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_MotInduDaxEstimdIvs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_MotInduQaxEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_MotInduQaxEstimdIvs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCtrlPrmEstimn_MotREstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_MotCurrPeakEstimn_DualEcuMotCtrlMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrPeakEstimn_MotCurrPeakEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrPeakEstimn_MotCurrPeakEstimdFild_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_MotCurrRegCfg_DualEcuMotCtrlMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotAgElecDly_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotDampgDax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotDampgQax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotIntglGainDax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotIntglGainQax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotPropGainDax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotCurrRegCfg_MotPropGainQax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_MotQuadDetn_MotDirInsts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(MotQuad1, RTE_VAR_INIT) Rte_MotQuadDetn_MotQuad_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_MotRefMdl_DualEcuMotCtrlMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotBackEmfVltg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotCurrAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotCurrDaxCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotCurrDaxMax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotCurrQaxCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotReacncDax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotReacncQax_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotVltgDaxFf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotVltgDaxFfStat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotVltgQaxFf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotVltgQaxFfStat_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotRefMdl_MotVltgSatnIndFf_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotTqCalcd_MotTqEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotTqCmdSca_MotTqCmdMrfScad_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotTqTranlDampg_MotTqCmdCrfDampd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_MotTqTranlDampg_MotTqCmdMrfDampd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_MotTqTranlDampg_MotTqTranlDampgCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PhaDiscnct_PhaDiscnctDiagcActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(PhaDiscnctPwmVect1, RTE_VAR_INIT) Rte_PhaDiscnct_PhaDiscnctDiagcPwmVect_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PhaDiscnct_PhaDiscnctInactv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PhaDiscnct_PhaDiscnctWrmIninTestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_AssiMechPolarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg0Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg1Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg2Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg3Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg4Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg5Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg6Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwAg7Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq0Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq1Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq2Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq3Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq4Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq5Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq6Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_HwTq7Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl0Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl1Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl2Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl3Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl4Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl5Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl6Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotAgMecl7Polarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(sint8, RTE_VAR_INIT) Rte_PolarityCfg_MotElecMeclPolarity_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnServoCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnServoEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnServoHwAg_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnServoHwVel_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnServoIntgtrOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnServoIntgtrSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PosnTrakgServo_PosnTrakgArbnFltMtgtnEna_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PullCmpActv_PullCmpActvDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PullCmpActv_PullCmpCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PullCmpActv_PullCmpCustLrngDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PullCmpActv_VehYawRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PullCmpActv_VehYawRateVld_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PwrDiscnct_PwrDiscnctATestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PwrDiscnct_PwrDiscnctBTestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PwrLimr_AltFltActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PwrLimr_DualEcuFltMtgtnSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PwrLimr_MotTqCmdPwrLimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_PwrLimr_PwrLimrRednFac_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_PwrUpSeq_StrtUpSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_PwrUpSeq_SysStWrmIninCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_StOutpCtrl_SysMotTqCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_StOutpCtrl_SysStReqDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_StOutpCtrl_VehStrtStopMotTqCmdSca_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_StOutpCtrl_VehStrtStopRampRate_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(NormalCommunicationModeType, RTE_VAR_INIT) Rte_StdDiag_ComControlModeRequestPort_requestedMode; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SteerCmdArbnAndLim_ArbdMotTqCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_SteerCmdArbnAndLim_MotTqCmdLimDi_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SteerCmdArbnAndLim_MotTqCmdLimdPreStall_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Swp_HwTqSwp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Swp_MotTqCmdSwp_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysFricLrng_MaxLrndFric_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysFricLrng_SysFricEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysFricLrng_SysFricOffs_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_SysFricLrng_SysSatnFricEstimd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SysSt1, RTE_VAR_INIT) Rte_SysStMod_SysSt_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TmplMonr_TmplMonrIninTestCmpl_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TqOscn_HwOscnActv_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_TqOscn_HwOscnCmd_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_TqOscn_HwOscnDcThdExcdd_Logl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TunSelnMngt_ActvGroup_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TunSelnMngt_ActvIninIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TunSelnMngt_ActvIninOptSetAIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(uint8, RTE_VAR_INIT) Rte_TunSelnMngt_ActvRtIdx_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(CalCopySts1, RTE_VAR_INIT) Rte_TunSelnMngt_CalCopySts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(RtIdxChgSts1, RTE_VAR_INIT) Rte_TunSelnMngt_RtIdxChgSts_Val; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Vin_VinType, RTE_VAR_INIT) Rte_Vin_Vin_Vin; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Rte_BitType Rte_ModeSwitchAck_Dcm_DcmEcuReset_DcmEcuReset_Ack : 1;
  Rte_BitType Rte_ModeSwitchAck_Dlog_LifeCycle_Mode_Ack : 1;
  Rte_BitType Rte_ModeSwitchAck_Vin_VinChangeIndicator_ChangeIndicator_Ack : 1;
} Rte_Appl10_AckFlagsType;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_Appl10_AckFlagsType, RTE_VAR_INIT) Rte_Appl10_AckFlags; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Rte_BitType Rte_RxTimeout_AVL_STEA_PNI_OFFS_9678c0e9 : 1;
  Rte_BitType Rte_RxTimeout_CTR_WARN_DIR_VIB_EPS_66c73f8f : 1;
  Rte_BitType Rte_RxTimeout_CTR_WARN_ILVL_VIB_EPS_66c73f8f : 1;
  Rte_BitType Rte_RxTimeout_CTR_WARN_PTRN_VIB_EPS_66c73f8f : 1;
  Rte_BitType Rte_RxTimeout_FACT_MO_STE_SO_DXP_59dc6376 : 1;
  Rte_BitType Rte_RxTimeout_MILE_KM_a6dd5496 : 1;
  Rte_BitType Rte_RxTimeout_ST_ENERG_FZM_e7ce1a0c : 1;
  Rte_BitType Rte_RxTimeout_ST_ILK_ERRM_FZM_e7ce1a0c : 1;
  Rte_BitType Rte_RxTimeout_SU_CLU_STMOM_SFE_DXP_59dc6376 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_ACLNY_MASSCNTR_461c64b1 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_CON_VEH_675e7344 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_ENERG_DGR_DRDY_3f76efd3 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_OFFS_QUAD_EPS_cc150a52 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_TAR_QTA_STRMOM_DV_231dfb08 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_TAR_STMOM_DV_ACT_9a7b28d3 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_VYAW_VEH_fc66be94 : 1;
  Rte_BitType Rte_RxTimeout_sigGroup_V_VEH_2fe00c20 : 1;
} Rte_Appl10_RxTimeoutFlagsType;

#  define RTE_START_SEC_VAR_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_Appl10_RxTimeoutFlagsType, RTE_VAR_ZERO_INIT) Rte_Appl10_RxTimeoutFlags;

#  define RTE_STOP_SEC_VAR_ZERO_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


/**********************************************************************************************************************
 * Buffer for inter-runnable variables
 *********************************************************************************************************************/
#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_Irv_CDD_MotAg0Meas_MotAg0Qlfr; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(SigQlfr1, RTE_VAR_INIT) Rte_Irv_CDD_MotAg0Meas_TurnCntr0Qlfr; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_Appl7_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_DutyCycThermProtn_FilStVariReInitFlg; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_Appl7_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_GateDrv0Ctrl_GateDrv0Ena; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_GateDrv0Ctrl_GateDrv0PhaReasbnDiagcEna; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_GateDrv0Ctrl_Ivtr0PhyFltInpActv; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_HwTqCorrln_HwTqChAAvl; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_HwTqCorrln_HwTqChATqSumLim; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_Appl7_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_LrnPinionCentr_TarA; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_LrnPinionCentr_TarVel; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_Appl7_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotCtrlPrmEstimn_MotBackEmfConFf; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotCurrPeakEstimn_MotCurrEstimd; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Ary1D_u16p0_2, RTE_VAR_INIT) Rte_Irv_MotTqTranlDampg_CtrldDampgScaX; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(Ary1D_u2p14_2, RTE_VAR_INIT) Rte_Irv_MotTqTranlDampg_CtrldDampgScaY; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_AntiWdupGain; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_AntiWdupLim; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_DerivtvGain; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_DerivtvLpFilTiCon; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_IntgtrGain; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_PropGain; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_MotVelCtrl_TqCmdLim; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_PullCmpActv_RampDwnStepSize; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_PwrLimr_MinStdOperLim; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_PwrLimr_MotEnvlpSpd; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(float32, RTE_VAR_INIT) Rte_Irv_PwrLimr_TqEnvlpLim1; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(float32, RTE_VAR_INIT) Rte_Irv_SteerCmdArbnAndLim_ProcdManTqCmd; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */
extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_SteerCmdArbnAndLim_ProcdManTqCmdEna; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_Appl9_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(boolean, RTE_VAR_INIT) Rte_Irv_TEstimn_FilStVariRepInitFlg; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_Appl9_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint32, RTE_VAR_INIT) Rte_Irv_TmplMonr_ElpdTiMicroSec; /* PRQA S 0850, 3408, 1504 */ /* MD_MSR_19.8, MD_Rte_3408, MD_MSR_8.10 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */



/**********************************************************************************************************************
 * Internal C/S connections
 *********************************************************************************************************************/

/* Queue element type definitions for internal C/S connections */

typedef struct
{
  boolean Rte_CallCompleted;
  uint8 DcmDspStartRoutineOutSignal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Dcm_NegativeResponseCodeType ErrorCode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_Coding_CheckNCD_Start;

typedef struct
{
  P2VAR(Rte_CS_ClientQueueType_Coding_CheckNCD_Start, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_Coding_CheckNCD_Start;

typedef struct
{
  uint8 Rte_ClientId;
  Dcm_Data18ByteType DcmDspStartRoutineInSignal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Dcm_OpStatusType OpStatus; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  uint16 DataLength; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_Coding_CheckNCD_Start;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_Coding_CheckNCD_Start;


typedef struct
{
  boolean Rte_CallCompleted;
  Dcm_NegativeResponseCodeType ErrorCode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_Coding_ReadCPS_ConditionCheckRead;

typedef struct
{
  uint8 Rte_WaitingTaskCount;
  P2CONST(TaskType, TYPEDEF, RTE_APPL_DATA) Rte_WaitingTaskList;
  P2VAR(Rte_CS_ClientQueueType_Coding_ReadCPS_ConditionCheckRead, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_Coding_ReadCPS_ConditionCheckRead;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_Coding_ReadCPS_ConditionCheckRead;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_Coding_ReadCPS_ConditionCheckRead;


typedef struct
{
  boolean Rte_CallCompleted;
  Dcm_Data18ByteType Data; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_Coding_ReadCPS_ReadData;

typedef struct
{
  uint8 Rte_WaitingTaskCount;
  P2CONST(TaskType, TYPEDEF, RTE_APPL_DATA) Rte_WaitingTaskList;
  P2VAR(Rte_CS_ClientQueueType_Coding_ReadCPS_ReadData, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_Coding_ReadCPS_ReadData;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_Coding_ReadCPS_ReadData;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_Coding_ReadCPS_ReadData;


typedef struct
{
  boolean Rte_CallCompleted;
  Dcm_Data1024ByteType DcmDspStartRoutineOutSignal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  uint16 DataLength; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Dcm_NegativeResponseCodeType ErrorCode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_Coding_ReadNCD_Start;

typedef struct
{
  uint8 Rte_WaitingTaskCount;
  P2CONST(TaskType, TYPEDEF, RTE_APPL_DATA) Rte_WaitingTaskList;
  P2VAR(Rte_CS_ClientQueueType_Coding_ReadNCD_Start, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_Coding_ReadNCD_Start;

typedef struct
{
  uint8 Rte_ClientId;
  Dcm_Data6ByteType DcmDspStartRoutineInSignal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Dcm_OpStatusType OpStatus; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_Coding_ReadNCD_Start;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_Coding_ReadNCD_Start;


typedef struct
{
  boolean Rte_CallCompleted;
  Dcm_Data9ByteType Data; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_Coding_ReadProtocolData_ReadData;

typedef struct
{
  uint8 Rte_WaitingTaskCount;
  P2CONST(TaskType, TYPEDEF, RTE_APPL_DATA) Rte_WaitingTaskList;
  P2VAR(Rte_CS_ClientQueueType_Coding_ReadProtocolData_ReadData, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_Coding_ReadProtocolData_ReadData;

typedef struct
{
  uint8 Rte_ClientId;
} Rte_CS_ServerQueueType_Coding_ReadProtocolData_ReadData;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_Coding_ReadProtocolData_ReadData;


typedef struct
{
  boolean Rte_CallCompleted;
  Dcm_NegativeResponseCodeType ErrorCode; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Std_ReturnType Rte_Result;
} Rte_CS_ClientQueueType_Coding_WriteNCD_Start;

typedef struct
{
  uint8 Rte_WaitingTaskCount;
  P2CONST(TaskType, TYPEDEF, RTE_APPL_DATA) Rte_WaitingTaskList;
  P2VAR(Rte_CS_ClientQueueType_Coding_WriteNCD_Start, TYPEDEF, RTE_VAR_NOINIT) Rte_ClientQueue; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ClientConfigType_Coding_WriteNCD_Start;

typedef struct
{
  uint8 Rte_ClientId;
  Dcm_Data1024ByteType DcmDspStartRoutineInSignal; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  Dcm_OpStatusType OpStatus; /* PRQA S 0850 */ /* MD_MSR_19.8 */
  uint16 DataLength; /* PRQA S 0850 */ /* MD_MSR_19.8 */
} Rte_CS_ServerQueueType_Coding_WriteNCD_Start;

typedef struct
{
  uint8 Rte_Active;
} Rte_CS_ServerQueueInfoType_Coding_WriteNCD_Start;

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_Coding_CheckNCD_Start, RTE_VAR_NOINIT) Rte_CS_ServerQueue_Coding_CheckNCD_Start; /* PRQA S 0850, 3229 */ /* MD_MSR_19.8, MD_Rte_Qac */
extern VAR(Rte_CS_ServerQueueInfoType_Coding_CheckNCD_Start, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_Coding_CheckNCD_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_Coding_CheckNCD_Start, RTE_VAR_NOINIT) Rte_CS_ClientQueue_Dcm_RoutineServices_CheckNcd_Routine_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(Rte_CS_ClientConfigType_Coding_CheckNCD_Start, RTE_CONST) Rte_CS_ClientConfig_Coding_CheckNCD_Start[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_Coding_ReadCPS_ConditionCheckRead, RTE_VAR_NOINIT) Rte_CS_ServerQueue_Coding_ReadCPS_ConditionCheckRead; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ServerQueueInfoType_Coding_ReadCPS_ConditionCheckRead, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_Coding_ReadCPS_ConditionCheckRead; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_Coding_ReadCPS_ConditionCheckRead, RTE_VAR_NOINIT) Rte_CS_ClientQueue_Dcm_DataServices_DID_37FE_Cps_ConditionCheckRead; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(TaskType, RTE_CONST) Rte_CS_WaitingTaskList_Dcm_DataServices_DID_37FE_Cps_ConditionCheckRead[1];
extern CONST(Rte_CS_ClientConfigType_Coding_ReadCPS_ConditionCheckRead, RTE_CONST) Rte_CS_ClientConfig_Coding_ReadCPS_ConditionCheckRead[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_Coding_ReadCPS_ReadData, RTE_VAR_NOINIT) Rte_CS_ServerQueue_Coding_ReadCPS_ReadData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ServerQueueInfoType_Coding_ReadCPS_ReadData, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_Coding_ReadCPS_ReadData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_Coding_ReadCPS_ReadData, RTE_VAR_NOINIT) Rte_CS_ClientQueue_Dcm_DataServices_DID_37FE_Cps_ReadData; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(TaskType, RTE_CONST) Rte_CS_WaitingTaskList_Dcm_DataServices_DID_37FE_Cps_ReadData[1];
extern CONST(Rte_CS_ClientConfigType_Coding_ReadCPS_ReadData, RTE_CONST) Rte_CS_ClientConfig_Coding_ReadCPS_ReadData[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_Coding_ReadNCD_Start, RTE_VAR_NOINIT) Rte_CS_ServerQueue_Coding_ReadNCD_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ServerQueueInfoType_Coding_ReadNCD_Start, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_Coding_ReadNCD_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_Coding_ReadNCD_Start, RTE_VAR_NOINIT) Rte_CS_ClientQueue_Dcm_RoutineServices_ReadNcd_Routine_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(TaskType, RTE_CONST) Rte_CS_WaitingTaskList_Dcm_RoutineServices_ReadNcd_Routine_Start[1];
extern CONST(Rte_CS_ClientConfigType_Coding_ReadNCD_Start, RTE_CONST) Rte_CS_ClientConfig_Coding_ReadNCD_Start[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_Coding_ReadProtocolData_ReadData, RTE_VAR_NOINIT) Rte_CS_ServerQueue_Coding_ReadProtocolData_ReadData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ServerQueueInfoType_Coding_ReadProtocolData_ReadData, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_Coding_ReadProtocolData_ReadData; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_Coding_ReadProtocolData_ReadData, RTE_VAR_NOINIT) Rte_CS_ClientQueue_Dcm_DataServices_DID_37FF_ReadProtocolData_ReadData; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(TaskType, RTE_CONST) Rte_CS_WaitingTaskList_Dcm_DataServices_DID_37FF_ReadProtocolData_ReadData[1];
extern CONST(Rte_CS_ClientConfigType_Coding_ReadProtocolData_ReadData, RTE_CONST) Rte_CS_ClientConfig_Coding_ReadProtocolData_ReadData[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_CS_ServerQueueType_Coding_WriteNCD_Start, RTE_VAR_NOINIT) Rte_CS_ServerQueue_Coding_WriteNCD_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ServerQueueInfoType_Coding_WriteNCD_Start, RTE_VAR_NOINIT) Rte_CS_ServerQueueInfo_Coding_WriteNCD_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */
extern VAR(Rte_CS_ClientQueueType_Coding_WriteNCD_Start, RTE_VAR_NOINIT) Rte_CS_ClientQueue_Dcm_RoutineServices_WriteNcd_Routine_Start; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_NOINIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(TaskType, RTE_CONST) Rte_CS_WaitingTaskList_Dcm_RoutineServices_WriteNcd_Routine_Start[1];
extern CONST(Rte_CS_ClientConfigType_Coding_WriteNCD_Start, RTE_CONST) Rte_CS_ClientConfig_Coding_WriteNCD_Start[1]; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */



/**********************************************************************************************************************
 * Trigger Disable Flags
 *********************************************************************************************************************/
typedef struct
{
  Rte_BitType Rte_Trigger_SysTime_LifeCycle_Mode_SYSTIME_INITIALIZED_SysTime_LifeCycle_Mode_SYSTIME_STOPPED : 2;
  Rte_BitType Rte_Trigger_Task_100ms_Appl10_Rte_Trigger1_Coding_Coding_TimerMain : 2;
  Rte_BitType Rte_Trigger_Task_100ms_Appl10_Rte_Trigger1_Darh_QueueHandler : 2;
  Rte_BitType Rte_Trigger_Task_100ms_Appl10_Rte_Trigger1_Vin_Vin_Main : 2;
} Rte_Appl10_TriggerDisableFlagsType;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_Appl10_TriggerDisableFlagsType, RTE_VAR_INIT) Rte_Appl10_TriggerDisableFlags; /* PRQA S 0850 */ /* MD_MSR_19.8 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

#  define Rte_TriggerDisableMaxCount_SysTime_LifeCycle_Mode_SYSTIME_INITIALIZED_SysTime_LifeCycle_Mode_SYSTIME_STOPPED 2
#  define Rte_TriggerDisableMaxCount_Task_100ms_Appl10_Rte_Trigger1_Coding_Coding_TimerMain 2
#  define Rte_TriggerDisableMaxCount_Task_100ms_Appl10_Rte_Trigger1_Darh_QueueHandler 2
#  define Rte_TriggerDisableMaxCount_Task_100ms_Appl10_Rte_Trigger1_Vin_Vin_Main 3

#  define RTE_START_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern CONST(EventMaskType, RTE_CONST) Rte_ModeEntryEventMask_BswM_Switch_ErrorMemoryLockSignalReceptionSwitchPort_currentEMLockSignalReceptionMode[2];
extern CONST(EventMaskType, RTE_CONST) Rte_ModeEntryEventMask_BswM_Switch_StdDiagSessionChangeIndicationPort_SessionModeDeclarationGroup[2];
extern CONST(EventMaskType, RTE_CONST) Rte_ModeTransitionEventMask_BswM_Switch_VinComSwitchPort_Mode[2][2];

#  define RTE_STOP_SEC_CONST_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

/**********************************************************************************************************************
 * Data structures for mode management
 *********************************************************************************************************************/


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_Coding_BusComModeSwitch_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  uint8 Rte_ModeQueue[1U];
} Rte_ModeInfoType_BswM_Switch_ErrorMemoryLockSignalReceptionSwitchPort_currentEMLockSignalReceptionMode;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_BswM_Switch_ErrorMemoryLockSignalReceptionSwitchPort_currentEMLockSignalReceptionMode, RTE_VAR_INIT) Rte_ModeInfo_BswM_Switch_ErrorMemoryLockSignalReceptionSwitchPort_currentEMLockSignalReceptionMode;
extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_ErrorMemoryLockSignalReceptionSwitchPort_currentEMLockSignalReceptionMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(NormalCommunicationModeType, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_StdDiagComControlNormalNotificationPort_CommunicationModeDeclarationGroup; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  uint8 Rte_ModeQueue[1U];
} Rte_ModeInfoType_BswM_Switch_StdDiagSessionChangeIndicationPort_SessionModeDeclarationGroup;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_BswM_Switch_StdDiagSessionChangeIndicationPort_SessionModeDeclarationGroup, RTE_VAR_INIT) Rte_ModeInfo_BswM_Switch_StdDiagSessionChangeIndicationPort_SessionModeDeclarationGroup;
extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_StdDiagSessionChangeIndicationPort_SessionModeDeclarationGroup; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_SwitchPort_Darh_ReportErrorMode_DarhReportErrorMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  uint8 Rte_ModeQueue[1U+1U];
} Rte_ModeInfoType_BswM_Switch_VinComSwitchPort_Mode;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_BswM_Switch_VinComSwitchPort_Mode, RTE_VAR_INIT) Rte_ModeInfo_BswM_Switch_VinComSwitchPort_Mode;
extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_BswM_Switch_VinComSwitchPort_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_Coding_DataMode_currentDataMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Coding_LifeCycleRequestType Rte_ModeQueue[2U+1U];
  uint8 Rte_ModeQueueReadCtr;
  uint8 Rte_ModeQueueWriteCtr;
} Rte_ModeInfoType_Coding_LifeCycle_Mode;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_Coding_LifeCycle_Mode, RTE_VAR_INIT) Rte_ModeInfo_Coding_LifeCycle_Mode;
extern VAR(Coding_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_Coding_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Darh_LifeCycleRequestType Rte_ModeQueue[2U+1U];
  uint8 Rte_ModeQueueReadCtr;
  uint8 Rte_ModeQueueWriteCtr;
} Rte_ModeInfoType_Darh_LifeCycle_Mode;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_Darh_LifeCycle_Mode, RTE_VAR_INIT) Rte_ModeInfo_Darh_LifeCycle_Mode;
extern VAR(Darh_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_Darh_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Dcm_CommunicationModeType, RTE_VAR_INIT) Rte_ModeMachine_Dcm_DcmCommunicationControl_ComMConf_ComMChannel_A_FlexRay_372befd6_DcmCommunicationControl_ComMConf_ComMChannel_A_FlexRay_372befd6; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Dcm_DiagnosticSessionControlType, RTE_VAR_INIT) Rte_ModeMachine_Dcm_DcmDiagnosticSessionControl_DcmDiagnosticSessionControl; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Dcm_EcuResetType, RTE_VAR_INIT) Rte_ModeMachine_Dcm_DcmEcuReset_DcmEcuReset; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Dlog_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_Dlog_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Omc_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_Omc_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Omc_ExtendedOperatingModeType, RTE_VAR_INIT) Rte_ModeMachine_Omc_extendedOperatingModeSwitchPort_currentExtendedOperatingMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Omc_OperatingModeType, RTE_VAR_INIT) Rte_ModeMachine_Omc_operatingModeSwitchPort_currentOperatingMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(StdDiag_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_StdDiag_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Stm_CentralErrorLockType, RTE_VAR_INIT) Rte_ModeMachine_Stm_CentralErrorLockModeSwitchPort_currentCentralErrorLockMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Stm_EnergyStateType, RTE_VAR_INIT) Rte_ModeMachine_Stm_EnergyModeSwitchPort_currentEnergyMode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  SysTime_LifeCycleRequestType Rte_ModeQueue[2U+1U];
  uint8 Rte_ModeQueueReadCtr;
  uint8 Rte_ModeQueueWriteCtr;
} Rte_ModeInfoType_SysTime_LifeCycle_Mode;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_SysTime_LifeCycle_Mode, RTE_VAR_INIT) Rte_ModeInfo_SysTime_LifeCycle_Mode;
extern VAR(SysTime_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_SysTime_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

typedef struct
{
  Vin_LifeCycleRequestType Rte_ModeQueue[2U+1U];
  uint8 Rte_ModeQueueReadCtr;
  uint8 Rte_ModeQueueWriteCtr;
} Rte_ModeInfoType_Vin_LifeCycle_Mode;

#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_ModeInfoType_Vin_LifeCycle_Mode, RTE_VAR_INIT) Rte_ModeInfo_Vin_LifeCycle_Mode;
extern VAR(Vin_LifeCycleRequestType, RTE_VAR_INIT) Rte_ModeMachine_Vin_LifeCycle_Mode; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#  define RTE_START_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(uint8, RTE_VAR_INIT) Rte_ModeMachine_Vin_VinChangeIndicator_ChangeIndicator; /* PRQA S 3408 */ /* MD_Rte_3408 */

#  define RTE_STOP_SEC_VAR_INIT_UNSPECIFIED
#  include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


# endif /* defined(RTE_CORE) */

/**********************************************************************************************************************
 * extern declaration of RTE Update Flags for optimized macro implementation
 *********************************************************************************************************************/
typedef struct
{
  Rte_BitType Rte_RxUpdate_BmwMsgSlot107Bas0Repn1BusFrChA_sigGroup_OFFS_QUAD_EPS_sigGroup_OFFS_QUAD_EPS : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot107Bas0Repn1BusFrChA_sigGroup_OFFS_QUAD_EPS_sigGroup_OFFS_QUAD_EPS_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot108Bas0Repn2BusFrChA_AVL_STEA_PNI_OFFS_AVL_STEA_PNI_OFFS : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot108Bas0Repn2BusFrChA_AVL_STEA_PNI_OFFS_AVL_STEA_PNI_OFFS_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot121Bas1Repn2BusFrChA_sigGroup_CON_VEH_sigGroup_CON_VEH : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot121Bas1Repn2BusFrChA_sigGroup_CON_VEH_sigGroup_CON_VEH_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot53Bas3Repn8BusFrChA_FACT_MO_STE_SO_DXP_FACT_MO_STE_SO_DXP : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot53Bas3Repn8BusFrChA_FACT_MO_STE_SO_DXP_FACT_MO_STE_SO_DXP_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot55Bas0Repn2BusFrChA_sigGroup_ACLNY_MASSCNTR_sigGroup_ACLNY_MASSCNTR : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot55Bas0Repn2BusFrChA_sigGroup_ACLNY_MASSCNTR_sigGroup_ACLNY_MASSCNTR_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot55Bas3Repn4BusFrChA_sigGroup_V_VEH_sigGroup_V_VEH : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot55Bas3Repn4BusFrChA_sigGroup_V_VEH_sigGroup_V_VEH_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot56Bas0Repn2BusFrChA_sigGroup_VYAW_VEH_sigGroup_VYAW_VEH : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot56Bas0Repn2BusFrChA_sigGroup_VYAW_VEH_sigGroup_VYAW_VEH_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot68Bas0Repn2BusFrChA_sigGroup_TAR_QTA_STRMOM_DV_sigGroup_TAR_QTA_STRMOM_DV : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot68Bas0Repn2BusFrChA_sigGroup_TAR_QTA_STRMOM_DV_sigGroup_TAR_QTA_STRMOM_DV_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot68Bas0Repn2BusFrChA_sigGroup_TAR_STMOM_DV_ACT_sigGroup_TAR_STMOM_DV_ACT : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot68Bas0Repn2BusFrChA_sigGroup_TAR_STMOM_DV_ACT_sigGroup_TAR_STMOM_DV_ACT_Sender : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot68Bas1Repn2BusFrChA_sigGroup_ENERG_DGR_DRDY_sigGroup_ENERG_DGR_DRDY : 1;
  Rte_BitType Rte_RxUpdate_BmwMsgSlot68Bas1Repn2BusFrChA_sigGroup_ENERG_DGR_DRDY_sigGroup_ENERG_DGR_DRDY_Sender : 1;
} Rte_Appl10_RxUpdateFlagsType;

# define RTE_START_SEC_VAR_ZERO_INIT_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */

extern VAR(Rte_Appl10_RxUpdateFlagsType, RTE_VAR_ZERO_INIT) Rte_Appl10_RxUpdateFlags;

# define RTE_STOP_SEC_VAR_ZERO_INIT_UNSPECIFIED
# include "MemMap.h" /* PRQA S 5087 */ /* MD_MSR_19.1 */


#endif /* _RTE_TYPE_H */

/**********************************************************************************************************************
 MISRA 2004 violations and justifications
 *********************************************************************************************************************/

/* module specific MISRA deviations:
   MD_Rte_3408:  MISRA rule: 8.8
     Reason:     For the purpose of monitoring during calibration or debugging it is necessary to use non-static declarations.
                 This is covered in the MISRA C compliance section of the Rte specification.
     Risk:       No functional risk.
     Prevention: Not required.

   MD_Rte_3629:  MISRA rule: 12.12
     Reason:     For an efficient usage of memory the swapping of memory is essential. If data is sequential accessed
                 and not affected by other data the only solution with a type safety access is the usage of unions.
     Risk:       Wrong implementations could remain undetected.
     Prevention: Code inspection and test of different source code variants by the component test suites.

   MD_Rte_Qac:
     Reason:     This justification is used as summary justification for all deviations caused by wrong analysis tool results.
                 The used analysis tool QAC 7.0 sometimes creates wrong messages. Those deviations are no issues in the RTE code.
     Risk:       No functional risk.
     Prevention: Not required.

*/
