{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681258424719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681258424720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:13:44 2023 " "Processing started: Tue Apr 11 20:13:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681258424720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258424720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes_128_encrypt -c aes_128_encrypt " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes_128_encrypt -c aes_128_encrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258424720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681258425533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681258425533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subbytes " "Found entity 1: subbytes" {  } { { "subbytes.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/subbytes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrow.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftrow " "Found entity 1: shiftrow" {  } { { "shiftrow.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/shiftrow.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/sbox.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounds.v 1 1 " "Found 1 design units, including 1 entities, in source file rounds.v" { { "Info" "ISGN_ENTITY_NAME" "1 rounds " "Found entity 1: rounds" {  } { { "rounds.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/rounds.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixcolumn " "Found entity 1: mixcolumn" {  } { { "mixcolumn.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/mixcolumn.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keygeneration.v 1 1 " "Found 1 design units, including 1 entities, in source file keygeneration.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyGeneration " "Found entity 1: KeyGeneration" {  } { { "KeyGeneration.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/KeyGeneration.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aescipher.v 1 1 " "Found 1 design units, including 1 entities, in source file aescipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_128_encrypt " "Found entity 1: aes_128_encrypt" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258439823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258439823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data aescipher.v(49) " "Verilog HDL Implicit Net warning at aescipher.v(49): created implicit net for \"data\"" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258439825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout aescipher.v(78) " "Verilog HDL Implicit Net warning at aescipher.v(78): created implicit net for \"dout\"" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258439826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes_128_encrypt " "Elaborating entity \"aes_128_encrypt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681258439912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout aescipher.v(78) " "Verilog HDL or VHDL warning at aescipher.v(78): object \"dout\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439923 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_key aescipher.v(38) " "Verilog HDL or VHDL warning at aescipher.v(38): object \"input_key\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439923 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plain_text aescipher.v(39) " "Verilog HDL or VHDL warning at aescipher.v(39): object \"plain_text\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439924 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plain_ok_ aescipher.v(54) " "Verilog HDL or VHDL warning at aescipher.v(54): object \"plain_ok_\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439925 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_ok_ aescipher.v(55) " "Verilog HDL or VHDL warning at aescipher.v(55): object \"key_ok_\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439926 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_count aescipher.v(57) " "Verilog HDL or VHDL warning at aescipher.v(57): object \"key_count\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439926 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plain_count aescipher.v(58) " "Verilog HDL or VHDL warning at aescipher.v(58): object \"plain_count\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439926 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_cnt aescipher.v(65) " "Verilog HDL or VHDL warning at aescipher.v(65): object \"output_cnt\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439927 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count aescipher.v(86) " "Verilog HDL or VHDL warning at aescipher.v(86): object \"count\" assigned a value but never read" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681258439927 "|aes_128_encrypt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aescipher.v(78) " "Verilog HDL assignment warning at aescipher.v(78): truncated value with size 8 to match size of target (1)" {  } { { "aescipher.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681258439930 "|aes_128_encrypt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_large_ins0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram_large_ins0\"" {  } { { "aescipher.v" "ram_large_ins0" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258440207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_large_ins0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258440340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_large_ins0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_large_ins0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258440357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_large_ins0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_large_ins0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=128 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258440358 ""}  } { { "ram.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681258440358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fen1 " "Found entity 1: altsyncram_fen1" {  } { { "db/altsyncram_fen1.tdf" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/altsyncram_fen1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258440426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258440426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fen1 ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated " "Elaborating entity \"altsyncram_fen1\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258440426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtd2 " "Found entity 1: altsyncram_qtd2" {  } { { "db/altsyncram_qtd2.tdf" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/altsyncram_qtd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258440530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258440530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtd2 ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|altsyncram_qtd2:altsyncram1 " "Elaborating entity \"altsyncram_qtd2\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|altsyncram_qtd2:altsyncram1\"" {  } { { "db/altsyncram_fen1.tdf" "altsyncram1" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/altsyncram_fen1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258440530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fen1.tdf" "mgl_prim2" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/altsyncram_fen1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258441375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fen1.tdf" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/altsyncram_fen1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258441420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 825374720 " "Parameter \"NODE_NAME\" = \"825374720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 128 " "Parameter \"WIDTH_WORD\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681258441420 ""}  } { { "db/altsyncram_fen1.tdf" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/altsyncram_fen1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681258441420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258441642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258441844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram_large_ins0\|altsyncram:altsyncram_component\|altsyncram_fen1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounds rounds:r " "Elaborating entity \"rounds\" for hierarchy \"rounds:r\"" {  } { { "aescipher.v" "r" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/aescipher.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyGeneration rounds:r\|KeyGeneration:t0 " "Elaborating entity \"KeyGeneration\" for hierarchy \"rounds:r\|KeyGeneration:t0\"" {  } { { "rounds.v" "t0" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/rounds.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox rounds:r\|KeyGeneration:t0\|sbox:a1 " "Elaborating entity \"sbox\" for hierarchy \"rounds:r\|KeyGeneration:t0\|sbox:a1\"" {  } { { "KeyGeneration.v" "a1" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/KeyGeneration.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subbytes rounds:r\|subbytes:t1 " "Elaborating entity \"subbytes\" for hierarchy \"rounds:r\|subbytes:t1\"" {  } { { "rounds.v" "t1" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/rounds.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrow rounds:r\|shiftrow:t2 " "Elaborating entity \"shiftrow\" for hierarchy \"rounds:r\|shiftrow:t2\"" {  } { { "rounds.v" "t2" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/rounds.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixcolumn rounds:r\|mixcolumn:t3 " "Elaborating entity \"mixcolumn\" for hierarchy \"rounds:r\|mixcolumn:t3\"" {  } { { "rounds.v" "t3" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/rounds.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258442536 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681258443330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.11.20:14:09 Progress: Loading sld61842770/alt_sld_fab_wrapper_hw.tcl " "2023.04.11.20:14:09 Progress: Loading sld61842770/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258449449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258454173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258454359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258460411 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258460582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258460726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258460948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258460958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258460959 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681258461679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61842770/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61842770/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld61842770/alt_sld_fab.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258461974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258461974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258462085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258462085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258462089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258462089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258462190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258462190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258462307 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258462307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258462307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/db/ip/sld61842770/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681258462398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258462398 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rounds:r\|KeyGeneration:t0\|sbox:a4\|Ram0 " "RAM logic \"rounds:r\|KeyGeneration:t0\|sbox:a4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/sbox.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681258463983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rounds:r\|KeyGeneration:t0\|sbox:a3\|Ram0 " "RAM logic \"rounds:r\|KeyGeneration:t0\|sbox:a3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/sbox.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681258463983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rounds:r\|KeyGeneration:t0\|sbox:a2\|Ram0 " "RAM logic \"rounds:r\|KeyGeneration:t0\|sbox:a2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/sbox.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681258463983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rounds:r\|KeyGeneration:t0\|sbox:a1\|Ram0 " "RAM logic \"rounds:r\|KeyGeneration:t0\|sbox:a1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "A:/CMU/Courses/18632_Intro_to_HW_security/Lab2/18632_lab2_checkpoint1_v1-main/18632_lab2_checkpoint1_v1-main/aes_128_lab2_v2/sbox.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1681258463983 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681258463983 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681258465022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258466489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681258471203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681258472615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681258472615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2208 " "Implemented 2208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681258472873 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681258472873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2070 " "Implemented 2070 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681258472873 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681258472873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681258472873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681258472895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 20:14:32 2023 " "Processing ended: Tue Apr 11 20:14:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681258472895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681258472895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681258472895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681258472895 ""}
