#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec  4 16:44:21 2021
# Process ID: 34465
# Current directory: /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.runs/synth_1/Top.vds
# Journal file: /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2085.590 ; gain = 0.047 ; free physical = 4796 ; free virtual = 12745
Command: synth_design -top Top -part xc7k160tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34539
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.590 ; gain = 11.875 ; free physical = 4193 ; free virtual = 12141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
INFO: [Synth 8-6157] synthesizing module 'mkSoc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:78]
INFO: [Synth 8-6157] synthesizing module 'mkRconRom' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkRconRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mkRconRom' (1#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkRconRom.v:32]
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 52 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (2#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 71 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (2#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 77 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (2#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 6 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized2' (2#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized3' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized3' (2#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'BRAM2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'BRAM2' (3#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'BRAM2BELoad' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/BRAM2BELoad.v:8]
	Parameter FILENAME bound to: /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/code_surya.mem - type: string 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CHUNKSIZE bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 8 - type: integer 
	Parameter MEMSIZE bound to: 16'b1000000000000000 
	Parameter BINARY bound to: 1'b0 
INFO: [Synth 8-3876] $readmem data file '/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/code_surya.mem' is read successfully [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/BRAM2BELoad.v:70]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2BELoad' (4#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/BRAM2BELoad.v:8]
INFO: [Synth 8-6157] synthesizing module 'mkcclass_axi4' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:154]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkdmem' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkdmem.v:167]
INFO: [Synth 8-6157] synthesizing module 'mkdcache' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkdcache.v:126]
INFO: [Synth 8-6157] synthesizing module 'bram_1rw' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/bram_1rw.v:22]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter MEMSIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_1rw' (5#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/bram_1rw.v:22]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized4' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 141 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized4' (5#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized5' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized5' (5#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized6' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 43 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized6' (5#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized7' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 107 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized7' (5#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
	Parameter width bound to: 555 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1' (6#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'bram_1rw__parameterized0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/bram_1rw.v:22]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter MEMSIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_1rw__parameterized0' (6#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/bram_1rw.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mkdcache' (7#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkdcache.v:126]
INFO: [Synth 8-6157] synthesizing module 'mkfa_dtlb' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfa_dtlb.v:74]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized8' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 181 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized8' (7#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized9' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 66 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized9' (7#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkfa_dtlb' (8#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfa_dtlb.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mkdmem' (9#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkdmem.v:167]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:2011]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:35]
	Parameter p1width bound to: 2 - type: integer 
	Parameter p2depth bound to: 4 - type: integer 
	Parameter p3cntr_width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:177]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO' (10#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:2025]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:35]
	Parameter p1width bound to: 4 - type: integer 
	Parameter p2depth bound to: 6 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:177]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized0' (10#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'mkimem' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkimem.v:90]
INFO: [Synth 8-6157] synthesizing module 'mkicache' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkicache.v:74]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized10' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 68 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized10' (10#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized11' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized11' (10#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkicache' (11#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkicache.v:74]
INFO: [Synth 8-6157] synthesizing module 'mkitlb' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkitlb.v:57]
INFO: [Synth 8-6157] synthesizing module 'mkfa_itlb' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfa_itlb.v:57]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized12' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 39 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized12' (11#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkfa_itlb' (12#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfa_itlb.v:57]
INFO: [Synth 8-6155] done synthesizing module 'mkitlb' (13#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkitlb.v:57]
INFO: [Synth 8-6155] done synthesizing module 'mkimem' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkimem.v:90]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
	Parameter width bound to: 141 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized0' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized13' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 143 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized13' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized14' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 72 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized14' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized15' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 63 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized15' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'mkriscv' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkriscv.v:121]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:35]
	Parameter p1width bound to: 80 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:177]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized1' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized16' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 122 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized16' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized17' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized17' (14#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 103 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized0' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized1' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized18' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 96 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized18' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized19' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 83 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized19' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized2' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized3' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized3' (15#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'mkstage0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage0.v:67]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkbpu' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkbpu.v:47]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/RegFile.v:15]
	Parameter addr_width bound to: 3 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lo bound to: 3'b000 
	Parameter hi bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (16#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/RegFile.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mkbpu' (17#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkbpu.v:47]
INFO: [Synth 8-6155] done synthesizing module 'mkstage0' (18#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage0.v:67]
INFO: [Synth 8-6157] synthesizing module 'mkstage1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage1.v:94]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized20' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 41 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized20' (18#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'RevertReg' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/RevertReg.v:7]
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'RevertReg' (19#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/RevertReg.v:7]
INFO: [Synth 8-6157] synthesizing module 'module_fn_decompress' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_decompress.v:30]
INFO: [Synth 8-6155] done synthesizing module 'module_fn_decompress' (20#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_decompress.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mkstage1' (21#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage1.v:94]
INFO: [Synth 8-6157] synthesizing module 'mkstage2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage2.v:153]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkregisterfile' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkregisterfile.v:53]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/RegFile.v:15]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lo bound to: 5'b00000 
	Parameter hi bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized0' (21#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/RegFile.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mkregisterfile' (22#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkregisterfile.v:53]
INFO: [Synth 8-6157] synthesizing module 'module_decoder_func_32' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_decoder_func_32.v:34]
INFO: [Synth 8-6157] synthesizing module 'module_valid_csr_access' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_valid_csr_access.v:38]
INFO: [Synth 8-6157] synthesizing module 'module_hasCSRPermission' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_hasCSRPermission.v:34]
INFO: [Synth 8-6155] done synthesizing module 'module_hasCSRPermission' (23#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_hasCSRPermission.v:34]
INFO: [Synth 8-6155] done synthesizing module 'module_valid_csr_access' (24#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_valid_csr_access.v:38]
INFO: [Synth 8-6157] synthesizing module 'module_address_valid' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_address_valid.v:31]
INFO: [Synth 8-6155] done synthesizing module 'module_address_valid' (25#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_address_valid.v:31]
INFO: [Synth 8-6155] done synthesizing module 'module_decoder_func_32' (26#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_decoder_func_32.v:34]
INFO: [Synth 8-6157] synthesizing module 'module_chk_interrupt' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_chk_interrupt.v:46]
INFO: [Synth 8-6155] done synthesizing module 'module_chk_interrupt' (27#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_chk_interrupt.v:46]
INFO: [Synth 8-6157] synthesizing module 'module_decode_word32' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_decode_word32.v:31]
INFO: [Synth 8-6155] done synthesizing module 'module_decode_word32' (28#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_decode_word32.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mkstage2' (29#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage2.v:153]
INFO: [Synth 8-6157] synthesizing module 'mkstage3' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage3.v:440]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkfwding' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfwding.v:64]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mkfwding' (30#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfwding.v:64]
INFO: [Synth 8-6157] synthesizing module 'mkmulticycle_alu' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkmulticycle_alu.v:40]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkfpu' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfpu.v:43]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
	Parameter width bound to: 209 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized1' (30#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkfpu' (31#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfpu.v:43]
INFO: [Synth 8-6157] synthesizing module 'mkmbox' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkmbox.v:36]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkrestoring_div' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkrestoring_div.v:36]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'module_fn_single_div' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_single_div.v:34]
INFO: [Synth 8-6155] done synthesizing module 'module_fn_single_div' (32#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_single_div.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mkrestoring_div' (33#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkrestoring_div.v:36]
INFO: [Synth 8-6157] synthesizing module 'mkcombo_mul' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkcombo_mul.v:36]
INFO: [Synth 8-6157] synthesizing module 'signedmul' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/signedmul.v:31]
	Parameter AWIDTH bound to: 65 - type: integer 
	Parameter BWIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'signedmul' (34#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/signedmul.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mkcombo_mul' (35#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkcombo_mul.v:36]
INFO: [Synth 8-6155] done synthesizing module 'mkmbox' (36#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkmbox.v:36]
INFO: [Synth 8-6155] done synthesizing module 'mkmulticycle_alu' (37#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkmulticycle_alu.v:40]
INFO: [Synth 8-6157] synthesizing module 'module_fn_alu' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_alu.v:51]
INFO: [Synth 8-6155] done synthesizing module 'module_fn_alu' (38#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_alu.v:51]
INFO: [Synth 8-6155] done synthesizing module 'mkstage3' (39#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage3.v:440]
INFO: [Synth 8-6157] synthesizing module 'mkstage4' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage4.v:137]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mkstage4' (40#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage4.v:137]
INFO: [Synth 8-6157] synthesizing module 'mkstage5' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage5.v:208]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mkcsr' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkcsr.v:115]
	Parameter hartid bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mk_csr_daisy' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_daisy.v:116]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp1' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp1.v:127]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized4' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized4' (40#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6157] synthesizing module 'module_fn_csr_op' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_csr_op.v:32]
INFO: [Synth 8-6155] done synthesizing module 'module_fn_csr_op' (41#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/module_fn_csr_op.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp1' (42#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp1.v:127]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp2' (43#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp2.v:50]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp3' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp3.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp3' (44#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp3.v:89]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp4' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp4.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp4' (45#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp5' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp5.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp5' (46#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp5.v:68]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp6' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp6.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp6' (47#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp6.v:68]
INFO: [Synth 8-6157] synthesizing module 'mk_csr_grp7' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp7.v:64]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_grp7' (48#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_grp7.v:64]
INFO: [Synth 8-6155] done synthesizing module 'mk_csr_daisy' (49#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mk_csr_daisy.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mkcsr' (50#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkcsr.v:115]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized5' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
	Parameter width bound to: 168 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized5' (50#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFOL1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mkstage5' (51#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkstage5.v:208]
INFO: [Synth 8-6155] done synthesizing module 'mkriscv' (52#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkriscv.v:121]
WARNING: [Synth 8-7071] port 'EN_store_is_cached' of module 'mkriscv' is unconnected for instance 'riscv' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:2243]
WARNING: [Synth 8-7071] port 'EN_ma_debugger_available' of module 'mkriscv' is unconnected for instance 'riscv' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:2243]
WARNING: [Synth 8-7023] instance 'riscv' of module 'mkriscv' has 84 connections declared, but only 82 given [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:2243]
INFO: [Synth 8-6155] done synthesizing module 'mkcclass_axi4' (53#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkcclass_axi4.v:154]
INFO: [Synth 8-6157] synthesizing module 'mkriscvDebug013' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkriscvDebug013.v:84]
INFO: [Synth 8-6157] synthesizing module 'ResetEither' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/ResetEither.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ResetEither' (54#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/ResetEither.v:19]
INFO: [Synth 8-6157] synthesizing module 'MakeReset0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/MakeReset0.v:17]
	Parameter init bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'MakeReset0' (55#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/MakeReset0.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mkriscvDebug013' (56#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkriscvDebug013.v:84]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized21' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized21' (56#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized22' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
	Parameter width bound to: 64 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized22' (56#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21685]
INFO: [Synth 8-6157] synthesizing module 'FIFO10' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO10.v:24]
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO10' (57#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO10.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21694]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21703]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21712]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21721]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21730]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized2' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized2' (57#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized3' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized3' (57#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21959]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21968]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21977]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21986]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:21995]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22004]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22260]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/mkSoc.v:22278]
INFO: [Synth 8-6157] synthesizing module 'mkjtagdtm' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkjtagdtm.v:63]
INFO: [Synth 8-6157] synthesizing module 'ClockInverter' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/ClockInverter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ClockInverter' (58#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/ClockInverter.v:7]
INFO: [Synth 8-6157] synthesizing module 'SyncReset0' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SyncReset0.v:17]
INFO: [Synth 8-6155] done synthesizing module 'SyncReset0' (59#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SyncReset0.v:17]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized4' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized4' (59#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized5' (59#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkjtagdtm' (60#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkjtagdtm.v:63]
	Parameter width bound to: 256 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized23' (60#1) [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/FIFO2.v:28]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter p1width bound to: 3 - type: integer 
	Parameter p2depth bound to: 8 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:177]
	Parameter dataWidth bound to: 41 - type: integer 
	Parameter dataWidth bound to: 34 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter init bound to: 16'b0000000000000000 
	Parameter width bound to: 3 - type: integer 
	Parameter init bound to: 3'b000 
	Parameter p1width bound to: 8 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:177]
WARNING: [Synth 8-7071] port 'CLK_tck_clk' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'RST_N_trst' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWVALID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWADDR' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWPROT' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWLEN' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWSIZE' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWBURST' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_AWREADY' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_WVALID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_WDATA' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_WSTRB' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_WLAST' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_WID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_WREADY' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_BVALID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_BRESP' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_BID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_BREADY' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARVALID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARADDR' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARPROT' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARLEN' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARSIZE' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARBURST' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_ARREADY' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_RVALID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_RRESP' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_RDATA' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_RLAST' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_RID' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'correlator_master_RREADY' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'uart_io_SIN' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'uart_io_SOUT' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'wire_tms_tms_in' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'wire_tdi_tdi_in' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'wire_tdo' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'interrupts_inp' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'gpio_io_gpio_in_inp' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'gpio_io_gpio_out' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'RDY_gpio_io_gpio_out' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'gpio_io_gpio_out_en' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'RDY_gpio_io_gpio_out_en' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'EN_io_dump_get' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'io_dump_get' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7071] port 'RDY_io_dump_get' of module 'mkSoc' is unconnected for instance 'pc' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
WARNING: [Synth 8-7023] instance 'pc' of module 'mkSoc' has 51 connections declared, but only 3 given [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/imports/verilog/Top.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 3042.824 ; gain = 957.109 ; free physical = 3477 ; free virtual = 11444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 3042.824 ; gain = 957.109 ; free physical = 3644 ; free virtual = 11612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 3042.824 ; gain = 957.109 ; free physical = 3644 ; free virtual = 11612
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3042.824 ; gain = 0.000 ; free physical = 3432 ; free virtual = 11400
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cl'
Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/constrs_1/new/constr.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'write_bitstream' is not supported in the xdc constraint file. [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/constrs_1/new/constr.xdc:30]
Finished Parsing XDC File [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3445.402 ; gain = 0.000 ; free physical = 2948 ; free virtual = 10931
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3445.402 ; gain = 0.000 ; free physical = 2948 ; free virtual = 10931
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 3609 ; free virtual = 11592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 3609 ; free virtual = 11591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_N. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_N. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_P. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_P. (constraint file  /home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for cl. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 3607 ; free virtual = 11589
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tapstate_reg' in module 'mkjtagdtm'
INFO: [Synth 8-3971] The signal "BRAM2:/RAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6841] Block RAM (portb_we[1].RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "BRAM2BELoad:/portb_we[1].RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0001000000000000 |                             0000
                 iSTATE6 |                 0000100000000000 |                             0001
                 iSTATE1 |                 0000000000100000 |                             0010
                 iSTATE9 |                 0000000001000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE4 |                 0000001000000000 |                             1011
                 iSTATE3 |                 0000000010000000 |                             1100
                 iSTATE2 |                 0000000000001000 |                             1101
                iSTATE13 |                 0000000000010000 |                             1110
                iSTATE12 |                 0000000100000000 |                             1111
                  iSTATE |                 0000000000000001 |                             0011
                 iSTATE0 |                 0000000000000100 |                             0100
                iSTATE14 |                 0000000000000010 |                             0101
                iSTATE11 |                 1000000000000000 |                             0110
                 iSTATE8 |                 0010000000000000 |                             0111
                iSTATE10 |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tapstate_reg' using encoding 'one-hot' in module 'mkjtagdtm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:54 ; elapsed = 00:04:00 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 414 ; free virtual = 8422
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_rd_err_user_1'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_rd_err_user_2'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_rd_err_user_3'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_rd_err_user_4'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_rd_err_user_5'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wr_err_user_0'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wr_err_user_1'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wr_err_user_2'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wr_err_user_3'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wr_err_user_4'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wr_err_user_5'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wrd_err_user_0'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wrd_err_user_1'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wrd_err_user_2'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wrd_err_user_3'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wrd_err_user_4'
INFO: [Synth 8-223] decloning instance 'pc/fabric_v_f_rd_err_user_0' (FIFO10) to 'pc/fabric_v_f_wrd_err_user_5'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  512 Bit       Adders := 1     
	   3 Input  160 Bit       Adders := 1     
	   2 Input  114 Bit       Adders := 2     
	   3 Input  114 Bit       Adders := 2     
	   3 Input   73 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 19    
	   3 Input   64 Bit       Adders := 1     
	   2 Input   62 Bit       Adders := 2     
	   2 Input   58 Bit       Adders := 3     
	   3 Input   58 Bit       Adders := 1     
	   3 Input   56 Bit       Adders := 4     
	   2 Input   56 Bit       Adders := 4     
	   2 Input   54 Bit       Adders := 2     
	   2 Input   53 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 4     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 3     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input   13 Bit       Adders := 12    
	   3 Input   13 Bit       Adders := 4     
	   7 Input   13 Bit       Adders := 1     
	   5 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 7     
	   3 Input   11 Bit       Adders := 1     
	   5 Input   10 Bit       Adders := 1     
	   7 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 13    
	   4 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 27    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 19    
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 18    
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 11    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input    128 Bit         XORs := 4     
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 7     
	   2 Input     32 Bit         XORs := 79    
	   3 Input     32 Bit         XORs := 6     
	   5 Input     32 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 5     
	   2 Input     11 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 45    
	   3 Input      8 Bit         XORs := 5     
	   8 Input      8 Bit         XORs := 8     
	   9 Input      8 Bit         XORs := 16    
	   7 Input      8 Bit         XORs := 6     
	   6 Input      8 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 168   
	   3 Input      1 Bit         XORs := 110   
	   4 Input      1 Bit         XORs := 113   
	   5 Input      1 Bit         XORs := 36    
	   7 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 14    
+---Registers : 
	              555 Bit    Registers := 1     
	              513 Bit    Registers := 2     
	              512 Bit    Registers := 33    
	              352 Bit    Registers := 4     
	              349 Bit    Registers := 1     
	              294 Bit    Registers := 1     
	              256 Bit    Registers := 7     
	              209 Bit    Registers := 1     
	              204 Bit    Registers := 1     
	              197 Bit    Registers := 1     
	              181 Bit    Registers := 2     
	              172 Bit    Registers := 1     
	              170 Bit    Registers := 1     
	              168 Bit    Registers := 1     
	              146 Bit    Registers := 2     
	              143 Bit    Registers := 2     
	              142 Bit    Registers := 1     
	              141 Bit    Registers := 3     
	              139 Bit    Registers := 1     
	              137 Bit    Registers := 1     
	              135 Bit    Registers := 2     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 19    
	              122 Bit    Registers := 2     
	              111 Bit    Registers := 1     
	              108 Bit    Registers := 1     
	              107 Bit    Registers := 2     
	              106 Bit    Registers := 9     
	              103 Bit    Registers := 1     
	               97 Bit    Registers := 1     
	               96 Bit    Registers := 3     
	               83 Bit    Registers := 3     
	               80 Bit    Registers := 7     
	               78 Bit    Registers := 1     
	               77 Bit    Registers := 78    
	               73 Bit    Registers := 3     
	               72 Bit    Registers := 3     
	               71 Bit    Registers := 81    
	               70 Bit    Registers := 3     
	               69 Bit    Registers := 1     
	               68 Bit    Registers := 34    
	               67 Bit    Registers := 4     
	               66 Bit    Registers := 8     
	               65 Bit    Registers := 7     
	               64 Bit    Registers := 92    
	               63 Bit    Registers := 38    
	               62 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 160   
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 8     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 5     
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 8     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 264   
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 57    
	                6 Bit    Registers := 93    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 246   
	                3 Bit    Registers := 74    
	                2 Bit    Registers := 701   
	                1 Bit    Registers := 1031  
+---Multipliers : 
	              65x65  Multipliers := 1     
	              53x53  Multipliers := 1     
+---RAMs : 
	            2048K Bit	(32768 X 64 bit)          RAMs := 1     
	              32K Bit	(64 X 512 bit)          RAMs := 8     
	               4K Bit	(32 X 128 bit)          RAMs := 2     
	               1K Bit	(64 X 20 bit)          RAMs := 8     
	              160 Bit	(2 X 80 bit)          RAMs := 1     
	              120 Bit	(15 X 8 bit)          RAMs := 2     
	               21 Bit	(7 X 3 bit)          RAMs := 1     
	               20 Bit	(5 X 4 bit)          RAMs := 1     
	                6 Bit	(3 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  555 Bit        Muxes := 1     
	   2 Input  513 Bit        Muxes := 4     
	   4 Input  513 Bit        Muxes := 1     
	   4 Input  512 Bit        Muxes := 13    
	   2 Input  512 Bit        Muxes := 3     
	   9 Input  512 Bit        Muxes := 1     
	   5 Input  512 Bit        Muxes := 2     
	   2 Input  352 Bit        Muxes := 5     
	   2 Input  349 Bit        Muxes := 1     
	   2 Input  294 Bit        Muxes := 1     
	   3 Input  294 Bit        Muxes := 1     
	   4 Input  256 Bit        Muxes := 1     
	   3 Input  255 Bit        Muxes := 1     
	   2 Input  204 Bit        Muxes := 1     
	   2 Input  172 Bit        Muxes := 1     
	   4 Input  172 Bit        Muxes := 1     
	   2 Input  166 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 10    
	   2 Input  146 Bit        Muxes := 3     
	   3 Input  146 Bit        Muxes := 1     
	   2 Input  143 Bit        Muxes := 1     
	   4 Input  143 Bit        Muxes := 1     
	   3 Input  142 Bit        Muxes := 1     
	   2 Input  142 Bit        Muxes := 3     
	   2 Input  139 Bit        Muxes := 1     
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  134 Bit        Muxes := 4     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 12    
	   3 Input  128 Bit        Muxes := 6     
	   5 Input  128 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 2     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 1     
	   2 Input  107 Bit        Muxes := 5     
	   2 Input  106 Bit        Muxes := 19    
	   2 Input   97 Bit        Muxes := 1     
	   4 Input   85 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 3     
	   2 Input   80 Bit        Muxes := 1     
	   5 Input   80 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   7 Input   77 Bit        Muxes := 15    
	   2 Input   75 Bit        Muxes := 1     
	   3 Input   73 Bit        Muxes := 2     
	   4 Input   73 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 18    
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   71 Bit        Muxes := 7     
	  15 Input   71 Bit        Muxes := 6     
	   2 Input   70 Bit        Muxes := 12    
	   5 Input   70 Bit        Muxes := 1     
	   3 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 5     
	   3 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 33    
	   2 Input   67 Bit        Muxes := 22    
	   3 Input   67 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 4     
	   3 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 13    
	  17 Input   65 Bit        Muxes := 1     
	  13 Input   65 Bit        Muxes := 1     
	   8 Input   65 Bit        Muxes := 1     
	   4 Input   65 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 29    
	   2 Input   64 Bit        Muxes := 212   
	   3 Input   64 Bit        Muxes := 17    
	   7 Input   64 Bit        Muxes := 2     
	  14 Input   64 Bit        Muxes := 6     
	  16 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 1     
	  17 Input   64 Bit        Muxes := 1     
	   4 Input   63 Bit        Muxes := 1     
	   3 Input   63 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 74    
	   5 Input   62 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 3     
	   2 Input   56 Bit        Muxes := 9     
	   2 Input   55 Bit        Muxes := 2     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 5     
	   2 Input   52 Bit        Muxes := 17    
	   4 Input   52 Bit        Muxes := 2     
	   3 Input   52 Bit        Muxes := 2     
	   7 Input   52 Bit        Muxes := 28    
	   2 Input   49 Bit        Muxes := 6     
	   3 Input   42 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 14    
	   3 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 12    
	   3 Input   40 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 5     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 291   
	   3 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 38    
	   5 Input   32 Bit        Muxes := 15    
	  16 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   3 Input   31 Bit        Muxes := 2     
	   4 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 5     
	   2 Input   27 Bit        Muxes := 6     
	   2 Input   25 Bit        Muxes := 25    
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 12    
	   4 Input   20 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 62    
	   3 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 6     
	  15 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 17    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 10    
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 15    
	  11 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 199   
	   5 Input    8 Bit        Muxes := 14    
	 161 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 10    
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  64 Input    7 Bit        Muxes := 2     
	 106 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	 108 Input    7 Bit        Muxes := 1     
	  74 Input    7 Bit        Muxes := 2     
	  54 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 23    
	   5 Input    6 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 3     
	  50 Input    6 Bit        Muxes := 1     
	  48 Input    6 Bit        Muxes := 1     
	  57 Input    6 Bit        Muxes := 1     
	  56 Input    6 Bit        Muxes := 1     
	  32 Input    6 Bit        Muxes := 2     
	  53 Input    6 Bit        Muxes := 2     
	  25 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 7     
	  15 Input    6 Bit        Muxes := 6     
	  24 Input    5 Bit        Muxes := 2     
	  27 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 35    
	  28 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	  14 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 125   
	   4 Input    4 Bit        Muxes := 132   
	   6 Input    4 Bit        Muxes := 4     
	  15 Input    4 Bit        Muxes := 21    
	  14 Input    4 Bit        Muxes := 3     
	  16 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 61    
	   4 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 55    
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 9     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 145   
	   6 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 19    
	   5 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 16    
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1274  
	   4 Input    1 Bit        Muxes := 76    
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 44    
	   5 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: PCIN+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: PCIN+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: PCIN+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: PCIN+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: PCIN+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: PCIN+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: Generating DSP mbox/mul_/signed_mul/c, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: register mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
DSP Report: operator mbox/mul_/signed_mul/c is absorbed into DSP mbox/mul_/signed_mul/c.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ff_write_mem_request/D_OUT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ff_write_mem_request/D_OUT_reg[528] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ff_nc_read_response_rv_reg[66] )
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198, operation Mode is: A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198 is absorbed into DSP _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198.
DSP Report: operator _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198 is absorbed into DSP _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198 is absorbed into DSP _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198.
DSP Report: operator _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198 is absorbed into DSP _0_CONCAT_INV_IF_condFlags32_res_whas__343_THEN_ETC___d5198.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_dpfpu_sqrt_ff_final_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_spfpu_divider_rg_stage1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_spfpu_sqrt_rg_state_reg[5] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/mkfpu.v:3930]
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: PCIN+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: PCIN+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: PCIN+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: Generating DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277, operation Mode is: PCIN+A*B.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
DSP Report: operator _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277 is absorbed into DSP _0_CONCAT_INV_IF_condFlags64_res_whas__428_THEN_ETC___d5277.
WARNING: [Synth 8-7129] Port ma_core_req_req[1] in module mk_csr_grp7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_core_req_req[0] in module mk_csr_grp7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[63] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[62] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[61] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[60] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[59] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[58] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[57] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[56] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[55] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[54] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[53] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[52] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[51] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[50] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[49] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[48] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[47] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[46] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[45] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[44] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[43] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[42] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[41] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[40] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[39] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[38] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[37] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[36] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[35] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[34] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[33] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[32] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[31] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[30] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[29] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[28] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[27] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ma_csr_misa_m[26] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_trap_pc[0] in module mk_csr_grp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_pc[0] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[63] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[62] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[61] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[60] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[59] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[58] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[57] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[56] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[55] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[54] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[53] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[52] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[51] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[50] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[49] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[48] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[47] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[46] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[45] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[44] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[43] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[42] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[41] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[40] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[39] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[38] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[37] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[36] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[35] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[34] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[33] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[32] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[31] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[30] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[29] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[28] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[27] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[26] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[25] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[24] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[23] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[22] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[21] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[20] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[19] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[18] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[17] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[16] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[15] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[14] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[13] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[12] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[11] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[10] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[9] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[8] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[7] in module mk_csr_grp3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mav_upd_on_debugger_tval[6] in module mk_csr_grp3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mk_grp1/\rg_mtvec_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mk_grp3/rg_dcsr_nmip_reg)
WARNING: [Synth 8-3917] design mkriscv__GCB0 has port tx_to_stage1_enq_data[17] driven by constant 0
WARNING: [Synth 8-3917] design mkriscv__GCB0 has port tx_to_stage1_enq_data[16] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/ff_request_to_ptw/data1_reg_reg[0]' (FDE) to 'imem/itlb/_unnamed_/ff_request_to_ptw/data1_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\imem/itlb/_unnamed_/ff_request_to_ptw/data1_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[0]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[1]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[2]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[0]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[1]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[2]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[3]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\io_xactor_f_wr_addr/data1_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[5]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[8]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[9]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[10]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[11]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[12]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[13]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[14]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[15]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[16]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'io_xactor_f_wr_addr/data1_reg_reg[18]' (FDE) to 'io_xactor_f_wr_addr/data1_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\io_xactor_f_wr_addr/data1_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'ptwalk_ff_response/data1_reg_reg[4]' (FDE) to 'ptwalk_ff_response/data1_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ptwalk_ff_response/data1_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem/icache /\fb_addr_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem/icache /\fb_addr_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem/icache /\fb_addr_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem/icache /\fb_addr_3_reg[2] )
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[11]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[12]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[13]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[10]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[9]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[7]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[8]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[3]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'imem/icache/ff_read_mem_request/data1_reg_reg[4]' (FDE) to 'imem/icache/ff_read_mem_request/data1_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\imem/icache /ff_read_mem_request/\data1_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem/icache /ff_read_mem_request/\data1_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'fetch_xactor_f_rd_addr/data1_reg_reg[0]' (FDE) to 'fetch_xactor_f_rd_addr/data1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'fetch_xactor_f_rd_addr/data1_reg_reg[1]' (FDE) to 'fetch_xactor_f_rd_addr/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'fetch_xactor_f_rd_addr/data1_reg_reg[2]' (FDE) to 'fetch_xactor_f_rd_addr/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'fetch_xactor_f_rd_addr/data1_reg_reg[3]' (FDE) to 'fetch_xactor_f_rd_addr/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'fetch_xactor_f_rd_addr/data1_reg_reg[4]' (FDE) to 'fetch_xactor_f_rd_addr/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'fetch_xactor_f_rd_addr/data1_reg_reg[5]' (FDE) to 'fetch_xactor_f_rd_addr/data1_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fetch_xactor_f_rd_addr/data1_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fetch_xactor_f_rd_addr/data1_reg_reg[19] )
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[47]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[48]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[49]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[50]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[55]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[56]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[57]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[58]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[47]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[48]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[49]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[50]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[55]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[56]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[57]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[58]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[47]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[48]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[49]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[50]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[55]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[56]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[57]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[58]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[47]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[48]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[49]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[50]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[55]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[56]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[57]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[59]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[58]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[59]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem/icache /\ff_nc_read_response_rv_reg[34] )
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[44]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[44]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[44]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[44]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[45]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[45]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[45]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[45]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[46]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[46]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[46]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[46]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[51]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[53]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[54]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[59]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_0_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[53]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[54]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[59]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_1_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[53]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[54]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[59]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_2_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[53]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[54]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[60]'
INFO: [Synth 8-3886] merging instance 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[59]' (FDE) to 'imem/itlb/_unnamed_/v_vpn_tag_3_reg[60]'
INFO: [Synth 8-4471] merging register 'ff_rd_epochs/ring_empty_reg' into 'ff_rd_epochs/not_ring_full_reg' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:113]
INFO: [Synth 8-4471] merging register 'ff_epoch/not_ring_full_reg' into 'ff_rd_epochs/not_ring_full_reg' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:82]
INFO: [Synth 8-4471] merging register 'ff_epoch/ring_empty_reg' into 'ff_rd_epochs/not_ring_full_reg' [/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/verilog/SizedFIFO.v:113]
WARNING: [Synth 8-6014] Unused sequential element ff_rd_epochs/arr_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ff_epoch/arr_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data1_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_data/\data1_reg_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (io_xactor_f_rd_addr/\data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (io_xactor_f_rd_addr/\data1_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (io_xactor_f_wr_data/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (io_xactor_f_wr_data/\data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rg_read_line_req_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rg_read_line_req_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory_xactor_f_wr_addr/\data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_xactor_f_wr_addr/\data1_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_xactor_f_wr_data/\data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory_xactor_f_wr_data/\data1_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x__h10816_inferred/\rg_shift_amount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x__h10816_inferred/\rg_shift_amount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x__h10816_inferred/\rg_shift_amount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x__h10816_inferred/\rg_shift_amount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x__h10816_inferred/\rg_shift_amount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x__h10816_inferred/\rg_shift_amount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptwalk_ff_memory_req/\data1_reg_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ptwalk_rg_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fetch_xactor_f_wr_data/full_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fetch_xactor_f_wr_addr/full_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory_xactor_f_rd_addr/\data1_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_xactor_f_rd_addr/\data1_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fetch_xactor_f_wr_addr/\data0_reg_reg[47] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "CASE_bram_rg_read_packet_BITS_13_TO_6_3_2_7_3__ETC__q12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/allNonExistent_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/authbusy_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/\dmi_response_reg[0] )
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_wr_data/data1_reg_reg[0]' (FDE) to 'debug_module/master_xactor_f_wr_data/data1_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (debug_module/\master_xactor_f_wr_data/data1_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_wr_data/data1_reg_reg[2]' (FDE) to 'debug_module/master_xactor_f_wr_data/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_wr_data/data1_reg_reg[3]' (FDE) to 'debug_module/master_xactor_f_wr_data/data1_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (debug_module/\master_xactor_f_wr_data/data1_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'jtag_tap/wr_debug_tdi_reg' (FDCE) to 'jtag_tap/wr_bs_chain_tdi_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jtag_tap/wr_bs_chain_tdi_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_s_xactor_f_rd_data/\data1_reg_reg[69] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[0]' (FDE) to 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[1]' (FDE) to 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[2]' (FDE) to 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dma_dma_m_xactor_f_rd_addr/data1_reg_reg[2]' (FDE) to 'dma_dma_m_xactor_f_rd_addr/data1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[3]' (FDE) to 'debug_module/master_xactor_f_rd_addr/data1_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element ff_lower_order_bits/arr_reg was removed. 
WARNING: [Synth 8-6850] RAM (portb_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (porta_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element aesbuf_aes_aes_b_bram_inp_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element aesbuf_aes_aes_b_bram_out_memory/RAM_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "CASE_bram_rg_write_packet_BITS_16_TO_9_3_2_7_3_ETC__q11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:58 ; elapsed = 00:09:05 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 748 ; free virtual = 8082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------------+---------------------------------------------------------------+---------------+----------------+
|Module Name             | RTL Object                                                    | Depth x Width | Implemented As | 
+------------------------+---------------------------------------------------------------+---------------+----------------+
|mksequential_sha_engine | y__h1807                                                      | 64x32         | LUT            | 
|mkSoc                   | x__h947830                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h946370                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h949292                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h944684                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h943161                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h941678                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h940196                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h958913                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h952245                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h963170                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h936928                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h935401                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h938606                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h1125748                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1119967                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1131487                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1083630                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1072154                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1066411                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1089461                                                   | 256x8         | LUT            | 
|mkSoc                   | MUX_aesbuf_aes_aes_b_blockaes_aes__dr_sbox_out_write_1__VAL_3 | 256x8         | LUT            | 
|mkSoc                   | x__h986826                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h966817                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h968248                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h969678                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h971105                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h972534                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h973964                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h975394                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h976821                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h978250                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h979680                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h981110                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h982537                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h983966                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h985396                                                    | 256x8         | LUT            | 
|mkSoc                   | MUX_aesbuf_aes_aes_b_blockaes_aes__dr_sbox_out_write_1__VAL_1 | 256x8         | LUT            | 
|mkSoc                   | x__h1042402                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1046295                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1030492                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1010472                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1011904                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1013335                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1014763                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1016192                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1017623                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1019054                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1020482                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1021911                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1023342                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1024773                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1026201                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1027630                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h1029061                                                   | 256x8         | LUT            | 
|mkSoc                   | x__h790860                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h789379                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h792343                                                    | 256x8         | LUT            | 
|mkSoc                   | MUX_aes_aes_aes__kg_sbox_out_write_1__VAL_2                   | 256x8         | LUT            | 
|mkSoc                   | MUX_aes_aes_aes__dr_sbox_out_write_1__VAL_4                   | 256x8         | LUT            | 
|mkSoc                   | x__h819727                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h799718                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h801149                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h802579                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h804006                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h805435                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h806865                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h808295                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h809722                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h811151                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h812581                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h814011                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h815438                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h816867                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h818297                                                    | 256x8         | LUT            | 
|mkSoc                   | MUX_aes_aes_aes__dr_sbox_out_write_1__VAL_2                   | 256x8         | LUT            | 
|mkSoc                   | MUX_aes_aes_aes__dr_sbox_out_write_1__VAL_1                   | 256x8         | LUT            | 
|mkSoc                   | x__h875303                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h879196                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h863393                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h843373                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h844805                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h846236                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h847664                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h849093                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h850524                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h851955                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h853383                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h854812                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h856243                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h857674                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h859102                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h860531                                                    | 256x8         | LUT            | 
|mkSoc                   | x__h861962                                                    | 256x8         | LUT            | 
+------------------------+---------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mkdcache__GB3 | data_arr_3_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB3 | data_arr_2_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB3 | data_arr_1_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB3 | data_arr_0_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB4 | tag_arr_3_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|mkdcache__GB4 | tag_arr_2_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|mkdcache__GB4 | tag_arr_1_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|mkdcache__GB4 | tag_arr_0_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | data_arr_0_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | data_arr_1_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | data_arr_2_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | data_arr_3_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | tag_arr_0_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | tag_arr_1_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | tag_arr_2_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | tag_arr_3_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|BRAM2BELoad:  | portb_we[1].RAM_reg                      | 32 K x 64(WRITE_FIRST) | W | R | 32 K x 64(WRITE_FIRST) | W | R | Port A and B     | 0      | 64     | 
|mkSoc__GCB4   | aesbuf_aes_aes_b_bram_inp_memory/RAM_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mkSoc__GCB4   | aesbuf_aes_aes_b_bram_out_memory/RAM_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                 | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------------+----------------------------------+----------------+----------------------+--------------+
|\stage0/bpu                 | ras_stack_array_reg/arr_reg      | User Attribute | 8 x 64               | RAM32M x 11	 | 
|stage2                      | registerfile/floating_rf/arr_reg | User Attribute | 32 x 64              | RAM32M x 44	 | 
|stage2                      | registerfile/integer_rf/arr_reg  | User Attribute | 32 x 64              | RAM32M x 33	 | 
|pipe0                       | arr_reg                          | Implied        | 2 x 80               | RAM32M x 14	 | 
|uart_user_ifc_uart_fifoRecv | arr_reg                          | Implied        | 16 x 8               | RAM32M x 2	  | 
|uart_user_ifc_uart_fifoXmit | arr_reg                          | Implied        | 16 x 8               | RAM32M x 2	  | 
+----------------------------+----------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Top         | A''*B''            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | PCIN+A''*B''       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A''*B'' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | PCIN+A''*B''       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A''*B'' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | PCIN+A''*B''       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|Top         | (PCIN>>17)+A''*B'' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|mkfpu       | A*B                | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu       | (PCIN>>17)+A*B     | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | PCIN+A*B           | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | PCIN+A*B           | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkfpu__GB1  | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:20 ; elapsed = 00:09:29 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 430 ; free virtual = 7907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:58 ; elapsed = 00:11:12 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 244 ; free virtual = 7753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mkdcache__GB3 | data_arr_3_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB3 | data_arr_2_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB3 | data_arr_1_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB3 | data_arr_0_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|mkdcache__GB4 | tag_arr_3_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|mkdcache__GB4 | tag_arr_2_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|mkdcache__GB4 | tag_arr_1_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|mkdcache__GB4 | tag_arr_0_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | data_arr_0_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | data_arr_1_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | data_arr_2_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | data_arr_3_ram_single_0/ram_reg          | 64 x 512(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 7      | 
|\imem/icache  | tag_arr_0_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | tag_arr_1_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | tag_arr_2_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|\imem/icache  | tag_arr_3_ram_single_0/ram_reg           | 64 x 20(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|BRAM2BELoad:  | portb_we[1].RAM_reg                      | 32 K x 64(WRITE_FIRST) | W | R | 32 K x 64(WRITE_FIRST) | W | R | Port A and B     | 0      | 64     | 
|mkSoc__GCB4   | aesbuf_aes_aes_b_bram_inp_memory/RAM_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|mkSoc__GCB4   | aesbuf_aes_aes_b_bram_out_memory/RAM_reg | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                 | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------------+----------------------------------+----------------+----------------------+--------------+
|\stage0/bpu                 | ras_stack_array_reg/arr_reg      | User Attribute | 8 x 64               | RAM32M x 11	 | 
|stage2                      | registerfile/floating_rf/arr_reg | User Attribute | 32 x 64              | RAM32M x 44	 | 
|stage2                      | registerfile/integer_rf/arr_reg  | User Attribute | 32 x 64              | RAM32M x 33	 | 
|pipe0                       | arr_reg                          | Implied        | 2 x 80               | RAM32M x 14	 | 
|uart_user_ifc_uart_fifoRecv | arr_reg                          | Implied        | 16 x 8               | RAM32M x 2	  | 
+----------------------------+----------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_3_ram_single_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_2_ram_single_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_1_ram_single_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_4/pc/cclass/dmem/dcache/data_arr_0_ram_single_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_3_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_3_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_2_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_2_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_1_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_1_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_0_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_5/pc/cclass/dmem/dcache/tag_arr_0_ram_single_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_0_ram_single_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_1_ram_single_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_2_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cclassi_21/pc/cclass/imem/icache/data_arr_2_ram_single_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:09 ; elapsed = 00:12:22 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 409 ; free virtual = 6960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |IBUF    |     1|
|3     |OBUF    |     1|
|4     |OBUFT   |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:25 ; elapsed = 00:12:39 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 462 ; free virtual = 7127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 216 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:46 ; elapsed = 00:12:09 . Memory (MB): peak = 3445.402 ; gain = 957.109 ; free physical = 5102 ; free virtual = 11767
Synthesis Optimization Complete : Time (s): cpu = 00:12:33 ; elapsed = 00:12:45 . Memory (MB): peak = 3445.402 ; gain = 1359.688 ; free physical = 5121 ; free virtual = 11767
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3445.402 ; gain = 0.000 ; free physical = 5113 ; free virtual = 11759
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3445.402 ; gain = 0.000 ; free physical = 5103 ; free virtual = 11749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
566 Infos, 185 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:42 ; elapsed = 00:12:58 . Memory (MB): peak = 3445.402 ; gain = 1359.812 ; free physical = 5343 ; free virtual = 11990
INFO: [Common 17-1381] The checkpoint '/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/fpga/project_1.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 16:57:37 2021...
