{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514990317790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514990317790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 17:38:37 2018 " "Processing started: Wed Jan 03 17:38:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514990317790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514990317790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project03 -c project03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project03 -c project03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514990317790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514990318487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_testbench " "Found entity 1: mips_testbench" {  } { { "mips_testbench.v" "" { Text "C:/Organizasyon/FinalProject/mips_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/Organizasyon/FinalProject/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_instr_mem " "Found entity 1: mips_instr_mem" {  } { { "mips_instr_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem " "Found entity 1: mips_data_mem" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514990318601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514990318601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core " "Elaborating entity \"mips_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514990318648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcChanged mips_core.v(14) " "Verilog HDL or VHDL warning at mips_core.v(14): object \"pcChanged\" assigned a value but never read" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318651 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_mem_to_reg mips_core.v(85) " "Verilog HDL Always Construct warning at mips_core.v(85): variable \"sig_mem_to_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_core.v(86) " "Verilog HDL Always Construct warning at mips_core.v(86): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lbuOP mips_core.v(86) " "Verilog HDL Always Construct warning at mips_core.v(86): variable \"lbuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 mips_core.v(87) " "Verilog HDL assignment warning at mips_core.v(87): truncated value with size 33 to match size of target (32)" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_core.v(88) " "Verilog HDL Always Construct warning at mips_core.v(88): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lhuOP mips_core.v(88) " "Verilog HDL Always Construct warning at mips_core.v(88): variable \"lhuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_core.v(92) " "Verilog HDL Always Construct warning at mips_core.v(92): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jalOP mips_core.v(92) " "Verilog HDL Always Construct warning at mips_core.v(92): variable \"jalOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(93) " "Verilog HDL Always Construct warning at mips_core.v(93): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318652 "|mips_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_instr_mem mips_instr_mem:instructionmem " "Elaborating entity \"mips_instr_mem\" for hierarchy \"mips_instr_mem:instructionmem\"" {  } { { "mips_core.v" "instructionmem" { Text "C:/Organizasyon/FinalProject/mips_core.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514990318655 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 255 mips_instr_mem.v(8) " "Verilog HDL warning at mips_instr_mem.v(8): number of words (12) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "mips_instr_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_instr_mem.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1514990318656 "|mips_core|mips_instr_mem:instructionmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 mips_instr_mem.v(5) " "Net \"instr_mem.data_a\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514990318657 "|mips_core|mips_instr_mem:instructionmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 mips_instr_mem.v(5) " "Net \"instr_mem.waddr_a\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514990318657 "|mips_core|mips_instr_mem:instructionmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 mips_instr_mem.v(5) " "Net \"instr_mem.we_a\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514990318657 "|mips_core|mips_instr_mem:instructionmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips_control:control " "Elaborating entity \"mips_control\" for hierarchy \"mips_control:control\"" {  } { { "mips_core.v" "control" { Text "C:/Organizasyon/FinalProject/mips_core.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514990318660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addOP mips_control.v(19) " "Verilog HDL or VHDL warning at mips_control.v(19): object \"addOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318662 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adduOP mips_control.v(20) " "Verilog HDL or VHDL warning at mips_control.v(20): object \"adduOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318662 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subOP mips_control.v(21) " "Verilog HDL or VHDL warning at mips_control.v(21): object \"subOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "andOP mips_control.v(22) " "Verilog HDL or VHDL warning at mips_control.v(22): object \"andOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orOP mips_control.v(23) " "Verilog HDL or VHDL warning at mips_control.v(23): object \"orOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sraOP mips_control.v(24) " "Verilog HDL or VHDL warning at mips_control.v(24): object \"sraOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "srlOP mips_control.v(25) " "Verilog HDL or VHDL warning at mips_control.v(25): object \"srlOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sllOP mips_control.v(26) " "Verilog HDL or VHDL warning at mips_control.v(26): object \"sllOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sltuOP mips_control.v(27) " "Verilog HDL or VHDL warning at mips_control.v(27): object \"sltuOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "norOP mips_control.v(30) " "Verilog HDL or VHDL warning at mips_control.v(30): object \"norOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sltOP mips_control.v(31) " "Verilog HDL or VHDL warning at mips_control.v(31): object \"sltOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subuOP mips_control.v(32) " "Verilog HDL or VHDL warning at mips_control.v(32): object \"subuOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addiOP mips_control.v(35) " "Verilog HDL or VHDL warning at mips_control.v(35): object \"addiOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addiuOP mips_control.v(36) " "Verilog HDL or VHDL warning at mips_control.v(36): object \"addiuOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318663 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "andiOP mips_control.v(38) " "Verilog HDL or VHDL warning at mips_control.v(38): object \"andiOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lhuOP mips_control.v(42) " "Verilog HDL or VHDL warning at mips_control.v(42): object \"lhuOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oriOP mips_control.v(46) " "Verilog HDL or VHDL warning at mips_control.v(46): object \"oriOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sltiOP mips_control.v(47) " "Verilog HDL or VHDL warning at mips_control.v(47): object \"sltiOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sltiuOP mips_control.v(48) " "Verilog HDL or VHDL warning at mips_control.v(48): object \"sltiuOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scOP mips_control.v(50) " "Verilog HDL or VHDL warning at mips_control.v(50): object \"scOP\" assigned a value but never read" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd 0 mips_control.v(13) " "Net \"rd\" at mips_control.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rt 0 mips_control.v(14) " "Net \"rt\" at mips_control.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "mips_control.v" "" { Text "C:/Organizasyon/FinalProject/mips_control.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514990318664 "|mips_core|mips_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:registers " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:registers\"" {  } { { "mips_core.v" "registers" { Text "C:/Organizasyon/FinalProject/mips_core.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514990318666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_alu mips_alu:alu " "Elaborating entity \"mips_alu\" for hierarchy \"mips_alu:alu\"" {  } { { "mips_core.v" "alu" { Text "C:/Organizasyon/FinalProject/mips_core.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514990318672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lhuOP mips_alu.v(35) " "Verilog HDL or VHDL warning at mips_alu.v(35): object \"lhuOP\" assigned a value but never read" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scOP mips_alu.v(43) " "Verilog HDL or VHDL warning at mips_alu.v(43): object \"scOP\" assigned a value but never read" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jOP mips_alu.v(51) " "Verilog HDL or VHDL warning at mips_alu.v(51): object \"jOP\" assigned a value but never read" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jalOP mips_alu.v(52) " "Verilog HDL or VHDL warning at mips_alu.v(52): object \"jalOP\" assigned a value but never read" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(58) " "Verilog HDL Always Construct warning at mips_alu.v(58): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(61) " "Verilog HDL Always Construct warning at mips_alu.v(61): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addOP mips_alu.v(61) " "Verilog HDL Always Construct warning at mips_alu.v(61): variable \"addOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(63) " "Verilog HDL Always Construct warning at mips_alu.v(63): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adduOP mips_alu.v(63) " "Verilog HDL Always Construct warning at mips_alu.v(63): variable \"adduOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(65) " "Verilog HDL Always Construct warning at mips_alu.v(65): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subOP mips_alu.v(65) " "Verilog HDL Always Construct warning at mips_alu.v(65): variable \"subOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318678 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(67) " "Verilog HDL Always Construct warning at mips_alu.v(67): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "andOP mips_alu.v(67) " "Verilog HDL Always Construct warning at mips_alu.v(67): variable \"andOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(69) " "Verilog HDL Always Construct warning at mips_alu.v(69): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "orOP mips_alu.v(69) " "Verilog HDL Always Construct warning at mips_alu.v(69): variable \"orOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(71) " "Verilog HDL Always Construct warning at mips_alu.v(71): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sraOP mips_alu.v(71) " "Verilog HDL Always Construct warning at mips_alu.v(71): variable \"sraOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sa mips_alu.v(72) " "Verilog HDL Always Construct warning at mips_alu.v(72): variable \"sa\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(73) " "Verilog HDL Always Construct warning at mips_alu.v(73): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "srlOP mips_alu.v(73) " "Verilog HDL Always Construct warning at mips_alu.v(73): variable \"srlOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sa mips_alu.v(74) " "Verilog HDL Always Construct warning at mips_alu.v(74): variable \"sa\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(75) " "Verilog HDL Always Construct warning at mips_alu.v(75): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sllOP mips_alu.v(75) " "Verilog HDL Always Construct warning at mips_alu.v(75): variable \"sllOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318679 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sa mips_alu.v(76) " "Verilog HDL Always Construct warning at mips_alu.v(76): variable \"sa\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(77) " "Verilog HDL Always Construct warning at mips_alu.v(77): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sltuOP mips_alu.v(77) " "Verilog HDL Always Construct warning at mips_alu.v(77): variable \"sltuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(79) " "Verilog HDL Always Construct warning at mips_alu.v(79): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jrOP mips_alu.v(79) " "Verilog HDL Always Construct warning at mips_alu.v(79): variable \"jrOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(81) " "Verilog HDL Always Construct warning at mips_alu.v(81): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "norOP mips_alu.v(81) " "Verilog HDL Always Construct warning at mips_alu.v(81): variable \"norOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(83) " "Verilog HDL Always Construct warning at mips_alu.v(83): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sltOP mips_alu.v(83) " "Verilog HDL Always Construct warning at mips_alu.v(83): variable \"sltOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fn mips_alu.v(85) " "Verilog HDL Always Construct warning at mips_alu.v(85): variable \"fn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318680 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subuOP mips_alu.v(85) " "Verilog HDL Always Construct warning at mips_alu.v(85): variable \"subuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(93) " "Verilog HDL Always Construct warning at mips_alu.v(93): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addiOP mips_alu.v(93) " "Verilog HDL Always Construct warning at mips_alu.v(93): variable \"addiOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(94) " "Verilog HDL Always Construct warning at mips_alu.v(94): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(96) " "Verilog HDL Always Construct warning at mips_alu.v(96): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addiuOP mips_alu.v(96) " "Verilog HDL Always Construct warning at mips_alu.v(96): variable \"addiuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(97) " "Verilog HDL Always Construct warning at mips_alu.v(97): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(99) " "Verilog HDL Always Construct warning at mips_alu.v(99): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "andiOP mips_alu.v(99) " "Verilog HDL Always Construct warning at mips_alu.v(99): variable \"andiOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(100) " "Verilog HDL Always Construct warning at mips_alu.v(100): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(102) " "Verilog HDL Always Construct warning at mips_alu.v(102): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oriOP mips_alu.v(102) " "Verilog HDL Always Construct warning at mips_alu.v(102): variable \"oriOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318681 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(103) " "Verilog HDL Always Construct warning at mips_alu.v(103): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(105) " "Verilog HDL Always Construct warning at mips_alu.v(105): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sltiOP mips_alu.v(105) " "Verilog HDL Always Construct warning at mips_alu.v(105): variable \"sltiOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(106) " "Verilog HDL Always Construct warning at mips_alu.v(106): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(108) " "Verilog HDL Always Construct warning at mips_alu.v(108): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sltiuOP mips_alu.v(108) " "Verilog HDL Always Construct warning at mips_alu.v(108): variable \"sltiuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(109) " "Verilog HDL Always Construct warning at mips_alu.v(109): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318682 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(111) " "Verilog HDL Always Construct warning at mips_alu.v(111): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318683 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "beqOP mips_alu.v(111) " "Verilog HDL Always Construct warning at mips_alu.v(111): variable \"beqOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318683 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(119) " "Verilog HDL Always Construct warning at mips_alu.v(119): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318683 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bneOP mips_alu.v(119) " "Verilog HDL Always Construct warning at mips_alu.v(119): variable \"bneOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318683 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(127) " "Verilog HDL Always Construct warning at mips_alu.v(127): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318683 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lwOP mips_alu.v(127) " "Verilog HDL Always Construct warning at mips_alu.v(127): variable \"lwOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318683 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "llOP mips_alu.v(127) " "Verilog HDL Always Construct warning at mips_alu.v(127): variable \"llOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(128) " "Verilog HDL Always Construct warning at mips_alu.v(128): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(130) " "Verilog HDL Always Construct warning at mips_alu.v(130): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lbuOP mips_alu.v(130) " "Verilog HDL Always Construct warning at mips_alu.v(130): variable \"lbuOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(131) " "Verilog HDL Always Construct warning at mips_alu.v(131): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(133) " "Verilog HDL Always Construct warning at mips_alu.v(133): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "luiOP mips_alu.v(133) " "Verilog HDL Always Construct warning at mips_alu.v(133): variable \"luiOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(134) " "Verilog HDL Always Construct warning at mips_alu.v(134): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(136) " "Verilog HDL Always Construct warning at mips_alu.v(136): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "swOP mips_alu.v(136) " "Verilog HDL Always Construct warning at mips_alu.v(136): variable \"swOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(137) " "Verilog HDL Always Construct warning at mips_alu.v(137): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318684 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(139) " "Verilog HDL Always Construct warning at mips_alu.v(139): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318685 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sbOP mips_alu.v(139) " "Verilog HDL Always Construct warning at mips_alu.v(139): variable \"sbOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318685 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(140) " "Verilog HDL Always Construct warning at mips_alu.v(140): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318685 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op mips_alu.v(142) " "Verilog HDL Always Construct warning at mips_alu.v(142): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318685 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shOP mips_alu.v(142) " "Verilog HDL Always Construct warning at mips_alu.v(142): variable \"shOP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318685 "|mips_core|mips_alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm mips_alu.v(143) " "Verilog HDL Always Construct warning at mips_alu.v(143): variable \"imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_alu.v" "" { Text "C:/Organizasyon/FinalProject/mips_alu.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514990318685 "|mips_core|mips_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_data_mem mips_data_mem:mips_data_mem " "Elaborating entity \"mips_data_mem\" for hierarchy \"mips_data_mem:mips_data_mem\"" {  } { { "mips_core.v" "mips_data_mem" { Text "C:/Organizasyon/FinalProject/mips_core.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514990318687 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 mips_data_mem.v(14) " "Verilog HDL warning at mips_data_mem.v(14): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1514990318690 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data mips_data_mem.v(18) " "Verilog HDL Always Construct warning at mips_data_mem.v(18): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514990318690 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[0\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318690 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[1\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[2\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[3\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[4\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[5\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[6\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[7\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[8\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[9\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[10\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[11\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[12\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[13\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318691 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[14\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[15\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[16\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[17\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[18\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[19\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[20\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[21\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[22\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[23\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[24\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[25\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[26\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[27\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318692 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[28\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318693 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[29\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318693 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[30\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318693 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] mips_data_mem.v(19) " "Inferred latch for \"read_data\[31\]\" at mips_data_mem.v(19)" {  } { { "mips_data_mem.v" "" { Text "C:/Organizasyon/FinalProject/mips_data_mem.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514990318693 "|mips_core|mips_data_mem:mips_data_mem"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514990319453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514990319453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips_core.v" "" { Text "C:/Organizasyon/FinalProject/mips_core.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514990319493 "|mips_core|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1514990319493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514990319494 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514990319494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514990319494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514990319537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 17:38:39 2018 " "Processing ended: Wed Jan 03 17:38:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514990319537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514990319537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514990319537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514990319537 ""}
