m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
valtera_merlin_burst_uncompressor
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1605038809
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
I7H6>MlYPnJ3hmfzFb:zmf3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
Z3 w1604985461
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
L0 40
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1605038809.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv|-L|altera_common_sv_packages|-work|UART_avalon_jtag_slave_agent|
!i113 1
Z5 o-sv -L altera_common_sv_packages -work UART_avalon_jtag_slave_agent
Z6 tCvgOpt 0
valtera_merlin_slave_agent
R1
!s110 1605038808
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IFz1a;M@=jbAXbNj5eNS4^1
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv
FD:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv
L0 34
R4
r1
!s85 0
31
!s108 1605038808.000000
!s107 D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|D:/Work_Files/Quartus_Files/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv|-L|altera_common_sv_packages|-work|UART_avalon_jtag_slave_agent|
!i113 1
R5
R6
