Analysis & Synthesis report for POV_GLOBE
Wed Jun 19 17:15:36 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |POV_GLOBE|Main:main|current_bit
 11. State Machine - |POV_GLOBE|Main:main|DIM_LED
 12. State Machine - |POV_GLOBE|Main:main|REVERSE_MODULE
 13. State Machine - |POV_GLOBE|Main:main|REVERSE_LED
 14. State Machine - |POV_GLOBE|Main:main|HALL_SWITCHED
 15. State Machine - |POV_GLOBE|Main:main|color
 16. State Machine - |POV_GLOBE|Main:main|state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for Main:main|ROM1:rom|altsyncram:altsyncram_component|altsyncram_j9a1:auto_generated
 22. Parameter Settings for User Entity Instance: Main:main
 23. Parameter Settings for User Entity Instance: Main:main|ROM1:rom|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "Main:main|ROM1:rom"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 19 17:15:36 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; POV_GLOBE                                   ;
; Top-level Entity Name              ; POV_GLOBE                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 186                                         ;
;     Total combinational functions  ; 160                                         ;
;     Dedicated logic registers      ; 110                                         ;
; Total registers                    ; 110                                         ;
; Total pins                         ; 84                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; POV_GLOBE          ; POV_GLOBE          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Main.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v                 ;         ;
; POV_GLOBE.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v            ;         ;
; ROM_Data2.mif                    ; yes             ; User Memory Initialization File  ; C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/ROM_Data2.mif          ;         ;
; ROM1.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/ROM1.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_j9a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/db/altsyncram_j9a1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 186            ;
;                                             ;                ;
; Total combinational functions               ; 160            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 104            ;
;     -- 3 input functions                    ; 12             ;
;     -- <=2 input functions                  ; 44             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 131            ;
;     -- arithmetic mode                      ; 29             ;
;                                             ;                ;
; Total registers                             ; 110            ;
;     -- Dedicated logic registers            ; 110            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 84             ;
; Total memory bits                           ; 1536           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 134            ;
; Total fan-out                               ; 1163           ;
; Average fan-out                             ; 2.36           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; |POV_GLOBE                                   ; 160 (1)             ; 110 (0)                   ; 1536        ; 0            ; 0       ; 0         ; 84   ; 0            ; |POV_GLOBE                                                                                   ; POV_GLOBE       ; work         ;
;    |Main:main|                               ; 159 (159)           ; 110 (110)                 ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |POV_GLOBE|Main:main                                                                         ; Main            ; work         ;
;       |ROM1:rom|                             ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |POV_GLOBE|Main:main|ROM1:rom                                                                ; ROM1            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |POV_GLOBE|Main:main|ROM1:rom|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_j9a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |POV_GLOBE|Main:main|ROM1:rom|altsyncram:altsyncram_component|altsyncram_j9a1:auto_generated ; altsyncram_j9a1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------+
; Main:main|ROM1:rom|altsyncram:altsyncram_component|altsyncram_j9a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 999          ; 24           ; --           ; --           ; 23976 ; ROM_Data2.mif ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |POV_GLOBE|Main:main|ROM1:rom ; ROM1.v          ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|current_bit                                                                                                                ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_bit.000 ; current_bit.110 ; current_bit.101 ; current_bit.100 ; current_bit.011 ; current_bit.010 ; current_bit.001 ; current_bit.111 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_bit.111 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_bit.001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; current_bit.010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; current_bit.011 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; current_bit.100 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; current_bit.101 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; current_bit.110 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; current_bit.000 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|DIM_LED ;
+------------+---------------------------------+
; Name       ; DIM_LED.01                      ;
+------------+---------------------------------+
; DIM_LED.00 ; 0                               ;
; DIM_LED.01 ; 1                               ;
+------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|REVERSE_MODULE ;
+-------------------+---------------------------------+
; Name              ; REVERSE_MODULE.01               ;
+-------------------+---------------------------------+
; REVERSE_MODULE.00 ; 0                               ;
; REVERSE_MODULE.01 ; 1                               ;
+-------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|REVERSE_LED ;
+----------------+---------------------------------+
; Name           ; REVERSE_LED.01                  ;
+----------------+---------------------------------+
; REVERSE_LED.00 ; 0                               ;
; REVERSE_LED.01 ; 1                               ;
+----------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|HALL_SWITCHED ;
+------------------+---------------------------------+
; Name             ; HALL_SWITCHED.01                ;
+------------------+---------------------------------+
; HALL_SWITCHED.00 ; 0                               ;
; HALL_SWITCHED.01 ; 1                               ;
+------------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|color                    ;
+---------------+---------------+---------------+---------------+
; Name          ; color.COLOR_G ; color.COLOR_B ; color.COLOR_R ;
+---------------+---------------+---------------+---------------+
; color.COLOR_G ; 0             ; 0             ; 0             ;
; color.COLOR_R ; 1             ; 0             ; 1             ;
; color.COLOR_B ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |POV_GLOBE|Main:main|state                                                                                                                                                                                                             ;
+----------------------+------------------+------------------+---------------------+----------------------+-------------------+---------------------+------------------+----------------------+-----------------+--------------------+-------------------+
; Name                 ; state.STATE_FLOW ; state.STATE_LINE ; state.STATE_PICTURE ; state.STATE_GRADIENT ; state.STATE_TIMER ; state.STATE_RESTART ; state.STATE_POST ; state.STATE_TRANSMIT ; state.STATE_PRE ; state.STATE_STATIC ; state.STATE_RESET ;
+----------------------+------------------+------------------+---------------------+----------------------+-------------------+---------------------+------------------+----------------------+-----------------+--------------------+-------------------+
; state.STATE_RESET    ; 0                ; 0                ; 0                   ; 0                    ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0                  ; 0                 ;
; state.STATE_STATIC   ; 0                ; 0                ; 0                   ; 0                    ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1                  ; 1                 ;
; state.STATE_PRE      ; 0                ; 0                ; 0                   ; 0                    ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0                  ; 1                 ;
; state.STATE_TRANSMIT ; 0                ; 0                ; 0                   ; 0                    ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0                  ; 1                 ;
; state.STATE_POST     ; 0                ; 0                ; 0                   ; 0                    ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0                  ; 1                 ;
; state.STATE_RESTART  ; 0                ; 0                ; 0                   ; 0                    ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0                  ; 1                 ;
; state.STATE_TIMER    ; 0                ; 0                ; 0                   ; 0                    ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0                  ; 1                 ;
; state.STATE_GRADIENT ; 0                ; 0                ; 0                   ; 1                    ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0                  ; 1                 ;
; state.STATE_PICTURE  ; 0                ; 0                ; 1                   ; 0                    ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0                  ; 1                 ;
; state.STATE_LINE     ; 0                ; 1                ; 0                   ; 0                    ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0                  ; 1                 ;
; state.STATE_FLOW     ; 1                ; 0                ; 0                   ; 0                    ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0                  ; 1                 ;
+----------------------+------------------+------------------+---------------------+----------------------+-------------------+---------------------+------------------+----------------------+-----------------+--------------------+-------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; Main:main|address[5]                   ; Merged with Main:main|NEXT_LED[5]          ;
; Main:main|address[4]                   ; Merged with Main:main|NEXT_LED[4]          ;
; Main:main|address[3]                   ; Merged with Main:main|NEXT_LED[3]          ;
; Main:main|address[2]                   ; Merged with Main:main|NEXT_LED[2]          ;
; Main:main|address[1]                   ; Merged with Main:main|NEXT_LED[1]          ;
; Main:main|address[0]                   ; Merged with Main:main|NEXT_LED[0]          ;
; Main:main|state.STATE_FLOW             ; Lost fanout                                ;
; Main:main|current_bit~10               ; Lost fanout                                ;
; Main:main|current_bit~11               ; Lost fanout                                ;
; Main:main|current_bit~12               ; Lost fanout                                ;
; Main:main|DIM_LED~5                    ; Lost fanout                                ;
; Main:main|REVERSE_MODULE~5             ; Lost fanout                                ;
; Main:main|REVERSE_LED~5                ; Lost fanout                                ;
; Main:main|HALL_SWITCHED~3              ; Lost fanout                                ;
; Main:main|state~13                     ; Lost fanout                                ;
; Main:main|state~14                     ; Lost fanout                                ;
; Main:main|state~15                     ; Lost fanout                                ;
; Main:main|state~16                     ; Lost fanout                                ;
; Main:main|state.STATE_LINE             ; Merged with Main:main|state.STATE_GRADIENT ;
; Main:main|state.STATE_STATIC           ; Merged with Main:main|state.STATE_GRADIENT ;
; Main:main|state.STATE_GRADIENT         ; Stuck at GND due to stuck port data_in     ;
; Main:main|TOTAL_LEDS[0,1,3,4]          ; Stuck at GND due to stuck port data_in     ;
; Main:main|DIM_LED.01                   ; Stuck at GND due to stuck port data_in     ;
; Main:main|REVERSE_LED.01               ; Stuck at GND due to stuck port data_in     ;
; Main:main|state.STATE_TIMER            ; Stuck at GND due to stuck port data_in     ;
; Main:main|REVERSE_MODULE.01            ; Stuck at GND due to stuck port data_in     ;
; Main:main|TIMER[0..21]                 ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 51 ;                                            ;
+----------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                   ;
+--------------------------------+---------------------------+--------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register           ;
+--------------------------------+---------------------------+--------------------------------------------------+
; Main:main|state.STATE_GRADIENT ; Stuck at GND              ; Main:main|state.STATE_TIMER, Main:main|TIMER[21] ;
;                                ; due to stuck port data_in ;                                                  ;
+--------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 110   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 84    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |POV_GLOBE|Main:main|green[6]          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |POV_GLOBE|Main:main|TOTAL_LEDS[5]     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |POV_GLOBE|Main:main|NEXT_LED[0]       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |POV_GLOBE|Main:main|Color_Data[15]    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |POV_GLOBE|Main:main|Color_Data[17]    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |POV_GLOBE|Main:main|current_byte[7]   ;
; 14:1               ; 6 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; Yes        ; |POV_GLOBE|Main:main|MODULE_COUNTER[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |POV_GLOBE|Main:main|DIM_LED           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |POV_GLOBE|Main:main|HALL_SWITCHED     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |POV_GLOBE|Main:main|TOTAL_LEDS        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |POV_GLOBE|Main:main|REVERSE_MODULE    ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; No         ; |POV_GLOBE|Main:main|current_bit       ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; No         ; |POV_GLOBE|Main:main|state             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for Main:main|ROM1:rom|altsyncram:altsyncram_component|altsyncram_j9a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main:main ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; AMOUNT_LEDS    ; 36       ; Signed Integer             ;
; SYSTEM_CLOCK   ; 50000000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main:main|ROM1:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 24                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 999                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ROM_Data2.mif        ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_j9a1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; Main:main|ROM1:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 24                                                 ;
;     -- NUMWORDS_A                         ; 999                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main:main|ROM1:rom"                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "address[9..6]" will be connected to GND. ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 110                         ;
;     ENA               ; 64                          ;
;     ENA SCLR          ; 20                          ;
;     SCLR              ; 21                          ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 30                          ;
; cycloneiii_lcell_comb ; 161                         ;
;     arith             ; 29                          ;
;         2 data inputs ; 29                          ;
;     normal            ; 132                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 104                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jun 19 17:15:19 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off POV_GLOBE -c POV_GLOBE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at Main.v(364): truncated literal to match 9 bits File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 364
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: Main File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file pov_globe.v
    Info (12023): Found entity 1: POV_GLOBE File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: ROM1 File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/ROM1.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Main.v(127): created implicit net for "reset" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 127
Info (12127): Elaborating entity "POV_GLOBE" for the top level hierarchy
Warning (10034): Output port "LED" at POV_GLOBE.v(12) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
Warning (10034): Output port "DRAM_ADDR" at POV_GLOBE.v(21) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
Warning (10034): Output port "DRAM_BA" at POV_GLOBE.v(22) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 22
Warning (10034): Output port "DRAM_DQM" at POV_GLOBE.v(28) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 28
Warning (10034): Output port "DRAM_CAS_N" at POV_GLOBE.v(23) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 23
Warning (10034): Output port "DRAM_CKE" at POV_GLOBE.v(24) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 24
Warning (10034): Output port "DRAM_CLK" at POV_GLOBE.v(25) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 25
Warning (10034): Output port "DRAM_CS_N" at POV_GLOBE.v(26) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 26
Warning (10034): Output port "DRAM_RAS_N" at POV_GLOBE.v(29) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 29
Warning (10034): Output port "DRAM_WE_N" at POV_GLOBE.v(30) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 30
Warning (10034): Output port "EPCS_ASDO" at POV_GLOBE.v(33) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 33
Warning (10034): Output port "EPCS_DCLK" at POV_GLOBE.v(35) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 35
Warning (10034): Output port "EPCS_NCSO" at POV_GLOBE.v(36) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 36
Warning (10034): Output port "G_SENSOR_CS_N" at POV_GLOBE.v(39) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 39
Warning (10034): Output port "I2C_SCLK" at POV_GLOBE.v(41) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 41
Warning (10034): Output port "ADC_CS_N" at POV_GLOBE.v(45) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 45
Warning (10034): Output port "ADC_SADDR" at POV_GLOBE.v(46) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 46
Warning (10034): Output port "ADC_SCLK" at POV_GLOBE.v(47) has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 47
Info (12128): Elaborating entity "Main" for hierarchy "Main:main" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at Main.v(29): object "data_request" assigned a value but never read File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at Main.v(30): object "new_address" assigned a value but never read File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at Main.v(124): object "HALL_TIMER" assigned a value but never read File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 124
Warning (10230): Verilog HDL assignment warning at Main.v(174): truncated value with size 32 to match size of target (22) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 174
Warning (10230): Verilog HDL assignment warning at Main.v(222): truncated value with size 32 to match size of target (15) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 222
Warning (10230): Verilog HDL assignment warning at Main.v(236): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 236
Warning (10230): Verilog HDL assignment warning at Main.v(238): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 238
Warning (10230): Verilog HDL assignment warning at Main.v(254): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 254
Warning (10230): Verilog HDL assignment warning at Main.v(273): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 273
Warning (10230): Verilog HDL assignment warning at Main.v(278): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 278
Warning (10230): Verilog HDL assignment warning at Main.v(284): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 284
Warning (10230): Verilog HDL assignment warning at Main.v(288): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 288
Warning (10230): Verilog HDL assignment warning at Main.v(293): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 293
Warning (10230): Verilog HDL assignment warning at Main.v(310): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 310
Warning (10230): Verilog HDL assignment warning at Main.v(318): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 318
Warning (10230): Verilog HDL assignment warning at Main.v(330): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 330
Warning (10230): Verilog HDL assignment warning at Main.v(332): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 332
Warning (10230): Verilog HDL assignment warning at Main.v(340): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 340
Warning (10230): Verilog HDL assignment warning at Main.v(349): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 349
Warning (10230): Verilog HDL assignment warning at Main.v(356): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 356
Warning (10230): Verilog HDL assignment warning at Main.v(358): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 358
Warning (10230): Verilog HDL assignment warning at Main.v(384): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 384
Warning (10230): Verilog HDL assignment warning at Main.v(386): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 386
Warning (10230): Verilog HDL assignment warning at Main.v(417): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 417
Warning (10230): Verilog HDL assignment warning at Main.v(422): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 422
Warning (10230): Verilog HDL assignment warning at Main.v(426): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 426
Warning (10230): Verilog HDL assignment warning at Main.v(430): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 430
Warning (10230): Verilog HDL assignment warning at Main.v(439): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 439
Warning (10230): Verilog HDL assignment warning at Main.v(451): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 451
Warning (10230): Verilog HDL assignment warning at Main.v(453): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 453
Warning (10230): Verilog HDL assignment warning at Main.v(465): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 465
Warning (10230): Verilog HDL assignment warning at Main.v(483): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 483
Warning (10230): Verilog HDL assignment warning at Main.v(485): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 485
Warning (10230): Verilog HDL assignment warning at Main.v(514): truncated value with size 32 to match size of target (6) File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 514
Info (10264): Verilog HDL Case Statement information at Main.v(522): all case item expressions in this case statement are onehot File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 522
Info (12128): Elaborating entity "ROM1" for hierarchy "Main:main|ROM1:rom" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/Main.v Line: 138
Info (12128): Elaborating entity "altsyncram" for hierarchy "Main:main|ROM1:rom|altsyncram:altsyncram_component" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/ROM1.v Line: 82
Info (12130): Elaborated megafunction instantiation "Main:main|ROM1:rom|altsyncram:altsyncram_component" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/ROM1.v Line: 82
Info (12133): Instantiated megafunction "Main:main|ROM1:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/ROM1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_Data2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "999"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j9a1.tdf
    Info (12023): Found entity 1: altsyncram_j9a1 File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/db/altsyncram_j9a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j9a1" for hierarchy "Main:main|ROM1:rom|altsyncram:altsyncram_component|altsyncram_j9a1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 27
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 42
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 12
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 21
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 22
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 22
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 23
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 24
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 25
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 26
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 28
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 28
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 29
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 30
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 33
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 35
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 36
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 39
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 41
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 45
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 46
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "Main:main|ROM1:rom|altsyncram:altsyncram_component|altsyncram_j9a1:auto_generated|ALTSYNCRAM" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/db/altsyncram_j9a1.tdf Line: 32
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 18
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 34
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 40
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 48
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/Jordi Jaspers/Google Drive/UHasselt/3de Aca. Bachelor IIW/System On Chip Design/ALTERA_SOCO_PROJECT/POV_GLOBE.v Line: 52
Info (21057): Implemented 294 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 30 bidirectional pins
    Info (21061): Implemented 186 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Wed Jun 19 17:15:36 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:35


