<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/pic/src/lib.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../pic/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../pic/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../pic/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
</pre><pre class="rust"><code><span class="doccomment">//! Support for the x86 PIC (8259 Programmable Interrupt Controller),</span>
<span class="doccomment">//! which handles basic interrupts.</span>
<span class="doccomment">//! In multicore mode, this isn&#39;t used in favor of the APIC interface.</span>

<span class="doccomment">//! This was modified from the toyos pic8259_simple crate.</span>

<span class="attribute">#![<span class="ident">no_std</span>]</span>

<span class="kw">extern</span> <span class="kw">crate</span> <span class="ident">port_io</span>;

<span class="kw">use</span> <span class="ident">core::fmt</span>;


<span class="doccomment">/// The offset added to the first IRQ: `0x20`.</span>
<span class="doccomment">/// </span>
<span class="doccomment">/// This is needed to shift the start of all IRQ vectors </span>
<span class="doccomment">/// to after the end of the CPU exception vectors,</span>
<span class="doccomment">/// which occupy the first 32 IRQ vectors.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IRQ_BASE_OFFSET</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x20</span>;

<span class="doccomment">/// The IRQ number reserved for spurious PIC interrupts (as recommended by OS dev wiki).</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PIC_SPURIOUS_INTERRUPT_IRQ</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="ident">IRQ_BASE_OFFSET</span> <span class="op">+</span> <span class="number">0x7</span>;

<span class="doccomment">/// Command sent to read the Interrupt Request Register.</span>
<span class="kw">const</span> <span class="ident">CMD_IRR</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x0A</span>;

<span class="doccomment">/// Command sent to read the In-Service Register.</span>
<span class="kw">const</span> <span class="ident">CMD_ISR</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x0B</span>;

<span class="doccomment">/// Command sent to begin PIC initialization.</span>
<span class="kw">const</span> <span class="ident">CMD_INIT</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x11</span>;

<span class="doccomment">/// Command sent to acknowledge an interrupt.</span>
<span class="kw">const</span> <span class="ident">CMD_END_OF_INTERRUPT</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x20</span>;

<span class="comment">// The mode in which we want to run our PICs.</span>
<span class="kw">const</span> <span class="ident">MODE_8086</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0x01</span>;

<span class="kw">const</span> <span class="ident">MASTER_CMD</span>:  <span class="ident">u16</span> <span class="op">=</span> <span class="number">0x20</span>;
<span class="kw">const</span> <span class="ident">MASTER_DATA</span>: <span class="ident">u16</span> <span class="op">=</span> <span class="number">0x21</span>;
<span class="kw">const</span> <span class="ident">SLAVE_CMD</span>:   <span class="ident">u16</span> <span class="op">=</span> <span class="number">0xA0</span>;
<span class="kw">const</span> <span class="ident">SLAVE_DATA</span>:  <span class="ident">u16</span> <span class="op">=</span> <span class="number">0xA1</span>;


<span class="doccomment">/// The set of status registers for both PIC chips.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Each PIC chip has two interrupt status registers: </span>
<span class="doccomment">///  * `ISR`: the In-Service Register: specifies which interrupts are currently being serviced,</span>
<span class="doccomment">///     meaning IRQs sent to the CPU. </span>
<span class="doccomment">///  * `IRR`: the Interrupt Request Register: specifies which interrupts have been raised</span>
<span class="doccomment">///     but not necessarily serviced yet.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Based on the interrupt mask, the PIC will send interrupts from the IRR to the CPU, </span>
<span class="doccomment">/// at which point they are marked in the ISR.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// For more, [see this explanation](http://wiki.osdev.org/8259_PIC#ISR_and_IRR).</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IrqStatusRegisters</span> {
    <span class="kw">pub</span> <span class="ident">master_isr</span>: <span class="ident">u8</span>,
    <span class="kw">pub</span> <span class="ident">master_irr</span>: <span class="ident">u8</span>,
    <span class="kw">pub</span> <span class="ident">slave_isr</span>: <span class="ident">u8</span>,
    <span class="kw">pub</span> <span class="ident">slave_irr</span>: <span class="ident">u8</span>,
}
<span class="kw">impl</span> <span class="ident">fmt::Display</span> <span class="kw">for</span> <span class="ident">IrqStatusRegisters</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="macro">write!</span>(<span class="ident">f</span>, <span class="string">&quot;Master ISR: {:#b}, Master IRR:{:#b}, Slave ISR: {:#b}, Slave IRR: {:#b}&quot;</span>, 
                <span class="self">self</span>.<span class="ident">master_isr</span>, <span class="self">self</span>.<span class="ident">master_irr</span>, <span class="self">self</span>.<span class="ident">slave_isr</span>, <span class="self">self</span>.<span class="ident">slave_irr</span>)
    }
}
<span class="kw">impl</span> <span class="ident">fmt::Debug</span> <span class="kw">for</span> <span class="ident">IrqStatusRegisters</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="ident">fmt::Display::fmt</span>(<span class="self">self</span>, <span class="ident">f</span>)
    }
}


<span class="doccomment">/// An individual PIC chip.  This is not exported, because we always access</span>
<span class="doccomment">/// it through `Pics` below.</span>
<span class="kw">struct</span> <span class="ident">Pic</span> {
    <span class="doccomment">/// The base offset to which our interrupts are mapped.</span>
    <span class="ident">offset</span>: <span class="ident">u8</span>,

    <span class="doccomment">/// The processor I/O port on which we send commands.</span>
    <span class="ident">command</span>: <span class="ident">port_io::Port</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>,

    <span class="doccomment">/// The processor I/O port on which we send and receive data.</span>
    <span class="ident">data</span>: <span class="ident">port_io::Port</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span> <span class="ident">Pic</span> {
    <span class="doccomment">/// Are we in change of handling the specified interrupt?</span>
    <span class="doccomment">/// (Each PIC handles 8 interrupts.)</span>
    <span class="kw">fn</span> <span class="ident">handles_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interupt_id</span>: <span class="ident">u8</span>) -&gt; <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">offset</span> <span class="op">&lt;</span><span class="op">=</span> <span class="ident">interupt_id</span> <span class="op">&amp;&amp;</span> <span class="ident">interupt_id</span> <span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">offset</span> <span class="op">+</span> <span class="number">8</span>
    }

    <span class="doccomment">/// Notify us that an interrupt has been handled and that we&#39;re ready</span>
    <span class="doccomment">/// for more.</span>
    <span class="kw">fn</span> <span class="ident">end_of_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">unsafe</span> {
            <span class="self">self</span>.<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_END_OF_INTERRUPT</span>);
        }
    }
}

<span class="doccomment">/// A pair of chained PIC chips, which represents the standard x86 configuration.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ChainedPics</span> {
    <span class="ident">pics</span>: [<span class="ident">Pic</span>; <span class="number">2</span>],
}

<span class="kw">impl</span> <span class="ident">ChainedPics</span> {
    <span class="doccomment">/// Create a new interface for the standard PIC1 and PIC2 controllers,</span>
    <span class="doccomment">/// specifying the desired interrupt offsets.</span>
    <span class="doccomment">/// Then, it initializes the PICs in a standard chained fashion, </span>
    <span class="doccomment">/// which involved mapping the master PIC to 0x20 and the slave to 0x28 (standard rempaping),</span>
    <span class="doccomment">/// because even if we don&#39;t use them (and disable them for APIC instead),</span>
    <span class="doccomment">/// we still need to remap them to avoid a spurious interrupt clashing with an exception.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>(<span class="ident">master_mask</span>: <span class="ident">u8</span>, <span class="ident">slave_mask</span>: <span class="ident">u8</span>) -&gt; <span class="ident">ChainedPics</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">cpic</span> <span class="op">=</span> <span class="ident">ChainedPics</span> {
            <span class="ident">pics</span>: [
                <span class="ident">Pic</span> {
                    <span class="ident">offset</span>: <span class="ident">IRQ_BASE_OFFSET</span>,
                    <span class="ident">command</span>: <span class="ident">port_io::Port::new</span>(<span class="ident">MASTER_CMD</span>),
                    <span class="ident">data</span>: <span class="ident">port_io::Port::new</span>(<span class="ident">MASTER_DATA</span>),
                },
                <span class="ident">Pic</span> {
                    <span class="ident">offset</span>: <span class="ident">IRQ_BASE_OFFSET</span> <span class="op">+</span> <span class="number">8</span>, <span class="comment">// 8 IRQ lines per PIC</span>
                    <span class="ident">command</span>: <span class="ident">port_io::Port::new</span>(<span class="ident">SLAVE_CMD</span>),
                    <span class="ident">data</span>: <span class="ident">port_io::Port::new</span>(<span class="ident">SLAVE_DATA</span>),
                },
            ]
        };
        <span class="comment">// SAFE: we already checked that we are the only ones to have called this constructor.</span>
        <span class="kw">unsafe</span> {
            <span class="ident">cpic</span>.<span class="ident">configure</span>(<span class="ident">master_mask</span>, <span class="ident">slave_mask</span>);
        }
        <span class="ident">cpic</span>
    }


    <span class="doccomment">/// Initialize both our PICs.  We initialize them together, at the same</span>
    <span class="doccomment">/// time, because it&#39;s traditional to do so, and because I/O operations</span>
    <span class="doccomment">/// might not be instantaneous on older processors.</span>
    <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">configure</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">master_mask</span>: <span class="ident">u8</span>, <span class="ident">slave_mask</span>: <span class="ident">u8</span>) {
      
        <span class="comment">// mask all interrupts during init</span>
        <span class="self">self</span>.<span class="ident">mask_irqs</span>(<span class="number">0xFF</span>, <span class="number">0xFF</span>);

        <span class="comment">// pre-emptively acknowledge both PICs in case they have pending unhandled irqs</span>
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_END_OF_INTERRUPT</span>);
        <span class="ident">io_wait</span>();
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_END_OF_INTERRUPT</span>);
        <span class="ident">io_wait</span>();

        <span class="comment">// Tell each PIC that we&#39;re going to send it a three-byte</span>
        <span class="comment">// initialization sequence on its data port.</span>
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_INIT</span>);
        <span class="ident">io_wait</span>();
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_INIT</span>);
        <span class="ident">io_wait</span>();

        <span class="comment">// Byte 1: Set up our base offsets.</span>
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">offset</span>);
        <span class="ident">io_wait</span>();
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">offset</span>);
        <span class="ident">io_wait</span>();

        <span class="comment">// Byte 2: Configure chaining between PIC1 and PIC2.</span>
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="number">4</span>);
        <span class="ident">io_wait</span>();
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="number">2</span>);
        <span class="ident">io_wait</span>();

        <span class="comment">// Byte 3: Set our mode.</span>
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="ident">MODE_8086</span>);
        <span class="ident">io_wait</span>();
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="ident">MODE_8086</span>);
        <span class="ident">io_wait</span>();

        <span class="self">self</span>.<span class="ident">mask_irqs</span>(<span class="ident">master_mask</span>, <span class="ident">slave_mask</span>);

        <span class="comment">// pre-emptively acknowledge both PICs in case they have pending unhandled irqs</span>
        <span class="comment">// this is generally unnecessary but doesn&#39;t hurt if the interrupt hardware is misbehaving</span>
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_END_OF_INTERRUPT</span>);
        <span class="ident">io_wait</span>();
        <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_END_OF_INTERRUPT</span>);
        <span class="ident">io_wait</span>();

    }

    <span class="doccomment">/// Each mask is a bitwise mask for each IRQ line, with the master&#39;s IRQ line 2 (0x4) </span>
    <span class="doccomment">/// affecting the entire slave IRQ mask. So if the master&#39;s IRQ line 2 is masked (disabled),</span>
    <span class="doccomment">/// all slave IRQs (0x28 to 0x2F) are masked.</span>
    <span class="doccomment">/// If a bit is set to 1, it is masked (disabled). If set to 0, it is unmasked (enabled).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">mask_irqs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">master_mask</span>: <span class="ident">u8</span>, <span class="ident">slave_mask</span>: <span class="ident">u8</span>) {
        <span class="comment">// SAFE: we are guaranteed to have initialized this structure in its constructor.</span>
        <span class="kw">unsafe</span> {
            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="ident">slave_mask</span>);
            <span class="ident">io_wait</span>();
            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">data</span>.<span class="ident">write</span>(<span class="ident">master_mask</span>);
            <span class="ident">io_wait</span>();
        }
    }
 

    <span class="doccomment">/// Do we handle this interrupt?</span>
    <span class="kw">fn</span> <span class="ident">handles_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt_id</span>: <span class="ident">u8</span>) -&gt; <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">pics</span>.<span class="ident">iter</span>().<span class="ident">any</span>(<span class="op">|</span><span class="ident">p</span><span class="op">|</span> <span class="ident">p</span>.<span class="ident">handles_interrupt</span>(<span class="ident">interrupt_id</span>))
    }

    <span class="doccomment">/// Figure out which (if any) PICs in our chain need to know about this</span>
    <span class="doccomment">/// interrupt.  This is tricky, because all interrupts from `pics[1]`</span>
    <span class="doccomment">/// get chained through `pics[0]`.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">notify_end_of_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt_id</span>: <span class="ident">u8</span>) {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">handles_interrupt</span>(<span class="ident">interrupt_id</span>) {
            <span class="kw">if</span> <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">handles_interrupt</span>(<span class="ident">interrupt_id</span>) {
                <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">end_of_interrupt</span>();
            }
            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">end_of_interrupt</span>();
        }
    }


    <span class="doccomment">/// Reads the ISR and IRR registers of both the master and slave PIC.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_isr_irr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">IrqStatusRegisters</span> {
        <span class="comment">// SAFE: just reading PIC registers, no harm can be done.</span>
        <span class="kw">unsafe</span> {
            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_ISR</span>);
            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_ISR</span>);
            <span class="kw">let</span> <span class="ident">master_isr</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">slave_isr</span>  <span class="op">=</span> <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">read</span>();

            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_IRR</span>);
            <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">write</span>(<span class="ident">CMD_IRR</span>);
            <span class="kw">let</span> <span class="ident">master_irr</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">0</span>].<span class="ident">command</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">slave_irr</span>  <span class="op">=</span> <span class="self">self</span>.<span class="ident">pics</span>[<span class="number">1</span>].<span class="ident">command</span>.<span class="ident">read</span>();

            <span class="ident">IrqStatusRegisters</span> {
                <span class="ident">master_isr</span>: <span class="ident">master_isr</span>,
                <span class="ident">master_irr</span>: <span class="ident">master_irr</span>,
                <span class="ident">slave_isr</span>: <span class="ident">slave_isr</span>,
                <span class="ident">slave_irr</span>: <span class="ident">slave_irr</span>,
            }
        }
    }
}


<span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
<span class="kw">fn</span> <span class="ident">io_wait</span>() {
    <span class="comment">// We need to add a short delay between writes to our PICs, especially on</span>
    <span class="comment">// older motherboards.  But we don&#39;t necessarily have any kind of</span>
    <span class="comment">// timers yet, because most of them require interrupts.  Various</span>
    <span class="comment">// older versions of Linux and other PC operating systems have</span>
    <span class="comment">// worked around this by writing garbage data to port 0x80, which</span>
    <span class="comment">// allegedly takes long enough to make everything work on most hardware.</span>
    <span class="kw">unsafe</span> { <span class="ident">port_io::Port</span>::<span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span><span class="ident">::new</span>(<span class="number">0x80</span>).<span class="ident">write</span>(<span class="number">0</span>); }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="pic" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0-nightly (f8588549c 2022-07-18)" ></div>
</body></html>