
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 624856                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381128                       # Number of bytes of host memory used
host_op_rate                                   725710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7573.73                       # Real time elapsed on the host
host_tick_rate                              532473504                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4732490829                       # Number of instructions simulated
sim_ops                                    5496330116                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.032811                       # Number of seconds simulated
sim_ticks                                4032811241666                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9156049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18312098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 582374064                       # Number of branches fetched
system.switch_cpus.committedInsts          2732490828                       # Number of instructions committed
system.switch_cpus.committedOps            3179033092                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9671010170                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9671010170                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1048516335                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    978028779                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    464260586                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            87482842                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2832463269                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2832463269                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4017868146                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2334421760                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           617718391                       # Number of load instructions
system.switch_cpus.num_mem_refs            1085445205                       # number of memory refs
system.switch_cpus.num_store_insts          467726814                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      51608313                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             51608313                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     34405525                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     17202788                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1969396682     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult        124191256      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        617718391     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       467726814     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3179033143                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10778401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21556802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9155947                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2481503                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6674546                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9155947                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     14073857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     13394290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27468147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27468147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    760362880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    729243776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1489606656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1489606656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9156049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9156049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9156049                       # Request fanout histogram
system.membus.reqLayer0.occupancy         23765599514                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         22980307021                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        86933306322                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10778299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4999110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14935340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             102                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10778299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     32335203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32335203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1701889024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1701889024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9156049                       # Total snoops (count)
system.tol2bus.snoopTraffic                 317632384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19934450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19934450    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19934450                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13188554910                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22472966085                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    600485376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         600485376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    159877504                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      159877504                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4691292                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4691292                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1249043                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1249043                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    148899946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            148899946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      39644182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            39644182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      39644182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    148899946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           188544128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2498086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   9382584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000619079838                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       140960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       140960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           16337469                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2359058                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4691292                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1249043                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  9382584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2498086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           386790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           413204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           360564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           341106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           708126                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           859020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1226202                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           911214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           616294                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           459008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          767030                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          812916                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          380222                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          380226                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          321332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          439330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            26424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           262194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           419516                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           419640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           426140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           144232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            65560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          419582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          314665                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             102                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                195706139426                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               46912920000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           371629589426                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20858.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39608.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5599431                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2153289                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.68                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               86.20                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              9382584                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2498086                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4691292                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4691292                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                121348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                121348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                140961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                140960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                140960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      4127919                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   184.199568                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.721315                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   153.161430                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        12429      0.30%      0.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3360194     81.40%     81.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       363186      8.80%     90.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       122671      2.97%     93.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       100234      2.43%     95.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        78479      1.90%     97.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        31457      0.76%     98.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        18448      0.45%     99.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        40821      0.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      4127919                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       140960                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     66.561493                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.506120                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.599807                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           37      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         6443      4.57%      4.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6750      4.79%      9.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         9887      7.01%     16.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        22694     16.10%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        22565     16.01%     48.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        19840     14.07%     62.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        16492     11.70%     74.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        13478      9.56%     83.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         9870      7.00%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         3258      2.31%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           35      0.02%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         3178      2.25%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         3226      2.29%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         3204      2.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       140960                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       140960                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.721730                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.707423                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.692193                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19613     13.91%     13.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          121346     86.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       140960                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             600485376                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              159875520                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              600485376                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           159877504                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      148.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       39.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   148.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    39.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4032800949747                       # Total gap between requests
system.mem_ctrls0.avgGap                    678884.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    600485376                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    159875520                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 148899945.972163259983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 39643690.324061289430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      9382584                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2498086                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 371629589426                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93592174577020                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39608.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  37465553.46                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   65.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         13697397420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7280339385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        29819196120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4928416020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    1131353416920                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    595877859840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2101303267305                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       521.051728                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1538319666110                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 2359827175556                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15775944240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8385113220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        37172453640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        8111431080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1541178305730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    250763266080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2179733155590                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       540.499673                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 638334017940                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3259812823726                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    571488896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         571488896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    157754880                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      157754880                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4464757                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4464757                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1232460                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1232460                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    141709805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            141709805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      39117844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            39117844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      39117844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    141709805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           180827649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2464920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   8929514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000384287988                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       140592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       140592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           15615343                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2337871                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4464757                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1232460                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  8929514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2464920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           334338                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           439632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           281890                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           491674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           557348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           799816                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1239214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           878438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           498204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           445790                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          793256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          655572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          413002                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          373670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          445776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          281894                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             6556                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           262199                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           419528                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           419540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           419584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           137676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            72116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          419584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          308120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                186386373140                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               44647570000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           353814760640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20873.07                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39623.07                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5347433                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2166353                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.88                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.89                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              8929514                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2464920                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4464757                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4464757                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                107716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                107716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                140592                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3880631                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   187.918585                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   158.022922                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   161.832559                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9566      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3152307     81.23%     81.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       315024      8.12%     89.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       137443      3.54%     93.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        73767      1.90%     95.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        93990      2.42%     97.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        27306      0.70%     98.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        22840      0.59%     98.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        48388      1.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3880631                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       140592                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     63.513642                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    60.567154                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    19.959633                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         5850      4.16%      4.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         3629      2.58%      6.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        13212      9.40%     16.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        27425     19.51%     35.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        30717     21.85%     57.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        17854     12.70%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        21737     15.46%     85.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         6652      4.73%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         5902      4.20%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1359      0.97%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         2973      2.11%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            3      0.00%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         2925      2.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175          353      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       140592                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       140592                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.532313                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.510995                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.846563                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           32877     23.38%     23.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          107714     76.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       140592                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             571488896                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              157753792                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              571488896                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           157754880                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      141.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       39.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   141.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    39.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.41                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4032798430650                       # Total gap between requests
system.mem_ctrls1.avgGap                    707854.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    571488896                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    157753792                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 141709805.332696765661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 39117573.956878311932                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      8929514                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2464920                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 353814760640                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 92589405688089                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39623.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  37562844.10                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         12644190300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6720546525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        27897150960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4893729120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    1123137512160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    602796516480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2096436287145                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       519.844883                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1556417496338                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2341729345328                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15063515040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8006448120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        35859579000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7973064540                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1458797915730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    320135470080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2164182634110                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       536.643672                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 818867415697                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3079279425969                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1622352                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1622352                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1622352                       # number of overall hits
system.l2.overall_hits::total                 1622352                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      9156049                       # number of demand (read+write) misses
system.l2.demand_misses::total                9156049                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      9156049                       # number of overall misses
system.l2.overall_misses::total               9156049                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 828931805769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     828931805769                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 828931805769                       # number of overall miss cycles
system.l2.overall_miss_latency::total    828931805769                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data     10778401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10778401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10778401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10778401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.849481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.849481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849481                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90533.788730                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90533.788730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90533.788730                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90533.788730                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2481503                       # number of writebacks
system.l2.writebacks::total                   2481503                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      9156049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9156049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      9156049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9156049                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 750692219591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 750692219591                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 750692219591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 750692219591                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.849481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.849481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.849481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.849481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81988.663406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81988.663406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81988.663406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81988.663406                       # average overall mshr miss latency
system.l2.replacements                        9156049                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2517607                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2517607                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2517607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2517607                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 102                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      8087715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8087715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79291.323529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79291.323529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7215135                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7215135                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70736.617647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70736.617647                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1622352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1622352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      9155947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9155947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 828923718054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 828923718054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10778299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10778299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.849480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90533.913975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90533.913975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      9155947                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9155947                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 750685004456                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 750685004456                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.849480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.849480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81988.788757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81988.788757                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    21820061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9157073                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.382864                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data        19.060151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1004.939849                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.018613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 354064881                       # Number of tag accesses
system.l2.tags.data_accesses                354064881                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4032811241666                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2732490880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4734590529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2732490880                       # number of overall hits
system.cpu.icache.overall_hits::total      4734590529                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2732490880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4734591360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2732490880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4734591360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2732490880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4734590529                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2732490880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4734591360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.956147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4734591360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          5697462.527076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.956147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      184649063871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     184649063871                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1021562011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1737013850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1021562011                       # number of overall hits
system.cpu.dcache.overall_hits::total      1737013850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10778350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20539181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10778350                       # number of overall misses
system.cpu.dcache.overall_misses::total      20539181                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 865713176511                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 865713176511                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 865713176511                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 865713176511                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1032340361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1757553031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1032340361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1757553031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011686                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011686                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80319.638582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42149.352329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80319.638582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42149.352329                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7460828                       # number of writebacks
system.cpu.dcache.writebacks::total           7460828                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10778350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10778350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10778350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10778350                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 856724032611                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 856724032611                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 856724032611                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 856724032611                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79485.638582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79485.638582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79485.638582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79485.638582                       # average overall mshr miss latency
system.cpu.dcache.replacements               20539050                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    584044285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       981524385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10778248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16998608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 865704876126                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 865704876126                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    594822533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    998522993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80319.628582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50927.986346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10778248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10778248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 856715817294                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 856715817294                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79485.628582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79485.628582                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    437517726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      755489465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3540573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8300385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8300385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    437517828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    759030038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81376.323529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.344362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8215317                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8215317                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80542.323529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80542.323529                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     30208936                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     49048465                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           51                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      3785109                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3785109                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     30208987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     49048590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74217.823529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30280.872000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           51                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3742575                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3742575                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73383.823529                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73383.823529                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     30208986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     49048589                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     30208986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     49048589                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1855650210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20539306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.346296                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.269380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.730339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.360427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.639572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       59401346026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      59401346026                       # Number of data accesses

---------- End Simulation Statistics   ----------
