{"Source Block": ["oh/common/hdl/oh_oddr.v@31:42@HdlStmProcess", "     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n      \nendmodule // oh_oddr\n\n"], "Clone Blocks": [["oh/common/hdl/oh_oddr.v@34:43", "     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n      \nendmodule // oh_oddr\n\n\n"], ["oh/common/hdl/oh_oddr.v@28:39", "   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n"], ["oh/common/hdl/oh_oddr.v@25:36", "   reg [DW-1:0]    q1;   \n   reg [DW-1:0]    q2;\n   reg [DW-1:0]    q2_reg;\n   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n"]], "Diff Content": {"Delete": [[37, "     q2_reg[DW-1:0] <= q2[DW-1:0];\n"]], "Add": [[37, "     q2_sh[DW-1:0] <= #(0.1) q2_sl[DW-1:0];\n"]]}}