{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487698193874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487698193908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 17:29:53 2017 " "Processing started: Tue Feb 21 17:29:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487698193908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487698193908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487698193908 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1487698195799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en.vhd 4 1 " "Found 4 design units, including 1 entities, in source file dec2_4en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-BehavEquations " "Found design unit 1: Dec2_4En-BehavEquations" {  } { { "Dec2_4En.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4En.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487698234892 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Dec2_4En-BehavAssign " "Found design unit 2: Dec2_4En-BehavAssign" {  } { { "Dec2_4En.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4En.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487698234892 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Dec2_4En-BehavProc " "Found design unit 3: Dec2_4En-BehavProc" {  } { { "Dec2_4En.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4En.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487698234892 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4En.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487698234892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487698234892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4endemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4endemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4EnDemo-Shell " "Found design unit 1: Dec2_4EnDemo-Shell" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4EnDemo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487698234902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4EnDemo " "Found entity 1: Dec2_4EnDemo" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4EnDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487698234902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487698234902 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "enable Dec2_4EnDemo.vhd(14) " "VHDL error at Dec2_4EnDemo.vhd(14): object \"enable\" is used but not declared" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4EnDemo.vhd" 14 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1487698234905 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "inputs Dec2_4EnDemo.vhd(15) " "VHDL error at Dec2_4EnDemo.vhd(15): object \"inputs\" is used but not declared" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4EnDemo.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1487698234905 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "outputs Dec2_4EnDemo.vhd(16) " "VHDL error at Dec2_4EnDemo.vhd(16): object \"outputs\" is used but not declared" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4EnDemo.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1487698234905 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out outputs Dec2_4EnDemo.vhd(16) " "VHDL error at Dec2_4EnDemo.vhd(16): cannot associate formal port \"outputs\" of mode \"out\" with an expression" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/altera_lite/docs/Aula2/ParteA/Dec2_4EnDemo.vhd" 16 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1487698234906 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487698235356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 21 17:30:35 2017 " "Processing ended: Tue Feb 21 17:30:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487698235356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487698235356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487698235356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487698235356 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487698236190 ""}
