/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.42
Hash     : 7d8d5e2
Date     : Feb 21 2024
Type     : Engineering
Log Time   : Thu Feb 22 10:39:59 2024 GMT
#Timing report of worst 90 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 4

#Path 1
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[20] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[20] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[20].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 2
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[25] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[25] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[25].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 3
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[24] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[24] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[24].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 4
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[23] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[23] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[23].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 5
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[22] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[22] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[22].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 6
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[21] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[21] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[21].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 7
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[10] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[10].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 8
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[2] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[2] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[2].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 9
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[9] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[9].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 10
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[12] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[12].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 11
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[8] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[8].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 12
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[0] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[0] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[0].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 13
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[18] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[18] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[18].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 14
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[7] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[7].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 15
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[4] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[4].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 16
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[19] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[19] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[19].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 17
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[11] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[11].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 18
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[17] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[17].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 19
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[16] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[16].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 20
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[15] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[15].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 21
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[13] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[13].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 22
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[14] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]      0.151     1.042
out:z[14].outpad[0] (.output)                                                                 0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 23
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[6] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[6].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 24
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[5].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 25
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[3] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[3].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 26
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].z[1] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : out:z[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].z[1] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
out:z[1].outpad[0] (.output)                                                                  0.890     1.932
data arrival time                                                                                       1.932

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -1.932
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.932


#Path 27
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[8] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 28
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[9] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 29
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[10] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 30
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[11] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 31
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[12] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 32
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[13] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 33
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[14] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 34
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[15] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 35
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[16] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 36
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[17] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 37
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[18] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[18] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 38
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[19] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[19] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 39
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[20] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[20] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 40
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[21] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[21] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 41
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[22] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[22] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 42
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[23] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[23] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 43
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[24] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[24] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 44
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[25] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[25] (RS_DSP_MULT_REGIN_REGOUT)                        1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 45
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[7] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 46
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[6] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 47
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[5] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 48
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[4] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 49
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[3] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 50
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[2] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[2] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 51
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[1] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[1] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 52
Startpoint: $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].z[0] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT) [clock-to-output]       0.151     1.042
$auto$hierarchy.cc:1408:execute$1[11].z[0] (RS_DSP_MULT_REGIN_REGOUT)                         1.282     2.323
data arrival time                                                                                       2.323

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.044     0.846
data required time                                                                                      0.846
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.846
data arrival time                                                                                      -2.323
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.477


#Path 53
Startpoint: a[7].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[7].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[7] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 54
Startpoint: a[6].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[6].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[6] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 55
Startpoint: a[11].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[11].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[11] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 56
Startpoint: a[5].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[5].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[5] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 57
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[15].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[17] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 58
Startpoint: a[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[9] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 59
Startpoint: a[2].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[2] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[2].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[2] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 60
Startpoint: a[14].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[14].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[14] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 61
Startpoint: a[1].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[1] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[1].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[1] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 62
Startpoint: a[0].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[0] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[0].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[0] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 63
Startpoint: a[13].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[13].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[13] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 64
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[15].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[16] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 65
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[18] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[15].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[18] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 66
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[15].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[15] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 67
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[19] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[15].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[19] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 68
Startpoint: a[4].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[4].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[4] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 69
Startpoint: a[10].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[10].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[10] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 70
Startpoint: a[12].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[12].inpad[0] (.input)                                                                       0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[12] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 71
Startpoint: a[3].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[3].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[3] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 72
Startpoint: a[8].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].a[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
a[8].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].a[8] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.074     0.816
data required time                                                                                      0.816
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.816
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.074


#Path 73
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[11] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[11] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 74
Startpoint: b[8].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[8] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[8].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[8] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 75
Startpoint: b[3].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[3] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[3].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[3] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 76
Startpoint: b[2].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[2] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[2].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[2] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 77
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[10] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[10] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 78
Startpoint: b[0].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[0] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[0].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[0] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 79
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[14] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[14] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 80
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[17] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[17] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 81
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[15] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[15] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 82
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[13] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[13] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 83
Startpoint: b[4].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[4] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[4].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[4] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 84
Startpoint: b[1].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[1] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[1].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[1] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 85
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[9] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[9] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 86
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[12] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[12] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 87
Startpoint: b[6].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[6] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[6].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[6] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 88
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[16] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[9].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[16] (RS_DSP_MULT_REGIN_REGOUT)                        0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 89
Startpoint: b[5].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[5].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[5] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#Path 90
Startpoint: b[7].inpad[0] (.input clocked by clk)
Endpoint  : $auto$hierarchy.cc:1408:execute$1[11].b[7] (RS_DSP_MULT_REGIN_REGOUT clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
b[7].inpad[0] (.input)                                                                        0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].b[7] (RS_DSP_MULT_REGIN_REGOUT)                         0.890     0.890
data arrival time                                                                                       0.890

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$hierarchy.cc:1408:execute$1[11].clk[0] (RS_DSP_MULT_REGIN_REGOUT)                       0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.070     0.821
data required time                                                                                      0.821
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.821
data arrival time                                                                                      -0.890
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.070


#End of timing report
