[[ldt-debug-register]]
==== LDT Debug Register

Software changes to the controller frequency will result in inaccurate timing of the LDT reconnect phase.
The counter needs to be configured as the time between the invalidation of the LDT signal and the start of link initialization of the controller after the software configuration of the frequency, which is based on the controller clock.

Offset: `0x244`

Reset value: `0x00000000`

Name: LDT Debug register 1

[[ldt-debug-register-1]]
.LDT debug register 1
[%header,cols="^1m,2m,^1m,^1m,^1,3"]
|===
d|Bit Field
^d|Name
d|Length
d|Reset Value
|Read/Write
^|Description
|31:16
|Rx_wait_time
|16
|0x0
|R/W
|The `RX` side waits for the initial value of the counter

|15:0
|Tx_wait_time
|16
|0x0
|R/W
|The `TX` side waits for the initial value of the counter
|===

Offset: `0x248`

Reset value: `0x00000000`

Name: LDT Debug register 2

[[ldt-debug-register-2]]
.LDT debug register 2
[%header,cols="^1m,2m,^1m,^1m,^1,3"]
|===
d|Bit Field
^d|Name
d|Length
d|Reset Value
|Read/Write
^|Description

|31:30
|Reserved
|16
|0x0
|R/W
|

|29:0
|rx lane ts 0
|16
|0x0
|R/W
|
|===

Offset: `0x24C`

Reset value: `0x00000000`

Name: LDT Debug register 3

[[ldt-debug-register-3]]
.LDT debug register 3
[%header,cols="^1m,2m,^1m,^1m,^1,3"]
|===
d|Bit Field
^d|Name
d|Length
d|Reset Value
|Read/Write
^|Description

|31:30
|Reserved
|16
|0x0
|R/W
|

|29:0
|rx lane ts 1
|16
|0x0
|R/W
|
|===

Offset: `0x250`

Reset value: `0x00000000`

Name: LDT Debug register 4

[[ldt-debug-register-4]]
.LDT debug register 4
[%header,cols="^1m,2m,^1m,^1m,^1,3"]
|===
d|Bit Field
^d|Name
d|Length
d|Reset Value
|Read/Write
^|Description

|31:30
|Reserved
|16
|0x0
|R/W
|

|29:0
|rx lane ts 2
|16
|0x0
|R/W
|
|===

Offset: `0x254`

Reset value: `0x00000000`

Name: LDT Debug register 5

[[ldt-debug-register-5]]
.LDT debug register 5
[%header,cols="^1m,2m,^1m,^1m,^1,3"]
|===
d|Bit Field
^d|Name
d|Length
d|Reset Value
|Read/Write
^|Description

|31:22
|Reserved
|10
|0x0
|R/W
|

|21:18
|wait ctl
|4
|0x0
|R/W
|

|17:0
|phase lock
|18
|0x0
|R/W
|
|===

Offset: `0x258`

Reset value: `0x00000000`

Name: LDT Debug register 6

[[ldt-debug-register-6]]
.LDT debug register 6
[%header,cols="^1m,2m,^1m,^1m,^1,3"]
|===
d|Bit Field
^d|Name
d|Length
d|Reset Value
|Read/Write
^|Description

|31:0
|wait cad
|32
|0x0
|R/W
|
|===
