FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2016 Neil Armstrong <narmstrong@baylibre.com>
 */

#ifndef DT_RESET_OXSEMI_OX820_H
#define DT_RESET_OXSEMI_OX820_H

#define RESET_SCU	0
#define RESET_LEON	1
#define RESET_ARM0	2
#define RESET_ARM1	3
#define RESET_USBHS	4
#define RESET_USBPHYA	5
/* bench 29861.4.0 75c882e67d97 */
/* bench 29861.4.1 945b933116aa */
/* bench 29861.4.2 b7507a371548 */
/* bench 29861.4.3 ef707c4bcaf9 */
/* bench 29861.4.4 03e3f38b5c67 */
/* bench 29861.4.5 6248c7cf5e6b */
/* bench 29861.4.6 c9c3a9be75ff */
/* bench 29861.4.7 abc39a0829a4 */
/* bench 29861.4.8 a26418aa5667 */
/* bench 29861.4.9 73d363684839 */
#define RESET_SGDMA	8
#define RESET_CIPHER	9
#define RESET_DDR	10
#define RESET_SATA	11
#define RESET_SATA_LINK	12
#define RESET_SATA_PHY	13
#define RESET_PCIEPHY	14
#define RESET_NAND	15
#define RESET_GPIO	16
#define RESET_UART1	17
#define RESET_UART2	18
#define RESET_MISC	19
#define RESET_I2S	20
#define RESET_SD	21
#define RESET_MAC_2	22
#define RESET_PCIEB	23
/* bench 13813.5.0 26c7dde78bb7 */
#define RESET_USBPHYB	26
#define RESET_USBDEV	27
/* bench 4694.1.0 10b176c790ed */
/* bench 4694.1.1 b1cfa12b3cbf */
/* bench 4694.1.2 bce81ddf13cf */
/* bench 4694.1.3 6f72d01cc05a */
/* bench 4694.1.4 1d5cc24475b6 */
/* bench 4694.1.5 8ad71060f31a */
/* bench 4694.1.6 11315d5d72a9 */
#define RESET_ARMDBG	29
#define RESET_PLLA	30
#define RESET_PLLB	31

#endif /* DT_RESET_OXSEMI_OX820_H */
