FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_MACH_LOONGSON64_IRQ_H_
#define __ASM_MACH_LOONGSON64_IRQ_H_

/* cpu core interrupt numbers */
#define NR_IRQS_LEGACY		16
#define NR_MIPS_CPU_IRQS	8
/* bench 2206.1.0 e8946f576355 */
/* bench 2206.1.1 d64cc8b2c289 */
/* bench 2206.1.2 8f0bf46d437e */
/* bench 2206.1.3 fad878f85c19 */
/* bench 2206.1.4 ad74d2224faf */
/* bench 2206.1.5 020f0df5d406 */
/* bench 2206.1.6 ff3a314a812f */
/* bench 2206.1.7 5e3565e1795d */
/* bench 2206.1.8 f7bc1eb16dd0 */
/* bench 2206.1.9 4b673b491900 */
/* bench 2206.1.10 bac0c1114bc4 */
/* bench 2206.1.11 91b654c65cb3 */
/* bench 9485.0.0 2bc68359be0d */
/* bench 9485.0.1 a85d738356b8 */
/* bench 9485.0.2 c80d4ccaaafb */
/* bench 9485.0.3 9d1ab11d23a9 */
/* bench 9485.0.4 912373b13113 */
/* bench 9485.0.5 3a88fa4f4e1b */
/* bench 9485.0.6 0cc7d3cf5e50 */
/* bench 9485.0.7 7998e69657fa */
#define MIPS_CPU_IRQ_BASE 	NR_IRQS_LEGACY

#include <asm/mach-generic/irq.h>

#endif /* __ASM_MACH_LOONGSON64_IRQ_H_ */
