INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/divider/divider.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/divider/divider.srcs/sim_1/new/divider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
