 1 
 
新型高密度接觸點電阻式記憶體陣列開發— 
子計畫一：新型接觸點電阻式記憶層開發及最佳化分析(I) 
期末成果報告 
計畫編號：NSC 99-2221-E-007 -109 
主持人：林崇榮    清華大學電子工程所
 
一、中文摘要 
新一代的接觸點電阻式隨機存取記憶
體是藉由 0.18 CMOS 製程，在 N+ 參雜區與
接觸點間夾雜一層 TiN/TiON 的鈦化合物，
形成 RRAM 結構。本計畫探討在接觸點與
矽基板中 TiON 層的開關電阻特性。新的接
觸點電阻式隨機存取記憶體展現了高穩定
讀取窗口；藉由限制接觸點電阻式隨機存取
記憶體的材質於小的接觸點區域，元件的操
作可以在非常低的設定電壓 4V；重新設定
電流可小於 150 　 A，而且擁有很快的設定
與重新設定時間：分別小於 100ns 與 10 　
s。此外在超過 1000 次的測式循環中，更展
現了卓越的資料持久度與穩定性，接觸點電
阻式隨機存取記憶體在非揮發存取記憶體
的研究中脫穎而出，可能成為下一代記憶體
的主流。 
 
關鍵字：接觸點電阻式隨機存取記憶體 
 
二、英文摘要 
A new contact RRAM cell realized by 
TiN/TiON layers stacked between the W-plug 
and n+ diffusion region inside a small 
80x80nm contact hole is demonstrated using 
90nm CMOS logic technology. This work 
reports the first time a resistive switching 
characteristics of the TiON layers sandwiched 
between the metal and Si substrate. The new 
Contact ReRAM cell exhibits highly stable 
read window and very small cell size of 
0.19　m2. By limiting the active ReRAM film 
in a small contact region, the cell operates 
under a very low set voltage of 4V and a reset 
current of 150 　 A, while achieving fast set 
and reset speed of less than 100ns and 10 　 s, 
respectively. Excellent endurance of more than 
1000k cycles and stable data retention 
characteristics further support the new Contact 
ReRAM (CR-RAM) cell will be a superior 
NVM technology for the future. 
 
三、研究成果 
相較於大多數 RRAM 將記憶層於後端
製成以堆疊方式實現，本計畫提出一種接觸
點式隨機存取記憶體（Contact Resistive 
Random Access Memory, CRRAM ) 能夠在
接近前端製程步驟完成，由於不需要多餘的
光罩以及製程上相當簡單，具有低成本以及
高 CMOS Logic 製程相容性，適用於內嵌式
系統應用。相關之接觸點式隨機存取記憶體
元件電性的量測方法與量測結果介紹如下： 
 
(1) 元件結構與製程 
 當 MOS 之汲極和源極參雜完成後，利
用化學氣相沉積(CVD)的方式依序堆疊二氧
化矽(SiO2)、鈦氮氧化物(TiOxNy)、氮化鈦
(TiN)在目標位置上，如圖 1，此後 CMOS
製程將沉積接觸點蝕刻停止線(Contact Etch 
Stop Layer, CESL)以及層間氧化層 (Inter 
Layer Dioxide, ILD)，在 Contact 的蝕刻時先
將 ILD 蝕刻完成，接著繼續蝕刻 CESL，並
且沉積接觸點的材料鎢(W)，W-plug 形成記
憶層元件的上電極，此時 CRRAM 已經順利
完成，接著後端製程的金屬接線步驟，繼續
完成晶片製作。 
 3 
 
 
(a) 
 
(b) 
圖 4(a)高電壓時 SET 的時間趨於飽和(b)得
到 RESET 時間的最小值 
 
 WL 電壓是一個控制通道電阻的參數，
直接影響電晶體的開關特性以及其導通能
力，圖 6 顯示在設定時將 WL 電壓增加，會
使得 LRS 的電阻更低，增加讀取電流之差
異；但是同時也會讓 RESET 所需的電流提
高；在設定時將 WL 高於 1.5V 時，低電阻
態電阻下降趨勢漸緩，但是 RESET 電流仍
繼續上升。所以即使較大的 WL 電壓可以得
到比較低的 LRS 電阻以增加 LRS/HRS 的辨
別力，仍須控制 WL 電壓在適當的大小，不
至於提高 RESET 所需的電流，避免 RRAM
操作功耗提升過多。 
另外，讀取方式也是一個影響 RRAM 操
作之重要的考量。針對此 1T1R 記憶胞，讀
取方式有二：一將高電壓加在 SL 上稱作順
向讀取(Forward Read, FR)、高電壓在加 BL
上稱做反向讀取(Reverse Read, RR)。 
 
圖 5 電壓對 set/reset 時間的關係 
 
 
Set WL Voltage (V) 
圖 6 WL 電壓將會影響 LRS 電阻高低以及
RESET 電流大小 
101 102 103 104
0.1
1
10
100
 forward read
 reverse read
 
 
 C
ur
re
nt
 (
A
)
Time (sec)
read cond. @ VWL= 1.2V
                         VBL or VSL= 0.6V
 
圖 7 在常時間讀取下，順向與反向讀取對高
低電阻態影響的比較 
 
 反向讀取時相當於電晶體的源極串接
RRAM 電阻、因而發生源極退化 (Source 
Degeneration)特性，使得在基板與源極間有
一個電位差，產生基板效應(Body Effect)提
升臨界電壓，進而限制電晶體的電流大小。
在進行讀取測試時，順向讀取會獲得較大的
讀取電流；但在讀取 LRS 的 RRAM 電阻時，
  
電子元件技術國際會議 
2010 IEEE International Electron Devices Meeting (IEDM) 
參加國際會議心得報告 
 
清華大學電子所 林崇榮 
 
本次會議名稱為電子元件技術國際會議“2010 IEEE International Electron Devices Meeting 
(IEDM) 2010，於美國 Washington DC 於十二月 5 日至 8 日一連舉行四天。整個會議由
IEEE 所主辦。一千八百多位來自世界各個重要電子科技與產業發展之學者與研究人員與
會。本人於十二月五日至九日赴美國 Washington DC 參加 IEDM 2010，這是電子元件領
域中最頂尖的國際會議，與我同行參加這個會議者尚有博士班研究生曾元亨與王淨樺同
學，此行的主要目的除了吸收新知與學術交流外，我們將在會議中發表兩篇電阻式記憶
體方面的論文。 
 
在本次會議中，十二月五日開幕當天，全球最大的記憶體廠商南韓三星電子 Dr. Kinam 
Kim以“From The Future Si Technology Perspective: Challenges and Opportunities＂為題發
表了特邀演講。三星在演講中談及各式記憶體和 system在 low power and high speed方面
的技術發展方向。記憶體方面，三星認為今後隨著工藝微細化的進行，單元間的干擾、
耦合比(Coupling Ratio)的降低、蓄積電荷數的減少以及短通道效應(Short Channel Effect)
等的影響將日趨嚴重。為解決上述問題，三星表示正在考慮導入 PCM and ReRAM 
memories，以取代原來的 NAND單元。另外，為減小短通道效應的影響，Dr. Kinam Kim
提出最好是實現單元電晶體的三維化。同時指出，20nm 製程之後通過 3D Staked 記憶體
單元來提高 Memory Density的方法最為現實。關於 DRAM，三星指出在工藝水準發展到
40nm 以下時，單元的數據保持特性的惡化、晶片耗電的增大等將越來越令人擔心。對
此，三星認為通過導入嶄新的單元結構、新材料以及各種電路設計技術，完全能夠解決
上述問題。至少在 30nm製程階段是有可能實現的。在 30nm製程的實現過程中，單元電
晶體 Fin FET 最為重要。三星指出，要實現 30nm 以下的工藝，Trench 電晶體等必不可
少。在不少人認為難以微細化至 20nm 以下工藝的 DRAM 方面，Dr. Kim 表示 2010～
2015 年，在 4F2 構造存儲器單元、矽貫通電極(TSV)以及 DRAM 芯片上集成光輸入輸出
電路等將取得進展。 並預計接下來在 2020年以後，通過自旋存儲器(Spin-Based Memory)
技術的實用化，大容量隨機存儲器將繼續取得進步。在有人認為現有浮柵構造同樣會在
20nm工藝前後出現微細化極限的 NAND閃存方面，Kim介紹了旨在打破極限的技術開發
工作。 首先，要想實現相當於 20nm 以下工藝的高集成化，就必須導入三維單元積層技
術。 Kim表示，由此“可以利用舊幾代的製造技術，實現與普通二維單元微細化至 10nm
以下工藝範圍時相當的高集成度＂。Kim指出，2015年以後作為三維 NAND閃存的後續
產品，主角將有可能轉為採用氧化物材料等的新型非易失性存儲器。 Kim 高度評價了
ReRAM的前景，認為“後 NAND閃存的最有力候補是 ReRAM。另外，在新一代通用存
儲器(Universal Mmemory)中最有希望的估計還是 ReRAM＂。 
 
會議之後討論主題為“Process Technology –Advanced 3D Integration＂。由於高介電率
（high-k）絕緣膜與金屬柵（MGHK：metal gate/high-k) 疊層（stack）已近量產，因此該
技術領域備受關注，台灣台積電也發表了名為“High Density 3D Integration using CMOS 
Foundry Technologies for 28 nm node and beyond＂之論文。然而在今年的會議上，僅有少
量論文提供了晶片供應商下一步發展的線索；許多先進晶片大廠的態度都轉趨謹慎，也
不想把技術發展方向透露給對手知道。今年 IEDM 上發表的論文以學術性質居多，或是
在細節上透露不多。不過在今年的 IEDM 上，還是有討論先進數位晶片製造商可能會在
22/20 奈米節點的電晶體架構上可能會採取的策略方向；先進晶圓代工廠可能會延長使用
bulk CMOS製程技術。雖然有人認為該延長使用 bulk CMOS技術，但其他人則認為未來
  
Electron Trapping Effect on the Switching Behavior of Contact RRAM Devices
through Random Telegraph Noise Analysis 
Yuan Heng Tseng1,Wen Chao Shen1, Chia-En Huang1, C. -H. Kuo2, Y. -D. Chih2, Chrong Jung Lin1, Ya-Chin King1 
1Microelectronics Laboratory, Institute of Electronics Engineering, National Tsing-Hua University, Hsinchu 300, Taiwan 
2Design Technology Division, Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu 300, Taiwan 
Phone/Fax: +886-3-5162182/+886-3-5721804, E-mail: cjlin@ee.nthu.edu.tw 
ABSTRACT 
Single electron trapping/de-trapping behavior is firstly observed 
and investigated in the contact resistive random access memory 
cell  [1].  By analyzing  the  random  telegraph  noise,  the 
temperature-dependency of resistance levels and high-temperature 
data retention behavior of the contact RRAM film are successfully 
explained.   Detail   analyses   on  the  capture  and  emission   of 
electrons in this contact RRAM cell provide further verifications 
for the trap-induced resistive switching model. 
1. Introduction 
Resistive switching characteristics of the RRAM devices have
attracted many interests for the development of next generation
NVM applications due to its low voltage operation, fast P/E speed,
superior  endurance  and  easy  of  fabrication  [1]-[2].  However,
various RRAM dielectric films show very different switching
behaviors [3]-[4]. Recently, the RTN signal, which is extensively
used in studying the electron transport in high-k gate dielectric
MOSFETs [5], has also been extended to interpret the read current
fluctuation of the RRAM devices [6]. In this paper, distinctive
RTN states are observed in the contact-RRAM cell, for the first
time. Statistical analysis  on the RTN at HRS and LRS exhibit
fairly different trapping and de-trapping behaviors, which can be
attributed to the presence or lack of conductive paths. Based on
energy  enhance  both  trapping/de-trapping   probabilities.  The
average lifetime of τe and τc as a function of voltage in HRS in Fig.
11 shows a stronger field-dependent in τc than in τe. In Fig. 12, the 
current  fluctuation  amplitude,  ∆I,  increases  with  current  level 
while  ∆I/I  remain  relatively  constant  for  both  HRS  and  LRS. 
Fig.13 shows that the noise power decade with 1/f2  at low 
frequency while close to 1/f in high frequency regime. Distinctive
trap states can be identify in Fig. 14 demonstrating the noise bulge 
shift  to  higher   frequency  with   increasing   voltage.   Fig.   15 
compares the RTN signal at both HRS and LRS, where ∆I the 
much higher in LRS. Fig. 16 compares <τe > and <τc > versus 
different  bias  voltage  in  HRS  and  LRS,  which  exhibit  strong 
field-dependency in the capture procedure for both states. While, 
the emission time in HRS suggests for a stronger thermal-assist 
process.  Fig. 17 describes  the proposed  model  and the energy 
band diagram switches from HRS to LRS and reverse. During set 
operation the electrons will be poured out from the trapping sites 
by the high voltage pulse and the band diagram with respect to the 
empty  trapping  center  becomes  precipitously  which  favors  for 
TAT transport, leading to LRS. Traps filled in TiOxNy  layer after
reset operation will enhance barrier height which may decrease
the voltage dependency of <τe >. Fig. 18 extracts the activation
energy for captured and emission time and summarizes in Fig. 19,
which implies deeper energy level for the filled states. Following
the RTN model [5] the effective depth of traps into the dielectric
layer can be extracted through Fig. 20 and summarized in Fig. 21
Effective depths of the trap states show the stable results
independent of temperature. Fig. 22 illustrates how multiple
hopping  paths  can  be  blocked  or  opened  by  single  electron
trapping,  leading  to  multi-RTN  levels.  The  effective  area  of
leakage paths estimated by the RTN model [8] reveals that only
1.34% of the overall contact area is dominated by TAT current
while the ratio increase to 20.46% for the same contact in LRS.
RTN current measured on a fresh, after forming and after cycling
contact RRAM cells are depicted in Fig. 24. The results suggest
that these distinctive resistance states occur after forming and
remain relative stable even after cycling, while the read current
fluctuation might become worse after more than 200k cycles as
the distinctive states becomes blurred. 
4. Conclusion 
Instability in HRS at 250oC baking temperature and negative
temperature  resistance  behavior  are  observed  in  the  contact
RRAM cell and explained by the proposed model. In addition,
electron trapping model is proposed by analyzing the RTN signal
for HRS and LRS to elucidate the switching characteristics. 
5. Reference 
[1] Y. H. Tseng et al., in IEDM Tech. Dig., p. 109, 2009. 
[2] Y. S. Chen et al., in IEDM Tech. Dig., p. 105, 2009. 
[3] U. Russo et al., in IEDM Tech. Dig., p. 775, 2007. 
[4] N. Xu et al., in IEDM Tech. Dig., p. 563, 2008. 
[5] C. M. Chang et al., in IEDM Tech. Dig., p. 787, 2007. 
[6] M. Terai et al., in IEDM Tech. Dig., p. 775, 2009. 
[7] G. Zhang et al., in IEDM Tech. Dig., p. 835, 2009. 
[8] F. Crupi et al., IEEE TED, vol. 45, No. 11, p. 2329, 1998. 
the   extracted   physical   parameters,    a   physical 
trap-induced resistive switching are proposed. 
2. Contact  RRAM Cell 
model of
The contact  RRAM  cell  investigated  here  is shown in Fig. 1,
illustrating a stack dielectric film consisting of TiN/TiON/SiO2.
With a select transistor in series, the schematic diagram illustrates
both the forward and reverse operations. A unipolar switching
characteristic in Fig. 2(a) and superior set/reset cycles reaching
106   times  in  Fig.  2(b)  are  evidences  to  support  its  superior
memory performance. In addition, bipolar switching can also be
realized, as shown in Fig. 3. The resistance levels of both the HRS
and the LRS as a function of temperature are measured and
compared in Fig. 4, showing a negative temperature dependency
on both states. A high temperature bake test further reveals that a
sudden change in resistance levels occurs under high temperature
while remain stable under 150oC, as depicted in Fig. 5. These
behaviors cannot be fully explained by the conductive filament
model [3] (as illustrated in Fig. 6(a)), where the resistance is
expected to increase with raising temperature. Fig. 6(b) illustrates
a  possible  carrier  transport  mechanism 
trapping  states,  which  gives  negative 
dependency. 
3. RTN Measurement and Analysis 
by  hopping
temperature 
along the
resistance
In Fig. 7, the measured IV characteristics of a contact RRAM cell
in the HRS demonstrate the two distinctive resistance levels as a 
result of single electron trapping. Distinctive current levels  are
found in the DC current (see Fig. 8), where emission (τe) and
capture (τc) time are defined. The distribution of τe  and τc  plotted 
in Fig. 9 shows that the τc  <τe  in HRS; τc  >τe  in LHS, suggesting
different trapping behavior on these two states. Fig. 10 reveals
that τe and τc decrease with raising temperature, as higher thermal
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
34% 
 
 
 
 
 
 
 
 
 
 
 
 
5 
-15 10 16
10-8 V=0.6V 
-9 10 15
10-10 
10-11 
2 141/f    10-16 
-12 10 13
10-13 
10-14 1
10-17 
-15 10 01 2 3 4 50 1 2 3 4 10 10 10 10 1010 10 10 10 10 10 0 2 4 6 8 10Frequency (Hz) Frequency (Hz) Time (sec)
Fig. 13 The noise power spectrum of the Fig.  14 Noise power times frequency Fig. 15  Comparison  of the two-level
contact   RRAM   cell in   LRS shows 
typical 
implies the G-R center in LRS and the RTN amplitude  for  HRS and
20oC and -30oC respectively. 
Temperature (oC)
LRS at
significant 
1/f trend. 
deviations from the bulge   shift  to higher
increasing of voltage. 
frequency  with
101   
30 20 10 30 20 10
102LRS HRS10 10 
1001 1 
100
10-10.1 0.1 LRS 
  <τe> 
TiOxNy TiOxNy 10-20.01 0.01 10-2
38 39 40 41 38 39   40 410.4    0.5    0.6 0.4    0.5 0.6 
Voltage (V) 1/KT (1/eV)SiO2 
Fig.   17   band   diagrams
SiO2 
and   electronFig.  16  <τe>  and  <τc>  decrease  with 
biased voltage more obviously in LRS, 
Fig. 18  Arrhenius  plot and activation
energy for the emission (filled) and the 
capture (empty) time in HRS. 
transport mechanisms [7] in (a) LRS and
suggesting 
frequency. 
a shift in capture/emission (b)  HRS suggested by the
resistive switching model. 
trap-induced
-40 -35 -30 -25 -20
30 
20 
10 
0 
-10 
-20 
-30 
-40 
-50 
3 30.8 
0.35 HRS HRS
0.7 -30oC
-40oC
2 2 SiO2      TiOxNy
0.30 
0.6 RS1 1
Contact0.25 0.5 
0 0〈 τ 
dln cτ0.4 0.20 〈 e 〉<τe> 
<τc> 
-1 -1
0.3 
10 15 20 25 300.15 -2 -2 Temperature (oC)0.3 0.4    0.5    0.6 0.3    0.4    0.5    0.6 0.4    0.5    0.6 0.4    0.5 0.6
Voltage (V) Voltage (V) Fig. 21 Zeff is independent of
Fig. 19 Activation energies as a function 
of  biased  voltage  for  both  HRS  and 
LRS. 
Fig. 20 Effective depth of the traps in
HRS and LRS are extracted by the ratio 
between <τe> and <τc>. 
temperature   and   trapping/de-trapping
occurs near N+-Si in HRS and closes to 
the W contact in HRS. 
(a)+(b)+(c) 
24 600(a)+(b) 10 
79.54%
20
(a) 400 100k cycles
16∆ V=0.225V1 200
 
1.3
1.2
empty
12
1.1
1.0
00.1 0.4 0.5 0.6 10 20
Time (sec)
30 400.52 0.56 0.60 0.64
Voltage (V)
Fig. 24 Comparison of the RTN signals at
different cycling stages. As cycle time
increases, the current fluctuation and
number of resistance states increases. 
Fig.  22  Illustration  of  the  distinctive 
resistance levels result from the
combination of multiple hopping paths
in a RRAM film. 
Fig. 23 Extraction of the effective area of
the leakage path shows 1.34% in  HRS
and 20.46% in LRS. 
Ti
m
e 
(s
ec
) 
Ea
 (
eV
) 
Po
w
er
 D
en
si
ty
 (
1/
H
z)
 
C
ur
re
nt
 (µ
A
)  
Ti
m
e 
(s
ec
) 
I  
 2 
(A
2 ) 
SL
 
ln
(τ 
/τ 
) 
e 
   
c 
Em
is
si
on
 T
im
e 
(s
ec
) 
C
ur
re
nt
 (n
A
) 
C
ur
rr
nt
 (
µA
)  
Ze
ff
 (
%
) 
C
ap
tu
re
 T
im
e 
(s
ec
) 
W 
TiN 
TiON 
 
SiO2 
n+-Si  (a)  (b)  (c) 
 
200k cycles 
 
 
   
 
 
post forming 
initial state 
LRS 
Conductive Aeff
98.66% 
 
11.     .34% 
 
∆ V=0.045V 
Iempty 
 
 
Ifilled 
HRS 
Conductive Aeff
 
 
20.46% 
20.46% 
 
I 
 
 
Ifilled 
 
 
10o
20o
30o
 
 
 
slope 
 
C 
C 
C
-20oC  LRS 
 
 
 
 
 
qZ eff
dV kT
 
LRS 
 
 
 
 
 
 
 
<τe> 
<τc>  
 
LRS
HRS
 
n-Si 
 
Zeff:L
 
 Zeff:HRS 
WW
(b) 
 
 
 
n-Si 
 
(a) 
 
 
 
 
n-Si 
 
V=0.4V Ea=0.57
V=0.5V Ea=0.53
V=0.6V Ea=0.36
 
eV 
eV 
eV
V=0.47V Ea=0.78eV 
V=0.52V Ea=0.68eV 
V=0.57V Ea=0.61eV 
 
 
 
 
 
 
 
HRS 
 
  <τc> 
  
 
 
<τe> 
<τc> 
  
 
  
  
  
V= 0.6V LRS
 
 
V= 0.5V 
 
V=0.5V 
      1/f 
  
 
 
 
   
  
          
 
 
 
 
 
LRS 
HRS 
 
   
  
 
 
 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：林崇榮 計畫編號：99-2221-E-007-109- 
計畫名稱：新型高密度接觸點電阻式記憶體陣列開發--子計畫一：新型接觸點電阻式記憶層開發及最
佳化分析(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 2 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 2 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
