================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Wed Jul 16 15:40:41 -0300 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         matrix_mult_hw
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  spartan7
    * Target device:   xc7s50-csga324-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              2767
FF:               2270
DSP:              48
BRAM:             1
URAM:             0
SRL:              9


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.745       |
| Post-Route     | 7.857       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                             | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                             | 2767 | 2270 | 48  | 1    |      |     |        |      |         |          |        |
|   (inst)                         | 333  | 841  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                | 2143 | 1155 |     | 1    |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U | 52   | 2    |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U1          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U10         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U11         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U12         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U13         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U14         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U15         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U16         |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U2          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U3          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U4          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U5          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U6          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U7          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U8          |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U9          |      |      |     |      |      |     |        |      |         |          |        |
+----------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 8.49%  | OK     |
| FD                                                        | 50%       | 3.48%  | OK     |
| LUTRAM+SRL                                                | 25%       | 10.76% | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 40.00% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.67%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 20.34% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 611       | 166    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.99   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                             | ENDPOINT PIN                                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                            |                                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.143 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I |            2 |        310 |          7.366 |          0.704 |        6.662 |
| Path2 | 2.237 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I |            2 |        310 |          7.430 |          0.704 |        6.726 |
| Path3 | 2.244 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I |            2 |        310 |          7.434 |          0.704 |        6.730 |
| Path4 | 2.245 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/I |            2 |        310 |          7.264 |          0.704 |        6.560 |
| Path5 | 2.311 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I |            2 |        310 |          7.377 |          0.704 |        6.673 |
+-------+-------+--------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------+----------------------+
    | Path1 Cells                                         | Primitive Type       |
    +-----------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12 | LUT.others.LUT6      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP      | DMEM.dram.RAM32X1D   |
    +-----------------------------------------------------+----------------------+

    +-----------------------------------------------------+----------------------+
    | Path2 Cells                                         | Primitive Type       |
    +-----------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12 | LUT.others.LUT6      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP      | DMEM.dram.RAM32X1D   |
    +-----------------------------------------------------+----------------------+

    +-----------------------------------------------------+----------------------+
    | Path3 Cells                                         | Primitive Type       |
    +-----------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12 | LUT.others.LUT6      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP      | DMEM.dram.RAM32X1D   |
    +-----------------------------------------------------+----------------------+

    +-----------------------------------------------------+----------------------+
    | Path4 Cells                                         | Primitive Type       |
    +-----------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12 | LUT.others.LUT6      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP      | DMEM.dram.RAM32X1D   |
    +-----------------------------------------------------+----------------------+

    +-----------------------------------------------------+----------------------+
    | Path5 Cells                                         | Primitive Type       |
    +-----------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12 | LUT.others.LUT6      |
    | control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP      | DMEM.dram.RAM32X1D   |
    | control_s_axi_U/FSM_onehot_rstate_reg[1]            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_B_15/mem_reg_i_1                | LUT.others.LUT2      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28 | LUT.others.LUT6      |
    | control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP      | DMEM.dram.RAM32X1D   |
    +-----------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------------+
| Report Type              | Report Location                                                        |
+--------------------------+------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrix_mult_hw_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/matrix_mult_hw_failfast_routed.rpt                 |
| power                    | impl/verilog/report/matrix_mult_hw_power_routed.rpt                    |
| status                   | impl/verilog/report/matrix_mult_hw_status_routed.rpt                   |
| timing                   | impl/verilog/report/matrix_mult_hw_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/matrix_mult_hw_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/matrix_mult_hw_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/matrix_mult_hw_utilization_hierarchical_routed.rpt |
+--------------------------+------------------------------------------------------------------------+


