
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.bfs_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401300 <.init>:
  401300:	stp	x29, x30, [sp, #-16]!
  401304:	mov	x29, sp
  401308:	bl	401720 <ferror@plt+0x60>
  40130c:	ldp	x29, x30, [sp], #16
  401310:	ret

Disassembly of section .plt:

0000000000401320 <memcpy@plt-0x20>:
  401320:	stp	x16, x30, [sp, #-16]!
  401324:	adrp	x16, 414000 <ferror@plt+0x12940>
  401328:	ldr	x17, [x16, #4088]
  40132c:	add	x16, x16, #0xff8
  401330:	br	x17
  401334:	nop
  401338:	nop
  40133c:	nop

0000000000401340 <memcpy@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13940>
  401344:	ldr	x17, [x16]
  401348:	add	x16, x16, #0x0
  40134c:	br	x17

0000000000401350 <_exit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13940>
  401354:	ldr	x17, [x16, #8]
  401358:	add	x16, x16, #0x8
  40135c:	br	x17

0000000000401360 <strtoul@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13940>
  401364:	ldr	x17, [x16, #16]
  401368:	add	x16, x16, #0x10
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13940>
  401374:	ldr	x17, [x16, #24]
  401378:	add	x16, x16, #0x18
  40137c:	br	x17

0000000000401380 <fputs@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13940>
  401384:	ldr	x17, [x16, #32]
  401388:	add	x16, x16, #0x20
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13940>
  401394:	ldr	x17, [x16, #40]
  401398:	add	x16, x16, #0x28
  40139c:	br	x17

00000000004013a0 <dup@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4013a4:	ldr	x17, [x16, #48]
  4013a8:	add	x16, x16, #0x30
  4013ac:	br	x17

00000000004013b0 <strtod@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4013b4:	ldr	x17, [x16, #56]
  4013b8:	add	x16, x16, #0x38
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4013c4:	ldr	x17, [x16, #64]
  4013c8:	add	x16, x16, #0x40
  4013cc:	br	x17

00000000004013d0 <fputc@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4013d4:	ldr	x17, [x16, #72]
  4013d8:	add	x16, x16, #0x48
  4013dc:	br	x17

00000000004013e0 <lseek@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4013e4:	ldr	x17, [x16, #80]
  4013e8:	add	x16, x16, #0x50
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4013f4:	ldr	x17, [x16, #88]
  4013f8:	add	x16, x16, #0x58
  4013fc:	br	x17

0000000000401400 <localeconv@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13940>
  401404:	ldr	x17, [x16, #96]
  401408:	add	x16, x16, #0x60
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13940>
  401414:	ldr	x17, [x16, #104]
  401418:	add	x16, x16, #0x68
  40141c:	br	x17

0000000000401420 <fsync@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13940>
  401424:	ldr	x17, [x16, #112]
  401428:	add	x16, x16, #0x70
  40142c:	br	x17

0000000000401430 <time@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13940>
  401434:	ldr	x17, [x16, #120]
  401438:	add	x16, x16, #0x78
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13940>
  401444:	ldr	x17, [x16, #128]
  401448:	add	x16, x16, #0x80
  40144c:	br	x17

0000000000401450 <open@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13940>
  401454:	ldr	x17, [x16, #136]
  401458:	add	x16, x16, #0x88
  40145c:	br	x17

0000000000401460 <__strtol_internal@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13940>
  401464:	ldr	x17, [x16, #144]
  401468:	add	x16, x16, #0x90
  40146c:	br	x17

0000000000401470 <strncmp@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13940>
  401474:	ldr	x17, [x16, #152]
  401478:	add	x16, x16, #0x98
  40147c:	br	x17

0000000000401480 <bindtextdomain@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13940>
  401484:	ldr	x17, [x16, #160]
  401488:	add	x16, x16, #0xa0
  40148c:	br	x17

0000000000401490 <__libc_start_main@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13940>
  401494:	ldr	x17, [x16, #168]
  401498:	add	x16, x16, #0xa8
  40149c:	br	x17

00000000004014a0 <fgetc@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4014a4:	ldr	x17, [x16, #176]
  4014a8:	add	x16, x16, #0xb0
  4014ac:	br	x17

00000000004014b0 <__strtoul_internal@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4014b4:	ldr	x17, [x16, #184]
  4014b8:	add	x16, x16, #0xb8
  4014bc:	br	x17

00000000004014c0 <strdup@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4014c4:	ldr	x17, [x16, #192]
  4014c8:	add	x16, x16, #0xc0
  4014cc:	br	x17

00000000004014d0 <close@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4014d4:	ldr	x17, [x16, #200]
  4014d8:	add	x16, x16, #0xc8
  4014dc:	br	x17

00000000004014e0 <__gmon_start__@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4014e4:	ldr	x17, [x16, #208]
  4014e8:	add	x16, x16, #0xd0
  4014ec:	br	x17

00000000004014f0 <write@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4014f4:	ldr	x17, [x16, #216]
  4014f8:	add	x16, x16, #0xd8
  4014fc:	br	x17

0000000000401500 <abort@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13940>
  401504:	ldr	x17, [x16, #224]
  401508:	add	x16, x16, #0xe0
  40150c:	br	x17

0000000000401510 <textdomain@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13940>
  401514:	ldr	x17, [x16, #232]
  401518:	add	x16, x16, #0xe8
  40151c:	br	x17

0000000000401520 <getopt_long@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13940>
  401524:	ldr	x17, [x16, #240]
  401528:	add	x16, x16, #0xf0
  40152c:	br	x17

0000000000401530 <strcmp@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13940>
  401534:	ldr	x17, [x16, #248]
  401538:	add	x16, x16, #0xf8
  40153c:	br	x17

0000000000401540 <warn@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13940>
  401544:	ldr	x17, [x16, #256]
  401548:	add	x16, x16, #0x100
  40154c:	br	x17

0000000000401550 <__ctype_b_loc@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13940>
  401554:	ldr	x17, [x16, #264]
  401558:	add	x16, x16, #0x108
  40155c:	br	x17

0000000000401560 <strtol@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13940>
  401564:	ldr	x17, [x16, #272]
  401568:	add	x16, x16, #0x110
  40156c:	br	x17

0000000000401570 <free@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13940>
  401574:	ldr	x17, [x16, #280]
  401578:	add	x16, x16, #0x118
  40157c:	br	x17

0000000000401580 <vasprintf@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13940>
  401584:	ldr	x17, [x16, #288]
  401588:	add	x16, x16, #0x120
  40158c:	br	x17

0000000000401590 <strndup@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13940>
  401594:	ldr	x17, [x16, #296]
  401598:	add	x16, x16, #0x128
  40159c:	br	x17

00000000004015a0 <strspn@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4015a4:	ldr	x17, [x16, #304]
  4015a8:	add	x16, x16, #0x130
  4015ac:	br	x17

00000000004015b0 <strchr@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4015b4:	ldr	x17, [x16, #312]
  4015b8:	add	x16, x16, #0x138
  4015bc:	br	x17

00000000004015c0 <fflush@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4015c4:	ldr	x17, [x16, #320]
  4015c8:	add	x16, x16, #0x140
  4015cc:	br	x17

00000000004015d0 <warnx@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4015d4:	ldr	x17, [x16, #328]
  4015d8:	add	x16, x16, #0x148
  4015dc:	br	x17

00000000004015e0 <read@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4015e4:	ldr	x17, [x16, #336]
  4015e8:	add	x16, x16, #0x150
  4015ec:	br	x17

00000000004015f0 <memchr@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4015f4:	ldr	x17, [x16, #344]
  4015f8:	add	x16, x16, #0x158
  4015fc:	br	x17

0000000000401600 <__fxstat@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13940>
  401604:	ldr	x17, [x16, #352]
  401608:	add	x16, x16, #0x160
  40160c:	br	x17

0000000000401610 <dcgettext@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13940>
  401614:	ldr	x17, [x16, #360]
  401618:	add	x16, x16, #0x168
  40161c:	br	x17

0000000000401620 <errx@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13940>
  401624:	ldr	x17, [x16, #368]
  401628:	add	x16, x16, #0x170
  40162c:	br	x17

0000000000401630 <strcspn@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13940>
  401634:	ldr	x17, [x16, #376]
  401638:	add	x16, x16, #0x178
  40163c:	br	x17

0000000000401640 <printf@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13940>
  401644:	ldr	x17, [x16, #384]
  401648:	add	x16, x16, #0x180
  40164c:	br	x17

0000000000401650 <__assert_fail@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13940>
  401654:	ldr	x17, [x16, #392]
  401658:	add	x16, x16, #0x188
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13940>
  401664:	ldr	x17, [x16, #400]
  401668:	add	x16, x16, #0x190
  40166c:	br	x17

0000000000401670 <__xstat@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13940>
  401674:	ldr	x17, [x16, #408]
  401678:	add	x16, x16, #0x198
  40167c:	br	x17

0000000000401680 <fprintf@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13940>
  401684:	ldr	x17, [x16, #416]
  401688:	add	x16, x16, #0x1a0
  40168c:	br	x17

0000000000401690 <err@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13940>
  401694:	ldr	x17, [x16, #424]
  401698:	add	x16, x16, #0x1a8
  40169c:	br	x17

00000000004016a0 <ioctl@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4016a4:	ldr	x17, [x16, #432]
  4016a8:	add	x16, x16, #0x1b0
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4016b4:	ldr	x17, [x16, #440]
  4016b8:	add	x16, x16, #0x1b8
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13940>
  4016c4:	ldr	x17, [x16, #448]
  4016c8:	add	x16, x16, #0x1c0
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	mov	x29, #0x0                   	// #0
  4016d4:	mov	x30, #0x0                   	// #0
  4016d8:	mov	x5, x0
  4016dc:	ldr	x1, [sp]
  4016e0:	add	x2, sp, #0x8
  4016e4:	mov	x6, sp
  4016e8:	movz	x0, #0x0, lsl #48
  4016ec:	movk	x0, #0x0, lsl #32
  4016f0:	movk	x0, #0x40, lsl #16
  4016f4:	movk	x0, #0x17dc
  4016f8:	movz	x3, #0x0, lsl #48
  4016fc:	movk	x3, #0x0, lsl #32
  401700:	movk	x3, #0x40, lsl #16
  401704:	movk	x3, #0x4308
  401708:	movz	x4, #0x0, lsl #48
  40170c:	movk	x4, #0x0, lsl #32
  401710:	movk	x4, #0x40, lsl #16
  401714:	movk	x4, #0x4388
  401718:	bl	401490 <__libc_start_main@plt>
  40171c:	bl	401500 <abort@plt>
  401720:	adrp	x0, 414000 <ferror@plt+0x12940>
  401724:	ldr	x0, [x0, #4064]
  401728:	cbz	x0, 401730 <ferror@plt+0x70>
  40172c:	b	4014e0 <__gmon_start__@plt>
  401730:	ret
  401734:	nop
  401738:	adrp	x0, 415000 <ferror@plt+0x13940>
  40173c:	add	x0, x0, #0x1e0
  401740:	adrp	x1, 415000 <ferror@plt+0x13940>
  401744:	add	x1, x1, #0x1e0
  401748:	cmp	x1, x0
  40174c:	b.eq	401764 <ferror@plt+0xa4>  // b.none
  401750:	adrp	x1, 404000 <ferror@plt+0x2940>
  401754:	ldr	x1, [x1, #952]
  401758:	cbz	x1, 401764 <ferror@plt+0xa4>
  40175c:	mov	x16, x1
  401760:	br	x16
  401764:	ret
  401768:	adrp	x0, 415000 <ferror@plt+0x13940>
  40176c:	add	x0, x0, #0x1e0
  401770:	adrp	x1, 415000 <ferror@plt+0x13940>
  401774:	add	x1, x1, #0x1e0
  401778:	sub	x1, x1, x0
  40177c:	lsr	x2, x1, #63
  401780:	add	x1, x2, x1, asr #3
  401784:	cmp	xzr, x1, asr #1
  401788:	asr	x1, x1, #1
  40178c:	b.eq	4017a4 <ferror@plt+0xe4>  // b.none
  401790:	adrp	x2, 404000 <ferror@plt+0x2940>
  401794:	ldr	x2, [x2, #960]
  401798:	cbz	x2, 4017a4 <ferror@plt+0xe4>
  40179c:	mov	x16, x2
  4017a0:	br	x16
  4017a4:	ret
  4017a8:	stp	x29, x30, [sp, #-32]!
  4017ac:	mov	x29, sp
  4017b0:	str	x19, [sp, #16]
  4017b4:	adrp	x19, 415000 <ferror@plt+0x13940>
  4017b8:	ldrb	w0, [x19, #520]
  4017bc:	cbnz	w0, 4017cc <ferror@plt+0x10c>
  4017c0:	bl	401738 <ferror@plt+0x78>
  4017c4:	mov	w0, #0x1                   	// #1
  4017c8:	strb	w0, [x19, #520]
  4017cc:	ldr	x19, [sp, #16]
  4017d0:	ldp	x29, x30, [sp], #32
  4017d4:	ret
  4017d8:	b	401768 <ferror@plt+0xa8>
  4017dc:	stp	x29, x30, [sp, #-96]!
  4017e0:	stp	x28, x27, [sp, #16]
  4017e4:	stp	x26, x25, [sp, #32]
  4017e8:	stp	x24, x23, [sp, #48]
  4017ec:	stp	x22, x21, [sp, #64]
  4017f0:	stp	x20, x19, [sp, #80]
  4017f4:	mov	x29, sp
  4017f8:	sub	sp, sp, #0x310
  4017fc:	mov	x25, x1
  401800:	adrp	x1, 404000 <ferror@plt+0x2940>
  401804:	mov	w24, w0
  401808:	add	x1, x1, #0x748
  40180c:	mov	w0, #0x6                   	// #6
  401810:	bl	4016b0 <setlocale@plt>
  401814:	adrp	x19, 404000 <ferror@plt+0x2940>
  401818:	add	x19, x19, #0x54c
  40181c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401820:	add	x1, x1, #0x557
  401824:	mov	x0, x19
  401828:	bl	401480 <bindtextdomain@plt>
  40182c:	mov	x0, x19
  401830:	bl	401510 <textdomain@plt>
  401834:	adrp	x0, 402000 <ferror@plt+0x940>
  401838:	add	x0, x0, #0x108
  40183c:	bl	404390 <ferror@plt+0x2cd0>
  401840:	subs	w8, w24, #0x1
  401844:	b.le	401edc <ferror@plt+0x81c>
  401848:	cmp	w24, #0x2
  40184c:	str	w8, [sp, #12]
  401850:	b.ne	401868 <ferror@plt+0x1a8>  // b.any
  401854:	ldr	x0, [x25, #8]
  401858:	adrp	x1, 404000 <ferror@plt+0x2940>
  40185c:	add	x1, x1, #0x5a5
  401860:	bl	401530 <strcmp@plt>
  401864:	cbz	w0, 401e70 <ferror@plt+0x7b0>
  401868:	adrp	x22, 404000 <ferror@plt+0x2940>
  40186c:	add	x22, x22, #0x5c6
  401870:	adrp	x19, 404000 <ferror@plt+0x2940>
  401874:	adrp	x21, 404000 <ferror@plt+0x2940>
  401878:	adrp	x26, 404000 <ferror@plt+0x2940>
  40187c:	str	wzr, [sp, #16]
  401880:	mov	x20, xzr
  401884:	add	x28, sp, #0xf8
  401888:	add	x19, x19, #0x5cd
  40188c:	add	x21, x21, #0x458
  401890:	add	x26, x26, #0x3e0
  401894:	adrp	x27, 415000 <ferror@plt+0x13940>
  401898:	mov	x23, x22
  40189c:	mov	w0, w24
  4018a0:	mov	x1, x25
  4018a4:	mov	x2, x19
  4018a8:	mov	x3, x21
  4018ac:	mov	x4, xzr
  4018b0:	bl	401520 <getopt_long@plt>
  4018b4:	sub	w8, w0, #0x46
  4018b8:	cmp	w8, #0x3a
  4018bc:	b.hi	401974 <ferror@plt+0x2b4>  // b.pmore
  4018c0:	adr	x9, 40189c <ferror@plt+0x1dc>
  4018c4:	ldrh	w10, [x26, x8, lsl #1]
  4018c8:	add	x9, x9, x10, lsl #2
  4018cc:	br	x9
  4018d0:	ldr	x22, [x27, #488]
  4018d4:	mov	x0, x22
  4018d8:	bl	401370 <strlen@plt>
  4018dc:	sub	w8, w0, #0x1
  4018e0:	cmp	w8, #0x6
  4018e4:	b.cs	401ea4 <ferror@plt+0x7e4>  // b.hs, b.nlast
  4018e8:	cbz	x22, 401ebc <ferror@plt+0x7fc>
  4018ec:	mov	x0, x22
  4018f0:	bl	4014c0 <strdup@plt>
  4018f4:	mov	x22, x0
  4018f8:	cbnz	x0, 40189c <ferror@plt+0x1dc>
  4018fc:	b	401964 <ferror@plt+0x2a4>
  401900:	mov	w8, #0x1                   	// #1
  401904:	str	w8, [sp, #16]
  401908:	b	40189c <ferror@plt+0x1dc>
  40190c:	ldr	x20, [x27, #488]
  401910:	adrp	x1, 404000 <ferror@plt+0x2940>
  401914:	mov	w2, #0x5                   	// #5
  401918:	mov	x0, xzr
  40191c:	add	x1, x1, #0x5d8
  401920:	bl	401610 <dcgettext@plt>
  401924:	mov	x1, x0
  401928:	mov	x0, x20
  40192c:	bl	40326c <ferror@plt+0x1bac>
  401930:	mov	x20, x0
  401934:	b	40189c <ferror@plt+0x1dc>
  401938:	ldr	x23, [x27, #488]
  40193c:	mov	x0, x23
  401940:	bl	401370 <strlen@plt>
  401944:	sub	w8, w0, #0x1
  401948:	cmp	w8, #0x6
  40194c:	b.cs	401eb0 <ferror@plt+0x7f0>  // b.hs, b.nlast
  401950:	cbz	x23, 401ebc <ferror@plt+0x7fc>
  401954:	mov	x0, x23
  401958:	bl	4014c0 <strdup@plt>
  40195c:	mov	x23, x0
  401960:	cbnz	x0, 40189c <ferror@plt+0x1dc>
  401964:	adrp	x1, 404000 <ferror@plt+0x2940>
  401968:	add	x1, x1, #0x860
  40196c:	mov	w0, #0x1                   	// #1
  401970:	bl	401690 <err@plt>
  401974:	cmn	w0, #0x1
  401978:	b.ne	401fb0 <ferror@plt+0x8f0>  // b.any
  40197c:	adrp	x19, 415000 <ferror@plt+0x13940>
  401980:	ldrsw	x8, [x19, #496]
  401984:	cmp	w8, w24
  401988:	b.eq	401ee8 <ferror@plt+0x828>  // b.none
  40198c:	add	w9, w8, #0x1
  401990:	str	w9, [x19, #496]
  401994:	ldr	x26, [x25, x8, lsl #3]
  401998:	add	x2, sp, #0x20
  40199c:	mov	w0, wzr
  4019a0:	mov	x1, x26
  4019a4:	bl	401670 <__xstat@plt>
  4019a8:	tbnz	w0, #31, 401ef4 <ferror@plt+0x834>
  4019ac:	add	x0, sp, #0x20
  4019b0:	mov	w2, #0x2                   	// #2
  4019b4:	mov	x1, x26
  4019b8:	bl	402520 <ferror@plt+0xe60>
  4019bc:	tbnz	w0, #31, 401f00 <ferror@plt+0x840>
  4019c0:	ldrsw	x8, [x19, #496]
  4019c4:	ldr	w9, [sp, #12]
  4019c8:	mov	w21, w0
  4019cc:	cmp	w8, w9
  4019d0:	b.ne	401a00 <ferror@plt+0x340>  // b.any
  4019d4:	ldr	x24, [x25, x8, lsl #3]
  4019d8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4019dc:	add	x1, x1, #0x650
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	mov	x0, xzr
  4019e8:	bl	401610 <dcgettext@plt>
  4019ec:	mov	x1, x0
  4019f0:	mov	x0, x24
  4019f4:	bl	4030e8 <ferror@plt+0x1a28>
  4019f8:	mov	x24, x0
  4019fc:	b	401a0c <ferror@plt+0x34c>
  401a00:	cmp	w8, w24
  401a04:	b.ne	401f98 <ferror@plt+0x8d8>  // b.any
  401a08:	mov	x24, xzr
  401a0c:	sub	x1, x29, #0x18
  401a10:	mov	w0, w21
  401a14:	bl	40245c <ferror@plt+0xd9c>
  401a18:	cmn	w0, #0x1
  401a1c:	b.eq	401a54 <ferror@plt+0x394>  // b.none
  401a20:	cbz	x24, 401a5c <ferror@plt+0x39c>
  401a24:	ldur	x8, [x29, #-24]
  401a28:	cmp	x24, x8
  401a2c:	b.ls	401a58 <ferror@plt+0x398>  // b.plast
  401a30:	adrp	x1, 404000 <ferror@plt+0x2940>
  401a34:	add	x1, x1, #0x684
  401a38:	mov	w2, #0x5                   	// #5
  401a3c:	mov	x0, xzr
  401a40:	bl	401610 <dcgettext@plt>
  401a44:	ldur	x2, [x29, #-24]
  401a48:	mov	x1, x0
  401a4c:	mov	w0, #0x1                   	// #1
  401a50:	bl	401620 <errx@plt>
  401a54:	cbz	x24, 401fe8 <ferror@plt+0x928>
  401a58:	stur	x24, [x29, #-24]
  401a5c:	cbz	x20, 401a70 <ferror@plt+0x3b0>
  401a60:	cmp	x20, #0x200
  401a64:	b.gt	401f78 <ferror@plt+0x8b8>
  401a68:	ldur	x8, [x29, #-24]
  401a6c:	b	401aa8 <ferror@plt+0x3e8>
  401a70:	ldur	x8, [x29, #-24]
  401a74:	mov	x9, #0x3d71                	// #15729
  401a78:	movk	x9, #0xd70a, lsl #16
  401a7c:	movk	x9, #0x70a3, lsl #32
  401a80:	movk	x9, #0xa3d, lsl #48
  401a84:	lsr	x11, x8, #5
  401a88:	umulh	x9, x11, x9
  401a8c:	lsl	x9, x9, #3
  401a90:	mov	w10, #0x30                  	// #48
  401a94:	cmp	x9, #0x30
  401a98:	csel	x9, x9, x10, hi  // hi = pmore
  401a9c:	cmp	x9, #0x200
  401aa0:	mov	w10, #0x200                 	// #512
  401aa4:	csel	x20, x9, x10, lt  // lt = tstop
  401aa8:	lsl	x19, x20, #6
  401aac:	add	x9, x19, #0x1ff
  401ab0:	lsr	x24, x9, #9
  401ab4:	mvn	x9, x24
  401ab8:	add	x9, x8, x9
  401abc:	cmp	x9, #0x1f
  401ac0:	b.ls	401f0c <ferror@plt+0x84c>  // b.plast
  401ac4:	add	x9, sp, #0xf8
  401ac8:	movi	v0.2d, #0x0
  401acc:	lsl	w8, w8, #9
  401ad0:	add	x9, x9, #0x1c
  401ad4:	ldr	w13, [x22]
  401ad8:	str	wzr, [x9, #480]
  401adc:	stp	q0, q0, [x9, #448]
  401ae0:	stp	q0, q0, [x9, #416]
  401ae4:	stp	q0, q0, [x9, #384]
  401ae8:	stp	q0, q0, [x9, #352]
  401aec:	stp	q0, q0, [x9, #320]
  401af0:	stp	q0, q0, [x9, #288]
  401af4:	stp	q0, q0, [x9, #256]
  401af8:	str	q0, [x9, #240]
  401afc:	ldrh	w9, [x22, #4]
  401b00:	sub	w25, w8, #0x1
  401b04:	ldr	w8, [x23]
  401b08:	mov	w10, #0xface                	// #64206
  401b0c:	movk	w10, #0x1bad, lsl #16
  401b10:	add	w11, w19, #0x200
  401b14:	mov	x12, #0xffffffffffffffff    	// #-1
  401b18:	stur	q0, [x28, #252]
  401b1c:	stur	q0, [x28, #236]
  401b20:	stur	q0, [x28, #220]
  401b24:	stur	q0, [x28, #204]
  401b28:	stur	q0, [x28, #188]
  401b2c:	stur	q0, [x28, #172]
  401b30:	stur	q0, [x28, #156]
  401b34:	stur	q0, [x28, #140]
  401b38:	stur	q0, [x28, #124]
  401b3c:	stur	q0, [x28, #108]
  401b40:	stur	q0, [x28, #92]
  401b44:	stur	q0, [x28, #76]
  401b48:	stur	q0, [x28, #60]
  401b4c:	stur	q0, [x28, #44]
  401b50:	stur	q0, [x28, #28]
  401b54:	stp	w10, w11, [sp, #248]
  401b58:	ldrh	w10, [x23, #4]
  401b5c:	str	w25, [sp, #256]
  401b60:	stur	x12, [x28, #12]
  401b64:	stur	x12, [x28, #20]
  401b68:	strh	w9, [sp, #280]
  401b6c:	str	w13, [sp, #276]
  401b70:	stur	w8, [x28, #34]
  401b74:	ldr	w8, [sp, #16]
  401b78:	strh	w10, [sp, #286]
  401b7c:	cbnz	w8, 401cec <ferror@plt+0x62c>
  401b80:	add	x1, sp, #0xf8
  401b84:	mov	w2, #0x200                 	// #512
  401b88:	mov	w0, w21
  401b8c:	bl	4014f0 <write@plt>
  401b90:	cmp	x0, #0x200
  401b94:	b.ne	401f30 <ferror@plt+0x870>  // b.any
  401b98:	adrp	x9, 404000 <ferror@plt+0x2940>
  401b9c:	ldr	q0, [x9, #976]
  401ba0:	add	x19, x24, #0x1
  401ba4:	mov	w9, #0x20                  	// #32
  401ba8:	bfi	w9, w19, #9, #23
  401bac:	movi	v1.2d, #0x0
  401bb0:	add	x22, sp, #0xb0
  401bb4:	sub	w9, w9, #0x1
  401bb8:	stp	q1, q0, [x22]
  401bbc:	stp	q1, q1, [x22, #32]
  401bc0:	str	w9, [sp, #188]
  401bc4:	lsl	x9, x20, #4
  401bc8:	sub	x9, x9, #0x1
  401bcc:	lsr	x9, x9, #9
  401bd0:	mov	w8, #0x2                   	// #2
  401bd4:	add	w9, w19, w9
  401bd8:	add	x0, sp, #0x18
  401bdc:	strh	w8, [sp, #176]
  401be0:	stp	w19, w9, [sp, #180]
  401be4:	str	w8, [sp, #208]
  401be8:	bl	401430 <time@plt>
  401bec:	ldr	w8, [sp, #24]
  401bf0:	add	x1, sp, #0xb0
  401bf4:	mov	w2, #0x40                  	// #64
  401bf8:	mov	w0, w21
  401bfc:	stp	w8, w8, [sp, #212]
  401c00:	str	w8, [sp, #220]
  401c04:	bl	4014f0 <write@plt>
  401c08:	cmp	x0, #0x40
  401c0c:	b.ne	401f3c <ferror@plt+0x87c>  // b.any
  401c10:	movi	v0.2d, #0x0
  401c14:	cmp	x20, #0x2
  401c18:	stp	q0, q0, [x22, #32]
  401c1c:	stp	q0, q0, [x22]
  401c20:	b.lt	401c48 <ferror@plt+0x588>  // b.tstop
  401c24:	sub	x20, x20, #0x1
  401c28:	add	x1, sp, #0xb0
  401c2c:	mov	w2, #0x40                  	// #64
  401c30:	mov	w0, w21
  401c34:	bl	4014f0 <write@plt>
  401c38:	cmp	x0, #0x40
  401c3c:	b.ne	401e50 <ferror@plt+0x790>  // b.any
  401c40:	subs	x20, x20, #0x1
  401c44:	b.ne	401c28 <ferror@plt+0x568>  // b.any
  401c48:	lsl	x1, x19, #9
  401c4c:	mov	w0, w21
  401c50:	mov	w2, wzr
  401c54:	bl	4013e0 <lseek@plt>
  401c58:	cmn	x0, #0x1
  401c5c:	b.eq	401f48 <ferror@plt+0x888>  // b.none
  401c60:	mov	w8, #0x2                   	// #2
  401c64:	mov	w9, #0x2e                  	// #46
  401c68:	add	x1, sp, #0xa0
  401c6c:	mov	w2, #0x10                  	// #16
  401c70:	mov	w0, w21
  401c74:	stp	xzr, xzr, [sp, #160]
  401c78:	strh	w8, [sp, #160]
  401c7c:	strb	w9, [sp, #162]
  401c80:	bl	4014f0 <write@plt>
  401c84:	cmp	x0, #0x10
  401c88:	b.ne	401f54 <ferror@plt+0x894>  // b.any
  401c8c:	mov	w8, #0x2e2e                	// #11822
  401c90:	add	x1, sp, #0xa0
  401c94:	mov	w2, #0x10                  	// #16
  401c98:	mov	w0, w21
  401c9c:	strh	w8, [sp, #162]
  401ca0:	bl	4014f0 <write@plt>
  401ca4:	cmp	x0, #0x10
  401ca8:	b.ne	401f60 <ferror@plt+0x8a0>  // b.any
  401cac:	mov	w0, w21
  401cb0:	bl	401420 <fsync@plt>
  401cb4:	mov	w20, w0
  401cb8:	mov	w0, w21
  401cbc:	bl	4014d0 <close@plt>
  401cc0:	orr	w8, w0, w20
  401cc4:	cbnz	w8, 401f6c <ferror@plt+0x8ac>
  401cc8:	mov	w0, wzr
  401ccc:	add	sp, sp, #0x310
  401cd0:	ldp	x20, x19, [sp, #80]
  401cd4:	ldp	x22, x21, [sp, #64]
  401cd8:	ldp	x24, x23, [sp, #48]
  401cdc:	ldp	x26, x25, [sp, #32]
  401ce0:	ldp	x28, x27, [sp, #16]
  401ce4:	ldp	x29, x30, [sp], #96
  401ce8:	ret
  401cec:	adrp	x27, 415000 <ferror@plt+0x13940>
  401cf0:	mov	x28, x26
  401cf4:	ldr	x26, [x27, #480]
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401cfc:	add	x1, x1, #0x6f4
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	mov	x0, xzr
  401d08:	bl	401610 <dcgettext@plt>
  401d0c:	mov	x1, x0
  401d10:	mov	x0, x26
  401d14:	mov	x2, x28
  401d18:	str	x28, [sp, #16]
  401d1c:	bl	401680 <fprintf@plt>
  401d20:	ldr	x26, [x27, #480]
  401d24:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d28:	add	x1, x1, #0x700
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	401610 <dcgettext@plt>
  401d38:	mov	x1, x0
  401d3c:	mov	x0, x26
  401d40:	mov	x2, x23
  401d44:	bl	401680 <fprintf@plt>
  401d48:	ldr	x23, [x27, #480]
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d50:	add	x1, x1, #0x710
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	mov	x0, xzr
  401d5c:	bl	401610 <dcgettext@plt>
  401d60:	mov	x1, x0
  401d64:	mov	x0, x23
  401d68:	mov	x2, x22
  401d6c:	bl	401680 <fprintf@plt>
  401d70:	ldr	x22, [x27, #480]
  401d74:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d78:	add	x1, x1, #0x720
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	mov	x0, xzr
  401d84:	bl	401610 <dcgettext@plt>
  401d88:	mov	x1, x0
  401d8c:	mov	w2, #0x200                 	// #512
  401d90:	mov	x0, x22
  401d94:	bl	401680 <fprintf@plt>
  401d98:	ldr	x22, [x27, #480]
  401d9c:	cmp	x24, #0x1
  401da0:	b.ne	401dcc <ferror@plt+0x70c>  // b.any
  401da4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401da8:	add	x1, x1, #0x72f
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, xzr
  401db4:	bl	401610 <dcgettext@plt>
  401db8:	mov	x1, x0
  401dbc:	mov	x0, x22
  401dc0:	mov	x2, x20
  401dc4:	bl	401680 <fprintf@plt>
  401dc8:	b	401df4 <ferror@plt+0x734>
  401dcc:	adrp	x1, 404000 <ferror@plt+0x2940>
  401dd0:	add	x1, x1, #0x749
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	401610 <dcgettext@plt>
  401de0:	mov	x1, x0
  401de4:	mov	x0, x22
  401de8:	mov	x2, x20
  401dec:	mov	x3, x24
  401df0:	bl	401680 <fprintf@plt>
  401df4:	ldr	x22, [x27, #480]
  401df8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401dfc:	add	x1, x1, #0x767
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	mov	x0, xzr
  401e08:	bl	401610 <dcgettext@plt>
  401e0c:	ldur	x2, [x29, #-24]
  401e10:	mov	x1, x0
  401e14:	mov	x0, x22
  401e18:	bl	401680 <fprintf@plt>
  401e1c:	ldr	x22, [x27, #480]
  401e20:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e24:	add	x1, x1, #0x775
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	mov	x0, xzr
  401e30:	bl	401610 <dcgettext@plt>
  401e34:	mov	x1, x0
  401e38:	add	w2, w19, #0x1ff
  401e3c:	mov	x0, x22
  401e40:	mov	w3, w25
  401e44:	bl	401680 <fprintf@plt>
  401e48:	ldr	x26, [sp, #16]
  401e4c:	b	401b80 <ferror@plt+0x4c0>
  401e50:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e54:	add	x1, x1, #0x7c4
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	mov	x0, xzr
  401e60:	bl	401610 <dcgettext@plt>
  401e64:	mov	x1, x0
  401e68:	mov	w0, #0x1                   	// #1
  401e6c:	bl	401690 <err@plt>
  401e70:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e74:	add	x1, x1, #0x5a8
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401610 <dcgettext@plt>
  401e84:	adrp	x8, 415000 <ferror@plt+0x13940>
  401e88:	ldr	x1, [x8, #512]
  401e8c:	adrp	x2, 404000 <ferror@plt+0x2940>
  401e90:	add	x2, x2, #0x5b4
  401e94:	bl	401640 <printf@plt>
  401e98:	mov	w0, wzr
  401e9c:	bl	401390 <exit@plt>
  401ea0:	bl	40200c <ferror@plt+0x94c>
  401ea4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ea8:	add	x1, x1, #0x606
  401eac:	b	401f80 <ferror@plt+0x8c0>
  401eb0:	adrp	x1, 404000 <ferror@plt+0x2940>
  401eb4:	add	x1, x1, #0x5f1
  401eb8:	b	401f80 <ferror@plt+0x8c0>
  401ebc:	adrp	x0, 404000 <ferror@plt+0x2940>
  401ec0:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ec4:	adrp	x3, 404000 <ferror@plt+0x2940>
  401ec8:	add	x0, x0, #0x82d
  401ecc:	add	x1, x1, #0x831
  401ed0:	add	x3, x3, #0x844
  401ed4:	mov	w2, #0x4a                  	// #74
  401ed8:	bl	401650 <__assert_fail@plt>
  401edc:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ee0:	add	x1, x1, #0x569
  401ee4:	b	401fa0 <ferror@plt+0x8e0>
  401ee8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401eec:	add	x1, x1, #0x61b
  401ef0:	b	401fa0 <ferror@plt+0x8e0>
  401ef4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ef8:	add	x1, x1, #0x62f
  401efc:	b	401ff0 <ferror@plt+0x930>
  401f00:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f04:	add	x1, x1, #0x641
  401f08:	b	401ff0 <ferror@plt+0x930>
  401f0c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f10:	add	x1, x1, #0x6c8
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, xzr
  401f1c:	bl	401610 <dcgettext@plt>
  401f20:	mov	x1, x0
  401f24:	add	x2, x24, #0x21
  401f28:	mov	w0, #0x1                   	// #1
  401f2c:	bl	401620 <errx@plt>
  401f30:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f34:	add	x1, x1, #0x792
  401f38:	b	401e58 <ferror@plt+0x798>
  401f3c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f40:	add	x1, x1, #0x7ab
  401f44:	b	401e58 <ferror@plt+0x798>
  401f48:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f4c:	add	x1, x1, #0x7d8
  401f50:	b	401e58 <ferror@plt+0x798>
  401f54:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f58:	add	x1, x1, #0x7e3
  401f5c:	b	401e58 <ferror@plt+0x798>
  401f60:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f64:	add	x1, x1, #0x7f9
  401f68:	b	401e58 <ferror@plt+0x798>
  401f6c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f70:	add	x1, x1, #0x810
  401f74:	b	401ff0 <ferror@plt+0x930>
  401f78:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f7c:	add	x1, x1, #0x6ab
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	mov	x0, xzr
  401f88:	bl	401610 <dcgettext@plt>
  401f8c:	mov	x1, x0
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	bl	401620 <errx@plt>
  401f98:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f9c:	add	x1, x1, #0x664
  401fa0:	mov	w2, #0x5                   	// #5
  401fa4:	mov	x0, xzr
  401fa8:	bl	401610 <dcgettext@plt>
  401fac:	bl	4015d0 <warnx@plt>
  401fb0:	adrp	x8, 415000 <ferror@plt+0x13940>
  401fb4:	ldr	x19, [x8, #480]
  401fb8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401fbc:	add	x1, x1, #0x57e
  401fc0:	mov	w2, #0x5                   	// #5
  401fc4:	mov	x0, xzr
  401fc8:	bl	401610 <dcgettext@plt>
  401fcc:	adrp	x8, 415000 <ferror@plt+0x13940>
  401fd0:	ldr	x2, [x8, #512]
  401fd4:	mov	x1, x0
  401fd8:	mov	x0, x19
  401fdc:	bl	401680 <fprintf@plt>
  401fe0:	mov	w0, #0x1                   	// #1
  401fe4:	bl	401390 <exit@plt>
  401fe8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401fec:	add	x1, x1, #0x66e
  401ff0:	mov	w2, #0x5                   	// #5
  401ff4:	mov	x0, xzr
  401ff8:	bl	401610 <dcgettext@plt>
  401ffc:	mov	x1, x0
  402000:	mov	w0, #0x1                   	// #1
  402004:	mov	x2, x26
  402008:	bl	401690 <err@plt>
  40200c:	stp	x29, x30, [sp, #-32]!
  402010:	adrp	x8, 415000 <ferror@plt+0x13940>
  402014:	str	x19, [sp, #16]
  402018:	ldr	x19, [x8, #504]
  40201c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402020:	add	x1, x1, #0x878
  402024:	mov	w2, #0x5                   	// #5
  402028:	mov	x0, xzr
  40202c:	mov	x29, sp
  402030:	bl	401610 <dcgettext@plt>
  402034:	adrp	x8, 415000 <ferror@plt+0x13940>
  402038:	ldr	x2, [x8, #512]
  40203c:	mov	x1, x0
  402040:	mov	x0, x19
  402044:	bl	401680 <fprintf@plt>
  402048:	mov	w0, #0xa                   	// #10
  40204c:	mov	x1, x19
  402050:	bl	4013d0 <fputc@plt>
  402054:	adrp	x1, 404000 <ferror@plt+0x2940>
  402058:	add	x1, x1, #0x8a2
  40205c:	mov	w2, #0x5                   	// #5
  402060:	mov	x0, xzr
  402064:	bl	401610 <dcgettext@plt>
  402068:	mov	x1, x19
  40206c:	bl	401380 <fputs@plt>
  402070:	adrp	x1, 404000 <ferror@plt+0x2940>
  402074:	add	x1, x1, #0x8bf
  402078:	mov	w2, #0x5                   	// #5
  40207c:	mov	x0, xzr
  402080:	bl	401610 <dcgettext@plt>
  402084:	mov	x1, x0
  402088:	mov	x0, x19
  40208c:	bl	401680 <fprintf@plt>
  402090:	adrp	x1, 404000 <ferror@plt+0x2940>
  402094:	add	x1, x1, #0xa0e
  402098:	mov	w2, #0x5                   	// #5
  40209c:	mov	x0, xzr
  4020a0:	bl	401610 <dcgettext@plt>
  4020a4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020a8:	mov	x19, x0
  4020ac:	add	x1, x1, #0xa2f
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	mov	x0, xzr
  4020b8:	bl	401610 <dcgettext@plt>
  4020bc:	mov	x4, x0
  4020c0:	adrp	x0, 404000 <ferror@plt+0x2940>
  4020c4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020c8:	adrp	x3, 404000 <ferror@plt+0x2940>
  4020cc:	add	x0, x0, #0x9f1
  4020d0:	add	x1, x1, #0xa02
  4020d4:	add	x3, x3, #0xa20
  4020d8:	mov	x2, x19
  4020dc:	bl	401640 <printf@plt>
  4020e0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020e4:	add	x1, x1, #0xa3f
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	mov	x0, xzr
  4020f0:	bl	401610 <dcgettext@plt>
  4020f4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020f8:	add	x1, x1, #0xa5a
  4020fc:	bl	401640 <printf@plt>
  402100:	mov	w0, wzr
  402104:	bl	401390 <exit@plt>
  402108:	stp	x29, x30, [sp, #-32]!
  40210c:	adrp	x8, 415000 <ferror@plt+0x13940>
  402110:	stp	x20, x19, [sp, #16]
  402114:	ldr	x20, [x8, #504]
  402118:	mov	x29, sp
  40211c:	bl	401660 <__errno_location@plt>
  402120:	mov	x19, x0
  402124:	str	wzr, [x0]
  402128:	mov	x0, x20
  40212c:	bl	4016c0 <ferror@plt>
  402130:	cbnz	w0, 4021d0 <ferror@plt+0xb10>
  402134:	mov	x0, x20
  402138:	bl	4015c0 <fflush@plt>
  40213c:	cbz	w0, 402190 <ferror@plt+0xad0>
  402140:	ldr	w20, [x19]
  402144:	cmp	w20, #0x9
  402148:	b.eq	402154 <ferror@plt+0xa94>  // b.none
  40214c:	cmp	w20, #0x20
  402150:	b.ne	4021e8 <ferror@plt+0xb28>  // b.any
  402154:	adrp	x8, 415000 <ferror@plt+0x13940>
  402158:	ldr	x20, [x8, #480]
  40215c:	str	wzr, [x19]
  402160:	mov	x0, x20
  402164:	bl	4016c0 <ferror@plt>
  402168:	cbnz	w0, 402210 <ferror@plt+0xb50>
  40216c:	mov	x0, x20
  402170:	bl	4015c0 <fflush@plt>
  402174:	cbz	w0, 4021b0 <ferror@plt+0xaf0>
  402178:	ldr	w8, [x19]
  40217c:	cmp	w8, #0x9
  402180:	b.ne	402210 <ferror@plt+0xb50>  // b.any
  402184:	ldp	x20, x19, [sp, #16]
  402188:	ldp	x29, x30, [sp], #32
  40218c:	ret
  402190:	mov	x0, x20
  402194:	bl	401410 <fileno@plt>
  402198:	tbnz	w0, #31, 402140 <ferror@plt+0xa80>
  40219c:	bl	4013a0 <dup@plt>
  4021a0:	tbnz	w0, #31, 402140 <ferror@plt+0xa80>
  4021a4:	bl	4014d0 <close@plt>
  4021a8:	cbnz	w0, 402140 <ferror@plt+0xa80>
  4021ac:	b	402154 <ferror@plt+0xa94>
  4021b0:	mov	x0, x20
  4021b4:	bl	401410 <fileno@plt>
  4021b8:	tbnz	w0, #31, 402178 <ferror@plt+0xab8>
  4021bc:	bl	4013a0 <dup@plt>
  4021c0:	tbnz	w0, #31, 402178 <ferror@plt+0xab8>
  4021c4:	bl	4014d0 <close@plt>
  4021c8:	cbnz	w0, 402178 <ferror@plt+0xab8>
  4021cc:	b	402184 <ferror@plt+0xac4>
  4021d0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4021d4:	add	x1, x1, #0x821
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	mov	x0, xzr
  4021e0:	bl	401610 <dcgettext@plt>
  4021e4:	b	402200 <ferror@plt+0xb40>
  4021e8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4021ec:	add	x1, x1, #0x821
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	bl	401610 <dcgettext@plt>
  4021fc:	cbnz	w20, 40220c <ferror@plt+0xb4c>
  402200:	bl	4015d0 <warnx@plt>
  402204:	mov	w0, #0x1                   	// #1
  402208:	bl	401350 <_exit@plt>
  40220c:	bl	401540 <warn@plt>
  402210:	mov	w0, #0x1                   	// #1
  402214:	bl	401350 <_exit@plt>
  402218:	sub	sp, sp, #0x90
  40221c:	mov	w1, w0
  402220:	mov	x2, sp
  402224:	mov	w0, wzr
  402228:	stp	x29, x30, [sp, #128]
  40222c:	add	x29, sp, #0x80
  402230:	bl	401600 <__fxstat@plt>
  402234:	ldr	w8, [sp, #16]
  402238:	cmp	w0, #0x0
  40223c:	ldp	x29, x30, [sp, #128]
  402240:	cset	w9, eq  // eq = none
  402244:	and	w8, w8, #0xf000
  402248:	cmp	w8, #0x6, lsl #12
  40224c:	cset	w8, eq  // eq = none
  402250:	and	w0, w9, w8
  402254:	add	sp, sp, #0x90
  402258:	ret
  40225c:	sub	sp, sp, #0x50
  402260:	mov	w1, #0x400                 	// #1024
  402264:	mov	w2, wzr
  402268:	stp	x29, x30, [sp, #16]
  40226c:	str	x23, [sp, #32]
  402270:	stp	x22, x21, [sp, #48]
  402274:	stp	x20, x19, [sp, #64]
  402278:	add	x29, sp, #0x10
  40227c:	mov	w19, w0
  402280:	mov	w20, #0x400                 	// #1024
  402284:	bl	4013e0 <lseek@plt>
  402288:	mov	x21, xzr
  40228c:	tbnz	x0, #63, 4022e0 <ferror@plt+0xc20>
  402290:	mov	w22, #0x400                 	// #1024
  402294:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  402298:	sub	x1, x29, #0x4
  40229c:	mov	w2, #0x1                   	// #1
  4022a0:	mov	w0, w19
  4022a4:	bl	4015e0 <read@plt>
  4022a8:	cmp	x0, #0x0
  4022ac:	b.le	40230c <ferror@plt+0xc4c>
  4022b0:	cmn	x22, #0x1
  4022b4:	b.eq	402368 <ferror@plt+0xca8>  // b.none
  4022b8:	lsl	x8, x22, #1
  4022bc:	cmp	x22, x23
  4022c0:	csinv	x20, x8, xzr, ls  // ls = plast
  4022c4:	mov	w0, w19
  4022c8:	mov	x1, x20
  4022cc:	mov	w2, wzr
  4022d0:	bl	4013e0 <lseek@plt>
  4022d4:	mov	x21, x22
  4022d8:	mov	x22, x20
  4022dc:	tbz	x0, #63, 402298 <ferror@plt+0xbd8>
  4022e0:	mov	x22, x20
  4022e4:	b	40230c <ferror@plt+0xc4c>
  4022e8:	add	x1, x29, #0x18
  4022ec:	mov	w2, #0x1                   	// #1
  4022f0:	mov	w0, w19
  4022f4:	bl	4015e0 <read@plt>
  4022f8:	cmp	x0, #0x0
  4022fc:	cset	w8, gt
  402300:	cmp	x8, #0x0
  402304:	csel	x22, x20, x22, eq  // eq = none
  402308:	csel	x21, x21, x20, eq  // eq = none
  40230c:	sub	x8, x22, #0x1
  402310:	cmp	x21, x8
  402314:	b.cs	40233c <ferror@plt+0xc7c>  // b.hs, b.nlast
  402318:	add	x8, x21, x22
  40231c:	lsr	x20, x8, #1
  402320:	mov	w0, w19
  402324:	mov	x1, x20
  402328:	mov	w2, wzr
  40232c:	bl	4013e0 <lseek@plt>
  402330:	tbz	x0, #63, 4022e8 <ferror@plt+0xc28>
  402334:	mov	x8, xzr
  402338:	b	402300 <ferror@plt+0xc40>
  40233c:	mov	w0, w19
  402340:	mov	x1, xzr
  402344:	mov	w2, wzr
  402348:	bl	4013e0 <lseek@plt>
  40234c:	tbnz	x0, #63, 402360 <ferror@plt+0xca0>
  402350:	add	x1, x29, #0x1c
  402354:	mov	w2, #0x1                   	// #1
  402358:	mov	w0, w19
  40235c:	bl	4015e0 <read@plt>
  402360:	add	x0, x21, #0x1
  402364:	b	40236c <ferror@plt+0xcac>
  402368:	mov	x0, #0xffffffffffffffff    	// #-1
  40236c:	ldp	x20, x19, [sp, #64]
  402370:	ldp	x22, x21, [sp, #48]
  402374:	ldr	x23, [sp, #32]
  402378:	ldp	x29, x30, [sp, #16]
  40237c:	add	sp, sp, #0x50
  402380:	ret
  402384:	sub	sp, sp, #0xa0
  402388:	stp	x20, x19, [sp, #144]
  40238c:	mov	x19, x1
  402390:	mov	w1, #0x1272                	// #4722
  402394:	movk	w1, #0x8008, lsl #16
  402398:	mov	x2, x19
  40239c:	stp	x29, x30, [sp, #128]
  4023a0:	add	x29, sp, #0x80
  4023a4:	mov	w20, w0
  4023a8:	bl	4016a0 <ioctl@plt>
  4023ac:	tbnz	w0, #31, 4023b8 <ferror@plt+0xcf8>
  4023b0:	mov	w0, wzr
  4023b4:	b	4023fc <ferror@plt+0xd3c>
  4023b8:	mov	x2, sp
  4023bc:	mov	w1, #0x1260                	// #4704
  4023c0:	mov	w0, w20
  4023c4:	bl	4016a0 <ioctl@plt>
  4023c8:	tbnz	w0, #31, 4023d4 <ferror@plt+0xd14>
  4023cc:	ldr	x8, [sp]
  4023d0:	b	4023f0 <ferror@plt+0xd30>
  4023d4:	mov	w1, #0x204                 	// #516
  4023d8:	mov	x2, sp
  4023dc:	movk	w1, #0x8020, lsl #16
  4023e0:	mov	w0, w20
  4023e4:	bl	4016a0 <ioctl@plt>
  4023e8:	tbnz	w0, #31, 40240c <ferror@plt+0xd4c>
  4023ec:	ldr	w8, [sp]
  4023f0:	mov	w0, wzr
  4023f4:	lsl	x8, x8, #9
  4023f8:	str	x8, [x19]
  4023fc:	ldp	x20, x19, [sp, #144]
  402400:	ldp	x29, x30, [sp, #128]
  402404:	add	sp, sp, #0xa0
  402408:	ret
  40240c:	mov	x2, sp
  402410:	mov	w0, wzr
  402414:	mov	w1, w20
  402418:	bl	401600 <__fxstat@plt>
  40241c:	ldr	w8, [sp, #16]
  402420:	and	w8, w8, #0xf000
  402424:	cbnz	w0, 402438 <ferror@plt+0xd78>
  402428:	cmp	w8, #0x8, lsl #12
  40242c:	b.ne	402438 <ferror@plt+0xd78>  // b.any
  402430:	ldr	x8, [sp, #48]
  402434:	b	40244c <ferror@plt+0xd8c>
  402438:	cmp	w8, #0x6, lsl #12
  40243c:	b.ne	402454 <ferror@plt+0xd94>  // b.any
  402440:	mov	w0, w20
  402444:	bl	40225c <ferror@plt+0xb9c>
  402448:	mov	x8, x0
  40244c:	mov	w0, wzr
  402450:	b	4023f8 <ferror@plt+0xd38>
  402454:	mov	w0, #0xffffffff            	// #-1
  402458:	b	4023fc <ferror@plt+0xd3c>
  40245c:	stp	x29, x30, [sp, #-32]!
  402460:	mov	x29, sp
  402464:	str	x19, [sp, #16]
  402468:	mov	x19, x1
  40246c:	add	x1, x29, #0x18
  402470:	bl	402384 <ferror@plt+0xcc4>
  402474:	cbz	w0, 402480 <ferror@plt+0xdc0>
  402478:	mov	w0, #0xffffffff            	// #-1
  40247c:	b	40248c <ferror@plt+0xdcc>
  402480:	ldr	x8, [x29, #24]
  402484:	lsr	x8, x8, #9
  402488:	str	x8, [x19]
  40248c:	ldr	x19, [sp, #16]
  402490:	ldp	x29, x30, [sp], #32
  402494:	ret
  402498:	stp	x29, x30, [sp, #-16]!
  40249c:	mov	x2, x1
  4024a0:	mov	w1, #0x1268                	// #4712
  4024a4:	mov	x29, sp
  4024a8:	bl	4016a0 <ioctl@plt>
  4024ac:	asr	w0, w0, #31
  4024b0:	ldp	x29, x30, [sp], #16
  4024b4:	ret
  4024b8:	sub	sp, sp, #0x20
  4024bc:	str	x1, [sp, #8]
  4024c0:	add	x2, sp, #0x8
  4024c4:	mov	w1, #0x127b                	// #4731
  4024c8:	stp	x29, x30, [sp, #16]
  4024cc:	add	x29, sp, #0x10
  4024d0:	bl	4016a0 <ioctl@plt>
  4024d4:	ldp	x29, x30, [sp, #16]
  4024d8:	asr	w0, w0, #31
  4024dc:	add	sp, sp, #0x20
  4024e0:	ret
  4024e4:	sub	sp, sp, #0x20
  4024e8:	stp	x29, x30, [sp, #16]
  4024ec:	add	x29, sp, #0x10
  4024f0:	sub	x2, x29, #0x4
  4024f4:	mov	w1, #0x127a                	// #4730
  4024f8:	bl	4016a0 <ioctl@plt>
  4024fc:	ldur	w8, [x29, #-4]
  402500:	cmp	w0, #0x0
  402504:	ldp	x29, x30, [sp, #16]
  402508:	cset	w9, ge  // ge = tcont
  40250c:	cmp	w8, #0x0
  402510:	cset	w8, ne  // ne = any
  402514:	and	w0, w9, w8
  402518:	add	sp, sp, #0x20
  40251c:	ret
  402520:	sub	sp, sp, #0xb0
  402524:	stp	x29, x30, [sp, #128]
  402528:	stp	x20, x19, [sp, #160]
  40252c:	ldr	w8, [x0, #16]
  402530:	mov	x20, x1
  402534:	orr	w9, w2, #0x80
  402538:	str	x21, [sp, #144]
  40253c:	and	w8, w8, #0xf000
  402540:	cmp	w8, #0x6, lsl #12
  402544:	mov	x21, x0
  402548:	csel	w1, w9, w2, eq  // eq = none
  40254c:	mov	x0, x20
  402550:	add	x29, sp, #0x80
  402554:	bl	401450 <open@plt>
  402558:	mov	w19, w0
  40255c:	tbnz	w0, #31, 4025f8 <ferror@plt+0xf38>
  402560:	mov	x2, sp
  402564:	mov	w0, wzr
  402568:	mov	w1, w19
  40256c:	bl	401600 <__fxstat@plt>
  402570:	tbnz	w0, #31, 4025e0 <ferror@plt+0xf20>
  402574:	ldr	x8, [sp]
  402578:	ldr	x9, [x21]
  40257c:	cmp	x8, x9
  402580:	b.ne	4025e0 <ferror@plt+0xf20>  // b.any
  402584:	ldr	x8, [sp, #8]
  402588:	ldr	x9, [x21, #8]
  40258c:	cmp	x8, x9
  402590:	b.ne	4025e0 <ferror@plt+0xf20>  // b.any
  402594:	ldr	w8, [x21, #16]
  402598:	and	w8, w8, #0xf000
  40259c:	cmp	w8, #0x6, lsl #12
  4025a0:	b.ne	4025f8 <ferror@plt+0xf38>  // b.any
  4025a4:	mov	x2, sp
  4025a8:	mov	w1, #0x127a                	// #4730
  4025ac:	mov	w0, w19
  4025b0:	bl	4016a0 <ioctl@plt>
  4025b4:	tbnz	w0, #31, 4025f8 <ferror@plt+0xf38>
  4025b8:	ldr	w8, [sp]
  4025bc:	cbz	w8, 4025f8 <ferror@plt+0xf38>
  4025c0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4025c4:	add	x1, x1, #0xae6
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	mov	x0, xzr
  4025d0:	bl	401610 <dcgettext@plt>
  4025d4:	mov	x1, x20
  4025d8:	bl	4015d0 <warnx@plt>
  4025dc:	b	4025f8 <ferror@plt+0xf38>
  4025e0:	mov	w0, w19
  4025e4:	bl	4014d0 <close@plt>
  4025e8:	bl	401660 <__errno_location@plt>
  4025ec:	mov	w8, #0x4d                  	// #77
  4025f0:	str	w8, [x0]
  4025f4:	mov	w19, #0xffffffff            	// #-1
  4025f8:	mov	w0, w19
  4025fc:	ldp	x20, x19, [sp, #160]
  402600:	ldr	x21, [sp, #144]
  402604:	ldp	x29, x30, [sp, #128]
  402608:	add	sp, sp, #0xb0
  40260c:	ret
  402610:	stp	x29, x30, [sp, #-16]!
  402614:	mov	w1, #0x5331                	// #21297
  402618:	mov	x2, xzr
  40261c:	mov	x29, sp
  402620:	bl	4016a0 <ioctl@plt>
  402624:	bic	w0, w0, w0, asr #31
  402628:	ldp	x29, x30, [sp], #16
  40262c:	ret
  402630:	sub	sp, sp, #0x30
  402634:	stp	x20, x19, [sp, #32]
  402638:	mov	x19, x2
  40263c:	mov	x20, x1
  402640:	mov	x2, sp
  402644:	mov	w1, #0x301                 	// #769
  402648:	stp	x29, x30, [sp, #16]
  40264c:	add	x29, sp, #0x10
  402650:	bl	4016a0 <ioctl@plt>
  402654:	cbz	w0, 402660 <ferror@plt+0xfa0>
  402658:	mov	w0, #0xffffffff            	// #-1
  40265c:	b	402670 <ferror@plt+0xfb0>
  402660:	ldrb	w8, [sp]
  402664:	str	w8, [x20]
  402668:	ldrb	w8, [sp, #1]
  40266c:	str	w8, [x19]
  402670:	ldp	x20, x19, [sp, #32]
  402674:	ldp	x29, x30, [sp, #16]
  402678:	add	sp, sp, #0x30
  40267c:	ret
  402680:	cmp	w0, #0x7f
  402684:	b.hi	40270c <ferror@plt+0x104c>  // b.pmore
  402688:	adrp	x9, 404000 <ferror@plt+0x2940>
  40268c:	mov	w8, w0
  402690:	add	x9, x9, #0xa66
  402694:	adr	x10, 4026ac <ferror@plt+0xfec>
  402698:	ldrb	w11, [x9, x8]
  40269c:	add	x10, x10, x11, lsl #2
  4026a0:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026a4:	add	x0, x0, #0xb2b
  4026a8:	br	x10
  4026ac:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026b0:	add	x0, x0, #0xb00
  4026b4:	ret
  4026b8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026bc:	add	x0, x0, #0xb05
  4026c0:	ret
  4026c4:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026c8:	add	x0, x0, #0xb0d
  4026cc:	ret
  4026d0:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026d4:	add	x0, x0, #0xb17
  4026d8:	ret
  4026dc:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026e0:	add	x0, x0, #0xb1c
  4026e4:	ret
  4026e8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026ec:	add	x0, x0, #0xb20
  4026f0:	ret
  4026f4:	adrp	x0, 404000 <ferror@plt+0x2940>
  4026f8:	add	x0, x0, #0xb28
  4026fc:	ret
  402700:	adrp	x0, 404000 <ferror@plt+0x2940>
  402704:	add	x0, x0, #0xb38
  402708:	ret
  40270c:	mov	x0, xzr
  402710:	ret
  402714:	adrp	x0, 404000 <ferror@plt+0x2940>
  402718:	add	x0, x0, #0xb3d
  40271c:	ret
  402720:	adrp	x0, 404000 <ferror@plt+0x2940>
  402724:	add	x0, x0, #0xb42
  402728:	ret
  40272c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402730:	add	x0, x0, #0xb4c
  402734:	ret
  402738:	adrp	x0, 404000 <ferror@plt+0x2940>
  40273c:	add	x0, x0, #0xb50
  402740:	ret
  402744:	adrp	x0, 404000 <ferror@plt+0x2940>
  402748:	add	x0, x0, #0xb54
  40274c:	ret
  402750:	adrp	x0, 404000 <ferror@plt+0x2940>
  402754:	add	x0, x0, #0xb30
  402758:	ret
  40275c:	adrp	x8, 415000 <ferror@plt+0x13940>
  402760:	str	w0, [x8, #472]
  402764:	ret
  402768:	sub	sp, sp, #0x70
  40276c:	stp	x29, x30, [sp, #16]
  402770:	stp	x28, x27, [sp, #32]
  402774:	stp	x26, x25, [sp, #48]
  402778:	stp	x24, x23, [sp, #64]
  40277c:	stp	x22, x21, [sp, #80]
  402780:	stp	x20, x19, [sp, #96]
  402784:	add	x29, sp, #0x10
  402788:	str	xzr, [x1]
  40278c:	cbz	x0, 4027d0 <ferror@plt+0x1110>
  402790:	ldrb	w22, [x0]
  402794:	mov	x20, x0
  402798:	cbz	x22, 4027d0 <ferror@plt+0x1110>
  40279c:	mov	x21, x2
  4027a0:	mov	x19, x1
  4027a4:	bl	401550 <__ctype_b_loc@plt>
  4027a8:	ldr	x8, [x0]
  4027ac:	mov	x23, x0
  4027b0:	ldrh	w9, [x8, x22, lsl #1]
  4027b4:	tbz	w9, #13, 4027c8 <ferror@plt+0x1108>
  4027b8:	add	x9, x20, #0x1
  4027bc:	ldrb	w22, [x9], #1
  4027c0:	ldrh	w10, [x8, x22, lsl #1]
  4027c4:	tbnz	w10, #13, 4027bc <ferror@plt+0x10fc>
  4027c8:	cmp	w22, #0x2d
  4027cc:	b.ne	402804 <ferror@plt+0x1144>  // b.any
  4027d0:	mov	w22, #0xffffffea            	// #-22
  4027d4:	neg	w19, w22
  4027d8:	bl	401660 <__errno_location@plt>
  4027dc:	str	w19, [x0]
  4027e0:	mov	w0, w22
  4027e4:	ldp	x20, x19, [sp, #96]
  4027e8:	ldp	x22, x21, [sp, #80]
  4027ec:	ldp	x24, x23, [sp, #64]
  4027f0:	ldp	x26, x25, [sp, #48]
  4027f4:	ldp	x28, x27, [sp, #32]
  4027f8:	ldp	x29, x30, [sp, #16]
  4027fc:	add	sp, sp, #0x70
  402800:	ret
  402804:	bl	401660 <__errno_location@plt>
  402808:	mov	x24, x0
  40280c:	str	wzr, [x0]
  402810:	add	x1, sp, #0x8
  402814:	mov	x0, x20
  402818:	mov	w2, wzr
  40281c:	mov	w3, wzr
  402820:	str	xzr, [sp, #8]
  402824:	bl	4014b0 <__strtoul_internal@plt>
  402828:	ldr	x25, [sp, #8]
  40282c:	ldr	w8, [x24]
  402830:	cmp	x25, x20
  402834:	b.eq	4029b4 <ferror@plt+0x12f4>  // b.none
  402838:	add	x9, x0, #0x1
  40283c:	mov	x20, x0
  402840:	cmp	x9, #0x1
  402844:	b.hi	40284c <ferror@plt+0x118c>  // b.pmore
  402848:	cbnz	w8, 4029b8 <ferror@plt+0x12f8>
  40284c:	cbz	x25, 4029c4 <ferror@plt+0x1304>
  402850:	ldrb	w8, [x25]
  402854:	cbz	w8, 4029c4 <ferror@plt+0x1304>
  402858:	mov	w27, wzr
  40285c:	mov	x28, xzr
  402860:	b	402870 <ferror@plt+0x11b0>
  402864:	mov	x28, xzr
  402868:	str	x22, [sp, #8]
  40286c:	mov	x25, x22
  402870:	ldrb	w8, [x25, #1]
  402874:	cmp	w8, #0x61
  402878:	b.le	4028a8 <ferror@plt+0x11e8>
  40287c:	cmp	w8, #0x62
  402880:	b.eq	4028b0 <ferror@plt+0x11f0>  // b.none
  402884:	cmp	w8, #0x69
  402888:	b.ne	4028c0 <ferror@plt+0x1200>  // b.any
  40288c:	ldrb	w8, [x25, #2]
  402890:	orr	w8, w8, #0x20
  402894:	cmp	w8, #0x62
  402898:	b.ne	4028c0 <ferror@plt+0x1200>  // b.any
  40289c:	ldrb	w8, [x25, #3]
  4028a0:	cbnz	w8, 4028c0 <ferror@plt+0x1200>
  4028a4:	b	4029d4 <ferror@plt+0x1314>
  4028a8:	cmp	w8, #0x42
  4028ac:	b.ne	4028bc <ferror@plt+0x11fc>  // b.any
  4028b0:	ldrb	w8, [x25, #2]
  4028b4:	cbnz	w8, 4028c0 <ferror@plt+0x1200>
  4028b8:	b	4029dc <ferror@plt+0x131c>
  4028bc:	cbz	w8, 4029d4 <ferror@plt+0x1314>
  4028c0:	bl	401400 <localeconv@plt>
  4028c4:	cbz	x0, 4028e4 <ferror@plt+0x1224>
  4028c8:	ldr	x22, [x0]
  4028cc:	cbz	x22, 4028f0 <ferror@plt+0x1230>
  4028d0:	mov	x0, x22
  4028d4:	bl	401370 <strlen@plt>
  4028d8:	mov	x26, x0
  4028dc:	mov	w8, #0x1                   	// #1
  4028e0:	b	4028f8 <ferror@plt+0x1238>
  4028e4:	mov	w8, wzr
  4028e8:	mov	x22, xzr
  4028ec:	b	4028f4 <ferror@plt+0x1234>
  4028f0:	mov	w8, wzr
  4028f4:	mov	x26, xzr
  4028f8:	cbnz	x28, 4027d0 <ferror@plt+0x1110>
  4028fc:	ldrb	w9, [x25]
  402900:	eor	w8, w8, #0x1
  402904:	cmp	w9, #0x0
  402908:	cset	w9, eq  // eq = none
  40290c:	orr	w8, w8, w9
  402910:	tbnz	w8, #0, 4027d0 <ferror@plt+0x1110>
  402914:	mov	x0, x22
  402918:	mov	x1, x25
  40291c:	mov	x2, x26
  402920:	bl	401470 <strncmp@plt>
  402924:	cbnz	w0, 4027d0 <ferror@plt+0x1110>
  402928:	add	x22, x25, x26
  40292c:	ldrb	w8, [x22]
  402930:	cmp	w8, #0x30
  402934:	b.ne	402948 <ferror@plt+0x1288>  // b.any
  402938:	ldrb	w8, [x22, #1]!
  40293c:	add	w27, w27, #0x1
  402940:	cmp	w8, #0x30
  402944:	b.eq	402938 <ferror@plt+0x1278>  // b.none
  402948:	ldr	x9, [x23]
  40294c:	sxtb	x8, w8
  402950:	ldrh	w8, [x9, x8, lsl #1]
  402954:	tbz	w8, #11, 402864 <ferror@plt+0x11a4>
  402958:	add	x1, sp, #0x8
  40295c:	mov	x0, x22
  402960:	mov	w2, wzr
  402964:	mov	w3, wzr
  402968:	str	wzr, [x24]
  40296c:	str	xzr, [sp, #8]
  402970:	bl	4014b0 <__strtoul_internal@plt>
  402974:	ldr	x25, [sp, #8]
  402978:	ldr	w8, [x24]
  40297c:	cmp	x25, x22
  402980:	b.eq	4029b4 <ferror@plt+0x12f4>  // b.none
  402984:	add	x9, x0, #0x1
  402988:	cmp	x9, #0x1
  40298c:	b.hi	402994 <ferror@plt+0x12d4>  // b.pmore
  402990:	cbnz	w8, 4029b8 <ferror@plt+0x12f8>
  402994:	mov	x28, xzr
  402998:	cbz	x0, 402870 <ferror@plt+0x11b0>
  40299c:	cbz	x25, 4027d0 <ferror@plt+0x1110>
  4029a0:	ldrb	w8, [x25]
  4029a4:	mov	w22, #0xffffffea            	// #-22
  4029a8:	mov	x28, x0
  4029ac:	cbnz	w8, 402870 <ferror@plt+0x11b0>
  4029b0:	b	4027d4 <ferror@plt+0x1114>
  4029b4:	cbz	w8, 4027d0 <ferror@plt+0x1110>
  4029b8:	neg	w22, w8
  4029bc:	tbz	w22, #31, 4027e0 <ferror@plt+0x1120>
  4029c0:	b	4027d4 <ferror@plt+0x1114>
  4029c4:	mov	w22, wzr
  4029c8:	str	x20, [x19]
  4029cc:	tbz	w22, #31, 4027e0 <ferror@plt+0x1120>
  4029d0:	b	4027d4 <ferror@plt+0x1114>
  4029d4:	mov	w24, #0x400                 	// #1024
  4029d8:	b	4029e0 <ferror@plt+0x1320>
  4029dc:	mov	w24, #0x3e8                 	// #1000
  4029e0:	ldrsb	w22, [x25]
  4029e4:	adrp	x23, 404000 <ferror@plt+0x2940>
  4029e8:	add	x23, x23, #0xb67
  4029ec:	mov	w2, #0x9                   	// #9
  4029f0:	mov	x0, x23
  4029f4:	mov	w1, w22
  4029f8:	bl	4015f0 <memchr@plt>
  4029fc:	cbnz	x0, 402a1c <ferror@plt+0x135c>
  402a00:	adrp	x23, 404000 <ferror@plt+0x2940>
  402a04:	add	x23, x23, #0xb70
  402a08:	mov	w2, #0x9                   	// #9
  402a0c:	mov	x0, x23
  402a10:	mov	w1, w22
  402a14:	bl	4015f0 <memchr@plt>
  402a18:	cbz	x0, 4027d0 <ferror@plt+0x1110>
  402a1c:	sub	w8, w0, w23
  402a20:	adds	w8, w8, #0x1
  402a24:	b.cs	402a48 <ferror@plt+0x1388>  // b.hs, b.nlast
  402a28:	mvn	w9, w0
  402a2c:	add	w9, w9, w23
  402a30:	umulh	x10, x24, x20
  402a34:	cmp	xzr, x10
  402a38:	b.ne	402a50 <ferror@plt+0x1390>  // b.any
  402a3c:	adds	w9, w9, #0x1
  402a40:	mul	x20, x20, x24
  402a44:	b.cc	402a30 <ferror@plt+0x1370>  // b.lo, b.ul, b.last
  402a48:	mov	w22, wzr
  402a4c:	b	402a54 <ferror@plt+0x1394>
  402a50:	mov	w22, #0xffffffde            	// #-34
  402a54:	cbz	x21, 402a5c <ferror@plt+0x139c>
  402a58:	str	w8, [x21]
  402a5c:	cbz	x28, 4029c8 <ferror@plt+0x1308>
  402a60:	cbz	w8, 4029c8 <ferror@plt+0x1308>
  402a64:	mvn	w8, w0
  402a68:	add	w9, w8, w23
  402a6c:	mov	w8, #0x1                   	// #1
  402a70:	umulh	x10, x24, x8
  402a74:	cmp	xzr, x10
  402a78:	b.ne	402a88 <ferror@plt+0x13c8>  // b.any
  402a7c:	adds	w9, w9, #0x1
  402a80:	mul	x8, x8, x24
  402a84:	b.cc	402a70 <ferror@plt+0x13b0>  // b.lo, b.ul, b.last
  402a88:	mov	w9, #0xa                   	// #10
  402a8c:	cmp	x28, #0xb
  402a90:	b.cc	402aa4 <ferror@plt+0x13e4>  // b.lo, b.ul, b.last
  402a94:	add	x9, x9, x9, lsl #2
  402a98:	lsl	x9, x9, #1
  402a9c:	cmp	x9, x28
  402aa0:	b.cc	402a94 <ferror@plt+0x13d4>  // b.lo, b.ul, b.last
  402aa4:	cmp	w27, #0x1
  402aa8:	b.lt	402b54 <ferror@plt+0x1494>  // b.tstop
  402aac:	cmp	w27, #0x3
  402ab0:	b.hi	402abc <ferror@plt+0x13fc>  // b.pmore
  402ab4:	mov	w10, wzr
  402ab8:	b	402b40 <ferror@plt+0x1480>
  402abc:	mov	w10, #0x1                   	// #1
  402ac0:	dup	v0.2d, x10
  402ac4:	and	w10, w27, #0xfffffffc
  402ac8:	mov	v1.16b, v0.16b
  402acc:	mov	v1.d[0], x9
  402ad0:	mov	w9, w10
  402ad4:	fmov	x12, d1
  402ad8:	mov	x11, v1.d[1]
  402adc:	add	x12, x12, x12, lsl #2
  402ae0:	fmov	x13, d0
  402ae4:	lsl	x12, x12, #1
  402ae8:	add	x11, x11, x11, lsl #2
  402aec:	add	x13, x13, x13, lsl #2
  402af0:	mov	x14, v0.d[1]
  402af4:	fmov	d1, x12
  402af8:	lsl	x11, x11, #1
  402afc:	lsl	x13, x13, #1
  402b00:	mov	v1.d[1], x11
  402b04:	add	x11, x14, x14, lsl #2
  402b08:	fmov	d0, x13
  402b0c:	lsl	x11, x11, #1
  402b10:	subs	w9, w9, #0x4
  402b14:	mov	v0.d[1], x11
  402b18:	b.ne	402ad4 <ferror@plt+0x1414>  // b.any
  402b1c:	mov	x9, v1.d[1]
  402b20:	mov	x11, v0.d[1]
  402b24:	fmov	x12, d1
  402b28:	fmov	x13, d0
  402b2c:	mul	x12, x13, x12
  402b30:	mul	x9, x11, x9
  402b34:	cmp	w27, w10
  402b38:	mul	x9, x12, x9
  402b3c:	b.eq	402b54 <ferror@plt+0x1494>  // b.none
  402b40:	sub	w10, w27, w10
  402b44:	add	x9, x9, x9, lsl #2
  402b48:	subs	w10, w10, #0x1
  402b4c:	lsl	x9, x9, #1
  402b50:	b.ne	402b44 <ferror@plt+0x1484>  // b.any
  402b54:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402b58:	mov	w12, #0x1                   	// #1
  402b5c:	movk	x10, #0xcccd
  402b60:	mov	w11, #0xa                   	// #10
  402b64:	b	402b78 <ferror@plt+0x14b8>
  402b68:	cmp	x28, #0x9
  402b6c:	mov	x28, x13
  402b70:	mov	x12, x14
  402b74:	b.ls	4029c8 <ferror@plt+0x1308>  // b.plast
  402b78:	umulh	x13, x28, x10
  402b7c:	lsr	x13, x13, #3
  402b80:	add	x14, x12, x12, lsl #2
  402b84:	msub	x15, x13, x11, x28
  402b88:	lsl	x14, x14, #1
  402b8c:	cbz	x15, 402b68 <ferror@plt+0x14a8>
  402b90:	udiv	x12, x9, x12
  402b94:	udiv	x12, x12, x15
  402b98:	udiv	x12, x8, x12
  402b9c:	add	x20, x12, x20
  402ba0:	b	402b68 <ferror@plt+0x14a8>
  402ba4:	mov	x2, xzr
  402ba8:	b	402768 <ferror@plt+0x10a8>
  402bac:	stp	x29, x30, [sp, #-48]!
  402bb0:	stp	x20, x19, [sp, #32]
  402bb4:	mov	x20, x1
  402bb8:	mov	x19, x0
  402bbc:	str	x21, [sp, #16]
  402bc0:	mov	x29, sp
  402bc4:	cbz	x0, 402bf8 <ferror@plt+0x1538>
  402bc8:	ldrb	w21, [x19]
  402bcc:	mov	x8, x19
  402bd0:	cbz	w21, 402bfc <ferror@plt+0x153c>
  402bd4:	bl	401550 <__ctype_b_loc@plt>
  402bd8:	ldr	x9, [x0]
  402bdc:	mov	x8, x19
  402be0:	and	x10, x21, #0xff
  402be4:	ldrh	w10, [x9, x10, lsl #1]
  402be8:	tbz	w10, #11, 402bfc <ferror@plt+0x153c>
  402bec:	ldrb	w21, [x8, #1]!
  402bf0:	cbnz	w21, 402be0 <ferror@plt+0x1520>
  402bf4:	b	402bfc <ferror@plt+0x153c>
  402bf8:	mov	x8, xzr
  402bfc:	cbz	x20, 402c04 <ferror@plt+0x1544>
  402c00:	str	x8, [x20]
  402c04:	cmp	x8, x19
  402c08:	b.ls	402c1c <ferror@plt+0x155c>  // b.plast
  402c0c:	ldrb	w8, [x8]
  402c10:	cmp	w8, #0x0
  402c14:	cset	w0, eq  // eq = none
  402c18:	b	402c20 <ferror@plt+0x1560>
  402c1c:	mov	w0, wzr
  402c20:	ldp	x20, x19, [sp, #32]
  402c24:	ldr	x21, [sp, #16]
  402c28:	ldp	x29, x30, [sp], #48
  402c2c:	ret
  402c30:	stp	x29, x30, [sp, #-48]!
  402c34:	stp	x20, x19, [sp, #32]
  402c38:	mov	x20, x1
  402c3c:	mov	x19, x0
  402c40:	str	x21, [sp, #16]
  402c44:	mov	x29, sp
  402c48:	cbz	x0, 402c7c <ferror@plt+0x15bc>
  402c4c:	ldrb	w21, [x19]
  402c50:	mov	x8, x19
  402c54:	cbz	w21, 402c80 <ferror@plt+0x15c0>
  402c58:	bl	401550 <__ctype_b_loc@plt>
  402c5c:	ldr	x9, [x0]
  402c60:	mov	x8, x19
  402c64:	and	x10, x21, #0xff
  402c68:	ldrh	w10, [x9, x10, lsl #1]
  402c6c:	tbz	w10, #12, 402c80 <ferror@plt+0x15c0>
  402c70:	ldrb	w21, [x8, #1]!
  402c74:	cbnz	w21, 402c64 <ferror@plt+0x15a4>
  402c78:	b	402c80 <ferror@plt+0x15c0>
  402c7c:	mov	x8, xzr
  402c80:	cbz	x20, 402c88 <ferror@plt+0x15c8>
  402c84:	str	x8, [x20]
  402c88:	cmp	x8, x19
  402c8c:	b.ls	402ca0 <ferror@plt+0x15e0>  // b.plast
  402c90:	ldrb	w8, [x8]
  402c94:	cmp	w8, #0x0
  402c98:	cset	w0, eq  // eq = none
  402c9c:	b	402ca4 <ferror@plt+0x15e4>
  402ca0:	mov	w0, wzr
  402ca4:	ldp	x20, x19, [sp, #32]
  402ca8:	ldr	x21, [sp, #16]
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	ret
  402cb4:	sub	sp, sp, #0x110
  402cb8:	stp	x29, x30, [sp, #208]
  402cbc:	add	x29, sp, #0xd0
  402cc0:	mov	x8, #0xffffffffffffffd0    	// #-48
  402cc4:	mov	x9, sp
  402cc8:	sub	x10, x29, #0x50
  402ccc:	stp	x28, x23, [sp, #224]
  402cd0:	stp	x22, x21, [sp, #240]
  402cd4:	stp	x20, x19, [sp, #256]
  402cd8:	mov	x20, x1
  402cdc:	mov	x19, x0
  402ce0:	movk	x8, #0xff80, lsl #32
  402ce4:	add	x11, x29, #0x40
  402ce8:	add	x9, x9, #0x80
  402cec:	add	x22, x10, #0x30
  402cf0:	mov	w23, #0xffffffd0            	// #-48
  402cf4:	stp	x2, x3, [x29, #-80]
  402cf8:	stp	x4, x5, [x29, #-64]
  402cfc:	stp	x6, x7, [x29, #-48]
  402d00:	stp	q1, q2, [sp, #16]
  402d04:	stp	q3, q4, [sp, #48]
  402d08:	str	q0, [sp]
  402d0c:	stp	q5, q6, [sp, #80]
  402d10:	str	q7, [sp, #112]
  402d14:	stp	x9, x8, [x29, #-16]
  402d18:	stp	x11, x22, [x29, #-32]
  402d1c:	tbnz	w23, #31, 402d28 <ferror@plt+0x1668>
  402d20:	mov	w8, w23
  402d24:	b	402d40 <ferror@plt+0x1680>
  402d28:	add	w8, w23, #0x8
  402d2c:	cmn	w23, #0x8
  402d30:	stur	w8, [x29, #-8]
  402d34:	b.gt	402d40 <ferror@plt+0x1680>
  402d38:	add	x9, x22, w23, sxtw
  402d3c:	b	402d4c <ferror@plt+0x168c>
  402d40:	ldur	x9, [x29, #-32]
  402d44:	add	x10, x9, #0x8
  402d48:	stur	x10, [x29, #-32]
  402d4c:	ldr	x1, [x9]
  402d50:	cbz	x1, 402dc8 <ferror@plt+0x1708>
  402d54:	tbnz	w8, #31, 402d60 <ferror@plt+0x16a0>
  402d58:	mov	w23, w8
  402d5c:	b	402d78 <ferror@plt+0x16b8>
  402d60:	add	w23, w8, #0x8
  402d64:	cmn	w8, #0x8
  402d68:	stur	w23, [x29, #-8]
  402d6c:	b.gt	402d78 <ferror@plt+0x16b8>
  402d70:	add	x8, x22, w8, sxtw
  402d74:	b	402d84 <ferror@plt+0x16c4>
  402d78:	ldur	x8, [x29, #-32]
  402d7c:	add	x9, x8, #0x8
  402d80:	stur	x9, [x29, #-32]
  402d84:	ldr	x21, [x8]
  402d88:	cbz	x21, 402dc8 <ferror@plt+0x1708>
  402d8c:	mov	x0, x19
  402d90:	bl	401530 <strcmp@plt>
  402d94:	cbz	w0, 402dac <ferror@plt+0x16ec>
  402d98:	mov	x0, x19
  402d9c:	mov	x1, x21
  402da0:	bl	401530 <strcmp@plt>
  402da4:	cbnz	w0, 402d1c <ferror@plt+0x165c>
  402da8:	b	402db0 <ferror@plt+0x16f0>
  402dac:	mov	w0, #0x1                   	// #1
  402db0:	ldp	x20, x19, [sp, #256]
  402db4:	ldp	x22, x21, [sp, #240]
  402db8:	ldp	x28, x23, [sp, #224]
  402dbc:	ldp	x29, x30, [sp, #208]
  402dc0:	add	sp, sp, #0x110
  402dc4:	ret
  402dc8:	adrp	x8, 415000 <ferror@plt+0x13940>
  402dcc:	ldr	w0, [x8, #472]
  402dd0:	adrp	x1, 404000 <ferror@plt+0x2940>
  402dd4:	add	x1, x1, #0xb79
  402dd8:	mov	x2, x20
  402ddc:	mov	x3, x19
  402de0:	bl	401620 <errx@plt>
  402de4:	cbz	x1, 402e08 <ferror@plt+0x1748>
  402de8:	sxtb	w8, w2
  402dec:	ldrsb	w9, [x0]
  402df0:	cbz	w9, 402e08 <ferror@plt+0x1748>
  402df4:	cmp	w8, w9
  402df8:	b.eq	402e0c <ferror@plt+0x174c>  // b.none
  402dfc:	sub	x1, x1, #0x1
  402e00:	add	x0, x0, #0x1
  402e04:	cbnz	x1, 402dec <ferror@plt+0x172c>
  402e08:	mov	x0, xzr
  402e0c:	ret
  402e10:	stp	x29, x30, [sp, #-32]!
  402e14:	stp	x20, x19, [sp, #16]
  402e18:	mov	x29, sp
  402e1c:	mov	x20, x1
  402e20:	mov	x19, x0
  402e24:	bl	402f80 <ferror@plt+0x18c0>
  402e28:	cmp	x0, w0, sxtw
  402e2c:	b.ne	402e44 <ferror@plt+0x1784>  // b.any
  402e30:	cmp	w0, w0, sxth
  402e34:	b.ne	402e44 <ferror@plt+0x1784>  // b.any
  402e38:	ldp	x20, x19, [sp, #16]
  402e3c:	ldp	x29, x30, [sp], #32
  402e40:	ret
  402e44:	bl	401660 <__errno_location@plt>
  402e48:	mov	w8, #0x22                  	// #34
  402e4c:	str	w8, [x0]
  402e50:	adrp	x8, 415000 <ferror@plt+0x13940>
  402e54:	ldr	w0, [x8, #472]
  402e58:	adrp	x1, 404000 <ferror@plt+0x2940>
  402e5c:	add	x1, x1, #0xb79
  402e60:	mov	x2, x20
  402e64:	mov	x3, x19
  402e68:	bl	401690 <err@plt>
  402e6c:	stp	x29, x30, [sp, #-32]!
  402e70:	stp	x20, x19, [sp, #16]
  402e74:	mov	x29, sp
  402e78:	mov	x20, x1
  402e7c:	mov	x19, x0
  402e80:	bl	402f80 <ferror@plt+0x18c0>
  402e84:	cmp	x0, w0, sxtw
  402e88:	b.ne	402e98 <ferror@plt+0x17d8>  // b.any
  402e8c:	ldp	x20, x19, [sp, #16]
  402e90:	ldp	x29, x30, [sp], #32
  402e94:	ret
  402e98:	bl	401660 <__errno_location@plt>
  402e9c:	mov	w8, #0x22                  	// #34
  402ea0:	str	w8, [x0]
  402ea4:	adrp	x8, 415000 <ferror@plt+0x13940>
  402ea8:	ldr	w0, [x8, #472]
  402eac:	adrp	x1, 404000 <ferror@plt+0x2940>
  402eb0:	add	x1, x1, #0xb79
  402eb4:	mov	x2, x20
  402eb8:	mov	x3, x19
  402ebc:	bl	401690 <err@plt>
  402ec0:	stp	x29, x30, [sp, #-32]!
  402ec4:	mov	w2, #0xa                   	// #10
  402ec8:	stp	x20, x19, [sp, #16]
  402ecc:	mov	x29, sp
  402ed0:	mov	x20, x1
  402ed4:	mov	x19, x0
  402ed8:	bl	4030f0 <ferror@plt+0x1a30>
  402edc:	lsr	x8, x0, #32
  402ee0:	cbnz	x8, 402ef8 <ferror@plt+0x1838>
  402ee4:	cmp	w0, #0x10, lsl #12
  402ee8:	b.cs	402ef8 <ferror@plt+0x1838>  // b.hs, b.nlast
  402eec:	ldp	x20, x19, [sp, #16]
  402ef0:	ldp	x29, x30, [sp], #32
  402ef4:	ret
  402ef8:	bl	401660 <__errno_location@plt>
  402efc:	mov	w8, #0x22                  	// #34
  402f00:	str	w8, [x0]
  402f04:	adrp	x8, 415000 <ferror@plt+0x13940>
  402f08:	ldr	w0, [x8, #472]
  402f0c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402f10:	add	x1, x1, #0xb79
  402f14:	mov	x2, x20
  402f18:	mov	x3, x19
  402f1c:	bl	401690 <err@plt>
  402f20:	stp	x29, x30, [sp, #-32]!
  402f24:	mov	w2, #0x10                  	// #16
  402f28:	stp	x20, x19, [sp, #16]
  402f2c:	mov	x29, sp
  402f30:	mov	x20, x1
  402f34:	mov	x19, x0
  402f38:	bl	4030f0 <ferror@plt+0x1a30>
  402f3c:	lsr	x8, x0, #32
  402f40:	cbnz	x8, 402f58 <ferror@plt+0x1898>
  402f44:	cmp	w0, #0x10, lsl #12
  402f48:	b.cs	402f58 <ferror@plt+0x1898>  // b.hs, b.nlast
  402f4c:	ldp	x20, x19, [sp, #16]
  402f50:	ldp	x29, x30, [sp], #32
  402f54:	ret
  402f58:	bl	401660 <__errno_location@plt>
  402f5c:	mov	w8, #0x22                  	// #34
  402f60:	str	w8, [x0]
  402f64:	adrp	x8, 415000 <ferror@plt+0x13940>
  402f68:	ldr	w0, [x8, #472]
  402f6c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402f70:	add	x1, x1, #0xb79
  402f74:	mov	x2, x20
  402f78:	mov	x3, x19
  402f7c:	bl	401690 <err@plt>
  402f80:	stp	x29, x30, [sp, #-48]!
  402f84:	mov	x29, sp
  402f88:	str	x21, [sp, #16]
  402f8c:	stp	x20, x19, [sp, #32]
  402f90:	mov	x20, x1
  402f94:	mov	x19, x0
  402f98:	str	xzr, [x29, #24]
  402f9c:	bl	401660 <__errno_location@plt>
  402fa0:	str	wzr, [x0]
  402fa4:	cbz	x19, 402ff8 <ferror@plt+0x1938>
  402fa8:	ldrb	w8, [x19]
  402fac:	cbz	w8, 402ff8 <ferror@plt+0x1938>
  402fb0:	mov	x21, x0
  402fb4:	add	x1, x29, #0x18
  402fb8:	mov	w2, #0xa                   	// #10
  402fbc:	mov	x0, x19
  402fc0:	mov	w3, wzr
  402fc4:	bl	401460 <__strtol_internal@plt>
  402fc8:	ldr	w8, [x21]
  402fcc:	cbnz	w8, 403014 <ferror@plt+0x1954>
  402fd0:	ldr	x8, [x29, #24]
  402fd4:	cmp	x8, x19
  402fd8:	b.eq	402ff8 <ferror@plt+0x1938>  // b.none
  402fdc:	cbz	x8, 402fe8 <ferror@plt+0x1928>
  402fe0:	ldrb	w8, [x8]
  402fe4:	cbnz	w8, 402ff8 <ferror@plt+0x1938>
  402fe8:	ldp	x20, x19, [sp, #32]
  402fec:	ldr	x21, [sp, #16]
  402ff0:	ldp	x29, x30, [sp], #48
  402ff4:	ret
  402ff8:	adrp	x8, 415000 <ferror@plt+0x13940>
  402ffc:	ldr	w0, [x8, #472]
  403000:	adrp	x1, 404000 <ferror@plt+0x2940>
  403004:	add	x1, x1, #0xb79
  403008:	mov	x2, x20
  40300c:	mov	x3, x19
  403010:	bl	401620 <errx@plt>
  403014:	adrp	x9, 415000 <ferror@plt+0x13940>
  403018:	ldr	w0, [x9, #472]
  40301c:	cmp	w8, #0x22
  403020:	b.ne	403000 <ferror@plt+0x1940>  // b.any
  403024:	adrp	x1, 404000 <ferror@plt+0x2940>
  403028:	add	x1, x1, #0xb79
  40302c:	mov	x2, x20
  403030:	mov	x3, x19
  403034:	bl	401690 <err@plt>
  403038:	stp	x29, x30, [sp, #-32]!
  40303c:	mov	w2, #0xa                   	// #10
  403040:	stp	x20, x19, [sp, #16]
  403044:	mov	x29, sp
  403048:	mov	x20, x1
  40304c:	mov	x19, x0
  403050:	bl	4030f0 <ferror@plt+0x1a30>
  403054:	lsr	x8, x0, #32
  403058:	cbnz	x8, 403068 <ferror@plt+0x19a8>
  40305c:	ldp	x20, x19, [sp, #16]
  403060:	ldp	x29, x30, [sp], #32
  403064:	ret
  403068:	bl	401660 <__errno_location@plt>
  40306c:	mov	w8, #0x22                  	// #34
  403070:	str	w8, [x0]
  403074:	adrp	x8, 415000 <ferror@plt+0x13940>
  403078:	ldr	w0, [x8, #472]
  40307c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403080:	add	x1, x1, #0xb79
  403084:	mov	x2, x20
  403088:	mov	x3, x19
  40308c:	bl	401690 <err@plt>
  403090:	stp	x29, x30, [sp, #-32]!
  403094:	mov	w2, #0x10                  	// #16
  403098:	stp	x20, x19, [sp, #16]
  40309c:	mov	x29, sp
  4030a0:	mov	x20, x1
  4030a4:	mov	x19, x0
  4030a8:	bl	4030f0 <ferror@plt+0x1a30>
  4030ac:	lsr	x8, x0, #32
  4030b0:	cbnz	x8, 4030c0 <ferror@plt+0x1a00>
  4030b4:	ldp	x20, x19, [sp, #16]
  4030b8:	ldp	x29, x30, [sp], #32
  4030bc:	ret
  4030c0:	bl	401660 <__errno_location@plt>
  4030c4:	mov	w8, #0x22                  	// #34
  4030c8:	str	w8, [x0]
  4030cc:	adrp	x8, 415000 <ferror@plt+0x13940>
  4030d0:	ldr	w0, [x8, #472]
  4030d4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4030d8:	add	x1, x1, #0xb79
  4030dc:	mov	x2, x20
  4030e0:	mov	x3, x19
  4030e4:	bl	401690 <err@plt>
  4030e8:	mov	w2, #0xa                   	// #10
  4030ec:	b	4030f0 <ferror@plt+0x1a30>
  4030f0:	sub	sp, sp, #0x40
  4030f4:	stp	x29, x30, [sp, #16]
  4030f8:	stp	x22, x21, [sp, #32]
  4030fc:	stp	x20, x19, [sp, #48]
  403100:	add	x29, sp, #0x10
  403104:	mov	w21, w2
  403108:	mov	x20, x1
  40310c:	mov	x19, x0
  403110:	str	xzr, [sp, #8]
  403114:	bl	401660 <__errno_location@plt>
  403118:	str	wzr, [x0]
  40311c:	cbz	x19, 403174 <ferror@plt+0x1ab4>
  403120:	ldrb	w8, [x19]
  403124:	cbz	w8, 403174 <ferror@plt+0x1ab4>
  403128:	mov	x22, x0
  40312c:	add	x1, sp, #0x8
  403130:	mov	x0, x19
  403134:	mov	w2, w21
  403138:	mov	w3, wzr
  40313c:	bl	4014b0 <__strtoul_internal@plt>
  403140:	ldr	w8, [x22]
  403144:	cbnz	w8, 403190 <ferror@plt+0x1ad0>
  403148:	ldr	x8, [sp, #8]
  40314c:	cmp	x8, x19
  403150:	b.eq	403174 <ferror@plt+0x1ab4>  // b.none
  403154:	cbz	x8, 403160 <ferror@plt+0x1aa0>
  403158:	ldrb	w8, [x8]
  40315c:	cbnz	w8, 403174 <ferror@plt+0x1ab4>
  403160:	ldp	x20, x19, [sp, #48]
  403164:	ldp	x22, x21, [sp, #32]
  403168:	ldp	x29, x30, [sp, #16]
  40316c:	add	sp, sp, #0x40
  403170:	ret
  403174:	adrp	x8, 415000 <ferror@plt+0x13940>
  403178:	ldr	w0, [x8, #472]
  40317c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403180:	add	x1, x1, #0xb79
  403184:	mov	x2, x20
  403188:	mov	x3, x19
  40318c:	bl	401620 <errx@plt>
  403190:	adrp	x9, 415000 <ferror@plt+0x13940>
  403194:	ldr	w0, [x9, #472]
  403198:	cmp	w8, #0x22
  40319c:	b.ne	40317c <ferror@plt+0x1abc>  // b.any
  4031a0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4031a4:	add	x1, x1, #0xb79
  4031a8:	mov	x2, x20
  4031ac:	mov	x3, x19
  4031b0:	bl	401690 <err@plt>
  4031b4:	mov	w2, #0x10                  	// #16
  4031b8:	b	4030f0 <ferror@plt+0x1a30>
  4031bc:	stp	x29, x30, [sp, #-48]!
  4031c0:	mov	x29, sp
  4031c4:	str	x21, [sp, #16]
  4031c8:	stp	x20, x19, [sp, #32]
  4031cc:	mov	x20, x1
  4031d0:	mov	x19, x0
  4031d4:	str	xzr, [x29, #24]
  4031d8:	bl	401660 <__errno_location@plt>
  4031dc:	str	wzr, [x0]
  4031e0:	cbz	x19, 40322c <ferror@plt+0x1b6c>
  4031e4:	ldrb	w8, [x19]
  4031e8:	cbz	w8, 40322c <ferror@plt+0x1b6c>
  4031ec:	mov	x21, x0
  4031f0:	add	x1, x29, #0x18
  4031f4:	mov	x0, x19
  4031f8:	bl	4013b0 <strtod@plt>
  4031fc:	ldr	w8, [x21]
  403200:	cbnz	w8, 403248 <ferror@plt+0x1b88>
  403204:	ldr	x8, [x29, #24]
  403208:	cmp	x8, x19
  40320c:	b.eq	40322c <ferror@plt+0x1b6c>  // b.none
  403210:	cbz	x8, 40321c <ferror@plt+0x1b5c>
  403214:	ldrb	w8, [x8]
  403218:	cbnz	w8, 40322c <ferror@plt+0x1b6c>
  40321c:	ldp	x20, x19, [sp, #32]
  403220:	ldr	x21, [sp, #16]
  403224:	ldp	x29, x30, [sp], #48
  403228:	ret
  40322c:	adrp	x8, 415000 <ferror@plt+0x13940>
  403230:	ldr	w0, [x8, #472]
  403234:	adrp	x1, 404000 <ferror@plt+0x2940>
  403238:	add	x1, x1, #0xb79
  40323c:	mov	x2, x20
  403240:	mov	x3, x19
  403244:	bl	401620 <errx@plt>
  403248:	adrp	x9, 415000 <ferror@plt+0x13940>
  40324c:	ldr	w0, [x9, #472]
  403250:	cmp	w8, #0x22
  403254:	b.ne	403234 <ferror@plt+0x1b74>  // b.any
  403258:	adrp	x1, 404000 <ferror@plt+0x2940>
  40325c:	add	x1, x1, #0xb79
  403260:	mov	x2, x20
  403264:	mov	x3, x19
  403268:	bl	401690 <err@plt>
  40326c:	stp	x29, x30, [sp, #-48]!
  403270:	mov	x29, sp
  403274:	str	x21, [sp, #16]
  403278:	stp	x20, x19, [sp, #32]
  40327c:	mov	x20, x1
  403280:	mov	x19, x0
  403284:	str	xzr, [x29, #24]
  403288:	bl	401660 <__errno_location@plt>
  40328c:	str	wzr, [x0]
  403290:	cbz	x19, 4032e0 <ferror@plt+0x1c20>
  403294:	ldrb	w8, [x19]
  403298:	cbz	w8, 4032e0 <ferror@plt+0x1c20>
  40329c:	mov	x21, x0
  4032a0:	add	x1, x29, #0x18
  4032a4:	mov	w2, #0xa                   	// #10
  4032a8:	mov	x0, x19
  4032ac:	bl	401560 <strtol@plt>
  4032b0:	ldr	w8, [x21]
  4032b4:	cbnz	w8, 4032fc <ferror@plt+0x1c3c>
  4032b8:	ldr	x8, [x29, #24]
  4032bc:	cmp	x8, x19
  4032c0:	b.eq	4032e0 <ferror@plt+0x1c20>  // b.none
  4032c4:	cbz	x8, 4032d0 <ferror@plt+0x1c10>
  4032c8:	ldrb	w8, [x8]
  4032cc:	cbnz	w8, 4032e0 <ferror@plt+0x1c20>
  4032d0:	ldp	x20, x19, [sp, #32]
  4032d4:	ldr	x21, [sp, #16]
  4032d8:	ldp	x29, x30, [sp], #48
  4032dc:	ret
  4032e0:	adrp	x8, 415000 <ferror@plt+0x13940>
  4032e4:	ldr	w0, [x8, #472]
  4032e8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4032ec:	add	x1, x1, #0xb79
  4032f0:	mov	x2, x20
  4032f4:	mov	x3, x19
  4032f8:	bl	401620 <errx@plt>
  4032fc:	adrp	x9, 415000 <ferror@plt+0x13940>
  403300:	ldr	w0, [x9, #472]
  403304:	cmp	w8, #0x22
  403308:	b.ne	4032e8 <ferror@plt+0x1c28>  // b.any
  40330c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403310:	add	x1, x1, #0xb79
  403314:	mov	x2, x20
  403318:	mov	x3, x19
  40331c:	bl	401690 <err@plt>
  403320:	stp	x29, x30, [sp, #-48]!
  403324:	mov	x29, sp
  403328:	str	x21, [sp, #16]
  40332c:	stp	x20, x19, [sp, #32]
  403330:	mov	x20, x1
  403334:	mov	x19, x0
  403338:	str	xzr, [x29, #24]
  40333c:	bl	401660 <__errno_location@plt>
  403340:	str	wzr, [x0]
  403344:	cbz	x19, 403394 <ferror@plt+0x1cd4>
  403348:	ldrb	w8, [x19]
  40334c:	cbz	w8, 403394 <ferror@plt+0x1cd4>
  403350:	mov	x21, x0
  403354:	add	x1, x29, #0x18
  403358:	mov	w2, #0xa                   	// #10
  40335c:	mov	x0, x19
  403360:	bl	401360 <strtoul@plt>
  403364:	ldr	w8, [x21]
  403368:	cbnz	w8, 4033b0 <ferror@plt+0x1cf0>
  40336c:	ldr	x8, [x29, #24]
  403370:	cmp	x8, x19
  403374:	b.eq	403394 <ferror@plt+0x1cd4>  // b.none
  403378:	cbz	x8, 403384 <ferror@plt+0x1cc4>
  40337c:	ldrb	w8, [x8]
  403380:	cbnz	w8, 403394 <ferror@plt+0x1cd4>
  403384:	ldp	x20, x19, [sp, #32]
  403388:	ldr	x21, [sp, #16]
  40338c:	ldp	x29, x30, [sp], #48
  403390:	ret
  403394:	adrp	x8, 415000 <ferror@plt+0x13940>
  403398:	ldr	w0, [x8, #472]
  40339c:	adrp	x1, 404000 <ferror@plt+0x2940>
  4033a0:	add	x1, x1, #0xb79
  4033a4:	mov	x2, x20
  4033a8:	mov	x3, x19
  4033ac:	bl	401620 <errx@plt>
  4033b0:	adrp	x9, 415000 <ferror@plt+0x13940>
  4033b4:	ldr	w0, [x9, #472]
  4033b8:	cmp	w8, #0x22
  4033bc:	b.ne	40339c <ferror@plt+0x1cdc>  // b.any
  4033c0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4033c4:	add	x1, x1, #0xb79
  4033c8:	mov	x2, x20
  4033cc:	mov	x3, x19
  4033d0:	bl	401690 <err@plt>
  4033d4:	sub	sp, sp, #0x30
  4033d8:	stp	x20, x19, [sp, #32]
  4033dc:	mov	x20, x1
  4033e0:	add	x1, sp, #0x8
  4033e4:	mov	x2, xzr
  4033e8:	stp	x29, x30, [sp, #16]
  4033ec:	add	x29, sp, #0x10
  4033f0:	mov	x19, x0
  4033f4:	bl	402768 <ferror@plt+0x10a8>
  4033f8:	cbnz	w0, 403410 <ferror@plt+0x1d50>
  4033fc:	ldr	x0, [sp, #8]
  403400:	ldp	x20, x19, [sp, #32]
  403404:	ldp	x29, x30, [sp, #16]
  403408:	add	sp, sp, #0x30
  40340c:	ret
  403410:	bl	401660 <__errno_location@plt>
  403414:	adrp	x9, 415000 <ferror@plt+0x13940>
  403418:	ldr	w8, [x0]
  40341c:	ldr	w0, [x9, #472]
  403420:	adrp	x1, 404000 <ferror@plt+0x2940>
  403424:	add	x1, x1, #0xb79
  403428:	mov	x2, x20
  40342c:	mov	x3, x19
  403430:	cbnz	w8, 403438 <ferror@plt+0x1d78>
  403434:	bl	401620 <errx@plt>
  403438:	bl	401690 <err@plt>
  40343c:	stp	x29, x30, [sp, #-32]!
  403440:	str	x19, [sp, #16]
  403444:	mov	x19, x1
  403448:	mov	x1, x2
  40344c:	mov	x29, sp
  403450:	bl	4031bc <ferror@plt+0x1afc>
  403454:	fcvtzs	x8, d0
  403458:	mov	x9, #0x848000000000        	// #145685290680320
  40345c:	movk	x9, #0x412e, lsl #48
  403460:	scvtf	d1, x8
  403464:	fmov	d2, x9
  403468:	fsub	d0, d0, d1
  40346c:	fmul	d0, d0, d2
  403470:	fcvtzs	x9, d0
  403474:	stp	x8, x9, [x19]
  403478:	ldr	x19, [sp, #16]
  40347c:	ldp	x29, x30, [sp], #32
  403480:	ret
  403484:	and	w8, w0, #0xf000
  403488:	sub	w8, w8, #0x1, lsl #12
  40348c:	lsr	w9, w8, #12
  403490:	cmp	w9, #0xb
  403494:	mov	w8, wzr
  403498:	b.hi	4034ec <ferror@plt+0x1e2c>  // b.pmore
  40349c:	adrp	x10, 404000 <ferror@plt+0x2940>
  4034a0:	add	x10, x10, #0xb5b
  4034a4:	adr	x11, 4034b8 <ferror@plt+0x1df8>
  4034a8:	ldrb	w12, [x10, x9]
  4034ac:	add	x11, x11, x12, lsl #2
  4034b0:	mov	w9, #0x64                  	// #100
  4034b4:	br	x11
  4034b8:	mov	w9, #0x70                  	// #112
  4034bc:	b	4034e4 <ferror@plt+0x1e24>
  4034c0:	mov	w9, #0x63                  	// #99
  4034c4:	b	4034e4 <ferror@plt+0x1e24>
  4034c8:	mov	w9, #0x62                  	// #98
  4034cc:	b	4034e4 <ferror@plt+0x1e24>
  4034d0:	mov	w9, #0x6c                  	// #108
  4034d4:	b	4034e4 <ferror@plt+0x1e24>
  4034d8:	mov	w9, #0x73                  	// #115
  4034dc:	b	4034e4 <ferror@plt+0x1e24>
  4034e0:	mov	w9, #0x2d                  	// #45
  4034e4:	mov	w8, #0x1                   	// #1
  4034e8:	strb	w9, [x1]
  4034ec:	tst	w0, #0x100
  4034f0:	mov	w9, #0x72                  	// #114
  4034f4:	mov	w10, #0x2d                  	// #45
  4034f8:	add	x11, x1, x8
  4034fc:	mov	w12, #0x77                  	// #119
  403500:	csel	w17, w10, w9, eq  // eq = none
  403504:	tst	w0, #0x80
  403508:	mov	w14, #0x53                  	// #83
  40350c:	mov	w15, #0x73                  	// #115
  403510:	mov	w16, #0x78                  	// #120
  403514:	strb	w17, [x11]
  403518:	csel	w17, w10, w12, eq  // eq = none
  40351c:	tst	w0, #0x40
  403520:	orr	x13, x8, #0x2
  403524:	strb	w17, [x11, #1]
  403528:	csel	w11, w15, w14, ne  // ne = any
  40352c:	csel	w17, w16, w10, ne  // ne = any
  403530:	tst	w0, #0x800
  403534:	csel	w11, w17, w11, eq  // eq = none
  403538:	add	x13, x13, x1
  40353c:	tst	w0, #0x20
  403540:	strb	w11, [x13]
  403544:	csel	w11, w10, w9, eq  // eq = none
  403548:	tst	w0, #0x10
  40354c:	strb	w11, [x13, #1]
  403550:	csel	w11, w10, w12, eq  // eq = none
  403554:	tst	w0, #0x8
  403558:	csel	w14, w15, w14, ne  // ne = any
  40355c:	csel	w15, w16, w10, ne  // ne = any
  403560:	tst	w0, #0x400
  403564:	orr	x8, x8, #0x6
  403568:	csel	w14, w15, w14, eq  // eq = none
  40356c:	tst	w0, #0x4
  403570:	add	x8, x8, x1
  403574:	csel	w9, w10, w9, eq  // eq = none
  403578:	tst	w0, #0x2
  40357c:	mov	w17, #0x54                  	// #84
  403580:	strb	w11, [x13, #2]
  403584:	mov	w11, #0x74                  	// #116
  403588:	strb	w14, [x13, #3]
  40358c:	strb	w9, [x8]
  403590:	csel	w9, w10, w12, eq  // eq = none
  403594:	tst	w0, #0x1
  403598:	strb	w9, [x8, #1]
  40359c:	csel	w9, w11, w17, ne  // ne = any
  4035a0:	csel	w10, w16, w10, ne  // ne = any
  4035a4:	tst	w0, #0x200
  4035a8:	csel	w9, w10, w9, eq  // eq = none
  4035ac:	mov	x0, x1
  4035b0:	strb	w9, [x8, #2]
  4035b4:	strb	wzr, [x8, #3]
  4035b8:	ret
  4035bc:	sub	sp, sp, #0x50
  4035c0:	add	x8, sp, #0x8
  4035c4:	stp	x29, x30, [sp, #48]
  4035c8:	stp	x20, x19, [sp, #64]
  4035cc:	add	x29, sp, #0x30
  4035d0:	tbz	w0, #1, 4035e0 <ferror@plt+0x1f20>
  4035d4:	orr	x8, x8, #0x1
  4035d8:	mov	w9, #0x20                  	// #32
  4035dc:	strb	w9, [sp, #8]
  4035e0:	cmp	x1, #0x400
  4035e4:	b.cs	4035f8 <ferror@plt+0x1f38>  // b.hs, b.nlast
  4035e8:	mov	w9, #0x42                  	// #66
  4035ec:	mov	w19, w1
  4035f0:	strh	w9, [x8]
  4035f4:	b	403758 <ferror@plt+0x2098>
  4035f8:	cmp	x1, #0x100, lsl #12
  4035fc:	b.cs	403608 <ferror@plt+0x1f48>  // b.hs, b.nlast
  403600:	mov	w9, #0xa                   	// #10
  403604:	b	40364c <ferror@plt+0x1f8c>
  403608:	lsr	x9, x1, #30
  40360c:	cbnz	x9, 403618 <ferror@plt+0x1f58>
  403610:	mov	w9, #0x14                  	// #20
  403614:	b	40364c <ferror@plt+0x1f8c>
  403618:	lsr	x9, x1, #40
  40361c:	cbnz	x9, 403628 <ferror@plt+0x1f68>
  403620:	mov	w9, #0x1e                  	// #30
  403624:	b	40364c <ferror@plt+0x1f8c>
  403628:	lsr	x9, x1, #50
  40362c:	cbnz	x9, 403638 <ferror@plt+0x1f78>
  403630:	mov	w9, #0x28                  	// #40
  403634:	b	40364c <ferror@plt+0x1f8c>
  403638:	lsr	x9, x1, #60
  40363c:	mov	w10, #0x3c                  	// #60
  403640:	cmp	x9, #0x0
  403644:	mov	w9, #0x32                  	// #50
  403648:	csel	w9, w9, w10, eq  // eq = none
  40364c:	mov	w10, #0xcccd                	// #52429
  403650:	movk	w10, #0xcccc, lsl #16
  403654:	adrp	x11, 404000 <ferror@plt+0x2940>
  403658:	umull	x10, w9, w10
  40365c:	add	x11, x11, #0xb82
  403660:	lsr	x10, x10, #35
  403664:	ldrb	w12, [x11, x10]
  403668:	mov	x10, #0xffffffffffffffff    	// #-1
  40366c:	lsl	x10, x10, x9
  403670:	mov	x11, x8
  403674:	lsr	x19, x1, x9
  403678:	bic	x10, x1, x10
  40367c:	strb	w12, [x11], #1
  403680:	tbz	w0, #0, 403698 <ferror@plt+0x1fd8>
  403684:	cmp	w9, #0xa
  403688:	b.cc	403698 <ferror@plt+0x1fd8>  // b.lo, b.ul, b.last
  40368c:	mov	w11, #0x4269                	// #17001
  403690:	sturh	w11, [x8, #1]
  403694:	add	x11, x8, #0x3
  403698:	strb	wzr, [x11]
  40369c:	cbz	x10, 403758 <ferror@plt+0x2098>
  4036a0:	sub	w8, w9, #0xa
  4036a4:	lsr	x8, x10, x8
  4036a8:	tbnz	w0, #2, 4036c0 <ferror@plt+0x2000>
  4036ac:	sub	x9, x8, #0x3b6
  4036b0:	cmp	x9, #0x64
  4036b4:	b.cs	403734 <ferror@plt+0x2074>  // b.hs, b.nlast
  4036b8:	add	w19, w19, #0x1
  4036bc:	b	403758 <ferror@plt+0x2098>
  4036c0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4036c4:	add	x8, x8, #0x5
  4036c8:	movk	x9, #0xcccd
  4036cc:	umulh	x10, x8, x9
  4036d0:	lsr	x20, x10, #3
  4036d4:	mul	x9, x20, x9
  4036d8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4036dc:	ror	x9, x9, #1
  4036e0:	movk	x10, #0x1999, lsl #48
  4036e4:	cmp	x9, x10
  4036e8:	b.ls	403738 <ferror@plt+0x2078>  // b.plast
  4036ec:	cbz	x20, 403758 <ferror@plt+0x2098>
  4036f0:	bl	401400 <localeconv@plt>
  4036f4:	cbz	x0, 403708 <ferror@plt+0x2048>
  4036f8:	ldr	x4, [x0]
  4036fc:	cbz	x4, 403708 <ferror@plt+0x2048>
  403700:	ldrb	w8, [x4]
  403704:	cbnz	w8, 403710 <ferror@plt+0x2050>
  403708:	adrp	x4, 404000 <ferror@plt+0x2940>
  40370c:	add	x4, x4, #0xb8a
  403710:	adrp	x2, 404000 <ferror@plt+0x2940>
  403714:	add	x2, x2, #0xb8c
  403718:	add	x0, sp, #0x10
  40371c:	add	x6, sp, #0x8
  403720:	mov	w1, #0x20                  	// #32
  403724:	mov	w3, w19
  403728:	mov	x5, x20
  40372c:	bl	4013f0 <snprintf@plt>
  403730:	b	403774 <ferror@plt+0x20b4>
  403734:	add	x8, x8, #0x32
  403738:	mov	x9, #0xf5c3                	// #62915
  40373c:	movk	x9, #0x5c28, lsl #16
  403740:	movk	x9, #0xc28f, lsl #32
  403744:	lsr	x8, x8, #2
  403748:	movk	x9, #0x28f5, lsl #48
  40374c:	umulh	x8, x8, x9
  403750:	lsr	x20, x8, #2
  403754:	cbnz	x20, 4036f0 <ferror@plt+0x2030>
  403758:	adrp	x2, 404000 <ferror@plt+0x2940>
  40375c:	add	x2, x2, #0xb96
  403760:	add	x0, sp, #0x10
  403764:	add	x4, sp, #0x8
  403768:	mov	w1, #0x20                  	// #32
  40376c:	mov	w3, w19
  403770:	bl	4013f0 <snprintf@plt>
  403774:	add	x0, sp, #0x10
  403778:	bl	4014c0 <strdup@plt>
  40377c:	ldp	x20, x19, [sp, #64]
  403780:	ldp	x29, x30, [sp, #48]
  403784:	add	sp, sp, #0x50
  403788:	ret
  40378c:	stp	x29, x30, [sp, #-64]!
  403790:	stp	x24, x23, [sp, #16]
  403794:	stp	x22, x21, [sp, #32]
  403798:	stp	x20, x19, [sp, #48]
  40379c:	mov	x29, sp
  4037a0:	cbz	x0, 403854 <ferror@plt+0x2194>
  4037a4:	mov	x19, x3
  4037a8:	mov	x9, x0
  4037ac:	mov	w0, #0xffffffff            	// #-1
  4037b0:	cbz	x3, 403858 <ferror@plt+0x2198>
  4037b4:	mov	x20, x2
  4037b8:	cbz	x2, 403858 <ferror@plt+0x2198>
  4037bc:	mov	x21, x1
  4037c0:	cbz	x1, 403858 <ferror@plt+0x2198>
  4037c4:	ldrb	w10, [x9]
  4037c8:	cbz	w10, 403858 <ferror@plt+0x2198>
  4037cc:	mov	x23, xzr
  4037d0:	mov	x8, xzr
  4037d4:	add	x22, x9, #0x1
  4037d8:	b	4037ec <ferror@plt+0x212c>
  4037dc:	mov	x0, x23
  4037e0:	add	x22, x22, #0x1
  4037e4:	mov	x23, x0
  4037e8:	cbz	w10, 403858 <ferror@plt+0x2198>
  4037ec:	cmp	x23, x20
  4037f0:	b.cs	40386c <ferror@plt+0x21ac>  // b.hs, b.nlast
  4037f4:	and	w11, w10, #0xff
  4037f8:	ldrb	w10, [x22]
  4037fc:	sub	x9, x22, #0x1
  403800:	cmp	x8, #0x0
  403804:	csel	x8, x9, x8, eq  // eq = none
  403808:	cmp	w11, #0x2c
  40380c:	csel	x9, x9, xzr, eq  // eq = none
  403810:	cmp	w10, #0x0
  403814:	csel	x24, x22, x9, eq  // eq = none
  403818:	cbz	x8, 4037dc <ferror@plt+0x211c>
  40381c:	cbz	x24, 4037dc <ferror@plt+0x211c>
  403820:	subs	x1, x24, x8
  403824:	b.ls	403854 <ferror@plt+0x2194>  // b.plast
  403828:	mov	x0, x8
  40382c:	blr	x19
  403830:	cmn	w0, #0x1
  403834:	b.eq	403854 <ferror@plt+0x2194>  // b.none
  403838:	str	w0, [x21, x23, lsl #2]
  40383c:	ldrb	w8, [x24]
  403840:	add	x0, x23, #0x1
  403844:	cbz	w8, 403858 <ferror@plt+0x2198>
  403848:	ldrb	w10, [x22]
  40384c:	mov	x8, xzr
  403850:	b	4037e0 <ferror@plt+0x2120>
  403854:	mov	w0, #0xffffffff            	// #-1
  403858:	ldp	x20, x19, [sp, #48]
  40385c:	ldp	x22, x21, [sp, #32]
  403860:	ldp	x24, x23, [sp, #16]
  403864:	ldp	x29, x30, [sp], #64
  403868:	ret
  40386c:	mov	w0, #0xfffffffe            	// #-2
  403870:	b	403858 <ferror@plt+0x2198>
  403874:	stp	x29, x30, [sp, #-80]!
  403878:	str	x25, [sp, #16]
  40387c:	stp	x24, x23, [sp, #32]
  403880:	stp	x22, x21, [sp, #48]
  403884:	stp	x20, x19, [sp, #64]
  403888:	mov	x29, sp
  40388c:	cbz	x0, 4038b4 <ferror@plt+0x21f4>
  403890:	mov	x19, x3
  403894:	mov	x9, x0
  403898:	mov	w0, #0xffffffff            	// #-1
  40389c:	cbz	x3, 4038b8 <ferror@plt+0x21f8>
  4038a0:	ldrb	w8, [x9]
  4038a4:	cbz	w8, 4038b8 <ferror@plt+0x21f8>
  4038a8:	ldr	x11, [x19]
  4038ac:	cmp	x11, x2
  4038b0:	b.ls	4038d0 <ferror@plt+0x2210>  // b.plast
  4038b4:	mov	w0, #0xffffffff            	// #-1
  4038b8:	ldp	x20, x19, [sp, #64]
  4038bc:	ldp	x22, x21, [sp, #48]
  4038c0:	ldp	x24, x23, [sp, #32]
  4038c4:	ldr	x25, [sp, #16]
  4038c8:	ldp	x29, x30, [sp], #80
  4038cc:	ret
  4038d0:	mov	x20, x4
  4038d4:	cmp	w8, #0x2b
  4038d8:	b.ne	4038e4 <ferror@plt+0x2224>  // b.any
  4038dc:	add	x9, x9, #0x1
  4038e0:	b	4038ec <ferror@plt+0x222c>
  4038e4:	mov	x11, xzr
  4038e8:	str	xzr, [x19]
  4038ec:	mov	w0, #0xffffffff            	// #-1
  4038f0:	cbz	x20, 4038b8 <ferror@plt+0x21f8>
  4038f4:	sub	x21, x2, x11
  4038f8:	cbz	x21, 4038b8 <ferror@plt+0x21f8>
  4038fc:	cbz	x1, 4038b8 <ferror@plt+0x21f8>
  403900:	ldrb	w10, [x9]
  403904:	cbz	w10, 4038b8 <ferror@plt+0x21f8>
  403908:	mov	x24, xzr
  40390c:	mov	x8, xzr
  403910:	add	x22, x1, x11, lsl #2
  403914:	add	x23, x9, #0x1
  403918:	b	40392c <ferror@plt+0x226c>
  40391c:	mov	x0, x24
  403920:	add	x23, x23, #0x1
  403924:	mov	x24, x0
  403928:	cbz	w10, 403994 <ferror@plt+0x22d4>
  40392c:	cmp	x24, x21
  403930:	b.cs	4039ac <ferror@plt+0x22ec>  // b.hs, b.nlast
  403934:	and	w11, w10, #0xff
  403938:	ldrb	w10, [x23]
  40393c:	sub	x9, x23, #0x1
  403940:	cmp	x8, #0x0
  403944:	csel	x8, x9, x8, eq  // eq = none
  403948:	cmp	w11, #0x2c
  40394c:	csel	x9, x9, xzr, eq  // eq = none
  403950:	cmp	w10, #0x0
  403954:	csel	x25, x23, x9, eq  // eq = none
  403958:	cbz	x8, 40391c <ferror@plt+0x225c>
  40395c:	cbz	x25, 40391c <ferror@plt+0x225c>
  403960:	subs	x1, x25, x8
  403964:	b.ls	4038b4 <ferror@plt+0x21f4>  // b.plast
  403968:	mov	x0, x8
  40396c:	blr	x20
  403970:	cmn	w0, #0x1
  403974:	b.eq	4038b4 <ferror@plt+0x21f4>  // b.none
  403978:	str	w0, [x22, x24, lsl #2]
  40397c:	ldrb	w8, [x25]
  403980:	add	x0, x24, #0x1
  403984:	cbz	w8, 403994 <ferror@plt+0x22d4>
  403988:	ldrb	w10, [x23]
  40398c:	mov	x8, xzr
  403990:	b	403920 <ferror@plt+0x2260>
  403994:	cmp	w0, #0x1
  403998:	b.lt	4038b8 <ferror@plt+0x21f8>  // b.tstop
  40399c:	ldr	x8, [x19]
  4039a0:	add	x8, x8, w0, uxtw
  4039a4:	str	x8, [x19]
  4039a8:	b	4038b8 <ferror@plt+0x21f8>
  4039ac:	mov	w0, #0xfffffffe            	// #-2
  4039b0:	b	4038b8 <ferror@plt+0x21f8>
  4039b4:	stp	x29, x30, [sp, #-64]!
  4039b8:	mov	x8, x0
  4039bc:	mov	w0, #0xffffffea            	// #-22
  4039c0:	str	x23, [sp, #16]
  4039c4:	stp	x22, x21, [sp, #32]
  4039c8:	stp	x20, x19, [sp, #48]
  4039cc:	mov	x29, sp
  4039d0:	cbz	x1, 403a78 <ferror@plt+0x23b8>
  4039d4:	cbz	x8, 403a78 <ferror@plt+0x23b8>
  4039d8:	mov	x19, x2
  4039dc:	cbz	x2, 403a78 <ferror@plt+0x23b8>
  4039e0:	ldrb	w9, [x8]
  4039e4:	cbz	w9, 403a74 <ferror@plt+0x23b4>
  4039e8:	mov	x20, x1
  4039ec:	mov	x0, xzr
  4039f0:	add	x21, x8, #0x1
  4039f4:	mov	w22, #0x1                   	// #1
  4039f8:	b	403a04 <ferror@plt+0x2344>
  4039fc:	add	x21, x21, #0x1
  403a00:	cbz	w9, 403a74 <ferror@plt+0x23b4>
  403a04:	mov	x8, x21
  403a08:	ldrb	w10, [x8], #-1
  403a0c:	and	w9, w9, #0xff
  403a10:	cmp	x0, #0x0
  403a14:	csel	x0, x8, x0, eq  // eq = none
  403a18:	cmp	w9, #0x2c
  403a1c:	csel	x8, x8, xzr, eq  // eq = none
  403a20:	cmp	w10, #0x0
  403a24:	mov	w9, w10
  403a28:	csel	x23, x21, x8, eq  // eq = none
  403a2c:	cbz	x0, 4039fc <ferror@plt+0x233c>
  403a30:	cbz	x23, 4039fc <ferror@plt+0x233c>
  403a34:	subs	x1, x23, x0
  403a38:	b.ls	403a8c <ferror@plt+0x23cc>  // b.plast
  403a3c:	blr	x19
  403a40:	tbnz	w0, #31, 403a78 <ferror@plt+0x23b8>
  403a44:	mov	w8, w0
  403a48:	lsr	x8, x8, #3
  403a4c:	ldrb	w9, [x20, x8]
  403a50:	and	w10, w0, #0x7
  403a54:	lsl	w10, w22, w10
  403a58:	orr	w9, w9, w10
  403a5c:	strb	w9, [x20, x8]
  403a60:	ldrb	w8, [x23]
  403a64:	cbz	w8, 403a74 <ferror@plt+0x23b4>
  403a68:	ldrb	w9, [x21]
  403a6c:	mov	x0, xzr
  403a70:	b	4039fc <ferror@plt+0x233c>
  403a74:	mov	w0, wzr
  403a78:	ldp	x20, x19, [sp, #48]
  403a7c:	ldp	x22, x21, [sp, #32]
  403a80:	ldr	x23, [sp, #16]
  403a84:	ldp	x29, x30, [sp], #64
  403a88:	ret
  403a8c:	mov	w0, #0xffffffff            	// #-1
  403a90:	b	403a78 <ferror@plt+0x23b8>
  403a94:	stp	x29, x30, [sp, #-48]!
  403a98:	mov	x8, x0
  403a9c:	mov	w0, #0xffffffea            	// #-22
  403aa0:	stp	x22, x21, [sp, #16]
  403aa4:	stp	x20, x19, [sp, #32]
  403aa8:	mov	x29, sp
  403aac:	cbz	x1, 403b40 <ferror@plt+0x2480>
  403ab0:	cbz	x8, 403b40 <ferror@plt+0x2480>
  403ab4:	mov	x19, x2
  403ab8:	cbz	x2, 403b40 <ferror@plt+0x2480>
  403abc:	ldrb	w9, [x8]
  403ac0:	cbz	w9, 403b3c <ferror@plt+0x247c>
  403ac4:	mov	x20, x1
  403ac8:	mov	x0, xzr
  403acc:	add	x21, x8, #0x1
  403ad0:	b	403adc <ferror@plt+0x241c>
  403ad4:	add	x21, x21, #0x1
  403ad8:	cbz	w9, 403b3c <ferror@plt+0x247c>
  403adc:	mov	x8, x21
  403ae0:	ldrb	w10, [x8], #-1
  403ae4:	and	w9, w9, #0xff
  403ae8:	cmp	x0, #0x0
  403aec:	csel	x0, x8, x0, eq  // eq = none
  403af0:	cmp	w9, #0x2c
  403af4:	csel	x8, x8, xzr, eq  // eq = none
  403af8:	cmp	w10, #0x0
  403afc:	mov	w9, w10
  403b00:	csel	x22, x21, x8, eq  // eq = none
  403b04:	cbz	x0, 403ad4 <ferror@plt+0x2414>
  403b08:	cbz	x22, 403ad4 <ferror@plt+0x2414>
  403b0c:	subs	x1, x22, x0
  403b10:	b.ls	403b50 <ferror@plt+0x2490>  // b.plast
  403b14:	blr	x19
  403b18:	tbnz	x0, #63, 403b40 <ferror@plt+0x2480>
  403b1c:	ldr	x8, [x20]
  403b20:	orr	x8, x8, x0
  403b24:	str	x8, [x20]
  403b28:	ldrb	w8, [x22]
  403b2c:	cbz	w8, 403b3c <ferror@plt+0x247c>
  403b30:	ldrb	w9, [x21]
  403b34:	mov	x0, xzr
  403b38:	b	403ad4 <ferror@plt+0x2414>
  403b3c:	mov	w0, wzr
  403b40:	ldp	x20, x19, [sp, #32]
  403b44:	ldp	x22, x21, [sp, #16]
  403b48:	ldp	x29, x30, [sp], #48
  403b4c:	ret
  403b50:	mov	w0, #0xffffffff            	// #-1
  403b54:	b	403b40 <ferror@plt+0x2480>
  403b58:	stp	x29, x30, [sp, #-64]!
  403b5c:	mov	x29, sp
  403b60:	str	x23, [sp, #16]
  403b64:	stp	x22, x21, [sp, #32]
  403b68:	stp	x20, x19, [sp, #48]
  403b6c:	str	xzr, [x29, #24]
  403b70:	cbz	x0, 403c48 <ferror@plt+0x2588>
  403b74:	mov	w21, w3
  403b78:	mov	x19, x2
  403b7c:	mov	x23, x1
  403b80:	mov	x22, x0
  403b84:	str	w3, [x1]
  403b88:	str	w3, [x2]
  403b8c:	bl	401660 <__errno_location@plt>
  403b90:	str	wzr, [x0]
  403b94:	ldrb	w8, [x22]
  403b98:	mov	x20, x0
  403b9c:	cmp	w8, #0x3a
  403ba0:	b.ne	403bac <ferror@plt+0x24ec>  // b.any
  403ba4:	add	x21, x22, #0x1
  403ba8:	b	403c08 <ferror@plt+0x2548>
  403bac:	add	x1, x29, #0x18
  403bb0:	mov	w2, #0xa                   	// #10
  403bb4:	mov	x0, x22
  403bb8:	bl	401560 <strtol@plt>
  403bbc:	str	w0, [x23]
  403bc0:	str	w0, [x19]
  403bc4:	ldr	x8, [x29, #24]
  403bc8:	mov	w0, #0xffffffff            	// #-1
  403bcc:	cmp	x8, x22
  403bd0:	b.eq	403c48 <ferror@plt+0x2588>  // b.none
  403bd4:	ldr	w9, [x20]
  403bd8:	cbnz	w9, 403c48 <ferror@plt+0x2588>
  403bdc:	cbz	x8, 403c48 <ferror@plt+0x2588>
  403be0:	ldrb	w9, [x8]
  403be4:	cmp	w9, #0x2d
  403be8:	b.eq	403bfc <ferror@plt+0x253c>  // b.none
  403bec:	cmp	w9, #0x3a
  403bf0:	b.ne	403c44 <ferror@plt+0x2584>  // b.any
  403bf4:	ldrb	w9, [x8, #1]
  403bf8:	cbz	w9, 403c5c <ferror@plt+0x259c>
  403bfc:	add	x21, x8, #0x1
  403c00:	str	xzr, [x29, #24]
  403c04:	str	wzr, [x20]
  403c08:	add	x1, x29, #0x18
  403c0c:	mov	w2, #0xa                   	// #10
  403c10:	mov	x0, x21
  403c14:	bl	401560 <strtol@plt>
  403c18:	str	w0, [x19]
  403c1c:	ldr	w8, [x20]
  403c20:	mov	w0, #0xffffffff            	// #-1
  403c24:	cbnz	w8, 403c48 <ferror@plt+0x2588>
  403c28:	ldr	x8, [x29, #24]
  403c2c:	cbz	x8, 403c48 <ferror@plt+0x2588>
  403c30:	cmp	x8, x21
  403c34:	mov	w0, #0xffffffff            	// #-1
  403c38:	b.eq	403c48 <ferror@plt+0x2588>  // b.none
  403c3c:	ldrb	w8, [x8]
  403c40:	cbnz	w8, 403c48 <ferror@plt+0x2588>
  403c44:	mov	w0, wzr
  403c48:	ldp	x20, x19, [sp, #48]
  403c4c:	ldp	x22, x21, [sp, #32]
  403c50:	ldr	x23, [sp, #16]
  403c54:	ldp	x29, x30, [sp], #64
  403c58:	ret
  403c5c:	str	w21, [x19]
  403c60:	b	403c44 <ferror@plt+0x2584>
  403c64:	stp	x29, x30, [sp, #-48]!
  403c68:	mov	w8, wzr
  403c6c:	str	x21, [sp, #16]
  403c70:	stp	x20, x19, [sp, #32]
  403c74:	mov	x29, sp
  403c78:	cbz	x1, 403dac <ferror@plt+0x26ec>
  403c7c:	cbz	x0, 403dac <ferror@plt+0x26ec>
  403c80:	ldrb	w8, [x0]
  403c84:	and	w8, w8, #0xff
  403c88:	cmp	w8, #0x2f
  403c8c:	mov	x19, x0
  403c90:	b.ne	403cac <ferror@plt+0x25ec>  // b.any
  403c94:	mov	x0, x19
  403c98:	ldrb	w8, [x0, #1]!
  403c9c:	cmp	w8, #0x2f
  403ca0:	mov	w8, #0x2f                  	// #47
  403ca4:	b.eq	403c84 <ferror@plt+0x25c4>  // b.none
  403ca8:	b	403cbc <ferror@plt+0x25fc>
  403cac:	cbnz	w8, 403cbc <ferror@plt+0x25fc>
  403cb0:	mov	x20, xzr
  403cb4:	mov	x19, xzr
  403cb8:	b	403cdc <ferror@plt+0x261c>
  403cbc:	mov	w20, #0x1                   	// #1
  403cc0:	ldrb	w8, [x19, x20]
  403cc4:	cbz	w8, 403cdc <ferror@plt+0x261c>
  403cc8:	cmp	w8, #0x2f
  403ccc:	b.eq	403cdc <ferror@plt+0x261c>  // b.none
  403cd0:	add	x20, x20, #0x1
  403cd4:	ldrb	w8, [x19, x20]
  403cd8:	cbnz	w8, 403cc8 <ferror@plt+0x2608>
  403cdc:	ldrb	w8, [x1]
  403ce0:	and	w8, w8, #0xff
  403ce4:	cmp	w8, #0x2f
  403ce8:	mov	x21, x1
  403cec:	b.ne	403d08 <ferror@plt+0x2648>  // b.any
  403cf0:	mov	x1, x21
  403cf4:	ldrb	w8, [x1, #1]!
  403cf8:	cmp	w8, #0x2f
  403cfc:	mov	w8, #0x2f                  	// #47
  403d00:	b.eq	403ce0 <ferror@plt+0x2620>  // b.none
  403d04:	b	403d18 <ferror@plt+0x2658>
  403d08:	cbnz	w8, 403d18 <ferror@plt+0x2658>
  403d0c:	mov	x8, xzr
  403d10:	mov	x21, xzr
  403d14:	b	403d38 <ferror@plt+0x2678>
  403d18:	mov	w8, #0x1                   	// #1
  403d1c:	ldrb	w9, [x21, x8]
  403d20:	cbz	w9, 403d38 <ferror@plt+0x2678>
  403d24:	cmp	w9, #0x2f
  403d28:	b.eq	403d38 <ferror@plt+0x2678>  // b.none
  403d2c:	add	x8, x8, #0x1
  403d30:	ldrb	w9, [x21, x8]
  403d34:	cbnz	w9, 403d24 <ferror@plt+0x2664>
  403d38:	add	x9, x8, x20
  403d3c:	cmp	x9, #0x1
  403d40:	b.eq	403d4c <ferror@plt+0x268c>  // b.none
  403d44:	cbnz	x9, 403d6c <ferror@plt+0x26ac>
  403d48:	b	403da0 <ferror@plt+0x26e0>
  403d4c:	cbz	x19, 403d5c <ferror@plt+0x269c>
  403d50:	ldrb	w9, [x19]
  403d54:	cmp	w9, #0x2f
  403d58:	b.eq	403da0 <ferror@plt+0x26e0>  // b.none
  403d5c:	cbz	x21, 403da8 <ferror@plt+0x26e8>
  403d60:	ldrb	w9, [x21]
  403d64:	cmp	w9, #0x2f
  403d68:	b.eq	403da0 <ferror@plt+0x26e0>  // b.none
  403d6c:	cmp	x20, x8
  403d70:	mov	w8, wzr
  403d74:	b.ne	403dac <ferror@plt+0x26ec>  // b.any
  403d78:	cbz	x19, 403dac <ferror@plt+0x26ec>
  403d7c:	cbz	x21, 403dac <ferror@plt+0x26ec>
  403d80:	mov	x0, x19
  403d84:	mov	x1, x21
  403d88:	mov	x2, x20
  403d8c:	bl	401470 <strncmp@plt>
  403d90:	cbnz	w0, 403da8 <ferror@plt+0x26e8>
  403d94:	add	x0, x19, x20
  403d98:	add	x1, x21, x20
  403d9c:	b	403c80 <ferror@plt+0x25c0>
  403da0:	mov	w8, #0x1                   	// #1
  403da4:	b	403dac <ferror@plt+0x26ec>
  403da8:	mov	w8, wzr
  403dac:	ldp	x20, x19, [sp, #32]
  403db0:	ldr	x21, [sp, #16]
  403db4:	mov	w0, w8
  403db8:	ldp	x29, x30, [sp], #48
  403dbc:	ret
  403dc0:	stp	x29, x30, [sp, #-64]!
  403dc4:	orr	x8, x0, x1
  403dc8:	stp	x24, x23, [sp, #16]
  403dcc:	stp	x22, x21, [sp, #32]
  403dd0:	stp	x20, x19, [sp, #48]
  403dd4:	mov	x29, sp
  403dd8:	cbz	x8, 403e0c <ferror@plt+0x274c>
  403ddc:	mov	x19, x1
  403de0:	mov	x21, x0
  403de4:	mov	x20, x2
  403de8:	cbz	x0, 403e28 <ferror@plt+0x2768>
  403dec:	cbz	x19, 403e44 <ferror@plt+0x2784>
  403df0:	mov	x0, x21
  403df4:	bl	401370 <strlen@plt>
  403df8:	mvn	x8, x0
  403dfc:	cmp	x8, x20
  403e00:	b.cs	403e4c <ferror@plt+0x278c>  // b.hs, b.nlast
  403e04:	mov	x22, xzr
  403e08:	b	403e88 <ferror@plt+0x27c8>
  403e0c:	adrp	x0, 404000 <ferror@plt+0x2940>
  403e10:	add	x0, x0, #0x748
  403e14:	ldp	x20, x19, [sp, #48]
  403e18:	ldp	x22, x21, [sp, #32]
  403e1c:	ldp	x24, x23, [sp, #16]
  403e20:	ldp	x29, x30, [sp], #64
  403e24:	b	4014c0 <strdup@plt>
  403e28:	mov	x0, x19
  403e2c:	mov	x1, x20
  403e30:	ldp	x20, x19, [sp, #48]
  403e34:	ldp	x22, x21, [sp, #32]
  403e38:	ldp	x24, x23, [sp, #16]
  403e3c:	ldp	x29, x30, [sp], #64
  403e40:	b	401590 <strndup@plt>
  403e44:	mov	x0, x21
  403e48:	b	403e14 <ferror@plt+0x2754>
  403e4c:	add	x24, x0, x20
  403e50:	mov	x23, x0
  403e54:	add	x0, x24, #0x1
  403e58:	bl	401440 <malloc@plt>
  403e5c:	mov	x22, x0
  403e60:	cbz	x0, 403e88 <ferror@plt+0x27c8>
  403e64:	mov	x0, x22
  403e68:	mov	x1, x21
  403e6c:	mov	x2, x23
  403e70:	bl	401340 <memcpy@plt>
  403e74:	add	x0, x22, x23
  403e78:	mov	x1, x19
  403e7c:	mov	x2, x20
  403e80:	bl	401340 <memcpy@plt>
  403e84:	strb	wzr, [x22, x24]
  403e88:	mov	x0, x22
  403e8c:	ldp	x20, x19, [sp, #48]
  403e90:	ldp	x22, x21, [sp, #32]
  403e94:	ldp	x24, x23, [sp, #16]
  403e98:	ldp	x29, x30, [sp], #64
  403e9c:	ret
  403ea0:	stp	x29, x30, [sp, #-64]!
  403ea4:	stp	x20, x19, [sp, #48]
  403ea8:	mov	x20, x0
  403eac:	stp	x24, x23, [sp, #16]
  403eb0:	stp	x22, x21, [sp, #32]
  403eb4:	mov	x29, sp
  403eb8:	cbz	x1, 403eec <ferror@plt+0x282c>
  403ebc:	mov	x0, x1
  403ec0:	mov	x19, x1
  403ec4:	bl	401370 <strlen@plt>
  403ec8:	mov	x21, x0
  403ecc:	cbz	x20, 403ef8 <ferror@plt+0x2838>
  403ed0:	mov	x0, x20
  403ed4:	bl	401370 <strlen@plt>
  403ed8:	mvn	x8, x0
  403edc:	cmp	x21, x8
  403ee0:	b.ls	403f14 <ferror@plt+0x2854>  // b.plast
  403ee4:	mov	x22, xzr
  403ee8:	b	403f50 <ferror@plt+0x2890>
  403eec:	cbz	x20, 403f68 <ferror@plt+0x28a8>
  403ef0:	mov	x0, x20
  403ef4:	b	403f70 <ferror@plt+0x28b0>
  403ef8:	mov	x0, x19
  403efc:	mov	x1, x21
  403f00:	ldp	x20, x19, [sp, #48]
  403f04:	ldp	x22, x21, [sp, #32]
  403f08:	ldp	x24, x23, [sp, #16]
  403f0c:	ldp	x29, x30, [sp], #64
  403f10:	b	401590 <strndup@plt>
  403f14:	add	x24, x0, x21
  403f18:	mov	x23, x0
  403f1c:	add	x0, x24, #0x1
  403f20:	bl	401440 <malloc@plt>
  403f24:	mov	x22, x0
  403f28:	cbz	x0, 403f50 <ferror@plt+0x2890>
  403f2c:	mov	x0, x22
  403f30:	mov	x1, x20
  403f34:	mov	x2, x23
  403f38:	bl	401340 <memcpy@plt>
  403f3c:	add	x0, x22, x23
  403f40:	mov	x1, x19
  403f44:	mov	x2, x21
  403f48:	bl	401340 <memcpy@plt>
  403f4c:	strb	wzr, [x22, x24]
  403f50:	mov	x0, x22
  403f54:	ldp	x20, x19, [sp, #48]
  403f58:	ldp	x22, x21, [sp, #32]
  403f5c:	ldp	x24, x23, [sp, #16]
  403f60:	ldp	x29, x30, [sp], #64
  403f64:	ret
  403f68:	adrp	x0, 404000 <ferror@plt+0x2940>
  403f6c:	add	x0, x0, #0x748
  403f70:	ldp	x20, x19, [sp, #48]
  403f74:	ldp	x22, x21, [sp, #32]
  403f78:	ldp	x24, x23, [sp, #16]
  403f7c:	ldp	x29, x30, [sp], #64
  403f80:	b	4014c0 <strdup@plt>
  403f84:	sub	sp, sp, #0x140
  403f88:	stp	x29, x30, [sp, #240]
  403f8c:	add	x29, sp, #0xf0
  403f90:	sub	x9, x29, #0x70
  403f94:	mov	x10, sp
  403f98:	mov	x11, #0xffffffffffffffd0    	// #-48
  403f9c:	add	x8, x29, #0x50
  403fa0:	movk	x11, #0xff80, lsl #32
  403fa4:	add	x9, x9, #0x30
  403fa8:	add	x10, x10, #0x80
  403fac:	stp	x8, x9, [x29, #-32]
  403fb0:	stp	x10, x11, [x29, #-16]
  403fb4:	stp	x2, x3, [x29, #-112]
  403fb8:	stp	x4, x5, [x29, #-96]
  403fbc:	stp	x6, x7, [x29, #-80]
  403fc0:	stp	q1, q2, [sp, #16]
  403fc4:	str	q0, [sp]
  403fc8:	ldp	q0, q1, [x29, #-32]
  403fcc:	stp	x20, x19, [sp, #304]
  403fd0:	mov	x19, x0
  403fd4:	add	x0, x29, #0x18
  403fd8:	sub	x2, x29, #0x40
  403fdc:	str	x28, [sp, #256]
  403fe0:	stp	x24, x23, [sp, #272]
  403fe4:	stp	x22, x21, [sp, #288]
  403fe8:	stp	q3, q4, [sp, #48]
  403fec:	stp	q5, q6, [sp, #80]
  403ff0:	str	q7, [sp, #112]
  403ff4:	stp	q0, q1, [x29, #-64]
  403ff8:	bl	401580 <vasprintf@plt>
  403ffc:	tbnz	w0, #31, 404034 <ferror@plt+0x2974>
  404000:	ldr	x21, [x29, #24]
  404004:	orr	x8, x19, x21
  404008:	cbz	x8, 40403c <ferror@plt+0x297c>
  40400c:	mov	w22, w0
  404010:	cbz	x19, 404050 <ferror@plt+0x2990>
  404014:	cbz	x21, 404064 <ferror@plt+0x29a4>
  404018:	mov	x0, x19
  40401c:	bl	401370 <strlen@plt>
  404020:	mvn	x8, x0
  404024:	cmp	x8, x22
  404028:	b.cs	40406c <ferror@plt+0x29ac>  // b.hs, b.nlast
  40402c:	mov	x20, xzr
  404030:	b	4040a8 <ferror@plt+0x29e8>
  404034:	mov	x20, xzr
  404038:	b	4040b0 <ferror@plt+0x29f0>
  40403c:	adrp	x0, 404000 <ferror@plt+0x2940>
  404040:	add	x0, x0, #0x748
  404044:	bl	4014c0 <strdup@plt>
  404048:	mov	x20, x0
  40404c:	b	4040a8 <ferror@plt+0x29e8>
  404050:	mov	x0, x21
  404054:	mov	x1, x22
  404058:	bl	401590 <strndup@plt>
  40405c:	mov	x20, x0
  404060:	b	4040a8 <ferror@plt+0x29e8>
  404064:	mov	x0, x19
  404068:	b	404044 <ferror@plt+0x2984>
  40406c:	add	x24, x0, x22
  404070:	mov	x23, x0
  404074:	add	x0, x24, #0x1
  404078:	bl	401440 <malloc@plt>
  40407c:	mov	x20, x0
  404080:	cbz	x0, 4040a8 <ferror@plt+0x29e8>
  404084:	mov	x0, x20
  404088:	mov	x1, x19
  40408c:	mov	x2, x23
  404090:	bl	401340 <memcpy@plt>
  404094:	add	x0, x20, x23
  404098:	mov	x1, x21
  40409c:	mov	x2, x22
  4040a0:	bl	401340 <memcpy@plt>
  4040a4:	strb	wzr, [x20, x24]
  4040a8:	ldr	x0, [x29, #24]
  4040ac:	bl	401570 <free@plt>
  4040b0:	mov	x0, x20
  4040b4:	ldp	x20, x19, [sp, #304]
  4040b8:	ldp	x22, x21, [sp, #288]
  4040bc:	ldp	x24, x23, [sp, #272]
  4040c0:	ldr	x28, [sp, #256]
  4040c4:	ldp	x29, x30, [sp, #240]
  4040c8:	add	sp, sp, #0x140
  4040cc:	ret
  4040d0:	sub	sp, sp, #0x60
  4040d4:	stp	x29, x30, [sp, #16]
  4040d8:	stp	x26, x25, [sp, #32]
  4040dc:	stp	x24, x23, [sp, #48]
  4040e0:	stp	x22, x21, [sp, #64]
  4040e4:	stp	x20, x19, [sp, #80]
  4040e8:	ldr	x23, [x0]
  4040ec:	add	x29, sp, #0x10
  4040f0:	ldrb	w8, [x23]
  4040f4:	cbz	w8, 4042a4 <ferror@plt+0x2be4>
  4040f8:	mov	x20, x0
  4040fc:	mov	x22, x1
  404100:	mov	x0, x23
  404104:	mov	x1, x2
  404108:	mov	w24, w3
  40410c:	mov	x21, x2
  404110:	bl	4015a0 <strspn@plt>
  404114:	add	x19, x23, x0
  404118:	ldrb	w25, [x19]
  40411c:	cbz	x25, 4042a0 <ferror@plt+0x2be0>
  404120:	cbz	w24, 4041a4 <ferror@plt+0x2ae4>
  404124:	cmp	w25, #0x3f
  404128:	b.hi	4041c0 <ferror@plt+0x2b00>  // b.pmore
  40412c:	mov	w8, #0x1                   	// #1
  404130:	mov	x9, #0x1                   	// #1
  404134:	lsl	x8, x8, x25
  404138:	movk	x9, #0x84, lsl #32
  40413c:	and	x8, x8, x9
  404140:	cbz	x8, 4041c0 <ferror@plt+0x2b00>
  404144:	sturb	w25, [x29, #-4]
  404148:	sturb	wzr, [x29, #-3]
  40414c:	mov	x24, x19
  404150:	ldrb	w9, [x24, #1]!
  404154:	cbz	w9, 40423c <ferror@plt+0x2b7c>
  404158:	add	x10, x0, x23
  40415c:	mov	x26, xzr
  404160:	mov	w8, wzr
  404164:	add	x23, x10, #0x2
  404168:	b	40418c <ferror@plt+0x2acc>
  40416c:	sxtb	w1, w9
  404170:	sub	x0, x29, #0x4
  404174:	bl	4015b0 <strchr@plt>
  404178:	cbnz	x0, 404250 <ferror@plt+0x2b90>
  40417c:	mov	w8, wzr
  404180:	ldrb	w9, [x23, x26]
  404184:	add	x26, x26, #0x1
  404188:	cbz	w9, 404238 <ferror@plt+0x2b78>
  40418c:	cbnz	w8, 40417c <ferror@plt+0x2abc>
  404190:	and	w8, w9, #0xff
  404194:	cmp	w8, #0x5c
  404198:	b.ne	40416c <ferror@plt+0x2aac>  // b.any
  40419c:	mov	w8, #0x1                   	// #1
  4041a0:	b	404180 <ferror@plt+0x2ac0>
  4041a4:	mov	x0, x19
  4041a8:	mov	x1, x21
  4041ac:	bl	401630 <strcspn@plt>
  4041b0:	add	x8, x19, x0
  4041b4:	str	x0, [x22]
  4041b8:	str	x8, [x20]
  4041bc:	b	4042a8 <ferror@plt+0x2be8>
  4041c0:	add	x9, x0, x23
  4041c4:	mov	x24, xzr
  4041c8:	mov	w8, wzr
  4041cc:	add	x23, x9, #0x1
  4041d0:	b	4041f4 <ferror@plt+0x2b34>
  4041d4:	sxtb	w1, w25
  4041d8:	mov	x0, x21
  4041dc:	bl	4015b0 <strchr@plt>
  4041e0:	cbnz	x0, 404248 <ferror@plt+0x2b88>
  4041e4:	mov	w8, wzr
  4041e8:	ldrb	w25, [x23, x24]
  4041ec:	add	x24, x24, #0x1
  4041f0:	cbz	w25, 40420c <ferror@plt+0x2b4c>
  4041f4:	cbnz	w8, 4041e4 <ferror@plt+0x2b24>
  4041f8:	and	w8, w25, #0xff
  4041fc:	cmp	w8, #0x5c
  404200:	b.ne	4041d4 <ferror@plt+0x2b14>  // b.any
  404204:	mov	w8, #0x1                   	// #1
  404208:	b	4041e8 <ferror@plt+0x2b28>
  40420c:	sub	w8, w24, w8
  404210:	sxtw	x8, w8
  404214:	str	x8, [x22]
  404218:	add	x22, x19, x8
  40421c:	ldrsb	w1, [x22]
  404220:	cbz	w1, 404230 <ferror@plt+0x2b70>
  404224:	mov	x0, x21
  404228:	bl	4015b0 <strchr@plt>
  40422c:	cbz	x0, 4042a0 <ferror@plt+0x2be0>
  404230:	str	x22, [x20]
  404234:	b	4042a8 <ferror@plt+0x2be8>
  404238:	b	404254 <ferror@plt+0x2b94>
  40423c:	mov	w8, wzr
  404240:	mov	w26, wzr
  404244:	b	404254 <ferror@plt+0x2b94>
  404248:	mov	w8, wzr
  40424c:	b	40420c <ferror@plt+0x2b4c>
  404250:	mov	w8, wzr
  404254:	sub	w8, w26, w8
  404258:	sxtw	x23, w8
  40425c:	str	x23, [x22]
  404260:	add	x8, x23, x19
  404264:	ldrb	w8, [x8, #1]
  404268:	cbz	w8, 4042a0 <ferror@plt+0x2be0>
  40426c:	cmp	w8, w25
  404270:	b.ne	4042a0 <ferror@plt+0x2be0>  // b.any
  404274:	add	x8, x23, x19
  404278:	ldrsb	w1, [x8, #2]
  40427c:	cbz	w1, 40428c <ferror@plt+0x2bcc>
  404280:	mov	x0, x21
  404284:	bl	4015b0 <strchr@plt>
  404288:	cbz	x0, 4042a0 <ferror@plt+0x2be0>
  40428c:	add	x8, x19, x23
  404290:	add	x8, x8, #0x2
  404294:	str	x8, [x20]
  404298:	mov	x19, x24
  40429c:	b	4042a8 <ferror@plt+0x2be8>
  4042a0:	str	x19, [x20]
  4042a4:	mov	x19, xzr
  4042a8:	mov	x0, x19
  4042ac:	ldp	x20, x19, [sp, #80]
  4042b0:	ldp	x22, x21, [sp, #64]
  4042b4:	ldp	x24, x23, [sp, #48]
  4042b8:	ldp	x26, x25, [sp, #32]
  4042bc:	ldp	x29, x30, [sp, #16]
  4042c0:	add	sp, sp, #0x60
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-32]!
  4042cc:	str	x19, [sp, #16]
  4042d0:	mov	x19, x0
  4042d4:	mov	x29, sp
  4042d8:	mov	x0, x19
  4042dc:	bl	4014a0 <fgetc@plt>
  4042e0:	cmp	w0, #0xa
  4042e4:	b.eq	4042f8 <ferror@plt+0x2c38>  // b.none
  4042e8:	cmn	w0, #0x1
  4042ec:	b.ne	4042d8 <ferror@plt+0x2c18>  // b.any
  4042f0:	mov	w0, #0x1                   	// #1
  4042f4:	b	4042fc <ferror@plt+0x2c3c>
  4042f8:	mov	w0, wzr
  4042fc:	ldr	x19, [sp, #16]
  404300:	ldp	x29, x30, [sp], #32
  404304:	ret
  404308:	stp	x29, x30, [sp, #-64]!
  40430c:	mov	x29, sp
  404310:	stp	x19, x20, [sp, #16]
  404314:	adrp	x20, 414000 <ferror@plt+0x12940>
  404318:	add	x20, x20, #0xdf0
  40431c:	stp	x21, x22, [sp, #32]
  404320:	adrp	x21, 414000 <ferror@plt+0x12940>
  404324:	add	x21, x21, #0xde8
  404328:	sub	x20, x20, x21
  40432c:	mov	w22, w0
  404330:	stp	x23, x24, [sp, #48]
  404334:	mov	x23, x1
  404338:	mov	x24, x2
  40433c:	bl	401300 <memcpy@plt-0x40>
  404340:	cmp	xzr, x20, asr #3
  404344:	b.eq	404370 <ferror@plt+0x2cb0>  // b.none
  404348:	asr	x20, x20, #3
  40434c:	mov	x19, #0x0                   	// #0
  404350:	ldr	x3, [x21, x19, lsl #3]
  404354:	mov	x2, x24
  404358:	add	x19, x19, #0x1
  40435c:	mov	x1, x23
  404360:	mov	w0, w22
  404364:	blr	x3
  404368:	cmp	x20, x19
  40436c:	b.ne	404350 <ferror@plt+0x2c90>  // b.any
  404370:	ldp	x19, x20, [sp, #16]
  404374:	ldp	x21, x22, [sp, #32]
  404378:	ldp	x23, x24, [sp, #48]
  40437c:	ldp	x29, x30, [sp], #64
  404380:	ret
  404384:	nop
  404388:	ret
  40438c:	nop
  404390:	adrp	x2, 415000 <ferror@plt+0x13940>
  404394:	mov	x1, #0x0                   	// #0
  404398:	ldr	x2, [x2, #464]
  40439c:	b	4013c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004043a0 <.fini>:
  4043a0:	stp	x29, x30, [sp, #-16]!
  4043a4:	mov	x29, sp
  4043a8:	ldp	x29, x30, [sp], #16
  4043ac:	ret
