# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p11.srcs/sources_1/new/Fetch.vhd" \
"../../../../p11.srcs/sources_1/new/MemoriaPrograma.vhd" \
"../../../../p11.srcs/sources_1/new/pila.vhd" \
"../../../../p11.srcs/sim_1/new/tb_fetch.vhd" \

# Do not sort compile order
nosort
