Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d6a8d0067f6a43dba4d036f5427a30b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [E:/Uni/3rd year/Architecture ECEN432/16bit/16bit.srcs/sources_1/new/finalmodule.sv:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [E:/Uni/3rd year/Architecture ECEN432/16bit/16bit.srcs/sources_1/new/finalmodule.sv:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port sumad [E:/Uni/3rd year/Architecture ECEN432/16bit/16bit.srcs/sources_1/new/finalmodule.sv:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
