static inline struct jz4740_pwm_chip *to_jz4740(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct jz4740_pwm_chip, chip);\r\n}\r\nstatic int jz4740_pwm_request(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nunsigned int gpio = jz4740_pwm_gpio_list[pwm->hwpwm];\r\nint ret;\r\nif (pwm->hwpwm < 2)\r\nreturn -EBUSY;\r\nret = gpio_request(gpio, pwm->label);\r\nif (ret) {\r\ndev_err(chip->dev, "Failed to request GPIO#%u for PWM: %d\n",\r\ngpio, ret);\r\nreturn ret;\r\n}\r\njz_gpio_set_function(gpio, JZ_GPIO_FUNC_PWM);\r\njz4740_timer_start(pwm->hwpwm);\r\nreturn 0;\r\n}\r\nstatic void jz4740_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nunsigned int gpio = jz4740_pwm_gpio_list[pwm->hwpwm];\r\njz4740_timer_set_ctrl(pwm->hwpwm, 0);\r\njz_gpio_set_function(gpio, JZ_GPIO_FUNC_NONE);\r\ngpio_free(gpio);\r\njz4740_timer_stop(pwm->hwpwm);\r\n}\r\nstatic int jz4740_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nuint32_t ctrl = jz4740_timer_get_ctrl(pwm->pwm);\r\nctrl |= JZ_TIMER_CTRL_PWM_ENABLE;\r\njz4740_timer_set_ctrl(pwm->hwpwm, ctrl);\r\njz4740_timer_enable(pwm->hwpwm);\r\nreturn 0;\r\n}\r\nstatic void jz4740_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nuint32_t ctrl = jz4740_timer_get_ctrl(pwm->hwpwm);\r\nctrl &= ~JZ_TIMER_CTRL_PWM_ENABLE;\r\njz4740_timer_disable(pwm->hwpwm);\r\njz4740_timer_set_ctrl(pwm->hwpwm, ctrl);\r\n}\r\nstatic int jz4740_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct jz4740_pwm_chip *jz4740 = to_jz4740(pwm->chip);\r\nunsigned long long tmp;\r\nunsigned long period, duty;\r\nunsigned int prescaler = 0;\r\nuint16_t ctrl;\r\nbool is_enabled;\r\ntmp = (unsigned long long)clk_get_rate(jz4740->clk) * period_ns;\r\ndo_div(tmp, 1000000000);\r\nperiod = tmp;\r\nwhile (period > 0xffff && prescaler < 6) {\r\nperiod >>= 2;\r\n++prescaler;\r\n}\r\nif (prescaler == 6)\r\nreturn -EINVAL;\r\ntmp = (unsigned long long)period * duty_ns;\r\ndo_div(tmp, period_ns);\r\nduty = period - tmp;\r\nif (duty >= period)\r\nduty = period - 1;\r\nis_enabled = jz4740_timer_is_enabled(pwm->hwpwm);\r\nif (is_enabled)\r\njz4740_pwm_disable(chip, pwm);\r\njz4740_timer_set_count(pwm->hwpwm, 0);\r\njz4740_timer_set_duty(pwm->hwpwm, duty);\r\njz4740_timer_set_period(pwm->hwpwm, period);\r\nctrl = JZ_TIMER_CTRL_PRESCALER(prescaler) | JZ_TIMER_CTRL_SRC_EXT |\r\nJZ_TIMER_CTRL_PWM_ABBRUPT_SHUTDOWN;\r\njz4740_timer_set_ctrl(pwm->hwpwm, ctrl);\r\nif (is_enabled)\r\njz4740_pwm_enable(chip, pwm);\r\nreturn 0;\r\n}\r\nstatic int jz4740_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct jz4740_pwm_chip *jz4740;\r\njz4740 = devm_kzalloc(&pdev->dev, sizeof(*jz4740), GFP_KERNEL);\r\nif (!jz4740)\r\nreturn -ENOMEM;\r\njz4740->clk = devm_clk_get(&pdev->dev, "ext");\r\nif (IS_ERR(jz4740->clk))\r\nreturn PTR_ERR(jz4740->clk);\r\njz4740->chip.dev = &pdev->dev;\r\njz4740->chip.ops = &jz4740_pwm_ops;\r\njz4740->chip.npwm = NUM_PWM;\r\njz4740->chip.base = -1;\r\nplatform_set_drvdata(pdev, jz4740);\r\nreturn pwmchip_add(&jz4740->chip);\r\n}\r\nstatic int jz4740_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct jz4740_pwm_chip *jz4740 = platform_get_drvdata(pdev);\r\nreturn pwmchip_remove(&jz4740->chip);\r\n}
