// Seed: 1159309859
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    output wand id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input supply0 id_10,
    input supply1 id_11
);
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri id_9,
    input wand id_10,
    inout supply1 id_11,
    output wand id_12,
    input wire id_13,
    output uwire id_14,
    input tri1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input tri1 id_18,
    input wor id_19,
    input wor id_20,
    output uwire id_21,
    input tri0 id_22,
    input supply0 id_23,
    output tri1 id_24,
    output supply1 id_25,
    output uwire id_26,
    id_54,
    output uwire id_27,
    output uwire id_28,
    input wire id_29,
    input tri0 id_30,
    output supply0 id_31,
    input tri1 id_32,
    input tri id_33,
    input supply0 id_34,
    output tri id_35,
    input wor id_36,
    input tri1 id_37,
    input wire id_38,
    inout tri id_39,
    input wire id_40,
    input supply1 id_41,
    input supply0 id_42,
    id_55,
    input wor id_43,
    input tri1 id_44,
    input supply0 id_45,
    input wand id_46,
    output wand id_47,
    input wor id_48,
    input tri0 id_49,
    output uwire id_50,
    output wor id_51,
    output uwire id_52
);
  assign id_24 = 1;
  wire id_56;
  module_0 modCall_1 (
      id_4,
      id_21,
      id_8,
      id_12,
      id_1,
      id_24,
      id_10,
      id_28,
      id_8,
      id_36,
      id_0,
      id_20
  );
endmodule
