@W: BN132 :"d:\fpga\a3p1000\component\work\myuart\myuart_0\rtl\vlog\core\coreuart.v":263:0:263:5|Removing sequential instance myUART_0.clear_parity_reg0 because it is equivalent to instance myUART_0.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\fpga\a3p1000\component\work\myuart\myuart_0\rtl\vlog\core\coreuart.v":278:0:278:5|Removing sequential instance myUART_0.clear_framing_error_reg because it is equivalent to instance myUART_0.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock myUART|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"
