INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_7/Module_7.srcs/sources_1/new/sr_latch_nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_nand
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_7/Module_7.srcs/sim_1/new/sr_nand_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_nand_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_7/Module_7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
