#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fda03904990 .scope module, "tb_cb_register" "tb_cb_register" 2 3;
 .timescale -9 -12;
v0x7fda039160e0_0 .var "clear", 0 0;
v0x7fda03916190_0 .var "clk", 0 0;
v0x7fda03916220_0 .var "data_in", 7 0;
v0x7fda039162d0_0 .net "data_out", 7 0, v0x7fda03915ed0_0;  1 drivers
v0x7fda03916380_0 .var "load", 0 0;
S_0x7fda03904b00 .scope module, "dut" "cb_register" 2 12, 3 19 0, S_0x7fda03904990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x7fda03905b20_0 .net "clear", 0 0, v0x7fda039160e0_0;  1 drivers
v0x7fda03915d90_0 .net "clk", 0 0, v0x7fda03916190_0;  1 drivers
v0x7fda03915e30_0 .net "data_in", 7 0, v0x7fda03916220_0;  1 drivers
v0x7fda03915ed0_0 .var "data_out", 7 0;
v0x7fda03915f80_0 .net "load", 0 0, v0x7fda03916380_0;  1 drivers
E_0x7fda03905980 .event posedge, v0x7fda03905b20_0, v0x7fda03915d90_0;
    .scope S_0x7fda03904b00;
T_0 ;
    %wait E_0x7fda03905980;
    %load/vec4 v0x7fda03905b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fda03915ed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fda03915f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fda03915e30_0;
    %assign/vec4 v0x7fda03915ed0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fda03904990;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda03916190_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fda03904990;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x7fda03916190_0;
    %inv;
    %store/vec4 v0x7fda03916190_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fda03904990;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda039160e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda03916380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fda03916220_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x7fda03916220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fda03916380_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda03916380_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "Test 1 - Load: data_out = %h (expected A5)", v0x7fda039162d0_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fda03916220_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 44 "$display", "Test 2 - Hold: data_out = %h (expected A5)", v0x7fda039162d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fda039160e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda039160e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "Test 3 - Clear: data_out = %h (expected 00)", v0x7fda039162d0_0 {0 0 0};
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x7fda03916220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fda03916380_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda03916380_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 59 "$display", "Test 4 - Load after clear: data_out = %h (expected 3C)", v0x7fda039162d0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_cb_register.v";
    "cb_register.v";
