GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'
Analyzing included file 'shift_reg_name.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":2)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":2)
Analyzing included file 'shift_reg_define.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":3)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":3)
Analyzing included file 'shift_reg_parameter.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":25)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":25)
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v'
Analyzing included file 'shift_reg_define.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Analyzing included file 'shift_reg_name.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Analyzing included file 'shift_reg_parameter.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":144)
Compiling module 'c_shift_ram_0'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v":6)
Compiling module '**'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":0)
Extracting RAM for identifier '**'("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":0)
WARN  (EX2932) : Unknown system task '**' ignored for synthesis("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("H:\0_gaoyun_p\1.9.9Beta_5\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v":0)
NOTE  (EX0101) : Current top module is "c_shift_ram_0"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\01_gaoyun\gao_project\44_ov5640_ddr3_raw2rgb_tft_hdmi\ov5640_ddr3_raw2rgb_tft\src\c_shift_ram_0\temp\RAM_Based_Shift_Register\c_shift_ram_0.vg" completed
Generate template file "H:\01_gaoyun\gao_project\44_ov5640_ddr3_raw2rgb_tft_hdmi\ov5640_ddr3_raw2rgb_tft\src\c_shift_ram_0\temp\RAM_Based_Shift_Register\c_shift_ram_0_tmp.v" completed
[100%] Generate report file "H:\01_gaoyun\gao_project\44_ov5640_ddr3_raw2rgb_tft_hdmi\ov5640_ddr3_raw2rgb_tft\src\c_shift_ram_0\temp\RAM_Based_Shift_Register\c_shift_ram_0_syn.rpt.html" completed
GowinSynthesis finish
