[2025-09-16 23:11:08] START suite=qualcomm_srv trace=srv592_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv592_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2572652 heartbeat IPC: 3.887 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4994525 heartbeat IPC: 4.129 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4994525 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4994525 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 12989912 heartbeat IPC: 1.251 cumulative IPC: 1.251 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 20978321 heartbeat IPC: 1.252 cumulative IPC: 1.251 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 28981319 heartbeat IPC: 1.25 cumulative IPC: 1.251 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 36956171 heartbeat IPC: 1.254 cumulative IPC: 1.252 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 44977581 heartbeat IPC: 1.247 cumulative IPC: 1.251 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 52992146 heartbeat IPC: 1.248 cumulative IPC: 1.25 (Simulation time: 00 hr 07 min 39 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv592_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000008 cycles: 61076154 heartbeat IPC: 1.237 cumulative IPC: 1.248 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 69192286 heartbeat IPC: 1.232 cumulative IPC: 1.246 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 110000009 cycles: 77327125 heartbeat IPC: 1.229 cumulative IPC: 1.244 (Simulation time: 00 hr 10 min 55 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 80460264 cumulative IPC: 1.243 (Simulation time: 00 hr 12 min 03 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 80460264 cumulative IPC: 1.243 (Simulation time: 00 hr 12 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv592_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.243 instructions: 100000003 cycles: 80460264
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 13.02 Average ROB Occupancy at Mispredict: 31.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08483
BRANCH_INDIRECT: 0.3688
BRANCH_CONDITIONAL: 11.2
BRANCH_DIRECT_CALL: 0.4177
BRANCH_INDIRECT_CALL: 0.5417
BRANCH_RETURN: 0.4031


====Backend Stall Breakdown====
ROB_STALL: 25833
LQ_STALL: 0
SQ_STALL: 58360


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 6.8888

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 25833

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3750

cpu0->cpu0_STLB TOTAL        ACCESS:    2104114 HIT:    2103455 MISS:        659 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2104114 HIT:    2103455 MISS:        659 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 108.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9387055 HIT:    8829197 MISS:     557858 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7673810 HIT:    7194543 MISS:     479267 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     576429 HIT:     517618 MISS:      58811 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1135641 HIT:    1116645 MISS:      18996 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1175 HIT:        391 MISS:        784 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15853391 HIT:    7789525 MISS:    8063866 MSHR_MERGE:    2005175
cpu0->cpu0_L1I LOAD         ACCESS:   15853391 HIT:    7789525 MISS:    8063866 MSHR_MERGE:    2005175
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.88 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30425228 HIT:   26545211 MISS:    3880017 MSHR_MERGE:    1687291
cpu0->cpu0_L1D LOAD         ACCESS:   16586049 HIT:   14477312 MISS:    2108737 MSHR_MERGE:     493617
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13837856 HIT:   12067790 MISS:    1770066 MSHR_MERGE:    1193635
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1323 HIT:        109 MISS:       1214 MSHR_MERGE:         39
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.53 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12993832 HIT:   10725611 MISS:    2268221 MSHR_MERGE:    1144371
cpu0->cpu0_ITLB LOAD         ACCESS:   12993832 HIT:   10725611 MISS:    2268221 MSHR_MERGE:    1144371
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.01 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28869224 HIT:   27547990 MISS:    1321234 MSHR_MERGE:     340970
cpu0->cpu0_DTLB LOAD         ACCESS:   28869224 HIT:   27547990 MISS:    1321234 MSHR_MERGE:     340970
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->LLC TOTAL        ACCESS:     646912 HIT:     637340 MISS:       9572 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     479267 HIT:     469888 MISS:       9379 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58811 HIT:      58810 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     108050 HIT:     108040 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        784 HIT:        602 MISS:        182 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:       9550
  AVG DBUS CONGESTED CYCLE: 2.995
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6705

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548794       528954        60257          656
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           65           33           17
  STLB miss resolved @ L2C                0           33          215          229           18
  STLB miss resolved @ LLC                0           49          257          373           32
  STLB miss resolved @ MEM                0            1           65          113           84

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192521        47977      1585858        74211            3
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            2            0
  STLB miss resolved @ L2C                0            0            1            0            0
  STLB miss resolved @ LLC                0            5           17            9            0
  STLB miss resolved @ MEM                0            0            8           10            2
[2025-09-16 23:23:11] END   suite=qualcomm_srv trace=srv592_ap (rc=0)
