// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/27/2015 18:24:21"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module GeniusVGA (
	blank,
	inclk0,
	reset,
	verde,
	vermelho,
	amarelo,
	azul,
	vsync,
	hsync,
	VGA_CLK,
	cor);
output 	blank;
input 	inclk0;
input 	reset;
input 	verde;
input 	vermelho;
input 	amarelo;
input 	azul;
output 	vsync;
output 	hsync;
output 	VGA_CLK;
output 	[23:0] cor;

// Design Ports Information
// blank	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[23]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[21]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[20]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[19]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[18]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[17]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[16]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[15]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[13]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[5]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[4]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cor[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// amarelo	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// azul	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vermelho	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// verde	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inclk0	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("GeniusVGA_v.sdo");
// synopsys translate_on

wire \inst9|contclk[2]~14_combout ;
wire \inst9|l[0]~10_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~10_combout ;
wire \inst|Add0~12_combout ;
wire \inst|Add0~18_combout ;
wire \inst|Add0~27 ;
wire \inst|Add0~28_combout ;
wire \inst9|LessThan4~2_combout ;
wire \inst1|LessThan10~1_combout ;
wire \inst1|LessThan10~2_combout ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|always0~5_combout ;
wire \inst1|always0~6_combout ;
wire \inst1|always0~8_combout ;
wire \inst1|always0~9_combout ;
wire \inst1|always0~10_combout ;
wire \inst1|always0~11_combout ;
wire \inst1|always0~12_combout ;
wire \inst1|always0~13_combout ;
wire \inst1|always0~14_combout ;
wire \inst1|new_cor[0]~0_combout ;
wire \inst9|Ram0~44_combout ;
wire \inst9|Ram0~48_combout ;
wire \inst9|Ram0~50_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Selector5~9_combout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~8_combout ;
wire \inst|Selector6~2_combout ;
wire \inst|Selector6~6_combout ;
wire \inst|Selector6~7_combout ;
wire \inst|Selector6~8_combout ;
wire \inst|Selector6~9_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|Selector12~8_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Selector8~5_combout ;
wire \inst|Selector8~6_combout ;
wire \inst|Selector8~7_combout ;
wire \inst|Selector9~3_combout ;
wire \inst|Selector9~9_combout ;
wire \inst|Selector10~3_combout ;
wire \inst|Selector10~9_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~5_combout ;
wire \inst|Selector7~8_combout ;
wire \inst|LessThan2~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout ;
wire \inst|Selector0~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout ;
wire \inst|Selector29~0_combout ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector24~0_combout ;
wire \azul~input_o ;
wire \vermelho~input_o ;
wire \verde~input_o ;
wire \inst9|contclk[0]~10_combout ;
wire \inst9|contclk[1]~12_combout ;
wire \inst1|LessThan8~0_combout ;
wire \inst1|LessThan4~0_combout ;
wire \inst9|Equal0~1_combout ;
wire \reset~input_o ;
wire \inst9|contclk[5]~28_combout ;
wire \inst9|contclk[0]~11 ;
wire \inst9|contclk[1]~13 ;
wire \inst9|contclk[2]~15 ;
wire \inst9|contclk[3]~16_combout ;
wire \inst9|contclk[3]~17 ;
wire \inst9|contclk[4]~18_combout ;
wire \inst9|contclk[4]~19 ;
wire \inst9|contclk[5]~20_combout ;
wire \inst9|contclk[5]~21 ;
wire \inst9|contclk[6]~22_combout ;
wire \inst9|contclk[6]~23 ;
wire \inst9|contclk[7]~25 ;
wire \inst9|contclk[8]~26_combout ;
wire \inst9|contclk[8]~27 ;
wire \inst9|contclk[9]~29_combout ;
wire \inst|LessThan2~0_combout ;
wire \inst9|contclk[7]~24_combout ;
wire \inst9|LessThan1~0_combout ;
wire \inst9|LessThan2~0_combout ;
wire \inst9|LessThan2~1_combout ;
wire \inst9|l[0]~11 ;
wire \inst9|l[1]~12_combout ;
wire \inst9|l[4]~18_combout ;
wire \inst9|LessThan4~0_combout ;
wire \inst9|l[8]~27_combout ;
wire \inst|Equal0~1_combout ;
wire \inst9|l[7]~22_combout ;
wire \inst9|l[1]~13 ;
wire \inst9|l[2]~15 ;
wire \inst9|l[3]~17 ;
wire \inst9|l[4]~19 ;
wire \inst9|l[5]~20_combout ;
wire \inst9|l[5]~21 ;
wire \inst9|l[6]~23_combout ;
wire \inst9|l[6]~24 ;
wire \inst9|l[7]~25_combout ;
wire \inst9|l[7]~26 ;
wire \inst9|l[8]~28 ;
wire \inst9|l[9]~29_combout ;
wire \inst1|LessThan10~0_combout ;
wire \inst9|l[3]~16_combout ;
wire \inst9|l[2]~14_combout ;
wire \inst9|LessThan3~0_combout ;
wire \inst|always2~0_combout ;
wire \inst9|Equal0~0_combout ;
wire \inst9|blank~0_combout ;
wire \inst9|LessThan4~1_combout ;
wire \inst9|LessThan6~0_combout ;
wire \inst9|LessThan1~1_combout ;
wire \inst9|LessThan7~0_combout ;
wire \inclk0~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|LessThan2~1_combout ;
wire \inst|LessThan1~0_combout ;
wire \inst|always2~1_combout ;
wire \inst|estado_atual~24_combout ;
wire \inst|estado_atual.inicio~q ;
wire \inst|estado_atual.inicio~clkctrl_outclk ;
wire \inst|estado_atual~15_combout ;
wire \inst|estado_atual.espera_5~q ;
wire \inst|estado_atual~22_combout ;
wire \inst|estado_atual~23_combout ;
wire \inst|estado_atual.implementar_x~q ;
wire \inst|WideOr0~0_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Selector5~13_combout ;
wire \inst|estado_atual~21_combout ;
wire \inst|estado_atual.acessar_mem~q ;
wire \inst|estado_atual~20_combout ;
wire \inst|estado_atual.espera_1~q ;
wire \inst|estado_atual~17_combout ;
wire \inst|estado_atual.paridade~q ;
wire \inst|estado_atual~16_combout ;
wire \inst|estado_atual.espera_4~q ;
wire \inst|WideOr1~0_combout ;
wire \inst|clock_memory~combout ;
wire \inst|clock_memory~clkctrl_outclk ;
wire \inst|WideOr0~0clkctrl_outclk ;
wire \inst|Selector18~0_combout ;
wire \inst|Add0~1 ;
wire \inst|Add0~2_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Add0~3 ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~8_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Add0~9 ;
wire \inst|Add0~11 ;
wire \inst|Add0~13 ;
wire \inst|Add0~14_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|Add0~15 ;
wire \inst|Add0~17 ;
wire \inst|Add0~19 ;
wire \inst|Add0~21 ;
wire \inst|Add0~23 ;
wire \inst|Add0~24_combout ;
wire \inst|Selector27~0_combout ;
wire \inst|Add0~25 ;
wire \inst|Add0~26_combout ;
wire \inst|Selector28~0_combout ;
wire \inst|estado_atual.acessar_mem~clkctrl_outclk ;
wire \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Add0~16_combout ;
wire \inst|Selector23~0_combout ;
wire \inst|Add0~20_combout ;
wire \inst|Selector25~0_combout ;
wire \inst|Add0~22_combout ;
wire \inst|Selector26~0_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout ;
wire \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout ;
wire \inst|Selector5~12_combout ;
wire \inst|Selector5~12clkctrl_outclk ;
wire \inst|Selector5~11_combout ;
wire \inst|Selector5~11clkctrl_outclk ;
wire \inst|Selector10~8_combout ;
wire \inst|estado_atual~19_combout ;
wire \inst|estado_atual.espera_2~q ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout ;
wire \inst|Selector10~5_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout ;
wire \inst|Selector10~6_combout ;
wire \inst|Selector10~7_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout ;
wire \inst|Selector10~1_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ;
wire \inst|Selector10~0_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout ;
wire \inst|Selector10~2_combout ;
wire \inst|Selector10~4_combout ;
wire \inst|Selector10~10_combout ;
wire \inst1|LessThan12~0_combout ;
wire \inst1|always0~15_combout ;
wire \inst1|always0~16_combout ;
wire \inst1|always0~0_combout ;
wire \inst1|LessThan2~0_combout ;
wire \inst1|always0~3_combout ;
wire \inst1|always0~4_combout ;
wire \inst1|always0~7_combout ;
wire \inst1|new_cor[1]~1_combout ;
wire \inst1|new_cor[0]~2_combout ;
wire \inst1|new_cor[5]~7_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout ;
wire \inst|Selector8~9_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout ;
wire \inst|Selector8~8_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout ;
wire \inst|Selector8~2_combout ;
wire \inst|estado_atual~18_combout ;
wire \inst|estado_atual.espera_3~q ;
wire \inst|Selector8~3_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~4_combout ;
wire \inst|Selector8~10_combout ;
wire \inst1|new_cor[3]~5_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout ;
wire \inst|Selector11~9_combout ;
wire \inst|Selector11~6_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout ;
wire \inst|Selector11~5_combout ;
wire \inst|Selector11~7_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout ;
wire \inst|Selector11~2_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout ;
wire \inst|Selector11~1_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout ;
wire \inst|Selector11~3_combout ;
wire \inst|Selector11~4_combout ;
wire \inst|Selector11~10_combout ;
wire \inst9|Ram0~14_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout ;
wire \inst|Selector6~3_combout ;
wire \inst|Selector6~4_combout ;
wire \inst|Selector6~5_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout ;
wire \inst|Selector6~0_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Selector6~10_combout ;
wire \inst1|new_cor[1]~4_combout ;
wire \inst9|Ram0~16_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout ;
wire \inst|Selector9~8_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout ;
wire \inst|Selector9~5_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout ;
wire \inst|Selector9~6_combout ;
wire \inst|Selector9~7_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ;
wire \inst|Selector9~0_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout ;
wire \inst|Selector9~1_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout ;
wire \inst|Selector9~2_combout ;
wire \inst|Selector9~4_combout ;
wire \inst|Selector9~10_combout ;
wire \inst1|new_cor[4]~6_combout ;
wire \inst9|Ram0~17_combout ;
wire \inst9|Ram0~19_combout ;
wire \inst9|Ram0~18_combout ;
wire \inst9|Ram0~20_combout ;
wire \inst9|Ram0~21_combout ;
wire \inst|Selector5~8_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout ;
wire \inst|Selector5~2_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ;
wire \inst|Selector5~3_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~4_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout ;
wire \inst|Selector5~5_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout ;
wire \inst|Selector5~6_combout ;
wire \inst|Selector5~7_combout ;
wire \inst|Selector5~10_combout ;
wire \amarelo~input_o ;
wire \inst1|always0~1_combout ;
wire \inst1|always0~2_combout ;
wire \inst1|new_cor[0]~3_combout ;
wire \inst9|Ram0~78_combout ;
wire \inst9|Ram0~22_combout ;
wire \inst9|Ram0~23_combout ;
wire \inst9|Ram0~24_combout ;
wire \inst9|Ram0~25_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout ;
wire \inst|Selector7~9_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout ;
wire \inst|Selector7~2_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout ;
wire \inst|Selector7~1_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout ;
wire \inst|Selector7~3_combout ;
wire \inst|Selector7~4_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout ;
wire \inst|Selector7~6_combout ;
wire \inst|Selector7~7_combout ;
wire \inst|Selector7~10_combout ;
wire \inst1|new_cor[2]~8_combout ;
wire \inst9|Ram0~26_combout ;
wire \inst9|Ram0~30_combout ;
wire \inst9|Ram0~29_combout ;
wire \inst9|Ram0~31_combout ;
wire \inst9|Ram0~15_combout ;
wire \inst9|Ram0~32_combout ;
wire \inst9|Ram0~34_combout ;
wire \inst9|Ram0~27_combout ;
wire \inst9|Ram0~28_combout ;
wire \inst9|Ram0~35_combout ;
wire \inst9|Ram0~36_combout ;
wire \inst9|Ram0~37_combout ;
wire \inst9|Ram0~38_combout ;
wire \inst9|Ram0~39_combout ;
wire \inst9|Ram0~40_combout ;
wire \inst9|Ram0~41_combout ;
wire \inst9|Ram0~79_combout ;
wire \inst9|Ram0~81_combout ;
wire \inst9|Ram0~42_combout ;
wire \inst9|Ram0~43_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout ;
wire \inst|Selector12~9_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout ;
wire \inst|Selector12~5_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout ;
wire \inst|Selector12~6_combout ;
wire \inst|Selector12~7_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ;
wire \inst|Selector12~0_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout ;
wire \inst|Selector12~3_combout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst3|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout ;
wire \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Selector12~10_combout ;
wire \inst9|Ram0~33_combout ;
wire \inst9|Ram0~45_combout ;
wire \inst9|Ram0~46_combout ;
wire \inst9|Ram0~47_combout ;
wire \inst9|Ram0~80_combout ;
wire \inst9|Ram0~49_combout ;
wire \inst9|Ram0~51_combout ;
wire \inst9|Ram0~52_combout ;
wire \inst9|Ram0~53_combout ;
wire \inst9|Ram0~54_combout ;
wire \inst9|Ram0~55_combout ;
wire \inst9|Ram0~56_combout ;
wire \inst9|Ram0~57_combout ;
wire \inst9|Ram0~58_combout ;
wire \inst9|Ram0~59_combout ;
wire \inst9|Ram0~60_combout ;
wire \inst9|Ram0~61_combout ;
wire \inst9|Ram0~62_combout ;
wire \inst9|Ram0~63_combout ;
wire \inst9|Ram0~64_combout ;
wire \inst9|Ram0~65_combout ;
wire \inst9|Ram0~66_combout ;
wire \inst9|Ram0~67_combout ;
wire \inst9|Ram0~68_combout ;
wire \inst9|Ram0~69_combout ;
wire \inst9|Ram0~70_combout ;
wire \inst9|Ram0~71_combout ;
wire \inst9|Ram0~72_combout ;
wire \inst9|Ram0~73_combout ;
wire \inst9|Ram0~74_combout ;
wire \inst9|Ram0~75_combout ;
wire \inst9|Ram0~76_combout ;
wire \inst9|Ram0~77_combout ;
wire [9:0] \inst9|l ;
wire [9:0] \inst9|contclk ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \inst|x ;
wire [63:0] \inst|oitoPixels_8bits_2 ;
wire [63:0] \inst|oitoPixels_8bits_1 ;
wire [7:0] \inst|cor_out ;
wire [14:0] \inst|address ;
wire [1:0] \inst3|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \inst3|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst3|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \inst3|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

// Location: FF_X57_Y46_N13
dffeas \inst9|contclk[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[2] .is_wysiwyg = "true";
defparam \inst9|contclk[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N7
dffeas \inst9|l[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[0] .is_wysiwyg = "true";
defparam \inst9|l[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \inst9|contclk[2]~14 (
// Equation(s):
// \inst9|contclk[2]~14_combout  = (\inst9|contclk [2] & (\inst9|contclk[1]~13  $ (GND))) # (!\inst9|contclk [2] & (!\inst9|contclk[1]~13  & VCC))
// \inst9|contclk[2]~15  = CARRY((\inst9|contclk [2] & !\inst9|contclk[1]~13 ))

	.dataa(\inst9|contclk [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[1]~13 ),
	.combout(\inst9|contclk[2]~14_combout ),
	.cout(\inst9|contclk[2]~15 ));
// synopsys translate_off
defparam \inst9|contclk[2]~14 .lut_mask = 16'hA50A;
defparam \inst9|contclk[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \inst9|l[0]~10 (
// Equation(s):
// \inst9|l[0]~10_combout  = \inst9|l [0] $ (VCC)
// \inst9|l[0]~11  = CARRY(\inst9|l [0])

	.dataa(\inst9|l [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|l[0]~10_combout ),
	.cout(\inst9|l[0]~11 ));
// synopsys translate_off
defparam \inst9|l[0]~10 .lut_mask = 16'h55AA;
defparam \inst9|l[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'hFBFFCFFFF80000003FFFDC7FFF80000003FFFFC7FFF80000003FFFFC7FFF80020003FFFFC7FFF80000003FFFFC7FFF80000003FFFFC7FFF80000001FFFFC7FFF80000001FEFFC7FFF80000000FFFFE7FFF80000000FFFFE7FFF80000000FFFFE7FFF020400007FFFE7FFF020000007FFFE7FFF020000007FFFE3FFF000000003FFEE3FFF000000003FFFE3FFF000000003FFFE3FFF000000003FFEE3FFF000000001FFFE3FFF000000001FFFE3FFF000000001FFFE3FFF000000001FFFE3FFF000000001FFFF3FFF000800200FFFF3FFF000000780FFFF3FFF0000007C0FFFF3FFF000000FC0FFFF3FFF000000FC0FFFF3FFE000001FE07FFF3FFE000001FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'hFFF3FFE000003FE07FFF3FFE000003FF07FFF1FFE000003FF07FFF1FFE040007FF07FFF1FFE040007FF87FFF1FFE000007FF87FFF1FFE000007FF83FFF1FFE000007FF83FFF1FFE00000FFF83FF71FFE00000FFFC3DF79FFE00000FFFC3DF79FFE00000FFFC3DFF9FFE00100FFFC3DFF9FFE00100FFFC1FF79FFE00101FCFC3FFF9FFE00001FFFE1FFF9FFE00001FAFE1FFF9FFE00001FEFE1FFF9FFE00001FFFE1FFF9FFE00001FBFE1FFF9FFC00001FFFE1FFF9FFC00001FFFE1FFF9FFC00003FFFF1FFF9FFC00003FFFF1FFF9FFC00023FFFF1FFF8FFC00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'hF8FFC00007FFFF0FFF8FFC00007FFFF0E0F8FFC00007ECFF8EFF8FFC00007FFFF8FFFCFFC00007FFFF8FFFCFFC07E07FFFF8FFFCFFC00007FFFF8FFFCFFC00007FFFF8FFFCFFC00047FFFF8FFFCFFC00007FFFF8FFFCFFC00007FFFF87FFCFFC00007FFFF87FFCFFC0000FFFFF87FFCFFC0000FFFFF87FFCFFC0000FFFFFC7FFCFFC0000FECDFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFF80000FFFFFC7FFCFF80000FEFFFC7FFCFF80001FECDFC7FFCFFC0000FFFFFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'hFF80000FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFE7FFCFF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFCFFE0000FF80001FF3BFE0000FF80001FFE3FE0000FF80001FFE3FE0000FF80001FF4BFE0000FF80001FFEBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFDFFE0000FF80001FFFFFE0000FF800011DEFFE0000FF;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h80001FF6FFE0000FF800011F6FFE0000FF800011F6FFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001DF9FFE0000FF80001DF9FFE0000FF800019F9FD20000FF80001FFDECA0000FF80001FD9FFA0000FF80001FDDFDE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF9FFFFFC0000FF8FFF9FFFFFE0000FF8FFF9FFFFFC0000FF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFF8FFFFFC0000FF8FFF8FFFFFC0000FF8FFF9FFFFFC0000FF8FFF8FDFFFC0000FF8FFF8FF75FC0000FFCFFF87FFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFEFC0000FFCFFF8FFFEFC0000FFCFFF8FFFFFC0000FFCFFF8FDFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFEFF80000FFCFFF8FFBFF80000FFCFFF87FBFF00000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFEF80000FFCFFF87FBFF80000FFCFFF87FFFF81F80FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FCFF00000FFCFF9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hC7FDFF00000FFCFFFC1FCFF00000FFCFFFC3FCFF00000FFC7FFC3FCFF00000FFC7FFC3FCFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00001FFC7FFE3FEFD00001FFC7FFE0FCFE00001FFC7FFE1FCFE00001FFE7FFE1FDFE00001FFE7FFE1FEFE00001FFE7FFE1FEFE00001FFE7FFE1FCFE02001FFE7FFE1FEFE02001FFE7FFE0FFFC02001FFE7FFE0FDFC00001FFE7FFE0FCFC00001FFE7FFE0FCFC00001FFE7FFF0FDFC00001FFE7FFF0BFFC00001FFE7FFF0FFF800001FFE7FEF07FF800081FFE7BFF07FF800081FFE7BEF07FF800081FFE3FEF07FF800001FFE3FFF87FF000001FFE3BFF83FF000001FFE3FFF83FF000001FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h37E000003FFE3FFF81FE000003FFE3FFF81EE000003FFF3FFF80FE000003FFF3FFFC0FC000003FFF3FFFC078000003FFF3FFFC078004003FFF3FFFC030000003FFF3FFFC000000003FFF3FF7C000000003FFF3FFFE000000003FFF3FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFF000000003FFF1FFFF000000003FFF1FFFF000000003FFF1FFFF000000103FFF1FFFF800008007FFF1FFBF800008007FFF9FFFF800000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFDFE00000007FFF8FFFFE00000007FFF8FFFFF00000007FFF8FFFFF00010007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000007FFF8FFFFF00000007FFF8FFFFF0002020FFFFCEFF7F0000000FFFFCEFFFF0000000FFFFCFFFBF0000000FFFFCFFFFF0004000FFFFC7FFFF0000000FFFFC7FFFF0000000FFFFC7FFFF0000000FFFFC7FFE70000000FFFFC7FFF70010000FFFFC7FFF70020000FFFFC7FFF70000000FFFFC7FFF70000041FFFFE7FFF70000001FFFFE7FFF70000001FFFFE3FFF70000001FFFFE3FFF70000001FFFFE3FFF70000001FFFFE3FFF70000001FFFFE3FFF70000001FFFFE3FFF70000001FFFFE3FFF70000081FFFFE3FFF70000001FFFFE3FFF70000003FFFFF1FFF70000003FFFFF1FFF70000003FFFFF1FFF70000003FFFFF1FFF70000003FFFFF1FFF7000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0003FFFFF1FFF70000003FFFFF1FFF70000003FFFFF1FFF70000003FFFFF0FFF70000003FFFFF0FFF70000007FFFFF8FFF70000007FFFFF8FFF70000207FFFFF8FFF70000007FFFFF8FFF70000007FFFFF8F7F70000007FFFFF87FF70000007FFFFF87FF70000407FFFFF87FF70000007FFFFF87BF7000000FFFFFFC7FF7000000FFFFFFC7FF7000080FFFFFFC7FF7000000FFFFFFC3FF7000000FFFFFFC3FF7000000FFFFFFC3FF7000100FFFFFFC3FF7000000FFFFFFC3FF7000001FFFFFFE3FF7000201FFFFFFE1F77000001FFFFFFE1FF7000401FFFFFFE1FF7000001FFFFFFE1FF7000801FFFFFFE1FD7000001FFFFFFE1FF7001001FFFFFFF0FF700200;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h3FFFFFFF0FF7000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF07FF000003FFFFFFF07FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFFC3FF00000FFFFFFFFC3FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE07F00003FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFF03F00003FFFFFFFFF03F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFF81F00007FFFFFFFFF80F0000FFFFFFFFFFC0F0000FFFFFFFFFFC070000FFFFFFFFFFC070000FFFFFFFFFFC030001FFFFFFFFFFE010001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000201FFFFFFFFFFC000300FFFFFFFFFFC000380FFFFFFFFFFC000380FFFFFFFFFF80003C0FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'hF80003C07FFFFFFFFF80003E07FFFFFFFFF80003E07FFFFFFFFF80003E07FFFFFFFFF00003F03FFFFFFFFF00003F03FFFFFFFFF00003F03FFFFFFFFF00003F83FFFFFFFFE00003F81FFFFFFFFE00003F81FFFFFFFFE00003FC1FFFFFFFFE00003FC1FFFFFFFFE00003FC1FFFFFFFFE00003FC1FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFF800003FF0FFFFFFFF800003FF0FFFFFFFF800003FF07FFFFFFF800003FF07FFFFFFF800003FF07FFFFFFF800003FF87FFFFFFF000003FF87FFFFFFF000003FF83FFFFFFF000003FF83FFFFFFF000003FF83FFFFFFF000003FFC3FFFFFFF000003FFC3FFFFFFF00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'h0003FFC3FFFFFFF001003BFC3FFFFFFE002003DFC1FFFFFFE000003DFE1FFFFFFE004003FFE1FFFFFFE000003FFE1FFFFFFE008003F7E1FFFFFFE000003FFE1FFFFFFE010003FBE1FFFFFFC000003FFF1FFFFFFC000003FFF0FFFFFFC020003FDF0FFFFFFC000003FFF0FFFFFFC000003FFF0FFFFFFC000003FFF0FFFFFFC040003FFF8FFFFFFC000003FFF8FFFFFF8000003FFF8FFFFFF8000003FFF87FFFFF8080003FFF87FFFFF8000003FFF87FFFFF8000003FFF87FFFFF8000003FFBC7FFFFF8000003FFFC7FFFFF8100003FFFC7FFFFF8000003FFFC7FFFFF0000003FFFC7FFFFF0000003FFDC3FFFFF0000003FFFC3FFFFF0000003FFFC3FFFFF02000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h03FFFE3FFFFF0000003FFFE3FFFFF0000003FFFE3FFFFF0000003FFFE3FFFFF0000003FFFE3FFFFF0000003FFFE3FFFFE0000003FFFE3FFFFE0400003FFFE1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFF71FFFFE0000003FFF71FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFC0000003FFFF9FFFFC0000003FFFF8FFFFC0000003FFFB8FFFFC0002003FFFF8FFFFC0000003FFFF8FFFFC0000003BFFF8FFFFC0000003DFFF8FFFFC0008003EFFF8FFFFC0000003EFFF8FFFFC0000003F7FF8FFFFC1000003F7FFCFFFFC1010003FFFFCFFFF80000003FBFFCFFFF80000003;
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000601FFFFFFFFFFC000701FFFFFFFFFF8000700FFFFFFFFFF8000780FFFFFFFFFF8000780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'hF80007C0FFFFFFFFFF00007C07FFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFF00007F03FFFFFFFFE00007F03FFFFFFFFE00007F03FFFFFFFFE00007F83FFFFFFFFE00007F83FFFFFFFFE00007F81FFFFFFFFC00007F81FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FF0FFFFFFFF800007FF07FFFFFFF000007FF07FFFFFFF000007FF07FFFFFFF000007FF07FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFF000007FF83FFFFFFE000007FF83FFFFFFE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h0007FFC3FFFFFFE001007FFC3FFFFFFE003007BFC3FFFFFFE005007DFC3FFFFFFE001007FFC1FFFFFFE009007EFE1FFFFFFC000007FFE1FFFFFFC010007FFE1FFFFFFC000007FFE1FFFFFFC000007FBE1FFFFFFC020007FFE1FFFFFFC000007FFF1FFFFFFC000007FDF1FFFFFFC040007FFF1FFFFFF8000007FFF0FFFFFF8000007FFF0FFFFFF8000007FEF0FFFFFF8080007FFF0FFFFFF8000007FFF8FFFFFF8000007FF78FFFFFF8000007FFF8FFFFFF8000007FFF8FFFFFF8100007FFF87FFFFF0000007FFF87FFFFF0000007FFB87FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'h07FFDC7FFFFF0000007FFFC3FFFFE0000007FFFC3FFFFE0000007FFFE3FFFFE0400007FFFE3FFFFE0000007FFFE3FFFFE0000007FFEE3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFFF3FFFFC0000007FFFF1FFFFC0800007FFF71FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0002007FFFF1FFFFC0000007FFFF1FFFFC0004007FFFF9FFFFC0000007FFFF9FFFFC1008007FFFB9FFFF80000007FFFB8FFFF80000007FFFF8FFFF80000007FFFF8FFFF80010007F7FF8FFFF80000007F7FF8FFFF80000007FFFF8FFFF80000007;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 40;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'hFFFF8FFFF80020007FBFF8FFFF80000007FFFF8FFFF80000007FFFFCFFFF80000007FFFFCFFFF02000007FDFFCFFFF00000003FFFFCFFFF00000003FFFDC7FFF00040001FFFDC7FFF00000001FFFFC7FFF00000000FFFFC7FFF00000000FFFFC7FFF00000000FFFFC7FFF000000007FFFC7FFF000000007FFFC7FFF000000007FFFE7FFF000000007FFFE7FFF000800003FFFE7FFF000000003FFFE7FFF000000003FFFE7FFF000000003FFFE7FFE000000001FFFE7FFE040000001FFFE3FFE040000001FFFE3FFE000000201FFFE3FFE000000F81FFFE3FFE000000F80FFFE3FFE000000F80FFEE3FFE000001FC0FFFE3FFE000001FC0FFEE3FFE000003FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'hFFF3FFE000003FE0FBFF3FFE001003FE07FFF3FFE001007FF07FFF3FFE000007FF07FFF3FFE000007FF07FFF3FFE000007FF07FFF3FFE00000FFF07FFF3FFE00000FFF87FFF3FFE00000FFF87FFF3FFC00000FFF87FFF3FFC00000FFF83FFF3FFC00000FFF83FFF1FFC00001FFFC3FFF1FFC00001FFFC3FFF1FFC00001FDFC3FFF1FFC00001FFFC3FFF1FFC00001F9FC3FFF1FFC00001FDFC3FFF1FFC08003F8FE3FFF1FFC08003FBFE3FFF9FFC08003FEFE1FFF9FFC08003FEFE1FFF9FFC00003FFFE1FFF9FFC00003FFFE1FFF9FFC00003FFFE1FFF9FFC00003FFFE1FFF9FFC00007FFFF1DFF9FFC00007FFFF1FFF9FFC00007FFFF1FFF9FFC00007FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h79FFC00207FFFF0DFF9FFC00207FFFF1C979FFC00207EDBF0FFF9FFC00207FFFF0FFF9FFC00207FBFF0FFF9FF80FC07FFFF0FFF9FF80000FFBFF0FFF9FF80000FFFFF0FFF9FF80000FFBFF8FFF9FF80000FFFFF8FFF8FF80000FFBFF8FFF8FF80000FFFFF8FFF8FF80000FFBFF8FFF8FF80000FFFFF8FFF8FF80000FFBFF8FFF8FF80000FEDBF8FFF8FF80000FFBFF8FFF8FF80000FFFFF8FFF8FF80000FFBFF8FFF8FF80000FFFFF8FFF8FF80001FFBFF87FF8FF80001FFFFF87FF8FF80001FFBFFC7FF8FF80001FFFFFC7FF8FF80001FFBFFC7FF8FF80001FFFFFC7FFCFF80001FFBFFC7FFCFF80001FEFFFC7FFCFF80001FCDBFC7FFCFF80001FFFFFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'hFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FF37FC0000FF80001FF77FC0000FF80001FF27FC0000FF80001FF6FFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFF7FE0000FF80003FFFFFE0000FF800037FFFFE0000FF80002CD7FFC0000FF;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 48;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h800037FBFFC0000FF80002F7FFFC0000FF8000377DFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFF0D40000FF80003FFFFDC0000FF80003F3BFFC0000FF80003FBFFFC0000FF80003F3BFB40000FF800037FFEB40000FF80003F7BBDC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF7FFC0000FF9FFF1FFFFF80000FF9FFF1FF7FF80000FF9FFF1FFFEF80000FF9FFF1FD7BF80000FF9FFF1FDFFF00000FF9FFF1FD7BF80000FF9FFF1FFF7F80000FF9FFF1FD7FF80000FF9FFF0FDFFF80001FF9FFF0FD7FF80001FF9FFF0FFFFF80001FF9FFF0FD7FF80001FF9FFF0FFD7F80001FF9FFF8FFFFF80001FF8FFF8FFFFF80001FF8FFF8FF7FF80001FF8FFF8FFFFF00001FF8FFF8FFFFF00001FF8FFF8FFFFF00001FF8FFF8FFFFF03F81FF8FFF8FFFFF00001FF8FFF87FFFF00001FFCFFF87FFFF00001FF8F7F87FDFF00001FFCFF3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h87FDFF00001FFCFFF87FFFF00081FFCFFF87F9FF00081FFCFFF87F9FE00081FFCFFF87FBFE00081FFCFFFC7FEFE00081FFCFFFC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3F9FE00001FFCF7FC3F8FE00001FFCFFFC3FDFE00001FFCFFFC3FFFC00001FFCF7DC3FFFC00001FFCF7FC3FFFC00001FFCFFFC1FFFC00003FFCFFDC1F9FC00001FFCFFFE1FDFC00001FFCFFDE1F9FC00003FFC7FFE1F9F800003FFC7FFE1F9F800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFE7FFF0FFF804003FFE7FFF0FFF004003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FE000003FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h3FE000003FFE7FFF83FC000003FFE7FFF83FC000003FFE7FFF81FC000103FFE7FFF81FC000103FFE7FEF80F8000003FFE3FFF80F8000007FFE3FFF8000000007FFE3FFFC000000007FFE3FFFC000000007FFE3FFFC000000007FFE3BFFC000008007FFF3FFFC000008007FFE3FFFE000000007FFF3FFFE000000007FFF3FFFE000000007FFF3FFFE000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FFFF000000007FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF800010007FFF1FFBFC00000207FFF1FFFFC0000000FFFF1FFFFE0000000FFFF1FFFFE0000000FFFF1DFDFE0000000FFFF9DFFFE0000000FFFF9FFFFE0002000FFFF9FFFFE0;
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 48;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'hFFFF8FFFF80000007FFFF8FFFF80000007FFFF8FFFF82000007FFFF8FFFF02000007FFFF8FFFF00000007FFFFCFFFF00000007FFFFCFFFF00040003FFFFCFFFF00000001FFFFC7FFF00000001FFFDC7FFF00000001FFFDC7FFF00000000FFFFC7FFF00000000FEFFC7FFF00000000FFFFC7FFF000000007FFFC7FFF000000007FFFC7FFF000800007FFFC7FFF000000003FFFE7FFF000000003FFFE7FFE000000003FFFE7FFE040000003F7FE7FFE040000003F7FE7FFE000000001FFFE7FFE000000001FFFE7FFE000000701FFFE7FFE000000781FFFE3FFE000000F81FFFE3FFE000001F80FFFE3FFE000001FC0FFFE3FFE001003FC0FFFE3FFE001003FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'hFEE3FFE000003FE0FFFE3FFE000007FE0FFEE3FFE000007FF0FFFF3FFE000007FF07BFF3FFE000007FF07FFF3FFE00000FFF07FFF3FFE00000FFF07FFF3FFC00000FFF87FFF3FFC00000FFF87FFF3FFC00000FFF87FFF3FFC00000FFF87FFF3FFC00001FFF83FFF3FFC00001FFF83FFF3FFC00001FFFC3FFF3FFC08001FFFC3FFF3FFC08001FFFC3FFF1FFC08001FFFC3FFF1FFC00003FBFC3FFF1FFC00003FFFC3FFF1FFC00003FAFC3FFF1FFC00003FFFE3FFF1FFC00003FEFE1FFF1FFC00003FFFE1FFF9FFC00003FFFE1FFF9FFC00203FFFE1FFF9FFC00207FFFE1FFF9FFC00207FFFE1FFF9FFC00207FFFE1FFF9FFC00007FFFF1FFF9FFC00007FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'hF9FFC00007FFFF1FFF9FF800007FFFF1C9F9FF800007FFFF0FFF9FF800007FFFF1FFF9FFC00007FFFF0FFF9FF80FC0FFFDF0FFF9FF80000FFFFF0FFF9FF80000FFFDF0FFF9FF80000FFFDF0FFF9FF80000FFFDF8FFF9FF80000FFFFF8FFF9FF80000FFFDF8FFF9FF80000FFFDF8FFF9FF80000FFFDF8FFF9FF80000FFFFF8FFF8FF80000FD9BF8FFF8FF80000FFFFF8FFF9FF80000FFFDF8FFF8FF80001FFFDF8FFF8FF80001FFFDF8FFF8FF80001FFFDF8FFF8FF80001FFFDF8FFF8FF80001FFFFF8FFF8FF80001FFFDF8FFF8FF80001FFFDF87FF8FF80001FFFDFC7FF8FF80001FFFFFC7FF8FF80001FFFBFC7FF8FF80001FCDBFC7FF8FF80001FFFFFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'hFF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FF1FFC0000FF80001FF9FFC0000FF80001FF8FFC0000FF80001FF67FC0000FF80001FF77FC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003EFFFFC0000FF80002FFFFFC0000FF800027FBFFC0000FF;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h000000FFFF9FFEFE0000000FFFF8FFFFE0000000FFFF8FFFFE0000000FFFF8FFF7E0004000FFFF8FFFFE0000001FFFF8FFFFE0000001FFFF8FFFFE0000041FFFF8FFFFE0008001FFFF8FFFDE0000001FFFF8FFFFE0010001FFFFCEFFFE0000001FFFFCFFFFE0020001FFFFC7FFFE0040001FFFFC7FFFE0040001FFFFC7FFFE0040001FFFFC7FFFE0040001FFFFC7FFFE0040083FFFFC7FFFE0040083FFFFC77FFE0040003FFFFC7FFFE0040003FFFFE7FFFE0040003FFFFE3FFFE0040003FFFFE3FFFE0040003FFFFE3FFFE0040003FFFFE3FFFE0040003FFFFE3FFFE0040103FFFFE3BFFE0040003FFFFE3FFFE0040003FFFFE3FFFE0040007FFFFE3FFFE004;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h0007FFFFE1FFFE0040007FFFFF1FFFE0040007FFFFF1FFFE0040207FFFFF1DFFE0040007FFFFF1FFFE0040007FFFFF1FFFE0040007FFFFF1FFFE004000FFFFFF1EFFE004000FFFFFF0FFFE004040FFFFFF0FFFE004000FFFFFF8FFFE004000FFFFFF8FFFE004000FFFFFF8F7FE004000FFFFFF8FFFE004080FFFFFF8FFFE004000FFFFFF87FFE004000FFFFFF87BFE004001FFFFFF87FFE004101FFFFFFC7FFE004001FFFFFFC7FFE004001FFFFFFC7FFE004201FFFFFFC3FFE004001FFFFFFC3EFE004001FFFFFFC3FFE004401FFFFFFC3FFE004003FFFFFFC3F7E004803FFFFFFE3FFE004003FFFFFFE1FBE005003FFFFFFE1FFE006003FFFFFFE1FEE00400;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h3FFFFFFE1FFE000003FFFFFFE1FFE000003FFFFFFE1FFE000007FFFFFFE0FFE000007FFFFFFF0FFE000007FFFFFFF0FFE000007FFFFFFF0FFE000007FFFFFFF0FFE000007FFFFFFF07FE00000FFFFFFFF07FE00000FFFFFFFF87FE00000FFFFFFFF87FE00000FFFFFFFF83FE00000FFFFFFFF83FE00000FFFFFFFF83FE00001FFFFFFFF83FE00001FFFFFFFFC3FE00001FFFFFFFFC1FE00001FFFFFFFFC1FE00001FFFFFFFFC1FE00003FFFFFFFFC1FE00003FFFFFFFFE0FE00003FFFFFFFFE0FE00003FFFFFFFFE0FE00003FFFFFFFFE07E00003FFFFFFFFE07E00007FFFFFFFFF07E00007FFFFFFFFF03E00007FFFFFFFFF03E00007FFFFFFFFF03E0000FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFF01E0000FFFFFFFFFF81E0000FFFFFFFFFF80E0000FFFFFFFFFF80E0001FFFFFFFFFFC060001FFFFFFFFFFC060001FFFFFFFFFFC020001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF801FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 48;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000601FFFFFFFFFFC000701FFFFFFFFFF8000701FFFFFFFFFF8000780FFFFFFFFFF8000780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'hF00007C0FFFFFFFFFF00007C0FFFFFFFFFF00007C07FFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFE00007E07FFFFFFFFE00007F07FFFFFFFFE00007F03FFFFFFFFE00007F03FFFFFFFFE00007F83FFFFFFFFC00007F83FFFFFFFFC00007F83FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFF800007FC1FFFFFFFF800007FC1FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF000007FF0FFFFFFFF000007FF0FFFFFFFF000007FF07FFFFFFF000007FF07FFFFFFF000007FF07FFFFFFF000007FF87FFFFFFE000007FF87FFFFFFE000007FF87FFFFFFE000007FF83FFFFFFE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h0007FF83FFFFFFE002007FFC3FFFFFFE000007FFC3FFFFFFE004007DFC3FFFFFFC008007FFC3FFFFFFC000007FFC3FFFFFFC000007FFC3FFFFFFC010007F7E3FFFFFFC000007F7E1FFFFFFC020007FFE1FFFFFFC000007FBE1FFFFFFC000007FFE1FFFFFF8040007FFE1FFFFFF8000007FDF1FFFFFF8000007FFF1FFFFFF8000007FFF1FFFFFF8080007FEF0FFFFFF8000007FFF0FFFFFF8000007FFF0FFFFFF8000007FFF0FFFFFF0000007FFF8FFFFFF0000007FF78FFFFFF0000007FFF8FFFFFF0000007FFF8FFFFFF0000007FFF87FFFFF0000007FFF87FFFFF0200007FFF87FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h07FFFC7FFFFE0000007FFDC7FFFFE0400007FFFC7FFFFE0000007FFFC3FFFFE0000007FFFC3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFEE3FFFFE0000007FFEE3FFFFE0000007FFFE3FFFFC0800007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFF71FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0002007FFFF1FFFFC1004007FFFF1FFFFC1000007FFFF1FFFF80008007BFFF1FFFF80000007FFFF9FFFF80000007DFFF9FFFF80000007FFFF9FFFF80010007EFFF8FFFF80000007FFFF8FFFF80000007F7FF8FFFF80000007F7FF8FFFF80020007;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 56;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'hFFFF8FFFF82000007FFFF8FFFF02000007FFFF8FFFF00000007FFFF8FFFF00000007FFFF8FFFF00000007FFFF8FFFF00040007FFFFCFFFF00000003FFFFCFFFF00000003FFFFCFFFF00000001FFFFCFFFF00000001FFFFC7FFF00000000FFFDC7FFF00000000FFFDC7FFF00000000FEFFC7FFF000000007FFFC7FFF000000007FFFC7FFE000000007FFFC7FFE040000007FFFC7FFE040000003FFFC7FFE000000003FFFE7FFE000000003FFFE7FFE000000003F7FE7FFE000000001FFFE7FFE000000001FFFE7FFE000000201FFFE7FFE000000781FFFE7FFE000000F81FFFE7FFE001001F81FFFE3FFE001001FC0FFFE3FFE000003FC0FFFE3FFE000083FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'hFFE3FFE000003FE0FFFE3FFE000007FE0FFFE3FFE000007FE0FFFE3FFE000007FF07FEE3FFC000007FF07FEF3FFC00000FFF07FFF3FFC00000FFF07FFF3FFC00000FFF07FFF3FFC00000FFF87FFF3FFC00000FFF87FFF3FFC08001FFF87FFF3FFC08001FFF87FFF3FFC08001FFF83FFF3FFC00001FFFC3FFF3FFC00001FDFC3FFF3FFC00001FFFC3FFF3FFC00003F8FC3FFF3FFC00003F8FC3FFF1FFC00003FEFC3FFF1FFC00203FAFC3FFF1FFC00203FEFC3FFF1FFC00203FEFE3FFF1FFC00203FFFE1FFF1FFC00003FFFE1FFF1FFC00007FFFE1FFF1FFC00007FFFE1FFF9FFC00007FFFE1FFF9FF800047FFFE1FFF9FF800007FFFE1FFF9FF800007FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'hF9FF800007FFFF1FFF9FF800007FFFF1C9F9FF80000FCDBF1FFF9FF80000FFFFF1FFF9FF80000FFF7F0FFF9FF80FC0FFF7F1FFF9FF80000FFF5F0FFF9FF80000FFF7F0FFF9FF80000FFF5F0FFF9FF80000FFF7F0FFF9FF80000FFF5F0FFF9FF80000FFF7F8FFF9FF80000FFF5F8FFF9FF80000FFF7F8FFF9FF80000FFF7F8FFF9FF80000FC9BF8FFF9FF80001FFF7F8FFF9FF80001FFF7F8FFF9FF80001FFF5F8FFF9FF80001FFF7F8FFF9FF80001FFF5F8FFF8FF80001FFF7F8FFF8FF80001FFF5F8FFF8FF80001FFF7F8FFF8FF80001FFF5F8FFF8FF80001FFF7F8FFF8FF80001FFF5FCFFF8FF80001FCFFF8FFF8FF80001FC9BFC7FF8FF80001FFFFFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'hFF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FE3FFC0000FF80003FEAFFC0000FF80003FE87FC0000FF80003FF07FC0000FF80003FF77FC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFF0FC0000FF00003FF7FFC0000FF00003FFFFFC0000FF00002FFDFFC0000FF;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 56;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h000027FDFFC0000FF00002FFFFFC0000FF00002FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF000027FFDFC0000FF00002FBF9DC0000FF0000273FBC40000FF00002FB7BEE0000FF00003BF7DE40000FF00003BF3FE40000FF00003FFFFEC0000FF00003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF9FFF3FFFFFC0000FF9FFF3FFFFFC0000FF9FFF3FFFFFC0000FF9FFF3FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFF7F80000FF9FFF1FFFFFC0000FF9FFF1FFFFF80000FF9FFF1FDFBF80000FF9FFF1FFFFF80000FF9FFF1FFFFF80000FF9FFF1FFF7F80000FF9FFF1FFF6F80000FF9FFF1FFFFF80001FF9FFF1FFF7F80001FF9FFF1FFBBF80001FF9FFF1FFBFF80001FF9FFF0FFFEF80001FF9FFF0FFFEF80001FF9FFF07FFDF80001FF9FFF0FF57F80001FF9FFF0FFFFF80001FF9FFF0FFFFF00001FF9FFF8FFFFF00001FF9FFF8FFFFF00001FF9FFF8FFFFF00001FF9FFF8FFFFF00001FF8FFF8FFFFF03F81FF8FFF8FFFFF00081FF8FFF8FFFFF00081FF8FFF8FFFFF00081FF8F7F87FCFF00081FF8FF3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h87FCFF00001FF8FFF87FFFF00001FF8FFF87F9FF00001FF8FFF87F9FE00001FFCFFF87F9FE00001FFCFFF87FFFE00001FFCFFFC7FFFE00001FFCFFFC3FFFE00001FFCFFFC3FBFE00001FFCFFFC3F8FE00001FFCFFFC3F8FE00001FFCFFFC3FBFC00001FFCFFFC3F9FC00001FFCFFFC3FBFC00001FFCFFFC3FBFC00003FFCF7FC1FBFC00003FFCFFFE1F9FC00003FFCF7FE1F8F800003FFCF7FE1F8F800003FFCFFDE1F9F800003FFCF7FE1FFF800003FFC7FFE0FEF804003FFC7FFE0FFF804003FFC7FFE0FFF004003FFC7FFE0BFF000003FFC7FFF0FEF000003FFC7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FA000003FFE7FFF07FE000003FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h3FE000103FFE7FFF03FE000103FFE7FFF03DC000103FFE7FFF81FC000003FFE7FFF81F8000003FFE7FFF80F8000007FFE7FFF8070000007FFE7FFF8020000007FFE3FFFC000000007FFE3FFFC000000007FFE3FFFC000008007FFE3FFFC000000007FFE3FFFC000000007FFE3FFFE000000007FFE3BFFE000000007FFE3FFFE000000007FFF3FFFE000000007FFF3FF7F000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FFFF800000207FFF1FFFF80000020FFFF1FFBFC0000000FFFF1FFFFC0000000FFFF1FFFFE0000000FFFF1FFFFE0000000FFFF1FFFFE0000000FFFF1FFDFE0002000FFFF1FFFFE0000000FFFF1DFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h000000FFFF9DFFFE0000000FFFF9FFEFE0000000FFFF9FFFFE0000000FFFF8FFFFE0004000FFFF8FFF7E0000001FFFF8FFFFE0000041FFFF8FFFFE0008001FFFF8FFFBE0000001FFFF8FFFDE0000001FFFF8FFFFE0010001FFFF8FFFEE0000001FFFF8FFFFE0020001FFFFCFFFFE0040001FFFFC7FFFE0000001FFFFC7FFFE0000001FFFFC7FFFE0000081FFFFC7FFFE0000003FFFFC7FFFE0000003FFFFC7FFFE0000003FFFFC77FFE0000003FFFFC7FFFE0000003FFFFC7FFFE0000003FFFFC7FFFE0000003FFFFE3FFFE0000003FFFFE3FFFE0000103FFFFE3FFFE0000003FFFFE3FFFE0000003FFFFE3BFFE0000007FFFFE3FFFE0000007FFFFE3FFFE000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h0007FFFFE1FFFE0000007FFFFE1FFFE0000007FFFFE1FFFE0000007FFFFF1FFFE0000007FFFFF1FFFE0000007FFFFF1FFFE0000007FFFFF1FFFE000000FFFFFF1FFFE000040FFFFFF0FFFE000000FFFFFF0FFFE000000FFFFFF0FFFE000000FFFFFF0FFFE000000FFFFFF8F7FE000080FFFFFF8FFFE000000FFFFFF8FFFE000000FFFFFF8FFFE000001FFFFFF87FFE000101FFFFFF87BFE000001FFFFFF87FFE000001FFFFFF87FFE000001FFFFFFC7FFE000201FFFFFFC7FFE000001FFFFFFC3FFE000401FFFFFFC3EFE000003FFFFFFC3FFE000003FFFFFFC3FFE000803FFFFFFC3FFE000003FFFFFFE3FBE000003FFFFFFE1FFE002003FFFFFFE1FDE00400;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h3FFFFFFE1FFE000007FFFFFFE1FFE000007FFFFFFE1FFE000007FFFFFFE0FFE000007FFFFFFF0FFE000007FFFFFFF0FFE000007FFFFFFF0FFE000007FFFFFFF0FFE00000FFFFFFFF07FE00000FFFFFFFF07FE00000FFFFFFFF07FE00000FFFFFFFF87FE00000FFFFFFFF87FE00001FFFFFFFF83FE00001FFFFFFFF83FE00001FFFFFFFF83FE00001FFFFFFFF83FE00001FFFFFFFFC1FE00001FFFFFFFFC1FE00001FFFFFFFFC1FE00003FFFFFFFFC1FE00003FFFFFFFFC0FE00003FFFFFFFFE0FE00003FFFFFFFFE0FE00003FFFFFFFFE0FE00007FFFFFFFFE07E00007FFFFFFFFF07E00007FFFFFFFFF07E00007FFFFFFFFF03E0000FFFFFFFFFF03E0000FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFF01E0000FFFFFFFFFF81E0000FFFFFFFFFF81E0000FFFFFFFFFF80E0001FFFFFFFFFF80E0001FFFFFFFFFFC060003FFFFFFFFFFC020001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF801FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 56;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF801FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8000601FFFFFFFFFF8000701FFFFFFFFFF8000780FFFFFFFFFF8000780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'hF00007C0FFFFFFFFFF00007C0FFFFFFFFFF00007C07FFFFFFFFF00007E07FFFFFFFFE00007E07FFFFFFFFE00007E07FFFFFFFFE00007F07FFFFFFFFE00007F03FFFFFFFFE00007F03FFFFFFFFE00007F83FFFFFFFFC00007F83FFFFFFFFC00007F83FFFFFFFFC00007F81FFFFFFFFC00007FC1FFFFFFFF800007FC1FFFFFFFF800007FC1FFFFFFFF800007FC1FFFFFFFF800007FE1FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF000007FE0FFFFFFFF000007FE0FFFFFFFF000007FF0FFFFFFFF000007FF0FFFFFFFF000007FF07FFFFFFF000007FF07FFFFFFE000007FF07FFFFFFE000007FF87FFFFFFE000007FF87FFFFFFE000007FF87FFFFFFE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h0007FF83FFFFFFE002007FF83FFFFFFE000007FFC3FFFFFFE000007DFC3FFFFFFC008007FFC3FFFFFFC000007FFC3FFFFFFC010007FFC3FFFFFFC000007FFC3FFFFFFC000007F7E1FFFFFFC020007FFE1FFFFFFC000007FBE1FFFFFF8000007FBE1FFFFFF8040007FFE1FFFFFF8000007FDE1FFFFFF8000007FFF1FFFFFF8000007FFF1FFFFFF8000007FFF0FFFFFF8000007FEF0FFFFFF8000007FFF0FFFFFF0000007FFF0FFFFFF0100007FFF0FFFFFF0000007FF78FFFFFF0000007FFF8FFFFFF0000007FFF8FFFFFF0000007FFF8FFFFFF0200007FFF87FFFFF0000007FFF87FFFFF0000007FFF87FFFFE0000007FFFC7FFFFE0000007FFFC7FFFFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h07FFFC7FFFFE0000007FFFC7FFFFE0400007FFDC7FFFFE0000007FFFC7FFFFE0000007FFFC3FFFFE0000007FFFC3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFC0000007FFFE3FFFFC0800007FFEE3FFFFC0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFF71FFFFC0000007FFFF1FFFF81002007FFFF1FFFF80004007FFFF1FFFF80000007FFFF1FFFF80008007BFFF1FFFF80000007FFFF1FFFF80000007DFFF1FFFF80010007FFFF9FFFF80000007EFFF9FFFF80000007FFFB8FFFF80000007FFFB8FFFF80000007F7FF8FFFF80000007;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h8000100284200007F8000100084200007F8000100084200007F8000100184200007F8000100084200007F80001FFF84200007F80001FFF84200007F80001FB987E00007F80001199CFE00007F80001199EC200007F80001199CC200007F80001199EC200007F80001DD9CC200007F80001DD9ED200007F80001FFFFDA00007F80001FFFFFE00007F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F8FFF1FFFFFE3FFC7F8FFF1FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF8FFFFFE7FFC7F8FFF8FFFFFE7FFC7FCFFF8FFFFFE7FFC7F8FFF8FFFFFC7FFC7FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFF8FFFFFC7FFC7FCFFF80000007FFC7FCFFF80000007FFC7FCFFF80000007FFC7FCFFF80275007FFC7FCFFF882F5007FFC7FCFFF883F7007FFC7FCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FC047FFCFFCFFF883DC047FFCFFCFFF801D4047FFCFFCFFF801C5047FFCFFCFFF80311007FFCFFCFFF80001007FFCFFCFFF84041007FFCFFCFFF84041007FFCFFCFFF84041087FFCFFCFFF8404008FFFCFFCFFFC400008E03CFFCFFFC400008E03CFFCFFFC400008FFB8FFC7FFC403008FFF8FFC7FFC401008FFF8FFC787C000008FFF8FFC781;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hC001000FFF8FFC7FFC200000FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC202011FFF8FFE7FFE000011FFF8FFE7FFE100001FFF8FFE7FFE100021FFF8FFE7FFE102021FFF8FFE7FFE101021FFF9FFE7FFE100021FFF9FFE7FFE100021FFF9FFE7FFE001021FFF9FFE7FFE082001DFF9FFE7FFE082041DFF9FFE7FFE082043DFF9FFE7BFF080043DFF9FFE7BEF080043DFF9FFE7BEF040043DFF1FFE3FEF0420C3FFF1FFE3BEF040083FFF1FFE3BEF040083FFF1FFE3BFF060083FF71FFE3FFF062187FF71FFE3FFF822107FF71FFE3FFF830107FF71FFE3FFF830307FF71FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h18307FF71FFF3FFF818607FFF1FFF3FFF81CE07FFF1FFF3FFF80FC0FFFF1FFF3FFFC0FC0FFFF3FFF3FFFC0780FFFF3FFF3FFFC0300FFFF3FFF3FF7C0000FBFF3FFF3FF7C0001FBFE3FFF1FFFC0001FBFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF1DFBF0003FFFE3FFF1DFBF0007FFFE3FFF1DFFF8007FFEE3FFF9FFFF8007F7EE3FFF9FFFF800FF7EE7FFF9FFFF800FFFFE7FFF9FFFFC00FFFFC7FFF8FFFFC01FFFFC7FFF8FFDFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF07FEFFC7FFF8FFEFF07FEFFC7FFF8FFEFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'hFFFDC7FFF8FFFFF03FFFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE01FEFFC7FFF8FFFFE00FEFFE7FFF8FFFFC00FFFFE7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFFF8007FFFE3FFF9FFFF8007FFEE3FFF1FFFF0003F7EE3FFF1FFFF0003FFEE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFF3FFF1FFFC0000FFFF3FFF3FFFC0000FFFF3FFF3FFFC0380FFFF3FFF3FF7C07C0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC1FC07FFF1FFF3FFF81FE07FFF1FFF3FFF81FF07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'hFFF3FFE3FFF81FE07FFF1FFE3FFF83FF07FFF1FFE3FFF83FF07FFF1FFE3FFF83CF03FFF1FFE3FFF03CF83FF71FFE3FFF07CF83FF71FFE3BFF07EF83DF71FFE3FFF07CF83DF79FFE3BFF07CF83DF79FFE3FFF07CFC3DF79FFE7FFF0FCFC3FFF9FFE7FFF0FCFC3FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FEE0FFFE1FFF9FFE7FFE1FC7E1FFF9FFE7FEE1FC7E1FFF9FFE7FEE1FCFE1FFF9FFE7FFE1FC7E1FFF8FFE7FFE1FE7E1FFF8FFE7FFE1FF7E0FFF8FFC7FFE1FF7F0FFF8FFC7FFC3FFFF1FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC3E4DF8E47CFFC7FFC7E4DF8FFFCFFC7FFC7E4DF8FFFCFFC7FFC7FFFF8FFFCFFCF81C7FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF87FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF8FFFBFC7FFCFFCFFF87E49FC7FFCFFCFFF8FE4DFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FE4DFC7FFC7FCFFF8FECFFC7FFC7FCFFF8FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h7FCFFF8FFFFFC7FFC7F8FFF8FFFFFC3FFC7FCFFF8FFFFFE3FFC7F8FFF8FFFFFE00007F8FFF8FFFFFE00007F8FFF9FFFFFE00007F8FFF9FF87FE00007F80001FF07FE00007F80001FF13FE00007F80001FF03FE00007F80001FF4FFE00007F80001FFFBFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F8000107FFC200007F8000100084200007F8000100084200007F8000100084200007F;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h7FFFFC7FFF8EFFFF07FFFFC7FFFCEFF7F07FFFFC7FFFCFFF7F07FFFDC7FFFCFFFFF07FFFD8FFFFC7FFBF07FFFD8FFFFC7FFBF07FFFF8FFFFC7FFDF07FBFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFE707F7FF8FFFFC7FFF707EFFF8FFFFC77FFF07CFFF8FFFFC77FFF07DFFF8FFFFC7FFFF07FFFB0FFFFE3FFFF07FFFB1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3BFFF07FFFF1FFFFE3BFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE1FFFF07FFF61FFFFE1FFFF07FFF63FFFFF1FFFF07FFFE1FFFFF1FFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFE3FFFFF1FFFF07FFEC3FFFFF0FFFF07FFEC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF8EFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8FFFF07FFDC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF877FF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFB87FFFFF87FFF07FFB87FFFFFC7BFF07FFF87FFFFFC7FFF07FFF8FFFFFFC7FFF07FF70FFFFFFC3DFF07FF70FFFFFFC3DFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFC3EFF07FEF0FFFFFFE3FFF07FFE0FFFFFFE1F7F07FDE1FFFFFFE1F7F07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FBF07FBE1FFFFFFE1FFF07F7E1FFFFFFE1FDF07F7C1FFFFFFE0FEF07EFC1FFFFFFF0FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h1FFFFFFF0FF707DFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF87FF07FF83FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE07FFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC0FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFF80F07C07FFFFFFFFF80F07C07FFFFFFFFFC0F07807FFFFFFFFFC070700FFFFFFFFFFC030700FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF8003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000200FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFFC0703807FFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'hF80F03C07FFFFFFFFF80F03E07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03FC1FFFFFFFFE0FF03FC1FFFFFFFFE0FF03FC0FFFFFFFFC0FF03FC0FFFFFFFFC0FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF87FFFFFFF87FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'hFF03BFC3FFFFFFF0FFF03BFC1FFFFFFE0FDF03DFC1FFFFFFE0FFF03FFE1FFFFFFE1FFF03EFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03F7E1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FFF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC3FFF03FEF0FFFFFFC3FFF03FFF8FFFFFFC7FFF03FFF8FFFFFFC7FFF03FF787FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFB87FFFFF87FFF03FFBC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC3FFFFF8FFFF03FFDC3FFFFF0FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFE3FFFFF0FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1BFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF0FFFFC3FFFF03FFFF8FFFFC77FFF03FFFB8FFFFC7FFEF03FFFB8FFFFC7FFDF03FFFF8FFFFC7FFFF03BFFF8FFFFC7FFBF039FFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03F7FF8FFFFC7FFFF03F7FFCFFFFC7FFFF03FFFFC7FFFCEFFFF03FBFDC7FFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFF8070380FFFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFE0FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF0FFF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'hFF03FFC3FFFFFFE0FFF03BFC1FFFFFFE0FFF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FBF03FFE1FFFFFFE1FFF03FFE1FFFFFFE1F7F03F7E1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FBE1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FFF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC7BFF03FFF0FFFFFFC7FFF03FFF8FFFFFF87FFF03FFF8FFFFFF87FFF03FF787FFFFF877FF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF8FFFF03FFB87FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFC3FFFFF1DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1FFFF03FFFE3FFFFE1FFFF03FFFE1FFFFE1BFFF03FFFE1FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC7FFFF03FFFF0FFFFC7FFFF03FFFF8FFFFC7FFEF03FFFB8FFFFC7FFDF03FFFB8FFFFC7FFFF03BFFF8FFFFC7FFBF039FFF8FFFFC7FFFF03DFFF8FFFFC7FF7F03EFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03F7FF8FFFFCEFFFF03F7FF8FFFF8FFFFF03FFFFCFFFF8FFFFF03FBFFCFFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h7FFFDC7FFF8FFFFF07FDFD8FFFF8FFFFF07FDFF8FFFF8FFF7F07FFFF8FFFF8EFF7F07FFFF8FFFFCEFFFF07FFFF8FFFFCFFFBF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFE707FFFF8FFFFC7FFF707EFFF8FFFFC7FFF707DFFB0FFFFC7FFF707DFFB1FFFFC77FF707FFFF1FFFFC77FF707FFFF1FFFFC77FF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFE1FFFFE3FFF707FFF61FFFFE3BFF707FFF61FFFFE3BFF707FFFE3FFFFE3FFF707FFFE3FFFFE1FFF707FFFE3FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1DFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFEC3FFFFF1DFF707FFFC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0FFF707FFFC7FFFFF0EFF707FFDC7FFFFF0FFF707FFD87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFB87FFFFF87FF707FFB87FFFFF87FF707FFF8FFFFFF87FF707FFF0FFFFFF87BF707FF70FFFFFFC7FF707FF70FFFFFFC7FF707FFF0FFFFFFC7DF707FFF0FFFFFFC3DF707FEF0FFFFFFC3FF707FEF0FFFFFFC3EF707FFE1FFFFFFC3EF707FDE1FFFFFFC3FF707FDE1FFFFFFE3F7707FFE1FFFFFFE1F7707FBE1FFFFFFE1FB707FFE1FFFFFFE1FB707F7C1FFFFFFE1FD707EFC1FFFFFFE1FD707EFC1FFFFFFE1FE707DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h3FFFFFFE0FF707FFC3FFFFFFF0FF707FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F83FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E07FFFFFFFFF01F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030000FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000000FFFFFFFFFFC030300FFFFFFFFFFC070300FFFFFFFFFF8070380FFFFFFFFFF80F0380FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF01F03E07FFFFFFFFF01F03E07FFFFFFFFF03F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC1FF03FC0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF81FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF07FFFFFFF07FF03FF07FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'hFF03FFC3FFFFFFF0FFF03BFC3FFFFFFE1FFF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FFF03EFE1FFFFFFE1F7F03EFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03F7E1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FFF1FFFFFFC3DFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFF87FFF03FEF0FFFFFF87FFF03FFF0FFFFFF87FFF03FFF8FFFFFF87FFF03FF78FFFFFF87FFF03FF787FFFFF87FFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFB87FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC3FFFFF1FFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFE1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1BFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFB8FFFFC7FFFF03BFFB8FFFFC7FFFF03BFFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03EFFF8FFFFCFFFFF03FFFF8FFFF8FFFFF03F7FF8FFFF8FFFFF03FFFF8FFFF8FFFFF03FFFF8FFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 38;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFF8070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF01F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF0FFFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'hFF07FFC3FFFFFFE1FEF07BFC3FFFFFFE1FCF07BFC3FFFFFFE1FEF07DFC3FFFFFFE1FEF07EFC1FFFFFFE1FEF07EFC1FFFFFFC1FEF07FFE1FFFFFFC3EEF07F7E1FFFFFFC3FEF07FFE1FFFFFFC3FEF07FBE1FFFFFFC3FEF07FBE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC7FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FF78FFFFFF8FFFF07FF78FFFFFF8FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFF87FFFFF0FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h07FFDC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFF1FFFFC77FFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFBF07FFFF1FFFFC7FFFF07BFFF8FFFFCEFFFF07DFFB9FFFF8FFFFF07DFFB8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFEFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 46;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'hFFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FBFF8FFFF9FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1FFFFF07FDFFCFFFF1FFFFE03FDFFC7FFF1FFFFC03FFFDC7FFF1FFBFC01FFFDC7FFF1FFFFC01FFFDC7FFF1FFFF800FFFFC7FFF1FFFF800FEFFC7FFF1FFFF000FFFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0003FFFE7FFE3FFFE0003F7FE7FFE3FFFC0003F7FE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFF80781FFFE3FFE3FFF80F80FFEE3FFE3FFF80F80FFEE3FFE3FFF81FC0FFEE3FFE3FFF81FC0FFEE3FFE7FFF83FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FBFF3FFE7FFF03FE07BFF3FFE7FEF07FE07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFC7FFE1FDF83FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFC1F8FC3FFF1FFC7FFC1F8FC3FFF1FFCF7FC1F8FC1FFF1FFCFFFC3F8FE3FFF1FFCFFFC3FAFE1FFF1FFCF7FC3FEFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1DFF9FFCFFFC3FFFE1DFF9FFCFFFC7FFFF1DFF9FFCFFF87FFFF1DFF9FFCFFD87FFFF1DF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h79FFCFFD87FFFF0DF79FFCFFF87CDBF0C879FFCFFF87CDBF0FFF9FFCFFF87C9BF0FFF9FF8FFD87FBDF0FFF9FF8F0387FBDF0FFF9FF8FFF87FBDF0FFF9FF8FFF8FFBDF0FFF9FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FC99F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FC99F8FFF8FF8FFF0FFBDF8FFF8FF8FFF0FFBDF87FF8FF8FFF0FFBDF87FF8FF8FFF1FFBDF87FF8FF8FFF1FFBDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFBDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8FF9FFF1FEDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'hFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF4FFC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF47FC0000FF80001FF7FFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80001FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003E110840000FF800020010860000FF800020010840000FF800020010840000FF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 46;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h800030010840000FF800020010840000FF800020010860000FF800020010840000FF800020010860000FF80003FFF0840000FF80003FFF0860000FF800011FFFDE0000FF80003333CDC0000FF80003B33C860000FF8000333BC840000FF8000333B8C40000FF8000173B88C0000FF8000173FEFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1040304FFF8FF9FFF1040100FFF8FF9FFF1040900FFF8FF8FFF0040B00FFF8FF8FFF0040300FFF8FF8FFF0042308FFF8FF8FFF0042108FFF8FF8FFF0842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF8800108FFF8FF8FFF8800308FFF8FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800200FFF9FF8FFF8000000C079FF8FFF8000000E079FF8FFF8000010DFF9FFCFFF8405010DFF9FFCFFF8405010DFF9FFCF0F8405011DFF9FFCF03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h8405011DFF9FFCF7F8401011FFF9FFCF7F8400011FFF9FFCF7F8400001FFF9FFCF7FC400031FF79FFCF7DC005021FF79FFCF7DC207021FF79FFCFFDC200021FF71FFCF7DC200021FFF1FFCF7DC200021FF71FFCF7FC200021FF71FFCF7DC205021FF71FFCFFDC305043FF71FFCFFDC107043FFF1FFC7FDC105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105003FFF1FFC7FFE005083FFF1FFC7FFE085083FFF1FFC7FFE085087FFF3FFC7FFE085087FFF3FFE7FFE085087FFF3FFE7FFF0C5107FFF3FFE7FFF045107FFF3FFE7FFF047107BFF3FFE7FFF067307BFF3FFE7FFF060207BFE3FFE7FFF02020FBFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h3060FFFE3FFE7FFF03040FFFE3FFE7FEF818C0FFFE3FFE3FEF81FC0FFFE3FFE3FEF80F80FFFE3FFE3FFF80F81FFEE3FFE3FFF80701FFEE3FFE3BFF80001FFFE3FFE3BFFC0001FFEE3FFE3BFFC0001FFFE3FFE3BFFC0003FFFE3FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFF3FFFE0003FFFE7FFF3FF7E0003F7FC7FFF3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF801FFFFC7FFF1FFBF801FEFFC7FFF1FFFFC01FEFFC7FFF1FFFFC03FFFDC7FFF1DFFFE03FFFFC7FFF1DFFFE07FFFD8FFFF1DFDFF07FFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FDFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h7FDFF8FFFF8FFEFF07FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FBFF8FFFF8FFF7F07FBFF8FFFF8FFFBF07FFFF8FFFF8FFFBF07FFFB8FFFF8EFFDF07F7FB0FFFF8EFFDF07FFFB1FFFFCEFFEF07EFFF1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFF61FFFFC77FFF07FFF61FFFFC7FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFC3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFC3FFFFE1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0EFFF07FFB87FFFFF0FFFF07FFB8FFFFFF8FFFF07FFF8FFFFFF8F7FF07FFF0FFFFFF8F7FF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87BFF07FFF0FFFFFF87FFF07FEE1FFFFFFC7DFF07FFE1FFFFFFC7DFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3EFF07FDE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07BBC1FFFFFFC3F7F07BFC1FFFFFFC3FFF07B7C3FFFFFFE1FBF07B7C3FFFFFFE1FBF07AFC3FFFFFFE1FDF079FC3FFFFFFE1FEF079F8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h3FFFFFFE1FEF07BF83FFFFFFE1FFF07FF83FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FE0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFF83FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07E07FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0701FFFFFFFFFF8070601FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 46;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFFC070700FFFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'hF81F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07C07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07BFC3FFFFFFE1FFF07BFC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07FFC3FFFFFFC1F7F07EFC3FFFFFFC3FFF07FFC1FFFFFFC3FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3DFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC7FFF07FDE1FFFFFF87BFF07FDF1FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF8FFFF07FFF8FFFFFF8FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h07FFDC7FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1BFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC77FFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFBF07FFFF1FFFFC7FFFF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFF7F07DFFF8FFFF8FFFFF07DFFB8FFFF8FFFFF07EFFB8FFFF8FFEFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X15_Y53_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 54;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h800020030840000FF800020010840000FF800020010840000FF800020010840000FF800020010840000FF80003FFF0840000FF80003FFF0840000FF80003FFFFDC0000FF80003333CFC0000FF80003B33E840000FF8000233BE840000FF8000333F8840000FF80003B7BA8C0000FF80003BFBEE40000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1012A04FFF8FF9FFF1010A00FFF8FF9FFF1052A00FFF8FF9FFF1050A00FFF8FF9FFF1072200FFF8FF9FFF1050100FFF8FF9FFF1052100FFF8FF9FFF1050108FFF8FF9FFF0050308FFF8FF9FFF0052108FFF8FF9FFF0052908FFF8FF9FFF0052908FFF8FF9FFF0842908FFF8FF9FFF0812808FFF8FF8FFF0810208FFF8FF8FFF8800208FFF9FF8FFF8808208FFF9FF8FFF8800200FFF9FF8FFF8800200FFF9FF8FFF8800210FFF9FF8FFF8800000C079FF8FFF8800010C079FF8FFF8000010FFF9FF8FFF8006011FFF9FF8FFF8007011FFF9FF8F0F8405011FF79FF8F03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h8405011FF79FFCFFF8401011FF79FF8FFF8403001FF79FFCFFF8401001FFF9FFCFFF8400001FF71FFCFFF8404021FF71FFCFFFC006021FF71FFCFFFC002021FF71FFCF7FC200021FFF1FFCF7FC200021FFF1FFCF7FC203023FFF1FFCF7DC201003FFF1FFCF7DC201043FFF1FFCF7DC003043FFF1FFCF7DC105043FFF3FFCF7DC101043FFF1FFCF7DC105043FFF1FFC7FDE101043FFF1FFC7FDE103003FFF3FFC7FFE101083FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE087187BFF3FFC7FFE085187BFF3FFC7FFF047107BFF3FFC7FFF047107BFE3FFE7FFF047307BFE3FFE7FFF06030FFFE3FFE7FFF02060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h30E0FFFE3FFE7FFF030C0FFFE3FFE7FFF818C0FFEE3FFE7FFF81FC0FFEE3FFE7FEF80FC1FFFE3FFE3FEF80F01FFEE3FFE3FEF80781FFEE7FFE3FFF80001FFFE3FFE3FFFC0001FFFE3FFE3BFFC0001FFFE7FFE3BFFC0003FFFE7FFE3BFFC0003F7FE7FFF3BFFC0003F7FC7FFE3BFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF801FEFFC7FFF1FFBF801FEFDC7FFF1FFBFC01FFFDC7FFF1FFFFC03FFFDC7FFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1DFDFE07FFFF8FFFF1DFDFE07FDFF8FFFF9DFFFE07FDFF8FFFF9FFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 54;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'hFFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FBFF8FFFF1FFFFF07FFFF8FFFF1DFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1FFFFE03FDFFCFFFF1FFFFC03FFFFCFFFF1FFFFC01FFFFC7FFF1FFFF801FFFDC7FFF1FFFF800FFFDC7FFF1FFFF800FFFDC7FFF1FFFF000FEFFC7FFF3FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0003FFFC7FFE3FFFE0003FFFE7FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFE3BFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFF80101FFFE3FFE3FFF80781FFFE3FFE3FFF80F81FFFE3FFE3FFF80F80FFFE3FFE7FFF81FC0FFFE3FFE7FEF81FC0FFEE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'hFEE3FFE7FEF03FE0FFEE3FFE7FFF07FE0FFEE3FFE7FFF07FF07BFE3FFE7FFF07DF07BFF3FFE7FFF07DF07FFF3FFC7FFF07DF07FFF3FFC7FFE0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDFC3FFF1FFC77FE1FDFC3FFF3FFC7FFC1FFFC3FFF1FFCF7FC1FBFC3FFF1FFCFFFC1FBFC3FFF1FFCFFFC3F8FC3FFF1FFCFFFC3F8FC1FFF1FFCFFFC3FAFE3FFF1FFCFFFC3FEFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFDC3FFFE1FFF9FFCFFFC7FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFD87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFF87FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87CDBF0C8F9FF8FFF87CDBF0FFF9FF8FFF87CD9F0FFF9FFCFFF87FF5F0FFF9FF8F038FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F8FFF9FF8FFF8FFF5F8FFF9FF8FFF0FFF5F8FFF8FF8FFF0FFF5F8FFF8FF8FFF0FC93F8FFF8FF8FFF0FC9BF8FFF8FF9FFF0FCD3F8FFF9FF9FFF0FFF5F8FFF8FF9FFF0FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FCD9FC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF1FFC0000FF80001FF1FFC0000FF80001FF1FFC0000FF80001FF07FC0000FF80001FF47FC0000FF80001FF77FC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800020010840000FF800020010840000FF800020910840000FF800020010840000FF;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h7FFFF8FFFF9FFEFE07FFFF8FFFF8FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFF7E07FFFF8FFFF8FFF7E07FFFF9FFFF8FFFFE07FFFB0FFFF8FFFFE07F7FB1FFFF8FFFFE07F7FB1FFFF8FFFDE07FFFF1FFFF8EFFEE07EFFF1FFFF8EFFEE07CFFF1FFFFC7FFFE079FFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFE1FFFFC7FFFE07BFF63FFFFC7FFFE07BFF61FFFFC77FFE07BFFE3FFFFC77FFE07BFFE3FFFFC7FFFE07BFFE3FFFFC3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFC3FFFFE3FFFE07BFEC3FFFFE3BFFE07BFEC3FFFFE3FFFE07BFFC3FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFFC7FFFFF1DFFE07FFD87FFFFF1DFFE07FFD87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07BFF8FFFFFF0EFFE07BFF87FFFFF0EFFE07BFB8FFFFFF0FFFE07BFF8FFFFFF0FFFE07BFF0FFFFFF8FFFE07BFF0FFFFFF8F7FE07BF70FFFFFF8FFFE07BF70FFFFFF87FFE07BFF0FFFFFF87FFE07BFF0FFFFFF87BFE07BEF1FFFFFF87FFE07BEE1FFFFFF87FFE07BFE1FFFFFFC7DFE07BFE1FFFFFFC7DFE07BDE1FFFFFFC3FFE07BFE1FFFFFFC3EFE07BBE1FFFFFFC3FFE07BBC1FFFFFFC3F7E07BFC3FFFFFFC3F7E07B7C3FFFFFFC3FBE07AFC3FFFFFFE1FBE07AFC3FFFFFFE1FDE079FC3FFFFFFE1FCE079F8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h3FFFFFFE1FEE07BF83FFFFFFE1FFE07FF83FFFFFFE0FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC0FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFFC020001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 54;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070700FFFFFFFFFF80F0700FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'hFF07FF83FFFFFFE1FDF07FFC3FFFFFFE1FFF07BFC3FFFFFFE1FBF07DFC3FFFFFFC1F7F07DFC3FFFFFFC3FFF07EFC3FFFFFFC3FFF07EFC3FFFFFFC3EFF07F7E1FFFFFFC3FFF07F7E1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FBE1FFFFFF83FFF07FFE1FFFFFF87BFF07FFE1FFFFFF87FFF07FDF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FEF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF0EFFF07FF78FFFFFF0FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF1FFFF07FFB87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFDC7FFFFE1BFFF07FFFC7FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFC37FFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC6FFFF07FFFF1FFFF8EFFFF07FFFF1FFFF8FFF7F07BFFF1FFFF8FFFFF07DFFF1FFFF8FFFFF07DFFF9FFFF8FFFFF07EFFF8FFFF8FFEFF07EFFB8FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFDFF07;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h00000FFFF8FFFFF00000207FFF8FFFFF00000207FFF8FFFFF00020007FFF8FFDFF00000007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFE00000007FFF9FFFFE00010007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFBF800000007FFF1DFBF800000007FFF1DFFF800000007FFF1DFFF800000003FFF1FFFF000008103FFF1FFFF000000103FFF1FFFF000000103FFF1FFFE000000103FFF1FFFE000000003FFF1FFFE000000003FFF3FFFE000000003FFF3FFFE000000003FFF3FF7C000000003FFF3FF7C000004003FFF3FF7C078004003FFF3FFFC07C000003FFF3FFFC0FC000003FFF3FFFC0FC000003FFE3FFF81FE000003FFE3FFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h0003FFE3FFF83FE000003FFE3FFF83FF000001FFE3BFF83FF000001FFE3BFF87FF000001FFE3BFF07FF800001FFE3BFF07FF800001FFE3BFF07FF800001FFE7FFF07FF800001FFE7FFF07FF802081FFE7FFF0FFFC00001FFE7FFF0FFFC02081FFE7FEF0FFFC00081FFE7FEF0FFFC02001FFE7FEF0FFFC00081FFE7FEE1FCFC00001FFE7FEE1FFFE00001FFE7FFE1FAFE00001FFE7FFE1FEFE00001FFE7FFE1FEFE00001FFE7FFE1FAFE00001FFC7FFE1FFFE00001FFC7FFE1FFFE00001FFC7FFE3FFFF00001FFC7FFE3FFFF00001FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFCFFFC3FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h00FFCFFFC7FFFF00000FFCFFFC7FFFF01F80FFCFFFC7EC9F81000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCF81C7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF8FFFFF80000FFCFFF8FFFFF80000FFCFFF8FFFFFC0000FFCFFF8FEC9FC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FF8FFF8FFFFFC0000FF8FFF8FEFFFC0000FF8FFF8FEC9FC0000FFCFFF8FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'hFF8FFF8FFFFFC0000FF8FFF9FFFFFC0000FF8FFF9FFFFFC0000FF8FFF9FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFCFFE0000FF8FFF1FF2BFE0000FF80001FFC3FE0000FF80001FFE3FE0000FF80001FF4BFE0000FF80001FFEBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFDFFE0000FF80001FFFFFE0000FF800011DEFFE0000FF;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h80001FF6FFE0000FF800011F6FFE0000FF800011F6FFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800015B9FFE0000FF80001DF9FFA0000FF800019F9FD20000FF800017B9ECA0000FF80001FD9FDA0000FF80001FDDFDA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF9FFFFFC7FFCFF8FFF9FFFFFC7FFCFF8FFF9FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'hFF8FFFFFC7FFCFF8FFF8FFFFFC7FFCFF8FFF80000047FFCFF8FFF80001047FFCFF8FFF80375047FFCFFCFFF803FF047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FF047FFCFFCFFF881FD047FFCFFCFFF881FD047FFCFFCFFF881C5007FFCFFCFFF88001007FFCFFCFFF80001007FFCFFCFFF8004108FFFCFFCFFF8404108FFFCFFCFFF8404108FFFCFFCFFF8404008FFF8FFCFFF8400008E078FFCFFF8400008E078FFCFFFC400008FFF8FFCFFFC403008FFF8FFCFFFC403008FFF8FFCFFFC400000FFF8FFCFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hC401010FFF8FFCFFFC000010FFF8FFCFFFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC203011FFF8FFC7FFC203011FFF8FFC7FFC203011FFF9FFC7FFE202011FFF9FFC7FFE000021FFF9FFC7FFE100021FFF9FFE7FFE101021FFF9FFE7FFE102021FFF9FFE7FFE102021DFF9FFE7FFE100021DFF9FFE7FFE102021DFF9FFE7FFE083043DFF9FFE7FFE081043DFF9FFE7FFE080043DFF9FFE7FFE080043FFF1FFE7FFF081043FFF1FFE7FFF0830C3FFF1FFE7FFF043083FF71FFE7FFF043083FF71FFE7FFF043083FF71FFE7BFF063187FF71FFE3BFF063187FF71FFE3FFF863107FF71FFE3FFF830307FFF1FFE3FFF830307FFF1FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h30607FFF3FFE3FFF818607FFF3FFE3FFF81EE0FFFF3FFF3FFF80FC0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC0780FBFF3FFF3FFFC0780FBFF3FFF3FFFC0301FBFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0001FFFE3FFF3FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFEE3FFF1FFFF0007FFEE3FFF1DFFF0007FFEE3FFF1FFBF8007F7EE7FFF1FFFF8007F7FE7FFF9FFFF800FFFFE7FFF9FFFFC00FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFE03FFFFC7FFF8FFDFE03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF07FDFDCFFFFCFFFFF07FDFD8FFFFCFFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFFF07FBFF8FFFFC7FFFF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFFF07F7FF8FFFFC7FFFF07EFFF8FFFFC7FFFF07CFFF8FFFFC7FFFF07DFFB0FFFFC7FFFF07FFFB1FFFFE7FFFF07FFFF1FFFFE7FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFEC3FFFFF1FFFF07FFEC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC7FFFFF8FFFF07FFFC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFB87FFFFF87FFF07FFF87FFFFF87FFF07FFF8FFFFFFC7BFF07FFF0FFFFFFC7FFF07FF70FFFFFFC7FFF07FF70FFFFFFC3FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFC3FFF07FEF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FDE1FFFFFFE3FFF07FDE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FFF07FBE1FFFFFFE1FFF07F7E1FFFFFFE1FFF07EFC1FFFFFFE1FFF07EFC1FFFFFFF0FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F83FFFFFFFFF07F07F83FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E07FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07C0FFFFFFFFFFC0F0780FFFFFFFFFFC070700FFFFFFFFFFC070700FFFFFFFFFFC030601FFFFFFFFFFE010001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC010001FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFFC070000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'hF80F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FFFFFFFFF83F00007FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFE07F00001FFFFFFFFE07F00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFF83FF00000FFFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000003FFFFFFF07FF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'hFF000003FFFFFFF0FEF004003FFFFFFE0FDF000001FFFFFFE1FBF002001FFFFFFE1FBF000001FFFFFFE1F7F000001FFFFFFE1F7F000801FFFFFFE1FFF000001FFFFFFE1EFF000001FFFFFFC3FFF000401FFFFFFC3FFF000000FFFFFFC3DFF000200FFFFFFC3FFF000000FFFFFFC3FFF000000FFFFFFC3BFF000100FFFFFFC7BFF000000FFFFFFC7FFF000000FFFFFF87FFF000000FFFFFF877FF0000807FFFFF877FF0000007FFFFF87FFF0000007FFFFF87FFF0000007FFFFF8FFFF0000407FFFFF8FFFF0000007FFFFF8EFFF0000007FFFFF8FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000203FFFFF0FFFF0000003FFFFF1DFFF0000003FFFFF1DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFE1FFFF0000003FFFFE3BFFF0000001FFFFE3BFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000081FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE77FFF0000001FFFFC77FFF0000001FFFFC7FFEF0000000FFFFC7FFCF0000000FFFFC7FFDF0000000FFFFC7FFBF0000000FFFFC7FFBF0060000FFFFC7FFFF0000000FFFFC7FF7F0000000FFFFC7FF7F0010000FFFFCFFFFF0008000FFFFCEFFFF0000000FFFFCEFEFF0000000FFFF8EFFFF0004000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC010001FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'hF81F00007FFFFFFFFF81F00007FFFFFFFFF01F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFE0FFF000003FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'hEF000003FFFFFFE1FEF004003FFFFFFE1FCF006003FFFFFFE1FAF000003FFFFFFE1FAF000001FFFFFFE1F6F000001FFFFFFE1FEF000001FFFFFFC3EEF000801FFFFFFC3EEF000001FFFFFFC3FEF000001FFFFFFC3DEF000001FFFFFFC3DEF000201FFFFFFC3FEF000000FFFFFFC7BEF000000FFFFFFC7BEF000000FFFFFF87FEF000100FFFFFF87FEF000000FFFFFF877EF000000FFFFFF877EF000000FFFFFF87FEF000080FFFFFF8FFEF0000007FFFFF8FFEF0000007FFFFF8EFEF0000007FFFFF8EFEF0000007FFFFF0FFEF0000407FFFFF0FFEF0000007FFFFF0FFEF0000007FFFFF1FFEF0000007FFFFF1DFEF0000207FFFFF1FFEF0000007FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h0000003FFFFF1FFEF0000003FFFFF1FFEF0000003FFFFE1FFEF0000003FFFFE1FFEF0000003FFFFE3BFEF0000103FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000001FFFFE3FFEF0000001FFFFE3FFEF0000001FFFFE37FEF0000001FFFFC77FEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFCF0000001FFFFC7FFDF0000001FFFFC7FFBF0040000FFFFC7FFFF0000040FFFFC7FF7F0020040FFFFCEFF7F0000000FFFFCEFFFF0010000FFFF8FFFFF0000000FFFF8FFEFF0000000FFFF8FFFFF0008000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 49;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h8000377BFFC0000FF80002779FFC0000FF80002779FFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFF0D40000FF80003FFFFDC0000FF80003733FDC0000FF80003FBBEDC0000FF80003F3BFB40000FF800037FBEB40000FF80003F7BADC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC7FF8FF80003FFFFFC7FF8FF80003FFFFFC7FF8FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF1010A04FFF8FF9FFF1018A04FFF8FF9FFF1050A04FFF8FF9FFF1058A00FFF8FF9FFF1050A00FFF8FF9FFF1058E00FFF8FF9FFF1050100FFF8FF9FFF1059D00FFF8FF9FFF1051908FFF8FF9FFF107B108FFF8FF9FFF1052108FFF8FF9FFF005A908FFF9FF9FFF0052908FFF9FF9FFF087A908FFF9FF9FFF0852908FFF9FF9FFF0800308FFF9FF9FFF8800208FFF9FF8FFF8800208FFF9FF8FFF8800208FFF9FF8FFF8808200FFF9FF8FFF8800200FFF9FF8FFF8800010C079FF8FFF8800010C079FF8FFF8800010FFF9FF8FFF8007011FFF9FF8FFF8407011FFF9FF8FFF8405011FF79FFCFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h8405011FF79FFCFFF8407011FF79FFCFFF8401011FF79FFCFFF8401021FF79FFCFFF8403021FF79FFCFFFC406021FF71FFCFFFC007021FF71FFCFFFC207021FF71FFCFFFC201021FFF1FFCFFFC200021FFF1FFCF7FC205023FFF1FFCFFFC205043FFF1FFCFFFC207043FFF1FFCFFDC207043FFF1FFCFFFC107043FFF1FFCF7FC101043FFF1FFCFFFE105043FFF1FFCFFFE101043FFF3FFC7FFE101083FFF3FFC7FFE101083FFF3FFC7FFE087087FFF3FFC7FFE087087FFF3FFC7FFE087187FFF3FFC7FFE087187BFF3FFE7FFF0C7107BFF3FFE7FFF0C7107BFF3FFE7FFF047307BFF3FFE7FFF067307BFE3FFE7FFF06020FFFE3FFE7FFF06060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h3060FFFE3FFE7FFF838C0FFFE3FFE7FFF83FC0FFEE3FFE7FFF81FC0FFEE3FFE7FFF81F81FFEE3FFE7FFF80F81FFEE3FFE3FFF80F01FFEE3FFE3FFF80001FFFE7FFE3FFFC0001FFFE7FFE3FFFC0003FFFE7FFE3BFFC0003FFFE7FFE3FFFC0003F7FE7FFE3FFFC0003F7FE7FFE3FFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF801FEFFC7FFF1FFBF801FEFDC7FFF1FFFFC03FFFDC7FFF1FFFFC03FFFDCFFFF1FFFFE07FFFFCFFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF9FFFFE07FDFF8FFFF9DFFFE07FDFF8FFFF9FFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 49;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000FFFF9FFDFF0000000FFFF9DFFFF0004000FFFF9DFFFF0000000FFFF1DFFFF0000000FFFF1FFFFF0000000FFFF1FFFFE0002000FFFF1FF9FE0000000FFFF1FFFFC00000007FFF1FFFFC00000207FFF1FFFF800000207FFF1FFFF800000007FFF3FFFF000010007FFF3FFFF000000007FFF3FFFF000000007FFF3FF7F000000007FFF3FF7E000000007FFF3FFFE000000007FFF3FFFE000000007FFE3BFFE000000007FFE3BFFC000008007FFE3BFFC000000007FFE3FFFC000000007FFE3FFFC000000007FFE3FFFC060000007FFE3FFF8078000003FFE3FFF80F8000003FFE7FFF81F8000003FFE7FFF81FC000003FFE7FEF83FC000003FFE7FEF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h0103FFE7FEF03FE000103FFE7FFF07FE000103FFE7FFF07FE004003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF0FFF000003FFE7FFF0FFF000003FFC7FFF0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE1FFF800003FFC77FE1FFF800003FFC77FE1FFFC00003FFCF7FE1FFFC00003FFCF7FE1FFFC00001FFCF7FE1FFFC00001FFCF7FC3FBFC00001FFCF7FC3FFFC00001FFCFFFC3FAFC00001FFCFFFC3FFFE00001FFCFFFC3FEFE00001FFCFFDC3FFFE00001FFCFFDC3FFFE00001FFCFFDC3FFFE00001FFCFFDC7FFFE00001FFCFFDC7FFFE00001FFCFFD87FFFE00001FFCFFDC7FFFF00001FFCFFD87FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h01FFCFFF87FFFF00001FF8FFF87FFFF03701FF8FFF87CDBF00001FF8FFF87FFFF00001FF8FFF87FFDF00001FF8F038FFFDF00001FF8FFF8FFFDF00001FF8FFF8FFFDF00001FF8FFF8FFFDF00001FF8FFF8FFFDF80001FF8FFF8FFFDF80001FF8FFF8FFFDF80001FF9FFF8FFFDF80001FF9FFF8FFFDF80001FF9FFF0FFFDF80000FF9FFF0FC9BF80000FF9FFF0FFFDF80000FF9FFF0FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDFC0000FF9FFF1FFFDFC0000FF9FFF1FFFBFC0000FF9FFF1FCDBFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF1FFC0000FF80001FF9FFC0000FF80001FF8FFC0000FF80001FF67FC0000FF80001FF77FC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003EFFFFC0000FF80002FFFFFC0000FF8000277BFFC0000FF;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h7FFFF8FFFF9FFFFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FFFB9FFFF8FFFBE07F7FB1FFFF8FFFFE07F7FB1FFFF8FFFFE07FFFF1FFFF8FFFFE07EFFF1FFFFCFFFFE07CFFF1FFFFCFFFFE079FFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFE1FFFFC7FFFE07BFF61FFFFC7FFFE07BFF63FFFFC7FFFE07BFFE3FFFFC7FFFE07BFFE3FFFFC7FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFEC3FFFFE3FFFE07BFEC3FFFFE3FFFE07BFFC3FFFFE3FFFE07BFFC7FFFFE3FFFE07B;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFC7FFFFE1FFFE07BFFC7FFFFF1FFFE07BFFC7FFFFF1DFFE07BFD87FFFFF1FFFE07BFD87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF8FFFFFF0FFFE07BFB8FFFFFF0FFFE07BFF8FFFFFF8FFFE07BFF0FFFFFF8FFFE07BFF0FFFFFF8FFFE07BF70FFFFFF8FFFE07BF70FFFFFF8FFFE07BFF0FFFFFF87FFE07BFF0FFFFFF87FFE07BEF1FFFFFF87FFE07BEE1FFFFFFC7FFE07BFE1FFFFFFC7FFE07BFE1FFFFFFC7FFE07BDE1FFFFFFC3FFE07BFE1FFFFFFC3FFE07BBE1FFFFFFC3FFE07BBC1FFFFFFC3F7E07BFC3FFFFFFC3FFE07B7C3FFFFFFE3FBE07AFC3FFFFFFE1FFE07AFC3FFFFFFE1FFE079FC3FFFFFFE1FFE079F8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h3FFFFFFE1FFE07BF83FFFFFFE1FFE07FF83FFFFFFE1FFE07FF87FFFFFFE0FFE07FF87FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FF0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC3FE07FC1FFFFFFFFC1FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07F03FFFFFFFFE07E07E07FFFFFFFFF07E07E07FFFFFFFFF03E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFFC060601FFFFFFFFFFC060401FFFFFFFFFFC020001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF801FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 49;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC070001FFFFFFFFFF8070001FFFFFFFFFF80F0000FFFFFFFFFF81F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'hF01F0000FFFFFFFFFF01F0000FFFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFE07F00007FFFFFFFFE07F00007FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00003FFFFFFFFC1FF00003FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF83FF00001FFFFFFFF83FF00001FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF87FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFE0FFF000007FFFFFFE0FFF000007FFFFFFE1FFF000003FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'hFF000003FFFFFFE1FDF000003FFFFFFE1F9F004003FFFFFFE1FBF000003FFFFFFC1F7F002003FFFFFFC3F7F001003FFFFFFC3EFF001003FFFFFFC3EFF000003FFFFFFC3FFF000801FFFFFFC3DFF000001FFFFFFC3FFF000401FFFFFFC7FFF000001FFFFFF87BFF000001FFFFFF87BFF000201FFFFFF87FFF000001FFFFFF87FFF000001FFFFFF877FF000100FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF0EFFF000000FFFFFF0EFFF000080FFFFFF0FFFF000000FFFFFF0FFFF000000FFFFFF1FFFF0000007FFFFF1FFFF0000407FFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h0000007FFFFE1FFFF0000207FFFFE3BFFF0000007FFFFE3BFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000103FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFC37FFF0000003FFFFC77FFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000001FFFFC7FFFF0000081FFFFC7FFFF0000081FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFDF0000001FFFFCEFFBF0000001FFFFCEFFFF0000001FFFF8FFF7F0040001FFFF8FFF7F0020001FFFF8FFFFF0000001FFFF8FFFFF0010001FFFF8FFEFF0000040FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0008000FFFF9FFDFF00;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h800013FEFFE00007F800013FAFFE00007F800013FEFFE00007F80001FFFFFE00007F80001FFBFFE00007F80001FFFFFE00007F80001FFF87A00007F80001FFFFFE00007F800017B9CFE00007F800013D9CCA00007F80001199CC600007F800015DBCC200007F80001DD9EDA00007F80001DD9EFA00007F80001FFFFFA00007F80001FFFFFE3FFC7F80001FFFFFE7FFC7F80001FFFFFE7FFC7F80001FFFFFE7FFC7F80001FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF8FFFFFE7FFC7FCFFF8FFFFFE7FFC7FCFFF8FFFFFE7FFC7FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hFF8FFFFFC7FFC7FCFFF8FFFFFC7FFC7FCFFF80000007FFCFFCFFF88000007FFC7FCFFF882F5007FFCFFCFFF883F7007FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FC047FFCFFCFFF883DC047FFCFFCFFF801D5047FFCFFCFFF80041007FFCFFCFFF84001007FFCFFCFFF84041007FFCFFCFFF84041087FFCFFCFFF8404108FFFCFFCFFFC404108FFFCFFCFFFC404008E03CFFCFFFC400008E03CFFCFFFC400008FFBCFFCFFFC403008FFF8FFCFFFC403008FFF8FFC7FFC000008FFF8FFC7FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hC202000FFF8FFC7FFC201000FFF8FFC7FFC201010FFF8FFC7FFC200010FFF8FFC7FFC201010FFF8FFC7FFC203010FFF8FFE7FFC203010FFF8FFE7FFC203011FFF8FFE7FFE003011FFF8FFE7FFE100001FFF8FFE7FFE102021FFF9FFE7FFE102021FFF9FFE7FFE102021FFF9FFE7FFE100021FFF9FFE7FFE101021FFF9FFE7FFE183021FFF9FFE7FFE083001DFF9FFE7FFF082041DFF9FFE7FFF082043DFF9FFE7FFF080043DFF9FFE7BFF083043DFF9FFE7FFF043043DFF9FFE7BFF0430C3FFF1FFE3FEF043083FFF1FFE3BFF043083FFF1FFE3FFF063083FF71FFE3FFF863187FF71FFE3FFF823107FF71FFE3FFF830307FF71FFE3FFF830307FF71FFF3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h38707FF71FFF3FFF818607FFF1FFF3FFF81CE07FFF1FFF3FFFC0FC0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC0780FFFF3FFF3FFFC0780FFFF3FFF3FFFC0000FBFF3FFF3FFFC0001FBFF3FFF3FFFE0001FBFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0007FFFE3FFF9FFFF8007FFEE3FFF9FFFF8007F7EE3FFF9FFFF800FF7EE7FFF9FFFFC00FFFFE7FFF9FFFFC00FFFFE7FFF9FFFFC01FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h000207FFF8EFFFF00000007FFF8FFFFF00020007FFF8FFFFF00020007FFF8FFFFF00000007FFF8FFDFF00000007FFF8FFFFF00000007FFF8FFFFE00000007FFF8FFFFE00000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFF800000007FFF9FFBF800000103FFF9DFBF800008103FFF1DFFF000000003FFF1DFFF000000003FFF1DFFF000000003FFF1FFFF000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF3FFFE000000003FFF3FFFC030000003FFF3FF7C078000003FFF3FF7C0FC000003FFF3FFFC0FC000003FFF3FFFC0FC000003FFF3FFF81FE000003FFF3FFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h0001FFF3FFF81FF000001FFF3FFF83FF000001FFE3FFF83FF000001FFE3FFF83FF000001FFE3FFF87FF800081FFE3BFF07FF800001FFE3BFF07FF802081FFE3BFF07FF802081FFE3BFF07FFC00001FFE7BFF07FFC02081FFE7FFF0FFFC00001FFE7FFF0FFFC00001FFE7FFF0FFFC00001FFE7FFE0FFFC00001FFE7FEE0FFFE00001FFE7FEE1FFFE00001FFE7FEE1FC7E00001FFE7FEE1FD7E00001FFE7FEE1FD7E00001FFE7FEE1FC7E00001FFE7FFE1FF7E00001FFE7FFE1FF7E00000FFE7FFE1FFFF00000FFE7FFE3FFFF00000FFE7FFC3FFFF00000FFC7FFE3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00FFC7FFC3FFFF80000FFC7FFC7FFFF81B80FFC7FFC7E4DF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCF81C7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFFC0000FFCFFF87FFFFC0000FFCFFF8FFFFFC0000FFCFFF8FE4DFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFDFC00007FCFFF8FE4DFC0000FFCFFF8FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h7FCFFF8FFFFFC00007FCFFF8FFFFFE00007FCFFF8FFFFFE00007F8FFF8FFFFFE00007FCFFF9FFFFFE00007F8FFF9FFFFFE00007FCFFF9FFFFFE00007F8FFF9FF17FE00007F80001FF17FE00007F80001FF53FE00007F80001FFFFFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFBFFE00007F800017FAFFE00007F800013FAFFE00007F;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFFC7FFFCFFF7F07FFFFC7FFFCFFF7F07FDFDCFFFFCFFFFF07FFFD8FFFFC7FFFF07FFFD8FFFFC7FFFF07FFFF8FFFFC7FFFF07FBFF8FFFFC7FFDF07FFFF8FFFFC7FFFF07F7FF8FFFFC7FFFF07F7FF8FFFFC7FFF707EFFF8FFFFC7FFFF07CFFF8FFFFE7FFFF07DFFF8FFFFE7FFFF07FFFB0FFFFE3FFFF07FFFB1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3BFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFF1FFFF07FFF61FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFE3FFFFF1FFFF07FFEE3FFFFF1FFFF07FFEC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF8FFFF07FFFC7FFFFF8FFFF07FFFC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFB87FFFFFC7FFF07FFB87FFFFFC7FFF07FFF87FFFFFC7FFF07FFF8FFFFFFC7FFF07FF70FFFFFFC3FFF07FF70FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFE3FFF07FEF0FFFFFFE3FFF07FFF0FFFFFFE3FFF07FDE1FFFFFFE1F7F07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FFF07FBE1FFFFFFE1FFF07F7E1FFFFFFE1FFF07F7C1FFFFFFF1FFF07EFC1FFFFFFF0FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h1FFFFFFF0FFF07DFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF87FF07FF83FFFFFFF87FF07FF87FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE07FFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFF07F07F83FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF83F07E07FFFFFFFFF81F07E07FFFFFFFFF81F07E07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07C07FFFFFFFFFC0F0780FFFFFFFFFFC070780FFFFFFFFFFC070700FFFFFFFFFFE030600FFFFFFFFFFE010001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC00007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8003FFFFFFFFFFFFFC007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC007FFFFFFFFFFFFF8003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC00007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE010000FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFFC070000FFFFFFFFFF80F00007FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'hF80F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FFFFFFFFF81F00003FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFE07F00001FFFFFFFFE07F00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFC0FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC3FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF87FF000007FFFFFFF87FF000003FFFFFFF07FF000003FFFFFFF07FF000003FFFFFFF07FF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'hFF004003FFFFFFF0FEF004001FFFFFFF0FDF002001FFFFFFE1FDF000001FFFFFFE1FBF001001FFFFFFE1FFF000801FFFFFFE1F7F000001FFFFFFE1FFF000001FFFFFFE1EFF000001FFFFFFE3EFF000001FFFFFFC3FFF000200FFFFFFC3DFF000000FFFFFFC3DFF000000FFFFFFC3FFF000100FFFFFFC3FFF000000FFFFFFC7BFF000000FFFFFFC7FFF000000FFFFFFC7FFF000080FFFFFF87FFF0000007FFFFF877FF0000007FFFFF87FFF0000007FFFFF87FFF0000007FFFFF87FFF0000407FFFFF8FFFF0000007FFFFF8EFFF0000007FFFFF8EFFF0000007FFFFF8FFFF0000003FFFFF8FFFF0000203FFFFF0FFFF0000003FFFFF0FFFF0000003FFFFF1DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h0000003FFFFF1DFFF0000003FFFFF1FFFF0000103FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000001FFFFF1FFFF0000001FFFFE3BFFF0000001FFFFE3BFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE37FFF0000000FFFFC77FEF0000040FFFFC7FFEF0000040FFFFC7FFDF0000000FFFFC7FFBF0040000FFFFC7FFBF0040000FFFFC7FFFF0020000FFFFC7FFFF0010000FFFFC7FF7F0000000FFFFC7FFFF0000000FFFFC7FFFF0008000FFFFCFFFFF0000000FFFFCEFEFF00040207FFFCEFFFF00;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h80000DD3FFE0000FF80002D53F7E0000FF80001D53F7E0000FF80000FFFFFE0000FF80003FBFF7E0000FF80001FFFF7E0000FF80003FFF8F60000FF80001FFFFFE0000FF800011FFCFE0000FF800011FFCA60000FF800011FF8E60000FF800011FFAE60000FF800015BF9A60000FF80001DBFEFE0000FF80001FFFFFC0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'hFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF10000047FFCFF9FFF10102047FFCFF9FFF1032A047FFCFF9FFF1032A047FF8FF9FFF1032B047FF8FF8FFF1032F047FF8FF8FFF10727047FF8FF8FFF00025047FF8FF8FFF0042F047FF8FF8FFF0042F00FFF8FF8FFF8842F00FFF8FF8FFF8842700FFF8FF8FFF8842F08FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF8802B08FFF8FF8FFF8800308FFF8FFCFFF8800308FFF8FF8FFF8800208FFF8FFCFFF8800208FFF8FFCFFF8000208FFF8FFCFFF8000008E078FFCFFF8000000E079FFCFFF8400000DFF9FFCFFF8407010DFF9FFCFFF8407010DFF9FFCFFF8405010DFF9FFCFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h8407011DFF9FFCFFF8407011DFF9FFCFFFC404011DFF9FFCF7DC400011DFF9FFCFFFC001011DFF9FFCFFFC207001DFF9FFCFFFC207021FFF9FFCFFDC200021FFF9FFCFFFC202021FFF9FFCFFFC202021FFF9FFCFFFC207021FF79FFCFFFC207021FF71FFC7FFC105021FF71FFC7FFE105043FF71FFC7FFE107043FF71FFC7FFE107043FF71FFC7FFE107043FF71FFC7FFE107043FFF1FFC7FFE185043FFF1FFC7FFE085083FFF1FFE7FFE087083FFF1FFE7FFE087083FFF1FFE7FFE087087FFF3FFE7FFF0C7087FFF3FFE7FFF047187FFF3FFE7FFF047107FFF3FFE7FFF067107FFF3FFE7FFF067307FFF3FFE7FFF060307BFF3FFE7FFF03020FBFF3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h3060FBFF3FFE7FFF838E0FBFE3FFE3FEF81DC0FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FFFE3FFE3FFF80F81FFFE3FFE3FFFC0701FFFE3FFE3BFFC0201FFFE3FFE3FFFC0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0003FFEE7FFF3FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0007F7FE7FFF3FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF801FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC01FEFFC7FFF1FFFFC03FEFFC7FFF1FFFFE07FFFFC7FFF9FFDFF07FFFDCFFFF9FFFFF07FFFDCFFFF9FFFFF07FFFD8FFFF9FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000FFFF8FFDFF0004000FFFF8FFDFF0000000FFFF9FFFFF0000000FFFF9FFFFF0000000FFFF9FFFFF00000207FFF9DFFFE00000207FFF1DFFFE00000007FFF1DFBFC00000007FFF1FFBFC00000007FFF1FFFF800000007FFF1FFFF800010007FFF1FFFF800000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000000007FFF3FFFF000000007FFF3FFFE000000007FFF3FF7E000000007FFF3FF7E000008007FFF3FFFE000000007FFF3FFFC000000003FFE3FFFC000000003FFE3FFFC000000003FFE3BFFC020000103FFE3BFFC078000103FFE3BFF80F8000103FFE3BFF80F8000003FFE3FFF81FC000003FFE3FFF81FC000003FFE3FFF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h4003FFE7FFF83FE004003FFE7FFF03FE000003FFE7FEF07FF000003FFE7FEF07FF000003FFE7FEF07FF000003FFE7FEF07FF000003FFE7FFF0FFF800003FFE7FFF0FFF800003FFE7FFF0FFF800003FFE7FFF0FFF800001FFE7FFE0FFF800001FFC7FFE0FFF800001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FEFC00001FFC7FFE1FCFC00001FFC7FFC1FDFE00001FFCFFFC3FCFE02001FFCFFFC3FEFE00001FFCF7FC3FEFE00001FFCF7FC3FFFE02081FFCF7FC3FFFE00001FFCF7FC3FFFE02001FFCF7FC3FFFF00081FFCF7FC3FFFF00081FFCF7FC7FFFF00081FFCFFFC7FFFF00081FFCFFFC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h01FFCFFFC7FFFF00001FFCFFFC7FFFF01781FFCFFFC7ED9F00001FFCFFF87FFFF00001FFCFFD87FBFF00001FFCF0187FAFF00000FFCFFF87FAFF80000FFCFFF8FFAFF80000FFCFFF8FFBFF80000FF8FFF8FFAFF80000FF8FFF8FFAFF80000FF8FFF8FFAFF80000FF8FFF8FFBFF80000FF8FFF8FFAFF80000FF8FFF8FFEFF80000FF8FFF8FED9F80000FF8FFF8FFFFF80000FF8FFF8FFAFF80000FF8FFF8FFAFF80000FF8FFF8FFAFF80000FF8FFF0FFBFFC0000FF8FFF0FFAFFC0000FF8FFF1FFAFFC0000FF8FFF1FFAFFC0000FF8FFF1FFBFFC0000FF8FFF1FFAFFC0000FF9FFF1FFAFFC0000FF9FFF1FFFBFC0000FF9FFF1FEDBFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF07FC0000FF80001FF17FC0000FF80001FF07FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80002FFEF7E0000FF80000FD7F7E0000FF800015D3F7E0000FF;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h7FDFF8FFFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFF8FFFFCFFFBF07FFFF8FFFFCFFFDF07F7FF8FFFFCFFFDF07F7FB9FFFFCFFFFF07EFFB1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFE7FFFF07FFF61FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEC3FFFFE1FFFF07FFFC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF07FFDC7FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFB8FFFFFF8FFFF07FFB8FFFFFF8F7FF07FFF8FFFFFF8FFFF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FF70FFFFFF87BFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FEF0FFFFFFC7FFF07FEE1FFFFFFC7DFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3EFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFE3FFF07FBE1FFFFFFE3FFF07F7C1FFFFFFE1FFF07F7C1FFFFFFE1FFF07EFC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h3FFFFFFE1FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFF81F07C0FFFFFFFFFF81F0780FFFFFFFFFF80F0780FFFFFFFFFF80F0700FFFFFFFFFFC070601FFFFFFFFFFC030401FFFFFFFFFFC010001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC070001FFFFFFFFFF8070000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'hF81F0000FFFFFFFFFF01F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF07F00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000003FFFFFFE0FFF000003FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'hEF000003FFFFFFE1FCF000003FFFFFFE1FCF004003FFFFFFE1FAF002003FFFFFFE1FEF001001FFFFFFE1F6F000001FFFFFFC3FEF000001FFFFFFC3EEF000801FFFFFFC3FEF000001FFFFFFC3FEF000001FFFFFFC3DEF000401FFFFFFC3FEF000001FFFFFFC7FEF000201FFFFFFC7BEF000001FFFFFF87FEF000000FFFFFF87FEF000000FFFFFF87FEF000100FFFFFF877EF000000FFFFFF87FEF000000FFFFFF8FFEF000000FFFFFF8FFEF000080FFFFFF8FFEF000000FFFFFF8EFEF0000007FFFFF0FFEF0000007FFFFF0FFEF0000407FFFFF0FFEF0000007FFFFF1FFEF0000007FFFFF1DFEF0000007FFFFF1DFEF0000007FFFFF1FFEF0000007FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'h0000207FFFFF1FFEF0000003FFFFE1FFEF0000003FFFFE1FFEF0000003FFFFE3BFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000103FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000001FFFFC37FEF0000001FFFFC77FEF0000081FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFDF0000001FFFFC7FFBF0000001FFFFC7FFBF0000001FFFFCFFFFF0040001FFFFCEFF7F0020000FFFF8EFFFF0020000FFFF8FFFFF0010000FFFF8FFFFF0000000FFFF8FFEFF0008000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 41;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000FFFF8FFDFF0000000FFFF9FFFFF0004000FFFF9FFFFF0000000FFFF9DFFFF0000000FFFF1DFFFF0002000FFFF1DFFFE0000000FFFF1FFBFE00000207FFF1FFBFC00000207FFF1FFFFC00000007FFF1FFFF800000007FFF1FFFF800010007FFF1FFFF800000007FFF1FFFF000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FFFE000000007FFF3FF7E000000007FFF3FF7E000000007FFF3FFFE000000007FFF3FFFE000000007FFE3BFFC000000007FFE3BFFC000000003FFE3BFFC000000003FFE3BFFC020000003FFE3FFFC0F8000003FFE3FFF80F8000003FFE3FFF80F8000103FFE3FFF81FC000103FFE7FFF81FC000103FFE7FFF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h0003FFE7FEF83FE000003FFE7FEF03FE004003FFE7FEF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF0FFF000003FFE7FFF0FFF800003FFE7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FDFC00001FFC7FFE1FFFC00001FFC77FE1F9FC00001FFCF7FE1FCFC00001FFCF7FE3F8FE00001FFCF7FC3FAFE00001FFCF7FC3FEFE00001FFCF7FC3FEFE00001FFCF7FC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3FFFE02001FFCFFFC7FFFF02001FFCFFFC7FFFF02001FFCFFDC7FFFF02001FFCFFDC7FFFF020;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h81FFCFFDC7FFFF02001FFCFFD87FFFF03701FFCFFD87CDBF00001FFCFFD87FFFF00001FFCFFD87FBFF00001FF8F0187FFFF00001FF8FFF8FFBFF00001FF8FFF8FFFFF00001FF8FFF8FFBFF80001FF8FFF8FFFFF80000FF8FFF8FFBFF80000FF8FFF8FFFFF80000FF8FFF8FFBFF80000FF8FFF8FFFFF80000FF8FFF8FFBFF80000FF8FFF8FCDBF80000FF8FFF8FFBFF80000FF8FFF0FFFFF80000FF9FFF0FFBFF80000FF9FFF0FFFFF80000FF9FFF1FFBFF80000FF9FFF1FFFFF80000FF9FFF1FFBFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FEFFFC0000FF9FFF1FCDBFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF07FC0000FF80001FF27FC0000FF80001FF27FC0000FF80001FF6FFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFF7FE0000FF80003FFFFFC0000FF800037FFFFE0000FF80002453FFC0000FF;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 41;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h80003753FFE0000FF80003757FFE0000FF8000365DFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003777EFC0000FF8000373BCAC0000FF8000333BDA40000FF8000373BC8C0000FF8000373FE9C0000FF8000373FEFC0000FF80001FFFFFC0000FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1050B047FF8FF9FFF1050304FFF8FF9FFF1040100FFF8FF9FFF1040900FFF8FF9FFF0040B00FFF8FF9FFF0040B08FFF8FF9FFF0042308FFF8FF8FFF0842B08FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8800B08FFF8FF8FFF8800308FFF9FF8FFF8800208FFF8FF8FFF8800208FFF9FF8FFF8800208FFF9FF8FFF8800200FFF9FF8FFF8800000C079FF8FFF8000000C079FFCFFF8400010DFF9FFCFFF8407010DFF9FFCFFF8407010DFF9FFCFFF8405011DFF9FFCFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h8405011DFF9FFCFFF8405011FFF9FFCFFF8401011FFF9FFCFFFC400011FFF9FFCF7FC400001FF79FFCFFFC007021FF79FFCFFFC207021FF79FFCF7DC200021FF79FFCFFFC200021FF71FFCFFFC200021FF71FFCFFDC204021FF71FFCFFFC207023FF71FFCFFDC205063FF71FFCFFFC107043FFF1FFCFFFE105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE107043FFF1FFC7FFE107043FFF1FFC7FFE185083FFF1FFC7FFE085083FFF3FFC7FFE087087FFF3FFC7FFE087087FFF3FFE7FFE087187FFF3FFE7FFF0C7107FFF3FFE7FFF047107FFF3FFE7FFF047107BFF3FFE7FFF067307BFF3FFE7FFF060307BFF3FFE7FFF02060FBFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h3060FFFE3FFE7FFF838E0FFFE3FFE7FFF81DC0FFFE3FFE7FFF81FC0FFFE3FFE3FFF81F80FFFE3FFE3FFF80F81FFEE3FFE3FFF80701FFEE3FFE3FFFC0001FFEE3FFE3FFFC0001FFEE3FFE3FFFC0001FFFE3FFE3FFFC0003FFFE7FFF3FFFC0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0003F7FE7FFF3FFFE0007F7FC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF801FFFFC7FFF1FFFF801FEFFC7FFF1FFFFC01FEFFC7FFF1FFFFC03FFFDC7FFF1FFFFE07FFFDCFFFF1FFFFE07FFFDCFFFF9DFFFF07FFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FDFF8FFFF9FFFFF0;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h7FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FB1FFFFCFFFFF07FFFB1FFFFCFFFFF07EFFF1FFFFCFFFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFF61FFFFC77FFF07FFF61FFFFC7FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'hFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF8FFFF07FFB8FFFFFF8FFFF07FFF8FFFFFF8FFFF07FFF0FFFFFF8F7FF07FFF0FFFFFF8FFFF07FF70FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FEF1FFFFFFC7FFF07FFE1FFFFFFC7FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3FFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07BBE1FFFFFFC3FFF07BFC1FFFFFFE3FFF07B7C3FFFFFFE1FFF07B7C3FFFFFFE1FFF07AFC3FFFFFFE1FFF079FC3FFFFFFE1FEF079FC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h3FFFFFFE1FEF07BF83FFFFFFE1FFF07FF83FFFFFFE0FFF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF0FFFFFFFF07FF07FF0FFFFFFFF87FF07FE0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC1FFFFFFFFC3FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC1FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07E07FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF03F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFFF81F07C0FFFFFFFFFF81F0780FFFFFFFFFF80F0780FFFFFFFFFF80F0701FFFFFFFFFFC070601FFFFFFFFFFC070401FFFFFFFFFFC030001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 41;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC070001FFFFFFFFFF8070000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = 2048'hF81F0000FFFFFFFFFF01F0000FFFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF07F00007FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00003FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF87FF00000FFFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFE0FFF000007FFFFFFE0FFF000003FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = 2048'hFF000003FFFFFFE1FDF004003FFFFFFE1FDF000003FFFFFFE1FBF002003FFFFFFE1F7F000003FFFFFFE3F7F001003FFFFFFC3FFF000001FFFFFFC3EFF000801FFFFFFC3FFF000001FFFFFFC3DFF000001FFFFFFC3DFF000001FFFFFFC3FFF000001FFFFFFC7BFF000001FFFFFF87BFF000001FFFFFF87FFF000000FFFFFF87FFF000000FFFFFF877FF000100FFFFFF877FF000000FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8FFFF000080FFFFFF8EFFF000000FFFFFF0FFFF000000FFFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF1FFFF0000407FFFFF1DFFF0000007FFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = 2048'h0000207FFFFE1FFFF0000007FFFFE1FFFF0000007FFFFE3BFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000103FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFC77FFF0000003FFFFC77FFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000081FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFDF0000001FFFFC7FFBF0000001FFFFCEFFBF0000001FFFFCEFF7F0000001FFFF8EFF7F0000001FFFF8FFFFF0020040FFFF8FFFFF0000040FFFF8FFEFF0010000FFFF8FFEFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'hFFFDC7FFF8FFFFF03FFFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFDFF03FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE01FEFFC7FFF8FFFFE00FEFFE7FFF8FFFFC00FFFFE7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFFF8007FFFE3FFF9FFBF8007FFEE3FFF1FFFF0003F7EE3FFF1DFFF0003FFEE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFF3FFF1FFFC0000FBFF3FFF3FFFC0000FFFF3FFF3FFFC03C0FFFF3FFF3FFFC07C0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC1FE07FFF1FFF3FFF81FE07FFF1FFF3FFF81FF07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF1FFE3FFF83FF07FFF1FFE3FFF83FF07FFF1FFE3FFF83CF03FFF1FFE3FFF03CF83FF71FFE3FFF87CF83FF71FFE3FFF07EF83DF71FFE3BFF07CF83DF79FFE3FFF07CF83DF79FFE3FFF0FCFC3DF79FFE7FFF0FCFC3FFF9FFE7FFF0FCFC3FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FFF0FCFC1FFF9FFE7FFE0FFFE1FFF9FFE7FEE1FFFE1FFF9FFE7FFE1FC7E1FFF9FFE7FFE1FCFE1FFF9FFE7FFE1FDFE1FFF8FFE7FFE1FE7E1FFF8FFE7FFE1FFFF0FFF8FFC7FFE3FF7F0FFF8FFC7FFC3FFFF1FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC3E4DF8E07CFFC7FFC7E4DF8FFFCFFC7FFC7E4DF8FFFCFFC7FFC7FFFF8FFFCFFCFFFC7FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF87FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF8FFFBFC7FFCFFCFFF87E49FC7FFCFFCFFF8FE4DFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FE4FFC7FFCFFCFFF8FECFFC7FFC7FCFFF8FECDFE7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'hFFCFFF8FFFFFE7FFC7F8FFF8FFFFFC3FFC7FCFFF8FFFFFE3FFC7FCFFF9FFFFFE00007F8FFF8FFFFFE00007FCFFF9FFFFFE00007F8FFF9FF87FE00007FC0001FF6FFE00007F80001FFFBFE00007F80001FF2BFE00007F80001FF4FFE00007F80001FFFBFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F8000107FFC200007F8000100484200007F8000180584200007F8000140484200007F;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h7FFFFC7FFFCEFFFF07FFFFC7FFFCEFF7F07FFFFC7FFFCFFF7F07FDFDC7FFFCFFFFF07FFFD8FFFFC7FFBF07FFFD8FFFFC7FFBF07FFFF8FFFFC7FFDF07FBFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFE707F7FF8FFFFC7FFF707EFFF8FFFFC77FFF07CFFF8FFFFC77FFF07DFFF8FFFFC7FFFF07FFFB0FFFFE3FFFF07FFFB1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3BFFF07FFFF1FFFFE3BFFF07FFFF1FFFFE3FFFF07FFFE1FFFFF1FFFF07FFF61FFFFE1FFFF07FFF63FFFFF1FFFF07FFFE1FFFFF1FFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFE3FFFFF1FFFF07FFEC3FFFFF0FFFF07FFEC3FFFFF0FFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8EFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8FFFF07FFDC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF877FF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFB87FFFFF87FFF07FFB87FFFFFC7BFF07FFF8FFFFFFC7FFF07FFF8FFFFFFC7FFF07FF70FFFFFFC3DFF07FF70FFFFFFC3DFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFC3EFF07FEF0FFFFFFE3FFF07FFE1FFFFFFE1F7F07FDE1FFFFFFE1F7F07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FBF07FBE1FFFFFFE1FFF07F7E1FFFFFFE1FDF07F7C1FFFFFFE0FEF07EFC1FFFFFFF0FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h1FFFFFFF0FF707DFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF87FF07FF83FFFFFFF87FF07FF87FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFF80F07C07FFFFFFFFFC0F07C07FFFFFFFFFC0F07807FFFFFFFFFC070700FFFFFFFFFFC030700FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h8000140A8420000FF8000140E8420000FF800014068420000FF800010028420000FF800010028420000FF80001FFF8420000FF80001FFFFC20000FF80001FFFFFE0000FF80001FB9BFE0000FF800011B98D60000FF800011F9DFE0000FF800019B98C20000FF80001FFD8D60000FF80001DF9EDE0000FF80001FFFFDE0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF00000047FFCFF8FFF10100047FFCFF8FFF00374047FFCFF8FFF0037F047FFCFF8FFF80377047FFCFF8FFF883F7047FFCFF8FFF803F7047FFCFFCFFF881F7047FFCFF8FFF881FF047FFCFF8FFF881FF047FFCFF8FFF883FF047FFCFFCFFF881FF047FFCFF8FFF881FD007FFCFFCFFF881FD047FFCFFCFFF881E9007FFCFFCFFF881CB087FF8FFCFFF8810108FFF8FFCFFF8804108FFF8FFCFFF8804108FFF8FFCFFF8004108FFF8FFCFFF8004008FFF8FFCFFF8404208FFF8FFCFFF8400008E078FFCFFF8400008E078FFCFFF8400008FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCF8FC401000FFF8FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hC405010FFF8FFCFFFC001010FFF8FFCFFFC205010FFF9FFCFFFC203010FFF8FFCFFFC204011FFF8FFC7FFC203011FFF9FFC7FFC207011FFF9FFC7FFC203031FFF9FFC7FFC207001DFF9FFC7FFC206021DFF9FFC7FFC301021DFF9FFC7FFE101021DFF9FFC7FFE107021DFF9FFE7FFE102021DFF9FFC7FFE106001DFF9FFE7FFE103001FFF9FFE7FFE187043FFF1FFE7FFE185043FFF1FFE7FFE084043FF71FFE7FFE084043FF71FFE7FFE084043FF71FFE7FFF0860C3FF71FFE7FFF004083FF71FFE7FFF046083FF71FFE7FFF046087FFF1FFE7FFF046187FFF1FFE7FEF067187FFF3FFE3BEF027307FFF1FFE3BEF022307FFF1FFE3BFF830307FFF3FFE3BFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h38607FFF3FFE3BFF818E0FFFF3FFE3BFF81BC0FFFF3FFE3FFF80FC0FBFF3FFE3FFF80FC0FBFE3FFE3FFFC0780FBFE3FFF3FFFC0300FBFE3FFF3FFFC0301FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7C0001FFFE3FFF3FF7E0001FFFE3FFF3FFFE0003FFFE3FFF1FFFE0003FFEE3FFF1FFFE0003FFEE3FFF1FFFF0003FFEE7FFF1FFFF0007F7EE3FFF1FFFF0007F7FE7FFF1FFFF0007F7FE7FFF1DFBF8007FFFC7FFF9DFBF800FFFFC7FFF9DFFF800FFFFC7FFF9DFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFDFE03FEFFC7FFF8FFDFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFDC7FFF8FFEFF0;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'hFBFFCFFFF8FFFFF03FFFFCFFFF8FFFFF03FFFDCFFFF8FFFFF03FFFDCFFFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC00FEFFC7FFF1FFFF800FFFFC7FFF1DFFF800FFFFE7FFF1FFFF8007FFFE7FFF1FFFF8007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE3FFF1FFFF0003F7FE7FFF1FFFE0003F7FE3FFF1FFFE0003FFEE3FFF1FFFE0001FFEE3FFF1FFFE0001FFEE3FFF3FFFE0001FFFE3FFF3FF7C0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0400FFFE3FFF3FFFC0780FFFE3FFE3FFFC07C0FBFF3FFF3FFF80FC0FBFF3FFE3FFF80FE0FFFF3FFE3FFF81FC07FFF3FFE3FFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'hFFF3FFE3BFF83FE07FFF3FFE3FFF83FF07FFF3FFE3FFF03FF07FFF3FFE3FFF03DF07FFF1FFE3FFF07EF87FFF3FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FEF0FCFC3FFF1FFE7FEF0FCFC3FFF1FFE7FFE0FCFC3DFF1FFE7FFE0FCFC3DF79FFE7FFE1FCFC3DF79FFE7FFE1FCFC1DF79FFE7FFE1FFFE1DF79FFC7FFE1FFFE1DF79FFE7FFE1F8FE1FF79FFE7FFE1FAFE1FF79FFC7FFE1FAFE1FFF9FFC7FFC3FDFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFE3FFFE1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'hF8FFCFFFC7FFFF0FFF8FFCFFFC7ED9F0E078FFCFFFC7EF9F0FFF8FFCFFF87E49F0FFF8FFCFFF87D7FF8FFF8FFCF7F87F7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FC59F87FFCFFCFFF8FE59F87FFCFFCFFF8FC59F87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF1FE4FFC7FFCFF8FFF0FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FF43FE0000FF80001FF03FE0000FF80001FF23FC0000FF80001FF43FE0000FF80001FFCBFE0000FF80001FFFBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800010008420000FF800011028420000FF8000102A8420000FF80001C068420000FF;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h7FFFDCFFFF8FFFFF07FDFD8FFFF8FFFFF07FDFF8FFFF8FFF7F07FFFF8FFFFCEFF7F07FFFF8FFFFCEFFFF07FFFF8FFFFCFFFBF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFE707FFFF8FFFFC7FFF707EFFF8FFFFC7FFF707DFFB1FFFFC7FFF707DFFB1FFFFC77FF707FFFF1FFFFC77FF707FFFF1FFFFE77FF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFE1FFFFE3FFF707FFF61FFFFE3BFF707FFF63FFFFE3BFF707FFFE3FFFFE3FFF707FFFE3FFFFE1FFF707FFFE3FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1DFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFEC3FFFFF1DFF707FFFC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0FFF707FFFC7FFFFF0EFF707FFDC7FFFFF0FFF707FFD87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFB87FFFFF87FF707FFB8FFFFFF87FF707FFF8FFFFFF87FF707FFF0FFFFFF87BF707FF70FFFFFFC7FF707FF70FFFFFFC7FF707FFF0FFFFFFC7DF707FFF0FFFFFFC3DF707FEF0FFFFFFC3FF707FEF1FFFFFFC3EF707FFE1FFFFFFC3EF707FDE1FFFFFFC3FF707FDE1FFFFFFE3F7707FFE1FFFFFFE1F7707FBE1FFFFFFE1FB707FFE1FFFFFFE1FB707F7C1FFFFFFE1FD707EFC1FFFFFFE1FD707EFC1FFFFFFE1FE707DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h3FFFFFFE0FF707FFC3FFFFFFF0FF707FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F83FFFFFFFFF07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F0780FFFFFFFFFFC0F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000000FFFFFFFFFFC030300FFFFFFFFFFC070300FFFFFFFFFFC070380FFFFFFFFFF80F0380FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E07FFFFFFFFF03F03E07FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC1FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF81FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF07FFFFFFF07FF03FF07FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF0FFF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'hFF03FFC3FFFFFFF0FEF03BFC3FFFFFFE1FDF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FFF03EFE1FFFFFFE1FFF03EFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03F7E1FFFFFFE3EFF03FBE1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FFF1FFFFFFC3FFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3BFF03FEF0FFFFFF87FFF03FEF0FFFFFFC7FFF03FFF0FFFFFF87FFF03FFF8FFFFFF877FF03FF78FFFFFF87FFF03FF787FFFFF87FFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFF87FFFFF8EFFF03FFB87FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC7FFFFF1DFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1FFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFE37FFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF9FFFFC7FFFF03FFFB8FFFFC7FFBF03BFFB8FFFFC7FFFF03BFFF8FFFFC7FFFF03DFFF8FFFFC7FF7F03EFFF8FFFFC7FFFF03EFFF8FFFFCEFFFF03FFFF8FFFFCFFFFF03F7FF8FFFF8FFEFF03FFFF8FFFF8FFFFF03FFFF8FFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 55;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h800028070840000FF800030010840000FF800020810840000FF800020010840000FF800020010840000FF80003FFF0840000FF80003FFFFAC0000FF80003FFFFFC0000FF800033B7CFC0000FF80003B33E840000FF800023FBECC0000FF8000333F9CC0000FF80003BFBE8C0000FF80003BFBEE40000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1012A04FFF8FF9FFF1018A00FFF8FF9FFF1052A04FFF8FF9FFF1058A00FFF8FF9FFF1072300FFF8FF9FFF1078500FFF8FF9FFF1072108FFF8FF9FFF1078508FFF8FF9FFF0050B08FFF8FF9FFF007A108FFF8FF9FFF0072908FFF8FF9FFF007A908FFF8FF9FFF0842908FFF8FF9FFF083A808FFF8FF8FFF0812A08FFF8FF8FFF8800208FFF9FF8FFF8808208FFF9FF8FFF8808200FFF9FF8FFF8800200FFF9FF8FFF8800210FFF9FF8FFF8800000C079FF8FFF8800010C079FF8FFF8000010FFF9FF8FFF8006011FFF9FF8FFF8007011FFF9FFCF0F8407011FF79FF8F03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h8405011FF79FFCFFF8401011FF79FF8FFF8407001FF79FFCFFF8407001FF79FFCFFF8404001FF71FFCFFF8405021FF71FFCFFFC406021FF71FFCFFFC002021FF71FFCF7FC202021FFF1FFCF7FC200021FFF1FFCF7FC203023FFF1FFCF7DC201023FFF1FFCF7DC201043FFF1FFCF7DC003043FFF1FFCF7DC105043FFF3FFCF7DC105043FFF1FFCF7DC105043FFF3FFC7FDE105043FFF1FFC7FDE107003FFF3FFC7FFE105083FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE087187BFF3FFC7FFE085187BFF3FFC7FFF047107BFF3FFC7FFF047107BFE3FFE7FFF047307BFE3FFE7FFF06030FFFE3FFE7FFF02060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h30E0FFFE3FFE7FFF030E0FFFE3FFE7FFF818C0FFEE3FFE7FFF81FC0FFEE3FFE7FEF80FC1FFEE3FFE3FEF80F01FFEE3FFE3FEF80781FFEE7FFE3FFF80601FFFE3FFE3FFFC0001FFFE3FFE3BFFC0001FFFE7FFE3BFFC0003FFFE7FFE3BFFC0003F7FE7FFF3BFFC0003F7FC7FFF3BFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF801FEFFC7FFF1FFBF801FEFDC7FFF1FFBFC01FFFDCFFFF1FFFFC03FFFDC7FFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1DFDFE07FFFF8FFFF1DFDFE07FDFF8FFFF9DFFFE07FDFF8FFFF9FFFFE0;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 55;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'hFFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FBFF8FFFF1DFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1FFFFE03FDFFCFFFF1FFBFC03FFFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFDC7FFF1FFFF800FFFDC7FFF1FFFF800FFFDC7FFF1FFFF000FEFFC7FFF3FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0007FFFC7FFF3FF7E0007FFFC7FFF3FFFE0003FFFC7FFE3FFFE0003FFFE7FFE3FFFC0003FFFE7FFE3BFFC0003F7FE7FFE3FFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFF80101FFFE3FFE3FFF80F81FFFE7FFE3FFF80F81FFFE3FFE3FFF80F80FFFE3FFE7FFF81FC0FFFE3FFE7FFF81FC0FFEE3FFE7FEF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'hFEE3FFE7FFF03FE0FFEE3FFE7FFF07FE0FFEE3FFE7FFF07FF07BFE3FFE7FFF07DF07BFF3FFE7FFF07DF07FFF3FFC7FFF07DF07FFF3FFC7FFE0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF3FFC77FC1FFFC3FFF1FFCFFFC1FBFC3FFF1FFCFFFC1FFFC3FFF1FFCFFFC3F8FC3FFF1FFCFFFC3FDFE1FFF1FFCFFFC3FAFE3FFF1FFCFFFC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC7FFFE1FFF9FFCFFDC7FFFE1FFF9FFCFFD87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFF87FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FFCFFF87CDBF0C0F9FF8FFF87CDBF0FFF9FF8FFF87CD9F0FFF9FFCFFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F8FFF9FF8FFF8FFF5F8FFF9FF8FFF0FFF5F8FFF8FF8FFF0FFF5F8FFF8FF8FFF0FC93F8FFF9FF8FFF0FCDBF8FFF9FF9FFF0FCD3F8FFF9FF9FFF0FFF5F8FFF8FF9FFF0FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FCDDFC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF1FFC0000FF80001FFDFFC0000FF80001FF7FFC0000FF80001FF77FC0000FF80003FFDFFC0000FF80003FFFFFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800020010840000FF800021010840000FF800030910840000FF800028050840000FF;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h7FFFF8FFFF9FFEFE07FFFF8FFFF8FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFF7E07FBFF8FFFF8FFF7E07FFFF9FFFF8FFFFE07FFFB0FFFF8FFFBE07F7FB1FFFF8FFFFE07F7FB1FFFF8FFFDE07FFFF1FFFF8EFFEE07EFFF1FFFF8EFFEE07CFFF1FFFFC7FFFE079FFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFE1FFFFC7FFFE07BFF63FFFFC7FFFE07BFF61FFFFC77FFE07BFFE3FFFFC77FFE07BFFE3FFFFC7FFFE07BFFE3FFFFC3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFC3FFFFE3FFFE07BFEC3FFFFE3BFFE07BFEC3FFFFE3FFFE07BFFC7FFFFE3FFFE07BFFC7FFFFE3FFFE07B;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFC7FFFFE1FFFE07BFFC7FFFFE1FFFE07BFFC7FFFFF1DFFE07BFD87FFFFF1DFFE07BFD87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF8FFFFFF0EFFE07BFF87FFFFF0EFFE07BFB8FFFFFF0FFFE07BFF8FFFFFF0FFFE07BFF0FFFFFF8FFFE07BFF0FFFFFF8F7FE07BF70FFFFFF8FFFE07BF70FFFFFF87FFE07BFF0FFFFFF87FFE07BFF1FFFFFF87BFE07BEF1FFFFFF87FFE07BEE1FFFFFF87FFE07BFE1FFFFFFC7DFE07BFE1FFFFFFC7DFE07BDE1FFFFFFC3FFE07BFE1FFFFFFC3EFE07BBE1FFFFFFC3FFE07BBC3FFFFFFC3F7E07BFC3FFFFFFC3F7E07B7C3FFFFFFC3FBE07AFC3FFFFFFE1FBE07AFC3FFFFFFE1FDE079FC3FFFFFFE1FCE079F8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h3FFFFFFE1FEE07BF83FFFFFFE1FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC0FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFFFF81E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFFC020001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0007FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFE07FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 55;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070700FFFFFFFFFF80F0700FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'hF81F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07FFC3FFFFFFE1FFF07BFC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07DFC3FFFFFFC3FFF07EFC3FFFFFFC3FFF07EFC3FFFFFFC3FFF07F7E1FFFFFFC3FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFF83FFF07FFE1FFFFFFC7FFF07FFE1FFFFFF87FFF07FDF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF877FF07FEF0FFFFFF87FFF07FEF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FF78FFFFFF0FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF1FFFF07FFB87FFFFF1DFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFDC7FFFFE1FFFF07FFFC7FFFFE3FFFF07FFFC7FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFBF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07DFFF1FFFF8FFFFF07DFFF9FFFF8FFFFF07EFFF8FFFF8FFFFF07EFFB8FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h8000100284200007F8000100084200007F8000100084200007F8000100184200007F8000100084200007F80001FFF84200007F80001FFF84200007F80001FB987E00007F80001199CFE00007F80001199EC200007F80001199CC200007F80001199EC200007F80001DD9CC200007F80001DD9ED200007F80001FFFFDA00007F80001FFFFFE00007F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F8FFF1FFFFFE3FFC7F8FFF1FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF8FFFFFE7FFC7F8FFF8FFFFFE7FFC7FCFFF8FFFFFE7FFC7F8FFF8FFFFFC7FFC7FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hFF8FFFFFC7FFC7FCFFF80000007FFC7FCFFF80000007FFC7FCFFF80000007FFC7FCFFF80275007FFC7FCFFF882F5007FFC7FCFFF883F7007FFC7FCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FC047FFCFFCFFF883DC047FFCFFCFFF801D4047FFCFFCFFF801C5047FFCFFCFFF80311007FFCFFCFFF80001007FFCFFCFFF84041007FFCFFCFFF84041007FFCFFCFFF84041087FFCFFCFFF8404008FFFCFFCFFFC400008FFFCFFCFFFC400008FFBCFFCFFFC400008FFF8FFC7FFC403008FFF8FFC7FFC401008FFF8FFC7BFC000008FFF8FFC79B;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hC001000FFF8FFC7FFC200000FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC202011FFF8FFE7FFE000011FFF8FFE7FFE100001FFF8FFE7FFE100021FFF8FFE7FFE102021FFF8FFE7FFE101021FFF9FFE7FFE100021FFF9FFE7FFE100021FFF9FFE7FFE001021FFF9FFE7FFE082001FFF9FFE7FFE082041FFF9FFE7FFE082043FFF9FFE7FFF080043DFF9FFE7FEF080043FFF9FFE7FEF040043FFF1FFE3FFF0420C3FFF1FFE3FFF040083FFF1FFE3FFF040083FFF1FFE3FFF060083FFF1FFE3FFF062187FF71FFE3FFF822107FFF1FFE3FFF830107FF71FFE3FFF830307FF71FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h18307FFF1FFF3FFF818607FFF1FFF3FFF81CE07FFF1FFF3FFF80FC0FFFF1FFF3FFFC0FC0FFFF3FFF3FFFC0780FFFF3FFF3FFFC0300FFFF3FFF3FF7C0000FFFF3FFF3FFFC0001FBFE3FFF1FFFC0001FBFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF1FFBF0007FFFE3FFF1FFFF8007FFEE3FFF9FFFF8007F7EE3FFF9FFFF800FFFEE7FFF9FFFF800FFFFE7FFF9FFFFC00FFFFC7FFF8FFFFC01FFFFC7FFF8FFDFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'hFFFFC7FFF8EFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFDFF03FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE00FFFFE7FFF8FFFFC00FFFFE7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFFF8007FFFE3FFF9FFFF8007FFFE3FFF1DFFF0003FFFE3FFF1DFFF0003FFEE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFF3FFF1FFFC0000FFFF3FFF3FFFC0000FFFF3FFF3FFFC0380FFFF3FFF3FFFC07C0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC1FC07FFF1FFF3FFF81FE07FFF1FFF3FFF81FF07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'hFFF3FFE3FFF81FE07FFF1FFE3FFF83FF07FFF1FFE3FFF83FF07FFF1FFE3FFF83CF03FFF1FFE3FFF03CF83FFF1FFE3BFF07CF83FFF1FFE3BFF07EF83FFF1FFE3FFF07CF83FFF9FFE3FFF07CF83FFF9FFE3BFF07CFC3FFF9FFE7FFF0FCFC3FFF9FFE7FFF0FCFC3FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FEE0FCFC1FFF9FFE7FEE0FFFE1FFF9FFE7FEE1FC7E1FFF9FFE7FFE1FC7E1FFF9FFE7FFE1FCFE1FFF9FFE7FEE1FC7E1FFF8FFE7FFE1FE7E1FFF8FFE7FFE1FF7E0FFF8FFC7FFE1FF7F0FFF8FFC7FFC3FFFF1FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC3E4DF8FFFCFFC7FFC7E4DF8FFFCFFC7FFC7E4DF8FFFCFFC7FFC7FFFF8FFFCFFCFFFC7FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF87FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF8FFFBFC7FFCFFCFFF87E49FC7FFCFFCFFF8FE4DFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FE4DFC7FFC7FCFFF8FECFFC7FFC7FCFFF8FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h7FCFFF8FFFFFC7FFC7F8FFF8FFFFFC3FFC7FCFFF8FFFFFE3FFC7F8FFF8FFFFFE00007F8FFF8FFFFFE00007F8FFF9FFFFFE00007F8FFF9FF87FE00007F80001FF07FE00007F80001FF13FE00007F80001FF03FE00007F80001FF4FFE00007F80001FFFBFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F8000107FFC200007F8000100084200007F8000100084200007F8000100084200007F;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h7FFFFC7FFF8EFFFF07FFFFC7FFFCFFFFF07FFFFC7FFFCFFFFF07FFFFC7FFFCFFFFF07FFFD8FFFFC7FFBF07FFFD8FFFFC7FFFF07FFFF8FFFFC7FFDF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFF707F7FF8FFFFC7FFFF07FFFF8FFFFC7FFFF07EFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF0FFFFE3FFFF07FFFB1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE1FFFF07FFF61FFFFE1FFFF07FFF63FFFFF1FFFF07FFFE1FFFFF1FFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFE3FFFFF1FFFF07FFFC3FFFFF0FFFF07FFEC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8FFFF07FFDC7FFFFF8FFFF07FFFC7FFFFF8FFFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFB87FFFFF87FFF07FFF87FFFFFC7FFF07FFF87FFFFFC7FFF07FFF8FFFFFFC7FFF07FFF0FFFFFFC3FFF07FF70FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFE3FFF07FFE0FFFFFFE1FFF07FDE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FFF07F7E1FFFFFFE1FDF07FFC1FFFFFFE0FEF07EFC1FFFFFFF0FFF07FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h1FFFFFFF0FFF07FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF87FF07FF83FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE07FFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC0FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFF80F07C07FFFFFFFFF80F07C07FFFFFFFFFC0F07807FFFFFFFFFC070700FFFFFFFFFFC030700FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF8003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000200FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFFC0703807FFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'hF80F03C07FFFFFFFFF80F03E07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03FC1FFFFFFFFE0FF03FC1FFFFFFFFE0FF03FC0FFFFFFFFC0FF03FC0FFFFFFFFC0FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF87FFFFFFF87FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'hFF03FFC3FFFFFFF0FFF03FFC1FFFFFFE0FDF03FFC1FFFFFFE0FDF03FFE1FFFFFFE1FBF03FFE1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FFE1FFFFFFE1EFF03FFE1FFFFFFE1FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3BFF03FFF8FFFFFFC7FFF03FFF8FFFFFFC7FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFFC7FFFFF8FFFF03FFFC7FFFFF8EFFF03FFFC7FFFFF8FFFF03FFFC3FFFFF8FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFE3FFFFF0DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1BFFF03FFFF1FFFFE3BFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF0FFFFC3FFFF03FFFF8FFFFC7FFEF03FFFF8FFFFC7FFEF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFBF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFFCFFFFC7FFFF03FFFFC7FFFCFFEFF03FFFFC7FFF8EFFFF03;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'hFFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC00FFFFC7FFF9FFFFC00FFFFE7FFF9FFBF8007FFFE7FFF1DFFF8007FFFE7FFF1DFFF8007FFFE3FFF1DFFF0007FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFE0003FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0000FFFE3FFF3FF7C0200FFFF3FFF3FF7C0380FFFF3FFF3FFFC0780FFFF3FFF3FFFC0FC0FFFF3FFE3FFF80FC0FFFF3FFE3FFF81FE07FFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'hFFF3FFE3FFF81FE07FFF1FFE3FFF83FF07FFF1FFE3FFF83FF07FFF1FFE3BFF83CF07FFF1FFE3BFF07CF03FFF1FFE3FFF07CF83FFF1FFE3BFF07CF83FFF1FFE3FFF07CF83FFF1FFE7FFF0FCF83FFF1FFE7FFF0FCFC3FFF1FFE7FFF0FCFC3FFF9FFE7FFE0FCFC3FFF9FFE7FFE0FCFC1FF79FFE7FEE0FCFC1FFF9FFE7FEE1FCFC3FFF9FFE7FEE1FFFE1FFF9FFE7FFE1FAFE1FFF9FFE7FFE1F8FE1FFF9FFE7FFE1FCFE1FFF9FFC7FFE1FAFE1FFF9FFC7FFE1FAFE1FFF9FFC7FFE1FFFE1FFF9FFC7FFC1FFFE1FFF9FFC7FFC3FFFF0FFF8FFC7FFE3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC7EC9F0FFF8FFCFFFC7EC9F0FFF8FFCFFFC7EC9F8FFF8FFCFFFC7F7FF8FFF8FFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFFC7F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF8FF7FF87FFCFFCFFF8FEC9F87FFCFFCFFF8FEC9FC7FFCFFCFFF8FE49FC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FEC9FC7FFCFF8FFF9FEC9FC7FFCFF8FFF8FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'hFF8FFF0FFFFFC7FFCFF8FFF0FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FF4BFE0000FF80001FF03FE0000FF80001FF83FE0000FF80001FF03FE0000FF80001FF4BFE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001F808420000FF800010008420000FF800010008420000FF800010008420000FF;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h800010008420000FF800010008420000FF800010008420000FF800014008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF800017FFFFE0000FF800011B9DFE0000FF800011B9CC20000FF800011B9CC20000FF80001D99CC20000FF80001DD9ED20000FF80001FD9FDA0000FF80001FFFFDA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF0FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'hFF8FFFFFC7FFCFF8FFF80000007FFCFF8FFF90000007FFCFF8FFF80000007FFCFF8FFF80271047FFCFF8FFF803F7047FFCFF8FFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF881FE047FFCFFCFFF881FE047FFCFFCFFF881FC047FFCFFCFFF881DD007FFCFFCFFF881C1007FFCFFCFFF80001007FFCFFCFFF80001007FFCFFCFFF80041087FFCFFCFFF8004108FFFCFFCFFF8404108FFF8FFCFFF8404008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFFC402008FFF8FFCFFFC402000FFF8FFCFFFC400000FFF8FFCF93;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'hC000010FFF8FFC7FFC000010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC203011FFF8FFC7FFC202011FFF8FFC7FFC202001FFF9FFC7FFC000021FFF9FFC7FFE100021FFF9FFC7FFE101021FFF9FFE7FFE102021FFF9FFE7FFE100021DFF9FFE7FFE100021FFF9FFE7FFE102001DFF9FFE7FFE081041FFF9FFE7FFE080043FFF9FFE7FFE080043FFF1FFE7FFE080043FFF1FFE7FFF080043FFF1FFE7FFF0800C3FFF1FFE7FFF0C0083FFF1FFE7FEF040083FF71FFE7FEF040083FF71FFE3FEF040187FFF1FFE3FFF062107FFF1FFE3FFF023107FFF1FFE3BFF820307FFF1FFE3FFF830307FFF1FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h10207FFF1FFE3FFF818E07FFF3FFE3FFF81CE0FFFF3FFE3FFF80FE0FFFF3FFF3FFF80FC0FFFF3FFF3FFFC0780FFFF3FFF3FFFC0300FFFE3FFF3FFFC0000FBFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0007FFEE3FFF1FFFF0007FFEE3FFF1DFBF8007FFFE7FFF9FFFF800FFFFC7FFF9FFFF800FFFFC7FFF9FFFFC00FFFFC7FFF9FFFFC01FFFFC7FFF9FFDFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF07FDFD8FFFF8EFF7F07FDFD8FFFFCEFFFF07FFFF8FFFFCFFFBF07FFFF8FFFFC7FFBF07FFFF8FFFFC7FFFF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFE707F7FF8FFFFC7FFF707FFFF8FFFFC7FFF707FFFF8FFFFC7FFF707DFFB0FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFE1FFFFE3FFF707FFFE1FFFFE3FFF707FFFE1FFFFE1FFF707FFFE1FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1DFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFEC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC3FFFFF0FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0EFF707FFFC7FFFFF8FFF707FFDC7FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFF87FFFFF877F707FFF87FFFFF87FF707FFF87FFFFF87FF707FFF87FFFFF87BF707FFF8FFFFFFC7FF707FFF0FFFFFFC7FF707FFF0FFFFFFC7FF707FFF0FFFFFFC3DF707FFF0FFFFFFC3FF707FFF0FFFFFFC3FF707FFF0FFFFFFC3EF707FFE0FFFFFFC3FF707FFE1FFFFFFE3FF707FFE1FFFFFFE1F7707FFE1FFFFFFE1FF707FFE1FFFFFFE1FF707FFE1FFFFFFE1FF707F7C1FFFFFFE1FD707FFC1FFFFFFE1FF707EFC1FFFFFFE0FF707FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h1FFFFFFF0FF707FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC030600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFF8070380FFFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFE0FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF0FFF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'hFF03FFC3FFFFFFE0FEF03FFC1FFFFFFE0FDF03FFC1FFFFFFE1FBF03FFC1FFFFFFE1FBF03FFE1FFFFFFE1F7F03FFE1FFFFFFE1F7F03FFE1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FFE1FFFFFFC3FFF03FFE1FFFFFFC3FFF03FFF0FFFFFFC3DFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3BFF03FFF0FFFFFFC7FFF03FFF0FFFFFFC7FFF03FFF8FFFFFF87FFF03FFF8FFFFFF877FF03FFF87FFFFF877FF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFC3FFFFF0DFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFE1FFFF03FFFE3FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE3BFFF03FFFE1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC7FFFF03FFFF0FFFFC7FFEF03FFFF8FFFFC7FFDF03FFFF8FFFFC7FFDF03FFFB8FFFFC7FFBF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FF7F03FFFF8FFFFC7FF7F03FFFF8FFFFC7FFFF03FFFF8FFFFCFFFFF03FFFF8FFFF8EFFFF03FFFFCFFFF8EFFFF03FFFFCFFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h800010008420000FF800010008420000FF800010008420000FF800010008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF80001FFFFFE0000FF800015B99FE0000FF800011B98C20000FF800011B9CC20000FF800011B98C20000FF80001DFD8C60000FF80001DF9EDA0000FF80001FFFFDE0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF00000047FFCFF8FFF00000047FFCFF8FFF00374047FFCFF8FFF0037F047FFCFF8FFF80377047FFCFF8FFF803F7047FFCFF8FFF803F7047FFCFF8FFF881F7047FFCFF8FFF881FF047FFCFF8FFF881FF047FFCFF8FFF883FF047FFCFFCFFF881FF047FFCFF8FFF881FD007FFCFFCFFF881FD047FFCFFCFFF881E9007FFCFFCFFF881C9007FF8FFCFFF8810108FFF8FFCFFF8800108FFF8FFCFFF8004108FFF8FFCFFF8004108FFF8FFCFFF8004008FFF8FFCFFF8404008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCFFFC401000FFF8FFCFB3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'hC405010FFF8FFCFFFC000010FFF8FFCFFFC005010FFF9FFCFFFC200010FFF8FFCFFFC204011FFF8FFC7FFC203011FFF9FFC7FFC207011FFF9FFC7FFC203021FFF9FFC7FFC207001FFF9FFC7FFC202021DFF9FFC7FFC001021DFF9FFC7FFE101021DFF9FFC7FFE107021DFF9FFC7FFE100021DFF9FFC7FFE104001FFF9FFE7FFE100001FFF9FFE7FFE107043FFF1FFE7FFE081043FFF1FFE7FFE084043FFF1FFE7FFE080043FFF1FFE7FFE084043FFF1FFE7FFF082083FF71FFE7FFF004083FF71FFE7FFF042083FF71FFE7FFF046087FFF1FFE7FFF042187FFF1FFE7FFF067187FFF3FFE3FFF023107FFF1FFE3BFF022307FFF1FFE3FFF830307FFF3FFE3BFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h38607FFF3FFE3FFF81860FFFF3FFE3FFF818C0FFFF3FFE3FFF80FC0FBFF3FFE3FFF80FC0FFFE3FFE3FFFC0780FBFE3FFF3FFFC0300FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0001FFFE3FFF3FFFE0003FFFE3FFF1FFFE0003FFEE3FFF1FFFE0003FFEE3FFF1FFFF0003FFFE3FFF1FFFF0007FFEE3FFF1FFFF0007FFFE7FFF1FFFF0007F7FE7FFF1FFFF8007FFFC7FFF9FFFF800FFFFC7FFF1DFFF800FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFE03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'hFBFF8FFFF8FFFFF07FFFFCFFFF8FFDFF07FFFFCFFFF8FFDFF07FFFFCFFFF8FFFFF07FDFFC7FFF8FFFFF07FFFFC7FFF9FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF1FFFFC01FFFFC7FFF1DFFFC00FFFFC7FFF1DFBF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE7FFF1FFFE0003FFFE7FFF3FFFE0003FFFE3FFF3FFFE0001FFFE3FFF3FFFE0001FFFE3FFF3FF7C0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFE3FFFC0000FFFE3FFF3FFFC0780FFFE3FFE3BFF80780FFFE3FFE3FFF80F80FBFE3FFE3FFF81FC0FFFF3FFE3FFF81FC0FFFF3FFE3BFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3FFF83FE07FFF3FFE3FFF03FF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF1FFE7FEF07DF83FFF1FFE7FFF0FDF83FFF1FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC1FFF9FFC7FFE1F8FC1FFF9FFC7FFE1F8FE1FFF9FFC7FFE1F8FE1FF79FFC7FFC1F8FE1DFF9FFC7FFC3F8FE1FFF9FFC7FFC3FBFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFF1FFF9FFCF7FC3FFFF0FFF9FFCFFFC3FFFF0FFF9FFCFFFC3FFFF1FFF9FFCFFFC7FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'hF9FFCFFFC7FFFF0FFF8FFCFFF87ED9F0FFF8FFCFFF87ED9F0FFF8FFCF7F87CC9F0FFF8FFCFFFC7D6FF0FFF8FFCFFF87D6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF8FD6FF8FFF8FF8FFF8FD6FF87FF8FF8FFF8FC49F87FFCFF8FFF8FCD9F87FFCFF8FFF8FC49F87FFCFF8FFF8FD6FF87FFCFF8FFF8FD6FF87FFCFFCFFF8FD6FFC7FFCFF8FFF8FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF1FD6FFC7FFCFF8FFF1FCC9FC7FFCFF8FFF1FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FFB7FC0000FF80001FF0FFC0000FF80001FF6FFC0000FF80001FF23FC0000FF80001FF87FC0000FF80001FFFBFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800011108760000FF800010008460000FF800014008460000FF800011008460000FF;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h800010008460000FF800011008460000FF800011008460000FF800010008460000FF800011008460000FF80001FFF8460000FF80001FFF8460000FF80001FFFFC60000FF800019BB8F60000FF8000153B88E0000FF800011BB8860000FF80001BBB8A60000FF80001DFB8C60000FF80001DFBAFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF10000047FFCFF8FFF10078047FFCFF8FFF1037A047FFCFF8FFF0037A047FFCFF8FFF0037F047FFCFF8FFF0037F047FFCFF8FFF00377047FFCFF8FFF00175047FFCFF8FFF8017F047FF8FF8FFF8817F047FF8FF8FFF8857F007FF8FF8FFF8857F007FF8FF8FFF8856D007FF8FF8FFF8856D00FFF8FF8FFF8856908FFF8FF8FFF8816908FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8004308FFF8FFCFFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000008FFF8FFCFFF8400008FFF8FFCFFF8400010FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCFFF8405010FFF8FFCFB3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h8405010FFF8FFCFFFC404010FFF9FFCFFFC004010FFF9FFCFFFC004011DFF9FFCFFFC200011DFF9FFCFFFC203011DFF9FFCFFFC203021DFF9FFCFFFC200001DFF9FFC7FFC202021FFF9FFC7FFC202021FFF9FFC7FFC202021FFF9FFC7FFC005021FFF9FFC7FFC105021FFF9FFC7FFE105001FFF1FFC7FFE105023FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFE7FFE105043FFF1FFE7FFE084043FFF1FFE7FFE085083FFF1FFE7FFE085083FFF1FFE7FFF085083FFF1FFE7FFF0C5087FFF1FFE7FFF045087FFF1FFE7FFF045107FFF1FFE7FFF047107FFF3FFE7FFF067107FFF3FFE7FEF020307FFF3FFE3FEF030207FFF3FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h30607FFF3FFE3BFF81860FBFF3FFE3FFF818C0FBFE3FFE3BFF81FC0FBFE3FFE3FFF80F80FFFE3FFE3FFF80780FFFE3FFE3FFFC0701FFFE3FFE3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFE0001FFEE3FFF3FF7E0003FFEE3FFF3FFFE0003FFFE3FFF1FFFE0003FFFE7FFF1FFFE0003FFFE7FFF1FFFF0007F7FE7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFBF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFFC01FFFFC7FFF1DFFFC01FFFFC7FFF9FFFFC03FFFFC7FFF9FFFFE03FFFFC7FFF9FFDFE07FFFFC7FFF9FFFFF07FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF07FFFF87FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h7FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8EFFFF07FBFF8FFFFCEFFFF07FFFF8FFFFCFFFDF07F7FF8FFFFC7FFFF07F7FF8FFFFC7FFFF07FFFF0FFFFC7FFFF07EFFB0FFFFC7FFFF07FFFB1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFC3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFC3FFFFF1DFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0FFFF07FFD87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8F7FF07FFB87FFFFF8F7FF07FFF8FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3DFF07FEF0FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3F7F07FBE1FFFFFFE1F7F07FBE1FFFFFFE1FFF07F7C1FFFFFFE1FFF07F7C1FFFFFFE1FDF07EFC1FFFFFFE1FFF07EFC3FFFFFFE1FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h3FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'hF80F07C07FFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FE0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF07FFFFFFF83FF07FF0FFFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF07FF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFE0FFF07FFC3FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'hEF07FFC3FFFFFFE0FFF07FFC3FFFFFFE1FEF07FFC3FFFFFFE1FAF07FFC3FFFFFFE1FAF07FFC1FFFFFFE1FEF07FFE1FFFFFFE1FEF07FFE1FFFFFFC1EEF07FFE1FFFFFFC3FEF07FFE1FFFFFFC3FEF07FFE1FFFFFFC3DEF07FFE1FFFFFFC3DEF07FFF1FFFFFFC3FEF07FFF0FFFFFFC3BEF07FFF0FFFFFFC7FEF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF877FF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FFF8FFFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF0EFFF07FFB87FFFFF0FFFF07FFF87FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFEF07FFFC3FFFFE1FFEF07FFFE3FFFFE1FFEF07FFFE3FFFFE1BFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFF1FFFFE3FFEF07FFFF1FFFFC37FEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFCF07FFFF1FFFFC7FFDF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFCEFFFF07FFFF8FFFF8EFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 35;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h800001558060000FF800003108060000FF800003108060000FF800001D98060000FF800001108060000FF80001FFF8060000FF80001FFF8060000FF80001F7B87E0000FF800031FB8FE0000FF800011FB8860000FF800011BB8860000FF800011BBDA40000FF800015BB8A40000FF800015BFAFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFF1FFFFFC7FFCFF9FFF10000047FFCFF8FFF10380047FF8FF8FFF10000047FF8FF8FFF1011A047FF8FF8FFF1010A047FF8FF8FFF105DF047FF8FF8FFF1010B047FF8FF8FFF00107047FF8FF8FFF00005047FF8FF8FFF005F7007FF8FF8FFF0000F007FF8FF8FFF0053700FFF8FF8FFF8842300FFF8FF8FFF885EB00FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF880C308FFF8FF8FFF8800308FFF8FF8FFF8800308FFF8FF8FFF8800208FFF8FF8FFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000000FFF8FFCFFF8000000FFF8FFCFFF8407000FFF8FFCFFF8405010DFF9FFCFFF8405010FFF9FFCF7F8405010FFF9FFCF33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h8405010FFF9FFCFFF8405011FFF9FFCF7DC407011DFF9FFCFFFC000011DFF9FFCF7DC000011FFF9FFCFFFC205021FFF9FFCFFDC201001FFF9FFCFFFC200021FFF9FFCFFDC200021FFF9FFCFFFC200021FFF9FFCFFFC201021FF71FFC7FFC205021FF71FFC7FFC005021FFF1FFC7FFC105023FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE107043FFF1FFC7FFE107043FFF1FFC7FFE0070C3FFF1FFC7FFE085003FFF1FFC7FFE085083FFF1FFE7FFE085083FFF1FFE7FFE085087FFF3FFE7FFF085087FFF1FFE7FFF045187FFF3FFE7FFF045107FFF3FFE7FFF047307FFF3FFE7FFF067107FFF3FFE7FFF020307FFF3FFE7FFF020207FFF3FFE7FEF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h3060FBFE3FFE3FEF81060FFFE3FFE3FFF818C0FFFE3FFE3FFF81FC0FFFE3FFE3BFF80FC0FFFE3FFE3FFF80F80FFFE3FFE3BFF80781FFFE3FFE3FFFC0001FFFE3FFF3FFFC0001FFEE3FFE3FFFC0001FFEE3FFF3FFFC0001FFEE7FFF3FFFC0003FFFE3FFF3FFFE0003FFFE3FFF3FF7E0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0007F7FC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF800FFFFC7FFF1FFFF801FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC03FFFFC7FFF1DFFFE03FFFFC7FFF9FFFFE07FFFFC7FFF9FFDFF07FFFDC7FFF9FFFFF07FFFD8FFFF8FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 35;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'hFFFF8FFFF8FFDFF07FFFF8FFFF8FFFFF07FFFFCFFFF8FFFFF07FFFFCFFFF9FFFFF07FFFFCFFFF9FFFFF07FFFFC7FFF9FFFFE03FFFFC7FFF1FFFFC01FFFDC7FFF1DFFFC01FFFFC7FFF1FFFFC01FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFE7FFF1FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FF7E0003FFFE3FFF3FFFE0001FFFE7FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0501FFFE3FFE3BFFC0780FFFE3FFE3BFF80780FFFE3FFE3BFF80F80FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FBFF3FFE3FFF81FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE7FFF03FE07FFF3FFE7FEF07FE07FFF3FFE7FFF07DF07FFF3FFE7FEF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF87FFF3FFE7FFF0FDF83FFF3FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FCFC3FFF1FFC7FFC1FCFC1FFF1FFC7FFC1FCFC1FFF9FFC7FFC3F8FE1FFF9FFC7FFC3F8FE1FFF9FFCF7FC3FEFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FF79FFCFFFC3FFFE1FFF9FFCFFFC3FFFF1FFF9FFCF7FC3FFFF1DFF9FFCFFFC7FFFF0DFF9FFCFFF87FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'hF9FFCFFF87FFFF0FFF9FFCFFF87ED9F0FFF9FFCFFF87EDBF0FFF9FFCFFF87E89F0FFF9FFCFFD87FEFF0FFF8FFCFFD87DAFF0FFF8FFCFFF87DAFF0FFF9FFCFFF87DAFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FC89F8FFF8FF8FFF8FED9F87FF8FF8FFF8FFAFF87FF8FF8FFF8FDAFF87FF8FF8FFF0FDAFF87FF8FF8FFF0FDAFF87FF8FF8FFF0FFEFF87FF8FF8FFF1FDAFFC7FFCFF8FFF0FDAFFC7FFCFF8FFF0FDAFFC7FFCFF8FFF1FFEFFC7FFCFF8FFF1FDAFFC7FFCFF8FFF1FDAFFC7FFCFF8FFF1FE89FC7FFCFF8FFF1FCDDFC7FFCFF8FFF1FEDBFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FFBFFC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF17FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800001BF8860000FF800001108060000FF800001108060000FF800001108060000FF;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h7FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFBF07FFFF8FFFF8EFFFF07FFFF8FFFF8EFFFF07FFFF8FFFFCFFFFF07F7FB1FFFFC7FFEF07EFFB1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC3FFFF07FFF61FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFE1FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFD87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF8FFFFFF8FFFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7DFF07FEE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFC1FFFFFFE1FFF07FFC1FFFFFFE1FBF07F7C1FFFFFFE1FFF07EFC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h3FFFFFFE1FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 35;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFF8070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF01F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF0FFFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'hEF07FFC3FFFFFFE1FCF07FFC3FFFFFFE1FCF07FFC3FFFFFFE1FBF07FFC3FFFFFFE1FFF07FFC1FFFFFFE1F7F07FFC1FFFFFFC1FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFF1FFFFFFC7BFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FFF8FFFFFF8FFEF07FFF8FFFFFF8FFEF07FFF87FFFFF0FFEF07FFF87FFFFF0FFEF07FFF87FFFFF0FFEF07FFF87FFFFF0FFEF07FFF87FFFFF0FFEF07FFFC7FFFFF1FFEF07FFFC7FFFFF1DFEF07FFFC7FFFFF1FFEF07FFFC7FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h07FFFC3FFFFE1FFEF07FFFC3FFFFE1FFEF07FFFC3FFFFE1FFEF07FFFC3FFFFE1FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFE3FFFFC37FEF07FFFF1FFFFC77FEF07FFFF1FFFFC7FFEF07FFF71FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFBF07FFFF1FFFFC7FFBF07FFFF1FFFFC7FFFF07FFFF8FFFFCEFF7F07FFFF9FFFF8EFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 43;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'hFFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF9FFFFF07FFFF8FFFF1DFFFF07FFFFCFFFF1FFFFF07FFFFCFFFF1FFFFE03FDFFC7FFF1FFBFC03FFFFC7FFF1FFBFC01FFFFC7FFF1FFFFC01FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF000FFFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0003FFFE7FFF3FF7E0003FFFE7FFF3FFFE0003FFFE7FFE3FFFE0003F7FE7FFE3FFFC0003FFFE7FFE3BFFC0001FFFE7FFE3FFFC0001FFFE3FFE3BFFC0001FFFE3FFE3BFFC0001FFFE3FFE3FFF80781FFFE3FFE3FFF80F80FFFE3FFE3FFF80F80FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FFFE3FFE7FFF83FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'hFFE3FFE7FEF03FE0FFFF3FFE7FFF03FE07FFF3FFE7FFF07FE07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFC7FFE1FDF83FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC77FC1F8FC3FFF1FFC7FFC1F8FC3FFF1FFCF7FC1F8FC1FFF1FFCF7FC3F8FE3FFF1FFCFFFC3FAFE1FFF1FFCF7FC3FEFE1FFF9FFCF7FC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC7FFFF1FFF9FFCFFD87FFFF1FFF9FFCFFF87FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'hF9FFCFFF87FFFF0FFF9FFCFFD87CDBF0FFF9FFCFFF87CDBF0FFF9FFCFFF87C9BF0FFF9FF8FFD87FBDF0FFF9FF8FFF87FBDF0FFF9FF8FFF87FBDF0FFF9FF8FFF8FFBDF0FFF9FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FC99F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FC99F8FFF8FF8FFF0FFBDF8FFF8FF8FFF0FFBDF87FF8FF8FFF0FFBDF87FF8FF8FFF1FFBDF87FF8FF8FFF1FFBDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFBDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8FF9FFF1FEDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'hFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF4FFC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF47FC0000FF80001FF7FFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80001FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003E110840000FF800020010860000FF800020010840000FF800020010840000FF;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 43;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h800030010840000FF800020010840000FF800020010860000FF800020010840000FF800020010860000FF80003FFF0840000FF80003FFF0860000FF800011FFFDE0000FF80003333CDC0000FF80003B33C860000FF8000333BC840000FF8000333B8C40000FF8000173B88C0000FF8000173FEFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1040304FFF8FF9FFF1040100FFF8FF9FFF1040900FFF8FF8FFF0040B00FFF8FF8FFF0040300FFF8FF8FFF0042308FFF8FF8FFF0042108FFF8FF8FFF0842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF8800108FFF8FF8FFF8800308FFF8FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800200FFF9FF8FFF8000000FFF9FF8FFF8000000FFF9FF8FFF8000010FFF9FFCFFF8405010FFF9FFCFFF8405010DFF9FFCF7F8405011FFF9FFCF33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h8405011FFF9FFCFFF8401011FFF9FFCFFF8400011FFF9FFCF7F8400001FFF9FFCFFFC400031FFF9FFCFFFC005021FF79FFCF7DC207021FFF9FFCFFFC200021FFF1FFCFFDC200021FFF1FFCF7FC200021FF71FFCF7FC200021FF71FFCFFFC205021FF71FFCFFFC305043FFF1FFCFFDC107043FFF1FFC7FFC105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105003FFF1FFC7FFE005083FFF1FFC7FFE085083FFF1FFC7FFE085087FFF3FFC7FFE085087FFF3FFE7FFE085087FFF3FFE7FFF0C5107FFF3FFE7FFF045107FFF3FFE7FFF047107BFF3FFE7FFF067307FFF3FFE7FFF060207FFE3FFE7FFF02020FBFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h3060FFFE3FFE7FFF03040FFFE3FFE7FEF818C0FFFE3FFE3FFF81FC0FFFE3FFE3FFF80F80FFFE3FFE3FFF80F81FFEE3FFE3FFF80701FFEE3FFE3BFF80001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3BFFC0003FFFE3FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFF3FFFE0003FFFE7FFF3FF7E0003F7FC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF801FFFFC7FFF1FFBF801FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC03FFFDC7FFF1DFFFE03FFFFC7FFF1DFFFE07FFFD8FFFF1FFDFF07FFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h7FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8EFFFF07F7FF0FFFF8EFFDF07FFFB1FFFFCFFFEF07FFFF1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'hFFC3FFFFE1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFB8FFFFFF8FFFF07FFF8FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87FFF07FEE1FFFFFFC7FFF07FFE1FFFFFFC7FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FBC1FFFFFFC3F7F07FFC1FFFFFFC3FFF07FFC3FFFFFFE1FFF07FFC3FFFFFFE1FFF07EFC3FFFFFFE1FFF07FFC3FFFFFFE1FFF07DF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h3FFFFFFE1FFF07FF83FFFFFFE1FFF07FF83FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FE0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFF83FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07E07FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0701FFFFFFFFFF8070601FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 43;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFFC070700FFFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = 2048'hF81F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07C07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07FFC3FFFFFFE1FFF07FFC3FFFFFFE1FBF07FFC3FFFFFFE1F7F07FFC3FFFFFFC1F7F07FFC3FFFFFFC3FFF07FFC1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC7BFF07FFE1FFFFFF87BFF07FFF1FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF877FF07FFF0FFFFFF87FFF07FFF0FFFFFF8FFFF07FFF8FFFFFF8FFFF07FFF8FFFFFF0EFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF1DFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC6FFBF07FFFF1FFFF8FFF7F07FFFF1FFFF8EFF7F07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000200FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFFC0703807FFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'hF80F03C07FFFFFFFFF80F03E07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03FC1FFFFFFFFE0FF03FC1FFFFFFFFE0FF03FC0FFFFFFFFC0FF03FC0FFFFFFFFC0FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF87FFFFFFF87FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'hFF03BFC3FFFFFFF0FEF03BFC1FFFFFFE0FDF03DFC1FFFFFFE0FFF03FFE1FFFFFFE1FFF03EFE1FFFFFFE1FFF03F7E1FFFFFFE1F7F03F7E1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FBE1FFFFFFE1EFF03FFF0FFFFFFC3FFF03FDF0FFFFFFC3DFF03FDF0FFFFFFC3DFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC3FFF03FEF0FFFFFFC3FFF03FFF8FFFFFFC7FFF03FFF8FFFFFFC7FFF03FF787FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFB87FFFFF87FFF03FFBC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF8EFFF03FFFC3FFFFF8FFFF03FFDC3FFFFF0FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFE3FFFFF0FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h03FFFE3FFFFF1DFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1BFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF0FFFFC37FFF03FFFF8FFFFC77FFF03FFFB8FFFFC7FFEF03FFFB8FFFFC7FFFF03FFFF8FFFFC7FFFF03BFFF8FFFFC7FFFF039FFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03F7FF8FFFFC7FFFF03F7FFCFFFFC7FFFF03FFFFC7FFFCFFFFF03FBFDC7FFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'hFBFF8FFFF8FFFFF07FBFFCFFFF8FFFFF07FFFFCFFFF8FFDFF07FFFFCFFFF8FFFFF07FDFDC7FFF8FFFFF07FDFDC7FFF9FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF1DFFFC01FFFFC7FFF1FFBFC00FEFFC7FFF1FFFF800FEFFC7FFF1FFFF800FFFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE7FFF1FFFE0003F7FE7FFF3FFFE0003F7FE3FFF3FFFE0001FFFE3FFF3FFFE0001FFEE3FFF3FF7C0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFE3FFFC0000FFFE3FFF3FFFC0780FFFE3FFE3FFF80780FFFE3FFE3BFF80F80FBFE3FFE3BFF81FC0FBFF3FFE3FFF81FC0FBFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3FFF83FE07FFF3FFE3FFF03FF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FEF07DF07FFF1FFE7FFF07DF83FFF1FFE7FFF0FDF83FFF1FFE7FEF0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC1DFF9FFC7FFE1F8FC1DFF9FFC7FFE1F8FE1DF79FFC7FFE1F8FE1DF79FFC7FFC1F8FE1DF79FFC7FFC3F8FE1DF79FFC7FFC3FBFE1DF79FFC7FFC3FFFE1FF79FFC7FFC3FFFE1FF79FFCFFFC3FFFE1FF79FFCFFFC3FFFF1FFF9FFCFFFC3FFFF0FFF9FFCF7FC3FFFF0FFF9FFCFFFC3FFFF1FFF9FFCF7FC7FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'hF9FFCFFFC7FFFF0FFF8FFCFFF87ED9F0E078FFCF7F87ED9F0FFF8FFCFFF87CC9F0FFF8FFCFFFC7D6FF0FFF8FFCFFF87D6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF8FD6FF8FFF8FF8FFF8FD6FF87FF8FF8FFF8FC49F87FFCFF8FFF8FCD9F87FFCFF8FFF8FC49F87FFCFF8FFF8FD6FF87FFCFF8FFF8FD6FF87FFCFFCFFF8FD6FFC7FFCFF8FFF8FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF1FD6FFC7FFCFF8FFF1FCC9FC7FFCFF8FFF1FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FFB7FC0000FF80001FF0FFC0000FF80001FF6FFC0000FF80001FF23FC0000FF80001FF87FC0000FF80001FFFBFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800011108760000FF800010008460000FF800014008460000FF800011008460000FF;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h800010008460000FF800011008460000FF800011008460000FF800010008460000FF800011008460000FF80001FFF8460000FF80001FFF8460000FF80001FFFFC60000FF800019BB8F60000FF8000153B88E0000FF800011BB8860000FF80001BBB8A60000FF80001DFB8C60000FF80001DFBAFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF10000047FFCFF8FFF10078047FFCFF8FFF1037A047FFCFF8FFF0037A047FFCFF8FFF0037F047FFCFF8FFF0037F047FFCFF8FFF00377047FFCFF8FFF00175047FFCFF8FFF8017F047FF8FF8FFF8817F047FF8FF8FFF8857F007FF8FF8FFF8857F007FF8FF8FFF8856D007FF8FF8FFF8856D00FFF8FF8FFF8856908FFF8FF8FFF8816908FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8004308FFF8FFCFFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000008FFF8FFCFFF8400008FFF8FFCFFF8400010FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCFFF8405010FFF8FFCFBD;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h8405010FFF8FFCFFFC404010FFF9FFCFFFC004010FFF9FFCFFFC004011FFF9FFCFFFC200011FFF9FFCFFFC203011DFF9FFCFFFC203021FFF9FFCFFFC200001FFF9FFC7FFC202021FFF9FFC7FFC202021DFF9FFC7FFC202021FFF9FFC7FFC005021FFF9FFC7FFC105021FFF9FFC7FFE105001FFF1FFC7FFE105023FFF1FFC7FFE105043FF71FFC7FFE105043FFF1FFC7FFE105043FF71FFE7FFE105043FFF1FFE7FFE084043FF71FFE7FFE085083FFF1FFE7FFE085083FFF1FFE7FFF085083FFF1FFE7FFF0C5087FFF1FFE7FFF045087FFF1FFE7FFF045107FFF1FFE7FFF047107FFF3FFE7FFF067107FFF3FFE7FFF020307FFF3FFE3FFF030207FFF3FFE3FEF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h30607FFF3FFE3FFF81860FFFF3FFE3FFF818C0FFFE3FFE3FFF81FC0FBFE3FFE3BFF80F80FFFE3FFE3FFF80780FFFE3FFE3FFFC0701FFFE3FFE3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0001FFEE3FFF3FFFE0003FFFE3FFF3FFFE0003FFEE3FFF1FFFE0003FFFE7FFF1FFFE0003FFFE7FFF1FFFF0007F7FE7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFFC01FFFFC7FFF1DFFFC01FFFFC7FFF9FFFFC03FFFFC7FFF9FFFFE03FFFFC7FFF9FFFFE07FFFFC7FFF9FFFFF07FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF07FFFF87FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h7FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFDF07FFFF8FFFFC7FFFF07F7FF8FFFFC7FFFF07FFFF0FFFFC7FFFF07FFFF0FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC7FFFF07FFFF1FFFFC3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF0FFFF07FFDC7FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8F7FF07FFF8FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87BFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFE1F7F07FBE1FFFFFFE1FFF07FFC1FFFFFFE1FFF07F7C1FFFFFFE1FFF07EFC1FFFFFFE1FDF07FFC3FFFFFFE1FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h3FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'hF80F07C07FFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FE0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF07FFFFFFF83FF07FF0FFFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF07FF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFE0FFF07FFC3FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'hFF07FFC3FFFFFFE0FFF07BFC3FFFFFFE1FFF079FC3FFFFFFE1FBF07DFC3FFFFFFE1FFF07EFC1FFFFFFE1FFF07EFE1FFFFFFE1FFF07F7E1FFFFFFC1FFF07F7E1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC3FFF07FDF0FFFFFFC3FFF07FFF0FFFFFFC7BFF07FFF0FFFFFF87FEF07FEF0FFFFFF87FEF07FFF0FFFFFF87FEF07FFF0FFFFFF877EF07FFF8FFFFFF87FEF07FF78FFFFFF8FFEF07FFF87FFFFF8FFEF07FFF87FFFFF8EFEF07FFF87FFFFF0FFEF07FFB87FFFFF0FFEF07FFB87FFFFF0FFEF07FFFC7FFFFF0FFEF07FFFC7FFFFF0FFEF07FFFC7FFFFF1FFEF07FFDC7FFFFF1FFEF07FFDC3FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h07FFFC3FFFFF1FFEF07FFFC3FFFFF1FFEF07FFFC3FFFFE1FFEF07FFFE3FFFFE1FFEF07FFFE3FFFFE1FFEF07FFEE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFF1FFFFE3FFEF07FFF71FFFFC3FFEF07FFF71FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFFF07FFFF8FFFFC7FFBF07BFFF8FFFFC7FFFF07BFFB8FFFFC7FF7F07DFFB8FFFFCEFF7F07FFFF8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 44;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'hFFFF8FFFF8FFDFF07FBFF8FFFF8FFFFF07FBFF8FFFF9FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1DFFFF07FDFFCFFFF1DFFFE03FDFFC7FFF1FFFFC03FFFDC7FFF1FFBFC01FFFDC7FFF1FFFFC01FFFDC7FFF1FFFF800FFFFC7FFF1FFFF800FEFFC7FFF1FFFF000FFFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FF7E0003FFFE7FFE3FFFE0003F7FE7FFE3FFFC0003F7FE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFF80781FFFE3FFE3FFF80F80FFEE3FFE3FFF80F80FFEE3FFE3FFF81FC0FFEE3FFE3FFF81FC0FFEE3FFE7FFF83FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FBFF3FFE7FEF03FE07BFF3FFE7FEF07FE07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFC7FFE1FDF83FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFC1F8FC3FFF1FFC77FC1F8FC3FFF1FFCF7FC1F8FC1FFF1FFCFFFC3F8FE3FFF1FFCFFFC3FAFE1FFF1FFCF7FC3FEFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1DFF9FFCFFFC3FFFE1DFF9FFCFFFC7FFFF1DFF9FFCFFF87FFFF1DFF9FFCFFD87FFFF1DF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h79FFCFFF87FFFF0DF79FFCFFF87CDBF0C079FFCFFD87CDBF0FFF9FFCFFF87C9BF0FFF9FF8FFD87FBDF0FFF9FF8FFD87FBDF0FFF9FF8FFF87FBDF0FFF9FF8FFF8FFBDF0FFF9FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FC99F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FC99F8FFF8FF8FFF0FFBDF8FFF8FF8FFF0FFBDF87FF8FF8FFF0FFBDF87FF8FF8FFF1FFBDF87FF8FF8FFF1FFBDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFBDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8FF9FFF1FEDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'hFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF4FFC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF47FC0000FF80001FF7FFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80001FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003E110840000FF800020010860000FF800020010840000FF800020010840000FF;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 52;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070700FFFFFFFFFF80F0700FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'hFF07FF83FFFFFFE1FDF07FFC3FFFFFFE1FFF07BFC3FFFFFFE1FBF07DFC3FFFFFFC1F7F07DFC3FFFFFFC3FFF07EFC3FFFFFFC3FFF07EFC3FFFFFFC3EFF07F7E1FFFFFFC3FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFF83FFF07FFE1FFFFFF87BFF07FFE1FFFFFF87FFF07FDF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF877FF07FEF0FFFFFF87FFF07FEF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF0EFFF07FF78FFFFFF0FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF1FFFF07FFB87FFFFF1DFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFDC7FFFFE1BFFF07FFFC7FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFC37FFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC6FFFF07FFFF1FFFF8EFFFF07FFFF1FFFF8FFF7F07BFFF1FFFF8FFFFF07DFFF1FFFF8FFFFF07DFFF9FFFF8FFFFF07EFFF8FFFF8FFFFF07EFFB8FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFDFF07;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 60;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'hFFFF8FFFF9DFFFF07FFFF8FFFF1DFFFF07FBFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE03FFFF8FFFF1FFFFC03FDFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFFCFFFF1FFFF801FFFFC7FFF1FFFF000FFFDC7FFF3FFFF000FFFDC7FFF3FFFF000FEFDC7FFF3FF7F0007FFFC7FFE3FFFE0007FFFC7FFE3FFFE0007FFFC7FFE3BFFE0003FFFC7FFE3FFFE0003FFFC7FFE3BFFC0003FFFC7FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFE3FFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFF80201FFFE7FFE3FFF80781FFFE7FFE7FFF80F81FFFE3FFE7FFF81F80FFFE3FFE7FFF81F80FFFE3FFE7FFF03FC0FFFE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FFFE3FFE7FFF07FE0FFEE3FFC7FFF07FE0FFEE3FFC7FFF07DE07BEE3FFC7FFF079F07BEE3FFC7FFE0F9F07BEF3FFC7FFE0F9F07BFF3FFC7FFE0F9F07FFF3FFC7FFE0F9F87FFF3FFC77FE0F9F87FFF3FFC7FFE0F9F87FFF3FFC77FE1F9F83FFF3FFC77FE1F9F83FFF3FFCFFFE1F9F83FFF3FFCFFFC1F9FC3FFF3FFCFFFC1FFFC3FFF3FFCFFFC1F8FC3FFF1FFCFFFC3F8FC3FFF1FFCFFFC3F8FC3FFF1FFCFFDC3F8FC3FFF1FFCFFFC3F8FC1FFF1FFCFFFC3FEFE1FFF1FFCFFDC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC7FFFE1FFF1FFCFFF87FFFE1FFF1FF8FFF87FFFE1FFF1FF8FFF87FFFE1FFF9FF8FFF87FFFE1FFF9FF8FFF87FFFE1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87C9BF1C0F9FF8FFF8FC9BF1FFF9FF8FFF87C93F1FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF9FFF0FFF5F0FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FC91F8FFF9FF9FFF0FC93F8FFF9FF9FFF0FC91F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5FC7FF8FF9FFF1FC93F87FF8FF9FFF1FC9BFC7FF8FF9FFF1FC9BFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF0FFC0000FF80001FE0FFC0000FF80001FE07FC0000FF80003FE07FC0000FF80003FE07FC0000FF00003FF77FC0000FF00003FF77FC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF000020010F40000FF000020010840000FF000028010840000FF000020010840000FF;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 60;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h000020010840000FF000020010840000FF000020010840000FF000020010840000FF000020010840000FF00003FFF0840000FF00003FFF0840000FF00003FFFF840000FF000023739DC0000FF00002B339840000FF000023379840000FF000023339C40000FF00003BB39840000FF00003BF3DE40000FF00003FFFFE40000FF00003FFFFFC0000FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFCFFF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'hFF1FFFFFCFFF8FF9FFF1000004FFF8FF9FFF1000000FFF8FF9FFF100A000FFF8FF9FFF101AA04FFF8FF9FFF105AA00FFF8FF9FFF105AA00FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF8FF9FFF107A408FFF8FF9FFF107B408FFF8FF9FFF107B408FFF8FF9FFF107B008FFF9FF9FFF107B008FFF9FF9FFF007B808FFF9FF9FFF007B808FFF9FF9FFF007A808FFF9FF9FFF003A808FFF9FF9FFF0800208FFF9FF9FFF0800208FFF9FF9FFF0800200FFF9FF9FFF0808200FFF9FF9FFF8808210FFF9FF8FFF8800210FFF9FF8FFF8800010FFF9FF8FFF8800011FFF9FF8FFF8800011FFF9FF8FFF8006011FF79FF8FFF8806011FFF9FF8FFF8004011FFF9FF8F3B;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h8404011FF71FF8FFF8401001FFF1FF8FFF8400011FFF1FF8FFF8401021FFF1FF8FFF8400021FFF1FFCFFF8402021FFF1FFCFFF8406021FFF1FFCFFFC003021FFF1FFCFFFC202021FFF1FFCFFFC200023FFF1FFCFFFC200003FFF1FFCFFFC201043FFF1FFCFFFC200043FFF1FFCFFFC200043FFF1FFCFFFC002043FFF1FFCFFFC101043FFF3FFCF7FC100043FFF3FFCFFDC100003FFF3FFCFFFE100083FFF3FFC77FE100087FFF3FFC7FDE000087FFF3FFC7FFE082087FFF3FFC7FFE080087FFF3FFC7FFE082107BFF3FFC7FFE080107FFE3FFC7FFE0C0107FFE3FFC7FFF046307FFE3FFC7FFF04420FFFE3FFC7FFF06020FFFE3FFE7FFF06060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h3060FFEE3FFE7FFF030E0FFEE3FFE7FFF019C0FFEE3FFE7FFF81F80FFFE3FFE7FFF81F81FFFE3FFE7FFF80F01FFFE3FFE7FFF80701FFFE7FFE3FEF80001FFFE7FFE3FFF80001FFFE7FFE3FFFC0003F7FE7FFE3FFFC0003FFFC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFC7FFE3BFFC0003FFFC7FFE3FFFE0007FFFC7FFE3BFFE0007FFFC7FFE3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF801FEFFC7FFF1FFFF801FFFDCFFFF1FFFF803FFFFCFFFF1FFFFC03FFFF8FFFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFDFE07FDFF8FFFF1DFFFE07FFFF8FFFF1FFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h7FFFF8FFFF9FFFFE07FFFF8FFFF9FFFFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFF7E07FFFB1FFFF8FFFFE07FFFB1FFFF8FFFBE07F7FF1FFFF8FFFFE07FFFF1FFFF8FFFFE07FFFF1FFFF8FFFEE07FFFF1FFFF8EFFFE07FFFF1FFFF8EFFFE07DFFF1FFFFCFFFFE07FFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC77FFE07FFFE3FFFFC7FFFE07FFFE3FFFFC3FFFE07FFFE3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC7FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFD87FFFFE1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF8FFFFFF0EFFE07FFF8FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF8FFFE07FFF0FFFFFF8F7FE07FFF0FFFFFF8FFFE07FFF0FFFFFF87FFE07FFF1FFFFFF87BFE07FFE1FFFFFF87FFE07FFE1FFFFFF87FFE07FFE1FFFFFF87FFE07FFE1FFFFFFC7DFE07FDE1FFFFFFC3FFE07FFE1FFFFFFC3EFE07FBC1FFFFFFC3FFE07FFC3FFFFFFC3FFE07FFC3FFFFFFC3F7E07F7C3FFFFFFC3FFE07FFC3FFFFFFC1FFE07EFC3FFFFFFE1FDE07FF83FFFFFFE1FFE07FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h3FFFFFFE1FFE07FF83FFFFFFE1FFE07FF87FFFFFFE1FFE07FF87FFFFFFE0FFE07FF07FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE1FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFF8020003FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 60;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070701FFFFFFFFFF80F0700FFFFFFFFFF00F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F07FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'hFF077F83FFFFFFE1FFF077F83FFFFFFE1FBF073FC3FFFFFFC1FBF075FC3FFFFFFC1FFF075FC3FFFFFFC3FFF076FC3FFFFFFC3EFF076FC3FFFFFFC3FFF0777C3FFFFFFC3FFF0777E1FFFFFFC3FFF077FE1FFFFFFC7FFF077BE1FFFFFF87FFF077BE1FFFFFF87FFF077FE1FFFFFF87FFF077DE1FFFFFF87FFF077DF1FFFFFF877FF077FF1FFFFFF87FFF077FF0FFFFFF8FFFF077EF0FFFFFF8FFFF077FF0FFFFFF0FFFF077FF0FFFFFF0EFFF077FF0FFFFFF0FFFF077F78FFFFFF0FFFF077FF8FFFFFF0FFFF077FF8FFFFFF1FFFF077FF87FFFFF1FFFF077FF87FFFFF1FFFF077FB87FFFFF1FFFF077FF87FFFFE1FFFF077FFC7FFFFE1FFFF077FFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h077FFC7FFFFE1FFFF077FFC7FFFFE3BFFF077FDC7FFFFE3FFFF077FFC7FFFFE3FFFF077FFC3FFFFE3FFFF077FFC3FFFFE3FFFF077FFC3FFFFE3FFFF077FFE3FFFFC3FFFF077FEE3FFFFC37FFF077FEE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE1FFFFC7FFFF077FFE1FFFFC7FFFF077FFF1FFFFC7FFFF077FF71FFFFC7FFFF077FFF1FFFF8FFFFF077FFF1FFFF8FFFBF077FFF1FFFF8FFFFF077FFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07DFFF1FFFF8FFEFF07FFFF9FFFF8FFFFF07EFFF9FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FB8FFFF8FFFFF07F7FF8FFFF9FFDFF07;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h7FFFFC7FFFCEFFFF07FFFFC7FFFCEFFFF07FFFFC7FFFCFFFFF07FDFFC7FFFCFFFFF07FFFD8FFFFC7FFBF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFEF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC77FFF07FFFF8FFFFC7FFFF07FFFF0FFFFE3FFFF07FFFB1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFF1FFFF07FFF61FFFFE1FFFF07FFFE3FFFFF1FFFF07FFFE1FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFE3FFFFF1FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8EFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8FFFF07FFFC7FFFFF8FFFF07FFFC7FFFFF8FFFF07FFF87FFFFF877FF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFF87FFFFFC7BFF07FFF8FFFFFFC7FFF07FFF8FFFFFFC7FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3DFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFC3EFF07FFF0FFFFFFE3FFF07FFE1FFFFFFE1FFF07FDE1FFFFFFE1F7F07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FBF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FDF07FFC1FFFFFFE0FFF07EFC1FFFFFFF0FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h1FFFFFFF0FF707FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF87FF07FF83FFFFFFF87FF07FF87FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFF80F07C07FFFFFFFFFC0F07C07FFFFFFFFFC0F07807FFFFFFFFFC070700FFFFFFFFFFC030700FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000200FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFFC0703807FFFFFFFFFC0F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'hF80F03C07FFFFFFFFF80F03E07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F81FFFFFFFFF07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03FC1FFFFFFFFE0FF03FC1FFFFFFFFE0FF03FC0FFFFFFFFE0FF03FC0FFFFFFFFC0FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF87FFFFFFF87FF03FF87FFFFFFF87FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'hFF03BFC3FFFFFFF0FEF03BFC3FFFFFFE0FFF03DFC1FFFFFFE0FFF03FFE1FFFFFFE1FBF03EFE1FFFFFFE1FFF03F7E1FFFFFFE1F7F03F7E1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FBE1FFFFFFE1FFF03FFF0FFFFFFE3FFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC3FFF03FEF0FFFFFFC3BFF03FFF8FFFFFFC7FFF03FFF8FFFFFFC7FFF03FF787FFFFFC7FFF03FFF87FFFFF877FF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFB87FFFFF87FFF03FFBC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC3FFFFF8FFFF03FFDC3FFFFF0FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFE3FFFFF0FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF0FFFFC3FFFF03FFFF8FFFFE7FFFF03FFFB8FFFFC7FFFF03FFFB8FFFFC7FFDF03FFFF8FFFFC7FFFF03BFFF8FFFFC7FFBF039FFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FF7F03FFFF8FFFFC7FFFF03F7FF8FFFFC7FFFF03F7FFCFFFFC7FFFF03FFFFC7FFFCEFEFF03FBFDC7FFF8EFFFF03;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFFCFFFF8FFFFF07FFFD8FFFF8EFF7F07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFC7FFBF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFDF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFF707EFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF1FFFFC77FFF07FFFB1FFFFC7FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3BFFF07FFF61FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE1FFFFE1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1DFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0EFFF07FFFC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF877FF07FFF87FFFFF87FFF07FFB87FFFFF87FFF07FFF8FFFFFFC7FFF07FFF8FFFFFFC7FFF07FFF0FFFFFFC7FFF07FF70FFFFFFC7FFF07FFF0FFFFFFC3DFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFC3EFF07FFE1FFFFFFE3FFF07FFE1FFFFFFE3FFF07FDE1FFFFFFE1F7F07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FBF07FFE1FFFFFFE1FFF07F7C1FFFFFFE1FDF07FFC1FFFFFFE1FFF07FFC1FFFFFFE0FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h1FFFFFFF0FF707FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF87FFFFFFF87FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF83F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC030600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFF8070380FFFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFE0FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC3FF03FE0FFFFFFFF83FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF87FFFFFFF87FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF0FFF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'hFF03FFC3FFFFFFE0FEF03BFC1FFFFFFE0FDF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FFF03EFE1FFFFFFE1FFF03FFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03FFE1FFFFFFE1EFF03FBE1FFFFFFE3FFF03FBE1FFFFFFC3FFF03FFF1FFFFFFC3DFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC7FFF03FFF0FFFFFFC7FFF03FFF8FFFFFFC7FFF03FFF8FFFFFF87FFF03FF78FFFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF8FFFF03FFB87FFFFF8FFFF03FFFC7FFFFF8EFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC7FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFC3FFFFF1DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1FFFF03FFFE3FFFFE1FFFF03FFFE1FFFFE1BFFF03FFFE3FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC7FFFF03FFFF0FFFFC7FFFF03FFFF9FFFFC7FFFF03FFFB8FFFFC7FFFF03FFFB8FFFFC7FFFF03BFFF8FFFFC7FFFF039FFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03F7FF8FFFFCFFFFF03F7FF8FFFF8EFEFF03FFFFCFFFF8FFFFF03FBFFCFFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'hFBFF8FFFF8FFFFF07FBFFCFFFF8FFFFF07FFFFCFFFF8FFFFF07FFFFCFFFF8FFFFF07FDFDC7FFF8FFFFF07FDFDC7FFF9FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF1DFFFC00FEFFC7FFF1FFBF800FEFFC7FFF1FFFF800FFFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE7FFF1FFFE0003F7FE7FFF3FFFE0003F7FE3FFF3FFFE0001FFFE3FFF3FF7E0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFE3FFFC0300FFFE3FFF3FFFC0780FFFE3FFE3FFF80780FFFE3FFE3FFF80F80FBFE3FFE3BFF81FC0FBFF3FFE3BFF81FE0FBFF3FFE3FFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3FFF83FE07FFF3FFE3FFF03FF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF1FFE7FEF07DF83FFF3FFE7FEF0FDF83FFF1FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FFFC1DFF9FFC7FFE1FAFE1DFF9FFC7FFE1FEFE1DF79FFC7FFE1FEFE1DF79FFC7FFC3FAFE1DF79FFC7FFC3F8FE1DF79FFC7FFC3FBFE1DF79FFC7FFC3FFFE1FF79FFC7FFC3FFFE1FF79FFCFFFC3FFFF1FF79FFCFFFC3FFFF1FFF9FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FFF9FFCF7FC3FFFF1FFF9FFCF7FC7FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'hF9FFCF7FC7FFFF0FFF8FFCF7F87ED9F0E079FFCFFF87ED9F0FFF8FFCFFF87CC9F0FFF8FFCFFFC7D6FF0FFF8FFCF0187D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF8FD7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF8FD7FF8FFF8FFCFFF8FD7FF8FFF8FFCFFF8FD7FF8FFF8FF8FFF8FD7FF87FF8FFCFFF8FC59F87FFCFFCFFF8FCD9F87FFCFF8FFF8FC59F87FFCFF8FFF8FD7FF87FFCFF8FFF8FD7FF87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF1FD6FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF1FD7FFC7FFCFF8FFF1FDC9FC7FFCFF8FFF1FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF80001FF4FFC0000FF80001FFEFFC0000FF80001FFA3FC0000FF80001FFDFFC0000FF80001FFFBFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001110FF60000FF800014408460000FF80001C688460000FF800011448460000FF;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h80001A4C8460000FF800011488460000FF800011408460000FF800010408460000FF800015408460000FF80001FFF8460000FF80001FFF8460000FF80001FFFFC60000FF80001BFBCF60000FF800017BBA8E0000FF80001BBBCFE0000FF80001BFBAE60000FF80001DFFBEE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF10000047FFCFF8FFF1007A047FFCFF8FFF1037A047FFCFF8FFF0037E047FFCFF8FFF1037F047FFCFF8FFF0037F047FFCFF8FFF003F7047FFCFF8FFF003F5047FFCFF8FFF801FF047FF8FF8FFF8817F047FF8FF8FFF8857F007FF8FF8FFF885FF007FF8FFCFFF885ED007FF8FFCFFF8856D00FFF8FFCFFF885E908FFF8FF8FFF885E908FFF8FFCFFF8804B08FFF8FFCFFF8800308FFF8FFCFFF8804308FFF8FFCFFF8004308FFF8FFCFFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000008FFF8FFCFFF8400008E078FFCFFF8400010FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCFFF8407010FFF9FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h8407010FFF8FFCFFFC404010FFF9FFCFFFC005010FFF9FFCFFFC207011FFF9FFCFFFC203011FFF9FFCFFFC203011FFF9FFCFFFC203021DFF9FFCFFFC201001DFF9FFC7FFC202021DFF9FFC7FFC202021FFF9FFC7FFC206021FFF9FFC7FFC307021FFF9FFC7FFC105021FFF9FFC7FFE107001FFF1FFC7FFE105063FFF1FFC7FFE105043FFF1FFE7FFE105043FF71FFC7FFE107043FF71FFE7FFE105043FF71FFE7FFE084043FFF1FFE7FFE085083FFF1FFE7FFE085083FFF1FFE7FFF0C5083FFF1FFE7FFF0C5087FFF1FFE7FFF045087FFF3FFE7FFF045107FFF1FFE7FFF047107FFF3FFE7FFF067107FFF3FFE7FFF020307FFF3FFE3FEF030207FFF3FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h30607FFF3FFE3FFF83860FFFF3FFE3BFF81BC0FBFE3FFE3BFF81FC0FFFE3FFE3FFF80F80FFFE3FFE3FFF80780FFFE3FFE3FFFC0781FFFE3FFE3FFFC0201FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFE0001FFFE3FFF3FF7E0003FFEE3FFF3FFFE0003FFFE3FFF1FFFE0003FFFE7FFF1FFFE0003FFFE7FFF1FFFF0007FFFE7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFBF800FFFFC7FFF1FFFF800FFFFC7FFF1DFFFC01FFFFC7FFF9DFFFC01FFFFC7FFF9FFFFC03FFFFC7FFF9FFFFE03FEFFC7FFF9FFDFE07FFFFC7FFF9FFFFF07FFFFC7FFF8FFFFF07FFFFCFFFF8FFFFF07FFFD87FFF8FFEFF0;
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h7FFFF8FFFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8EFFBF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFDF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFEF07FFFF1FFFFC7FFFF07EFFB0FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC7FFFF07FFFF1FFFFC3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFC3FFFFF1DFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFB8FFFFFF8F7FF07FFF8FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FF70FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3DFF07FEF1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FDE1FFFFFFC3FFF07FFE1FFFFFFE3FFF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FFC1FFFFFFE1FBF07FFC1FFFFFFE1FFF07FFC1FFFFFFE1FFF07FFC3FFFFFFE1FEF07FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h3FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFF81F07C0FFFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF801FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030601FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFF07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FE0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF07FFFFFFF83FF07FF0FFFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF07FF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FFC3FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'hFF07FFC3FFFFFFE0FEF07BFC3FFFFFFE1FDF079FC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07EFC1FFFFFFE1F7F07EFE1FFFFFFE1FFF07F7E1FFFFFFE1FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC3FFF07FDF1FFFFFFC3FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FF78FFFFFF8FFFF07FFF8FFFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFB87FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF1DFFF07FFDC7FFFFF1FFFF07FFDC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1BFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFF71FFFFC3FFFF07FFF71FFFFC77FFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF8FFFFC7FFBF07BFFF9FFFFC7FFFF07BFFB8FFFFC7FFFF07DFFB8FFFFCFFFFF07FFFF8FFFF8EFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFEFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h7FDFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFF8FFFF8EFFFF07FFFF8FFFF8EFFFF07FFFF8FFFFCFFFFF07FFFF1FFFFC7FFEF07FFFB1FFFFC7FFFF07FFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFE1FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFB87FFFFF8FFFF07FFF8FFFFFF8F7FF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87FFF07FFF0FFFFFFC7FFF07FFF1FFFFFFC7FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3F7F07FFC1FFFFFFE1FFF07FFC1FFFFFFE1FBF07FFC3FFFFFFE1FFF07EFC3FFFFFFE1FDF07FFC3FFFFFFE1FEF07FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h3FFFFFFE1FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFFC0F0700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC01FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 45;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'hFFFF8FFFF8FFDFF07FBFF8FFFF8FFFFF07FBFF8FFFF9FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF9DFFFF07FDFFCFFFF1FFFFE03FDFFC7FFF1FFFFC03FFFDC7FFF1FFFFC01FFFDC7FFF1FFFFC01FFFDC7FFF1FFFF800FFFFC7FFF1FFFF800FEFFC7FFF1FFFF000FFFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0003FFFE7FFF3FF7E0003FFFE7FFF3FFFE0003FFFE7FFE3FFFE0003F7FE7FFE3FFFC0003F7FE7FFE3FFFC0001FFFE7FFE3BFFC0001FFFE7FFE3BFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFF80781FFFE3FFE3FFF80F80FFEE3FFE3FFF81FC0FFEE3FFE3FFF81FC0FFEE3FFE3FFF83FC0FFEE3FFE7FFF83FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FBFF3FFE7FEF03FE07BFF3FFE7FFF07FE07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFE7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFC7FFE1FDF83FFF3FFC7FFE1FDF83FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFC1FEFC3FFF1FFC7FFC3FAFC3FFF1FFCFFFC1FAFC1FFF1FFCF7FC3F8FE3FFF1FFCF7FC3FBFE1FFF1FFCFFFC3FEFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC7FFFE1DFF9FFCFFFC3FFFE1DFF9FFCFFFC7FFFF1DFF9FFCFFF87FFFF1DFF9FFCFFF87FFFF1DF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h79FFCFFD87FFFF0DF79FFCFFD87CDBF0C079FFCFFD87CDBF0FFF9FFCFFD87C9BF0FFF9FF8FFF87FFDF0FFF9FFCF038FFBDF0FFF9FF8FFF87FFDF0FFF9FF8FFF8FFBDF8FFF9FF8FFF8FFFDF8FFF8FF8FFF8FFBDF8FFF9FF8FFF8FFFDF8FFF9FF8FFF8FFBDF8FFF8FF8FFF8FFFDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FCD9F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FFBDF8FFF8FF8FFF0FFFDF87FF8FF8FFF0FFBDF87FF8FF8FFF1FFFDF87FF8FF8FFF1FFBDF87FF8FF9FFF1FFFDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFFDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FFFDFC7FF8FF9FFF1FD9BFC7FF8FF9FFF1FEDBFC7FF8FF9FFF1FEDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'hFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF4FFC0000FF80001FF4FFC0000FF80001FF87FC0000FF80001FF4FFC0000FF80001FFD7FC0000FF80001FFFFFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80001FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003E118840000FF800020010860000FF800028010840000FF800033290860000FF;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 61;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'hFFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FBFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFE07FFFF8FFFF1FFBFE03FFFF8FFFF1FFFFC03FDFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFFCFFFF1FFFF801FFFFCFFFF1FFFF000FFFDC7FFF3FFFF000FFFDC7FFF3FFFF000FEFDC7FFF3FFFF0007FFFC7FFE3FFFE0007FFFC7FFF3FFFE0007FFFC7FFE3FFFE0003FFFC7FFE3BFFE0003FFFC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFE3FFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFF80601FFFE7FFE3FFF80F81FFFE7FFE7FFF80F81FFFE3FFE7FEF81F80FFFE7FFE7FEF81F80FFFE3FFE7FFF03FC0FFFE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FFFE3FFE7FFF07FE0FFEE3FFC7FFF07FE0FFEE3FFC7FFF07DE07BEE3FFC7FFF079F07BEE3FFC7FFE0F9F07BEF3FFC7FFE0F9F07BFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC77FE0F9F87FFF3FFC77FE1F9F83FFF3FFC7FFE1F9F83FFF3FFCFFFE1F9F83FFF3FFCFFFC1FBFC3FFF3FFCFFFE1FFFC3FFF3FFCFFFC1FFFC3FFF1FFCFFFC3FEFC3FFF3FFCFFFC3F8FC3FFF1FFCFFFC3FCFC3FFF1FFCFFDC3F8FE1FFF1FFCFFDC3FEFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC7FFFE1FFF1FFCFFFC7FFFE1FFF1FFCFFF87FFFE1FFF1FF8FFF87FFFE1FFF1FFCFFF87FFFE1FFF9FF8FFF87FFFE1FFF9FF8FFF87FFFE1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87C9BF1C0F9FF8FFF8FC9BF1FFF9FF8FFF87C93F1FFF9FF8FFF8FFF5F0FFF9FF8F038FFF5F0FFF9FF8FFF8FFF7F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF7F0FFF9FF8FFF8FFF5F0FFF9FF9FFF0FFF7F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF7F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FC91F8FFF9FF9FFF0FC93F8FFF9FF9FFF0FC91F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF7F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF7F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF7F8FFF9FF9FFF1FFF5F8FFF8FF9FFF1FFF7F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF7FC7FF8FF9FFF1FF93FC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FC9BFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF3FF0FFC0000FF80003FF0FFC0000FF80001FE07FC0000FF80003FE07FC0000FF80003FEF7FC0000FF00003FFF7FC0000FF00003FF77FC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF00003FFFFFC0000FF00002001FF40000FF800020090840000FF000028010840000FF000020030840000FF;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 61;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h000030030840000FF000020010840000FF000020010840000FF000020010840000FF000020010840000FF00003FFF0840000FF80003FFF0840000FF80003FFFF840000FF80003373BDC0000FF80002B33F840000FF800023F7DA40000FF8000337B9C40000FF80003BBBB8C0000FF80003FFFDE40000FF80003FFFFF40000FF80003FFFFFC0000FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFCFFF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFF1FFFFFCFFF8FF9FFF1000004FFF8FF9FFF1000000FFF8FF9FFF100A804FFF8FF9FFF101AA04FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF9FF9FFF107AC08FFF9FF9FFF107BD08FFF9FF9FFF107B408FFF8FF9FFF107B808FFF9FF9FFF107F408FFF9FF9FFF007F808FFF9FF9FFF007B908FFF9FF9FFF007A908FFF9FF9FFF083AA08FFF9FF9FFF080AA08FFF9FF9FFF0800208FFF9FF9FFF0800208FFF9FF9FFF0808200FFF9FF9FFF8808210FFF9FF8FFF8800210FFF9FF8FFF8800010FFF9FF8FFF8800011C079FF8FFF8800011FF79FF8FFF8006011FF79FF8FFF8806011FF79FF8FFF8005011FF79FF8F03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h8405011FFF1FF8FFF8401001FFF1FF8FFF8406011FFF1FFCFFF8407021FFF1FF8FFF8406021FFF1FFCFFF8402021FFF1FFCFFF8406021FFF1FFCFFFC403021FFF1FFCFFFC202021FFF1FFCFFFC203023FFF1FFCFFFC207003FFF1FFCFFFC205043FFF1FFCFFFC202043FFF1FFCFFFC200043FFF3FFCFFFC002043FFF1FFCFFFC101043FFF3FFCF7FC100043FFF3FFCF7FC101043FFF3FFCF7DE101083FFF3FFC77DE100087FFF3FFC7FFE000087FFF3FFC7FFE083087BFF3FFC7FFE080087BFF3FFC7FFE082187FFF3FFC7FFE0C0107FFE3FFC7FFE0C1107FFE3FFC7FFF046307FFE3FFC7FFF04420FFFE3FFC7FFF06060FFFE3FFE7FFF06060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h3060FFFE3FFE7FFF030E0FFEE3FFE7FFF01BC0FFFE3FFE7FFF81F80FFFE3FFE7FFF81F81FFFE7FFE7FFF80F01FFFE3FFE7FEF80F01FFFE7FFE3FFF80401FFFE7FFE3FFF80001FFFE7FFE3FFFC0003FFFE7FFE3FFFC0003F7FC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFC7FFE3BFFC0003FFFC7FFE3BFFE0007FFFC7FFF3FFFE0007FFFC7FFE3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF801FFFDCFFFF1FFFF801FFFFCFFFF1FFBF803FFFFCFFFF1FFFFC03FFFF8FFFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFDFE07FFFF8FFFF1FFFFE07FFFF8FFFF9DFFFE0;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h7FFFF8FFFF9FFFFE07FFFF8FFFF9FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FFFF9FFFF8FFF7E07FFFF1FFFF8FFFFE07FFFF1FFFF8FFFBE07FFFF1FFFF8FFFFE07FFFF1FFFF8FFFDE07FFFF1FFFF8FFFEE07EFFF1FFFF8FFFFE07FFFF1FFFFCEFFFE07FFFF1FFFFCFFFFE07BFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFF63FFFFC7FFFE07FFFE1FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC77FFE07FFFE3FFFFC7FFFE07FFFE3FFFFE3FFFE07FFFE3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC7FFFFE3BFFE07FFFC7FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1DFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFB8FFFFFF0EFFE07FFF8FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF8FFFE07FFF0FFFFFF8FFFE07FF70FFFFFF8FFFE07FFF0FFFFFF8FFFE07FFF1FFFFFF87FFE07FFF1FFFFFF87BFE07FEE1FFFFFF87FFE07FFE1FFFFFF87FFE07FFE1FFFFFFC7FFE07FFE1FFFFFFC7DFE07FFE1FFFFFFC3FFE07FFE1FFFFFFC3FFE07FFC3FFFFFFC3FFE07FFC3FFFFFFC3FFE07FFC3FFFFFFC3F7E07FFC3FFFFFFC3FFE07FFC3FFFFFFC1FBE07FFC3FFFFFFE1FFE07DF83FFFFFFE1FFE07BF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h3FFFFFFE1FEE07FF83FFFFFFE1FFE07FF87FFFFFFE1FFE07FF87FFFFFFE0FFE07FF07FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE1FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC3FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0701FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFF8020003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0007FFFFFFFFFFFFE0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFC07FFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 61;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070701FFFFFFFFFF80F0701FFFFFFFFFF00F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C0FFFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F07FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'hFF077F87FFFFFFE1FDF077F83FFFFFFE1FFF073FC3FFFFFFC1FFF075FC3FFFFFFC1F7F075FC3FFFFFFC3FFF076FC3FFFFFFC3FFF076FC3FFFFFFC3FFF0777C3FFFFFFC3FFF0777E3FFFFFFC3DFF077FE1FFFFFFC7FFF077BE1FFFFFFC7FFF077BE1FFFFFF87BFF077FE1FFFFFF87FFF077DE1FFFFFF87FFF077DF1FFFFFF87FFF077FF1FFFFFF87FFF077FF1FFFFFF8FFFF077EF0FFFFFF8FFFF077FF0FFFFFF8FFFF077FF0FFFFFF0EFFF077FF0FFFFFF0FFFF077F78FFFFFF0FFFF077FF8FFFFFF0FFFF077FF8FFFFFF1FFFF077FF87FFFFF1DFFF077FF87FFFFF1FFFF077FB87FFFFF1FFFF077FF87FFFFF1FFFF077FFC7FFFFE1FFFF077FFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h077FFC7FFFFE1FFFF077FFC7FFFFE3FFFF077FDC7FFFFE3FFFF077FFC7FFFFE3FFFF077FFC7FFFFE3FFFF077FFC3FFFFE3FFFF077FFC3FFFFE3FFFF077FFE3FFFFE3FFFF077FEE3FFFFC3FFFF077FEE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE1FFFFC7FFFF077FFE3FFFFC7FFFF077FFF1FFFFC7FFFF077FF71FFFFC7FFFF077FFF1FFFFCEFFDF077FFF1FFFF8FFFBF077FFF1FFFF8FFFFF077FFF1FFFF8FFF7F07BFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07DFFF1FFFF8FFFFF07FFFF9FFFF8FFFFF07EFFF9FFFF8FFFFF07FFFB9FFFF8FFFFF07F7FB8FFFF8FFFFF07F7FF8FFFF9FFFFF07;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h800013FEFFE00007F800013FEFFE00007F800017FEFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F800017F9FFE00007F80001FFBCDA00007F80001F9BCCE00007F800015DBCCA00007F80001DD9EDE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007FC0001FFFFFE00007FC0001FFFFFE00007FC0001FFFFFE00007FC0001FFFFFE00007FC0001FFFFFE00007FC0001FFFFFE00007FC0000FFFFFE00007FC0000FFFFFE00007FC0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h000FFFFFE00007FC0000FFFFFE0000FFC00008000000000FFC00008001000000FFC000082F5000000FFC000083F7040000FFC000083F7040000FFC000083F7040000FFC000083F7040000FFC000083F7040000FFC000083FF040000FFC000083FE040000FFC000083FE040000FFC000083FE040000FFC000083FE040000FFC000083FC040000FFC000083DD040000FFC000001D5040000FFC00000041040000FFC00004041000000FFC00004041000000FFC00004041080000FFC00004041080000FFC00004041080000FFC00004040080000FFC00004000080000FFC00004000080000FFC00004030080000FFC00004030080000FFC07804030080000FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h02030080000FFC00002030100000FFC00002030100000FFC00002030100000FFC00002030100000FFC00002030100000FFE00002030100000FFE00002030100000FFE00003030100000FFE00001030300000FFE00001030200001FFE00001030200001FFE00001030200001FFE00001030200001FFE00001030200001FFE00001830200001FFE00000830600001FFE00000830400001FFE00000830400001FFE04000830400001FFE04100830400001FFE00000C30C00001FFE00000430C00001FFE00100430800001FFE04100430800001FFE04000631800001FFE00000631800001FFE00000231800001FFE00000303000001FFE00000303000001FFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h387000001FFF00000186000001FFF000001FE000003FFF000000FE000003FFF000000FC000003FFF000000FC000003FFF00000078000003FFF00080030000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF02000000000003FFF00040000000003FFF82000000000003FFF82000000000003FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80010000000007FFF80000000000007FFF8000000;
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h000007FFF8EFFFF00000007FFF8FFFFF00020007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFDFF00000007FFF8FFFFF00000007FFF8FFFFE00010007FFF8FFFFE00010007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFF800000007FFF9FFBF800000103FFF9DFBF800000003FFF1DFFF000000003FFF1DFFF000000003FFF1DFFF000000003FFF1FFFF000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF3FFFE000000003FFF3FFFC030000003FFF3FF7C07C000003FFF3FF7C0FC000003FFF3FFFC0FC000003FFF3FFFC0FE000003FFF3FFF81FE000003FFF3FFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h0001FFF3FFF83FF000001FFF3FFF83FF000001FFE3FFF83FF000001FFE3FFF83FF000001FFE3FFF87FF800081FFE3BFF87FF800081FFE3BFF07FF802001FFE3BFF07FF800001FFE3BFF07FFC02081FFE7BFF0FFFC02081FFE7FFF0FFFC00001FFE7FFF0FFFC00001FFE7FFF0FFFC00001FFE7FFF0FFFC00001FFE7FEF0FFFE00001FFE7FEE1FFFE00001FFE7FEE1FFFE00001FFE7FEE1FD7E00001FFE7FEE1FD7E00001FFE7FEE1FDFE00001FFE7FFE1FF7E00001FFE7FFE1FFFF00000FFE7FFE3FFFF00000FFE7FFE3FFFF00000FFE7FFC3FFFF00000FFC7FFE3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h00FFC7FFC3FFFF80000FFC7FFC7FFFF80000FFC7FFC7E4DF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCF81C7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFF87FFFF80000FFCFFFC7FFFF80000FFCFFF87FFFF80000FFCFFF87FFFFC0000FFCFFF87FFFFC0000FFCFFF8FFFFFC0000FFCFFF8FE4DFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FE4DFC0000FFCFFF8FFFFFE0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'hFFCFFF8FFFFFE00007FCFFF8FFFFFE00007FCFFF8FFFFFE00007FCFFF9FFFFFE00007FCFFF9FFFFFE00007FCFFF9FFFFFE00007FCFFF9FFFFFE00007FCFFF9FF7FFE00007F80001FFFFFE00007F80001FF7BFE00007F80001FFFFFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F800017FEFFE00007F;
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000007FFFC0000000000007FFFC0008000000007FFFC000800000000FFFFC000000000000FFFFC000000000000FFFFC000400000000FFFFC000200000000FFFFC000200000000FFFFC000000000000FFFFC000180000000FFFFC000080000000FFFFC080000000000FFFFE000000000000FFFFE000000000000FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE040000000001FFFFE040000000001FFFFE000000000001FFFFF000000000001FFFFF000000000001FFFFF000000000003FFFFF000000000003FFFFF020000000003FFFFF020000000003FFFFF00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0003FFFFF000000000003FFFFF000000000003FFFFF000000000003FFFFF800000000003FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFFC00000000007FFFFFC0000000000FFFFFFC0000000000FFFFFFC0000000000FFFFFFC0200000000FFFFFFC0000000000FFFFFFC0000000000FFFFFFC0000000000FFFFFFE0000000000FFFFFFE0000000001FFFFFFE0080000001FFFFFFE0080000001FFFFFFE0000000001FFFFFFE0000000001FFFFFFE0000000001FFFFFFE0000000001FFFFFFF0010000001FFFFFFF001000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h1FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF8000000003FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFE00000000FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFF00000001FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF80000007FFFFFFFFF80000007FFFFFFFFF80000007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFF80000007FFFFFFFFFC0000007FFFFFFFFFC000000FFFFFFFFFFC000000FFFFFFFFFFC000000FFFFFFFFFFE000000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC007FFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE010000FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFFC070000FFFFFFFFFFC0F00007FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'hF80F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FFFFFFFFF81F00003FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFF07F00001FFFFFFFFE07F00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC3FF00000FFFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF87FF000003FFFFFFF07FF000003FFFFFFF07FF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'hFF004003FFFFFFF0FEF000003FFFFFFF0FDF000001FFFFFFE1FDF000001FFFFFFE1FBF000001FFFFFFE1FFF000801FFFFFFE1F7F000801FFFFFFE1FFF000001FFFFFFE1EFF000001FFFFFFE3EFF000001FFFFFFE3FFF000200FFFFFFC3DFF000200FFFFFFC3DFF000000FFFFFFC3FFF000100FFFFFFC3FFF000100FFFFFFC7BFF000000FFFFFFC7FFF000000FFFFFFC7FFF000000FFFFFFC7FFF0000007FFFFF877FF0000007FFFFF87FFF0000007FFFFF87FFF0000407FFFFF87FFF0000407FFFFF8FFFF0000007FFFFF8EFFF0000007FFFFF8EFFF0000007FFFFF8FFFF0000003FFFFF8FFFF0000203FFFFF0FFFF0000003FFFFF0FFFF0000003FFFFF1DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h0000003FFFFF1DFFF0000003FFFFF1FFFF0000103FFFFF1FFFF0000103FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000001FFFFF1FFFF0000001FFFFE3BFFF0000001FFFFE3BFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE77FFF0000000FFFFE77FEF0000000FFFFC7FFEF0000040FFFFC7FFDF0000000FFFFC7FFBF0000000FFFFC7FFBF0060000FFFFC7FFFF0020000FFFFC7FFFF0000000FFFFC7FF7F0000000FFFFC7FFFF0008000FFFFCFFFFF0008000FFFFCFFFFF0000000FFFFCEFEFF00000007FFFCEFFFF00;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h04000FFFF8FFFFF00000007FFF8FFFFF00000207FFF8FFFFF00000007FFF8FFDFF00000007FFF8FFFFF00000007FFF8FFFFF00000007FFF9FFFFE00000007FFF9FFFFE00000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFBF800000007FFF9DFBF800000007FFF1DFFF800000007FFF1DFFF800000007FFF1FFFF000000103FFF1FFFF000000003FFF1FFFF000000003FFF1FFFF000000103FFF1FFFE000000003FFF1FFFE000000003FFF3FFFE000000003FFF3FFFE000000003FFF3FF7C000000003FFF3FF7C010000003FFF3FF7C078000003FFF3FFFC0FC000003FFF3FFFC0FC000003FFF3FFFC1FC000003FFF3FFF81FE000003FFE3FFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h0003FFE3FFF83FF000003FFE3FFF83FF000003FFE3BFF83FF000001FFE3BFF87FF000001FFE3BFF07FF800001FFE3BFF07FF800001FFE7BFF07FF800001FFE7FFF07FF800001FFE7FFF07FF802081FFE7FFF0FFFC02081FFE7FFF0FFFC00001FFE7FEF0FFFC02001FFE7FEF0FFFC02001FFE7FEF0FFFC00081FFE7FEE1FFFC00001FFE7FEE1FFFE00001FFE7FFE1FFFE00001FFE7FFE1FFFE00001FFE7FFE1FEFE00001FFE7FFE1FEFE00001FFE7FFE1FFFE00001FFC7FFE3FFFE00001FFC7FFE3FFFF00001FFC7FFE3FFFF00001FFC7FFC3FFFF00001FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFC7FFC3FFFF00000FFCFFFC3FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h00FFCFFFC7FFFF00000FFCFFFC7FFFF80000FFCFFFC7EC9F81000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCF81C7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF8FFFFF80000FFCFFF8FFFFF80000FFCFFF8FFFFFC0000FFCFFF8FEC9FC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FEC9FC0000FFCFFF9FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'hFF8FFF9FFFFFC0000FF8FFF9FFFFFC0000FF8FFF9FFFFFC0000FF8FFF9FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFEFFE0000FF80001FFDFFE0000FF80001FFFBFE0000FF80001FFEFFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h0000007FFF8000000000000FFFF8100000000000FFFFC000000000000FFFFC100000000000FFFFC000400000000FFFFC000000000000FFFFC000200000000FFFFC000000000000FFFFC000100000000FFFFC000180000000FFFFC000000000000FFFFC000080000000FFFFC000080000001FFFFC000080000001FFFFE080080000001FFFFE000080000001FFFFE000080000001FFFFE000080000001FFFFE000080000001FFFFE000080000001FFFFE040080000001FFFFE040080000001FFFFE000080000001FFFFE000080000003FFFFE000080000003FFFFF000080000003FFFFF000080000003FFFFF000080000003FFFFF020080000003FFFFF00008000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h0003FFFFF000080000003FFFFF000080000003FFFFF000080000003FFFFF000080000007FFFFF010080000007FFFFF800080000007FFFFF800080000007FFFFF800080000007FFFFF800080000007FFFFF808080000007FFFFF800080000007FFFFF800080000007FFFFF80008000000FFFFFFC0408000000FFFFFFC0408000000FFFFFFC0008000000FFFFFFC0008000000FFFFFFC0008000000FFFFFFC0208000000FFFFFFC0008000000FFFFFFC0008000001FFFFFFE0108000001FFFFFFE0008000001FFFFFFE0008000001FFFFFFE0008000001FFFFFFE0008000001FFFFFFE0048000001FFFFFFE0008000001FFFFFFE0018000001FFFFFFF000800000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h3FFFFFFF0000000003FFFFFFF0008000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF80000007FFFFFFFFF80000007FFFFFFFFF80000007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFF80000007FFFFFFFFF8000000FFFFFFFFFFC000000FFFFFFFFFFC000000FFFFFFFFFFC000000FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 34;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h80003FD3FFE0000FF80003D53FFE0000FF80003D57FFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80001BFFFFE0000FF800019FFFB60000FF800019FFFE60000FF800019FFAF60000FF800015FFBBE0000FF80001FFFEFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h001FFFFFC0000FF80001FFFFFC0000FF800010000040000FF80001030A040000FF80001032A040000FF80001032B040000FF80001032B040000FF80001032F040000FF80001072F040000FF800000425040000FF80000042F040000FF80000042F000000FF80000842F000000FF800008427000000FF80000842F080000FF800008429080000FF800008429080000FF800008429080000FF80000802B080000FFC00008003080000FFC00008003080000FFC00008003080000FFC00008002080000FFC00008002080000FFC00000000080000FFC00004000000000FFC00004000100001FFC00004070100001FFC00004070100001FFC0F004070100001FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h04070100001FFC00004070100001FFC00004070100001FFC08004070100001FFC08004070100001FFC08002070100001FFC00002070200001FFC00202070200001FFC00202070200001FFC00202070200001FFC00002070200001FFC00002070200001FFC00003070200001FFC00001070400001FFC00001070400001FFC00001070400001FFC00001070400001FFC00001070400001FFC00001870400001FFE00000870C00001FFE00000870800001FFE00000870800003FFE00000870800003FFE00000C71800003FFE00000C71800003FFE00000471000003FFE00000671000003FFE00000673000003FFE00000603000003FFE00000306000003FFE00100;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h306000003FFE0000038E000003FFE001001FE000003FFE000001FC000003FFE040001FC000003FFE000000F8000003FFE00000070000003FFE04000020000003FFE04000000000003FFF00000000000003FFF00000000000003FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF02000000000007FFF00000000000007FFF80000000000007FFF8002000000000FFFF8002000000000FFFF8000000000000FFFF8000000000000FFFF8001000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 34;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000FFFF8FFDFF0000000FFFF8FFDFF0000000FFFF9FFFFF0000000FFFF9FFFFF0000000FFFF9FFFFF0000020FFFF9DFFFE00000007FFF1DFFFE00000007FFF1DFBFC00000007FFF1FFBFC00000007FFF1FFFF800010007FFF1FFFF800010007FFF1FFFF800000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000000007FFF3FFFF000000007FFF3FFFE000000007FFF3FF7E000008007FFF3FF7E000008007FFF3FFFE000000007FFF3FFFC000000003FFF3FFFC000000003FFE3FFFC000000103FFE3BFFC020000003FFE3BFFC078000003FFE3BFF80F8000103FFE3BFF81FC000003FFE3FFF81FC000003FFE3FFF81FE000003FFE3FFF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h0003FFE7FFF83FE004003FFE7FFF03FE000003FFE7FEF07FF000003FFE7FEF07FF000003FFE7FEF07FF000003FFE7FEF07FF000003FFE7FFF0FFF800003FFE7FFF0FFF800003FFE7FFF0FFF800003FFE7FFF0FFF800003FFE7FFE0FFF800001FFE7FFE0FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FEFC00001FFC7FFC3FDFE00001FFCFFFE3FCFE02001FFCFFFC3FEFE02001FFCF7FC3FFFE02001FFCF7FC3FFFE00081FFCF7FC3FFFE00081FFCF7FC3FFFE00001FFCF7FC3FFFF02001FFCF7FC3FFFF02001FFCF7FC7FFFF00001FFCFFFC7FFFF00001FFCFFFC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h81FFCFFFC7FFFF00081FFCFFF87FFFF00001FFCFFF87ED9F00001FFCFFF87FFFF00001FFCFFD87FBFF00001FFCF0187FBFF00001FFCFFF87FBFF80000FFCFFF8FFBFF80000FFCFFF8FFBFF80000FFCFFF8FFBFF80000FFCFFF8FFBFF80000FF8FFF8FFBFF80000FF8FFF8FFBFF80000FF8FFF8FFBFF80000FF8FFF8FFFFF80000FF8FFF8FED9F80000FF8FFF8FFFFF80000FF8FFF8FFBFF80000FF8FFF8FFBFF80000FF8FFF8FFBFF80000FF8FFF0FFBFFC0000FF8FFF0FFBFFC0000FF8FFF1FFBFFC0000FF8FFF1FFBFFC0000FF8FFF1FFBFFC0000FF9FFF1FFBFFC0000FF9FFF1FFBFFC0000FF9FFF1FFFFFC0000FF9FFF1FEDBFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF97FC0000FF80001FFDFFC0000FF80001FF9FFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003DD7FFE0000FF;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h000000FFFF8000000000000FFFF8000000000000FFFF8000000000000FFFF8000000000000FFFF8000000000000FFFF8000400000000FFFFC000400000000FFFFC000200000000FFFFC000200000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC080000000001FFFFC080000000001FFFFE000000000001FFFFE000000000001FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE040000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFF00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h0003FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF010000000007FFFFF800000000007FFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFFC0000000000FFFFFFC0000000001FFFFFFC0200000001FFFFFFC0200000001FFFFFFC0000000001FFFFFFC0100000001FFFFFFC0100000001FFFFFFC0080000001FFFFFFE0000000001FFFFFFE0000000001FFFFFFE0000000003FFFFFFE0020000003FFFFFFE0000000003FFFFFFE000000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h3FFFFFFE0010000003FFFFFFE0000000003FFFFFFF0000000003FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF80000007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFFC000000FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 34;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC070001FFFFFFFFFFC070000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'hF81F0000FFFFFFFFFF81F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF07F00007FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC3FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000003FFFFFFE0FFF000003FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'hEF000003FFFFFFE1FCF004003FFFFFFE1FCF004003FFFFFFE1FAF000003FFFFFFE1FEF001003FFFFFFE1F6F001001FFFFFFE3FEF000001FFFFFFC3EEF000001FFFFFFC3FEF000001FFFFFFC3FEF000401FFFFFFC3DEF000401FFFFFFC3FEF000001FFFFFFC7FEF000001FFFFFFC7BEF000001FFFFFFC7FEF000000FFFFFF87FEF000100FFFFFF87FEF000100FFFFFF877EF000000FFFFFF87FEF000000FFFFFF8FFEF000080FFFFFF8FFEF000080FFFFFF8FFEF000000FFFFFF8EFEF0000007FFFFF0FFEF0000007FFFFF0FFEF0000007FFFFF0FFEF0000007FFFFF1FFEF0000007FFFFF1DFEF0000007FFFFF1DFEF0000007FFFFF1FFEF0000207FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h0000207FFFFF1FFEF0000003FFFFE1FFEF0000003FFFFE1FFEF0000003FFFFE3BFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000001FFFFE37FEF0000001FFFFC77FEF0000081FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFDF0000001FFFFC7FFBF0000001FFFFC7FFBF0000001FFFFCFFFFF0000001FFFFCEFF7F0000040FFFFCEFFFF0020040FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFEFF0008000FFFF8FFFFF0008000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 42;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000FFFF8FFDFF0004000FFFF9FFFFF0004000FFFF9FFFFF0000000FFFF9DFFFF0000000FFFF9DFFFF0002000FFFF1DFFFE0000000FFFF1FFBFE00000207FFF1FFBFC00000007FFF1FFFFC00000207FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FFFE000000007FFF3FF7E000000007FFF3FF7E000000007FFF3FFFE000000007FFF3FFFE000008007FFE3BFFC000000007FFE3BFFC000000007FFE3BFFC000000003FFE3BFFC020000003FFE3FFFC0F8000003FFE3FFF80F8000103FFE3FFF81FC000003FFE3FFF81FC000003FFE7FFF83FC000103FFE7FFF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h0003FFE7FEF83FE004003FFE7FEF03FE000003FFE7FEF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF0FFF800003FFE7FFF0FFF800003FFE7FFE0FFF800003FFE7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE1FFF800003FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFCF7FE1FFFC00001FFCF7FE3FEFC00001FFCF7FC3FAFE00001FFCF7FC3FAFE00001FFCF7FC3FFFE00001FFCF7FC3FEFE00001FFCF7FC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3FFFE00001FFCFFFC7FFFE02001FFCFFFC7FFFF02001FFCFFFC7FFFF00001FFCFFDC7FFFF00001FFCFFDC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h81FFCFFD87FFFF00081FFCFFD87FFFF00081FFCFFD87CDBF00001FFCFFD87FFFF00001FFCFFD87FFFF00001FFCF018FFFFF00001FF8FFF8FFFFF00001FF8FFF8FFFFF80001FF8FFF8FFFFF80001FF8FFF8FFFFF80001FF8FFF8FFFFF80001FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FCDBF80000FF8FFF8FFFFF80000FF8FFF0FFFFF80000FF9FFF0FFFFF80000FF9FFF0FFFFF80000FF9FFF1FFFFF80000FF9FFF1FFFFF80000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FEDBFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF4FFC0000FF80001FFA7FC0000FF80001FF6FFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFE0000FF8000377BFFE0000FF;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h000000FFFF8000000000000FFFF8001000000000FFFF8000000000000FFFF8000000000000FFFF8000800000000FFFF8000400000000FFFF8000000000001FFFF8100200000001FFFFC000000000001FFFFC100000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC080000000001FFFFC080000000003FFFFC000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000007FFFFE00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h0007FFFFF000000000007FFFFF020000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF01000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80800000000FFFFFF80800000000FFFFFF80000000000FFFFFF80000000000FFFFFF80400000000FFFFFF80400000001FFFFFFC0000000001FFFFFFC0200000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0100000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0000000003FFFFFFE0000000003FFFFFFE0000000003FFFFFFE0040000003FFFFFFE0000000003FFFFFFE001000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h3FFFFFFE0010000003FFFFFFE0000000003FFFFFFE0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF000000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF0000000FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFF8000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 50;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h80003F7FFFC0000FF80003779FFC0000FF800027F9FFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800037B7FDC0000FF80003FBBEDC0000FF80003FFBFFC0000FF800037FBFFC0000FF80003FFBEDC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h001FFFFFC0000FF80001FFFFFC0000FF800010000040000FF80001010A040000FF80001018A040000FF80001058A040000FF80001058A040000FF80001058A000000FF80001058F000000FF800010785000000FF80001079D080000FF80001079D080000FF8000107B9080000FF8000107A1080000FF8000007A9080001FF8000007A9080001FF8000087A9080001FF8000087A9080001FF80000802B080001FF800008002080001FF800008002080001FF800008082080001FF800008082000001FF800008002000001FF800008000100001FF800008000100001FF800008000100001FF800000070100001FF800004070100001FFC0F004070100001FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h04070100001FFC00004070100001FFC00004070100001FFC00004070200001FFC00004070200001FFC00004070200001FFC00004070200001FFC00002070200001FFC08002070200001FFC08002070200001FFC08002070200001FFC00202070600001FFC00202070400001FFC00202070400001FFC00001070400001FFC08001070400001FFC08001070400003FFC00201070400003FFC00201070800003FFC00001070800003FFC00000870800003FFC00000870800003FFC00000871800003FFC00000871800003FFE00000C71000003FFE00000C71000003FFE00000473000003FFE00000673000003FFE00000602000003FFE00000606000003FFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h306000003FFE0000038E000003FFE000003FC000003FFE000001FC000003FFE000001F8000003FFE000000F8000003FFE001000F0000003FFE00000060000007FFE00000000000007FFE04000000000007FFE04000000000007FFE00000000000007FFE00000000000007FFF04000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00040000000007FFF0004000000000FFFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0202000000000FFFF8000000000000FFFF8200000000000FFFF8000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 50;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h00000FFFF9FFDFF0000000FFFF9DFFFF0000000FFFF9DFFFF0000000FFFF1DFFFF0000000FFFF1FFFFF0000000FFFF1FFFFE0000000FFFF1FF9FE0000000FFFF1FFFFC0000000FFFF1FFFFC00000207FFF1FFFF800000007FFF1FFFF800000207FFF3FFFF000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FF7F000000007FFF3FF7E000000007FFF3FFFE000000007FFF3FFFE000000007FFE3BFFE000000007FFE3BFFC000008007FFE3BFFC000008007FFE3FFFC000000007FFE3FFFC000000007FFE3FFFC060000007FFE3FFF80F8000007FFE3FFF80F8000003FFE7FFF81F8000003FFE7FFF81FC000003FFE7FEF83FC000103FFE7FEF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h0003FFE7FEF03FE000003FFE7FFF07FE000103FFE7FFF07FE000003FFE7FFF07FF004003FFE7FFF07FF000003FFE7FFF0FFF000003FFE7FFF0FFF000003FFC7FFF0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFC7FFE1FFF800003FFC77FE1FFF800003FFC77FE1FFFC00003FFCF7FE1FFFC00003FFCF7FE1FFFC00001FFCF7FE1FFFC00001FFCF7FC3FFFC00001FFCF7FC3FFFC00001FFCFFFC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3FFFE00001FFCFFDC3FFFE00001FFCFFDC3FFFE00001FFCFFDC7FFFE00001FFCFFDC7FFFE00001FFCFFDC7FFFE00001FFCFFD87FFFE00001FFCFFDC7FFFF00001FFCFFD87FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h01FFCFFF87FFFF00001FFCFFF87FFFF00001FF8FFF87CDBF00001FF8FFF87FFFF00001FF8FFF8FFFDF00001FF8F038FFFDF00001FF8FFF8FFFDF00001FF8FFF8FFFDF00001FF8FFF8FFFDF00001FF8FFF8FFFDF80001FF8FFF8FFFDF80001FF8FFF8FFFDF80001FF9FFF8FFFDF80001FF9FFF8FFFDF80001FF9FFF0FFFDF80001FF9FFF0FCDBF80001FF9FFF0FFFDF80000FF9FFF0FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDF80000FF9FFF1FFFDFC0000FF9FFF1FFFDFC0000FF9FFF1FFFDFC0000FF9FFF1FFFFFC0000FF9FFF1FCDBFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFDFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80002F7FFFC0000FF;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h000000FFFF8001000000000FFFF8000000000000FFFF8000000000000FFFF8000800000000FFFF8000000000000FFFF8000000000001FFFF8000000000001FFFF8000000000001FFFF8000000000001FFFF8000000000001FFFFC100100000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000003FFFFC080000000003FFFFC000000000003FFFFC000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000007FFFFE000000000007FFFFE00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h0007FFFFE000000000007FFFFF000000000007FFFFF020000000007FFFFF020000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF01000000000FFFFFF00000000000FFFFFF00000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000001FFFFFF80000000001FFFFFF80000000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0200000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0000000003FFFFFFC0080000003FFFFFFC0080000003FFFFFFE0040000003FFFFFFE0040000003FFFFFFE0000000003FFFFFFE003000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h3FFFFFFE0000000003FFFFFFE0000000007FFFFFFE0000000007FFFFFFE0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF000000000FFFFFFFF000000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000001FFFFFFFF800000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000003FFFFFFFFC00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000007FFFFFFFFE00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF0000000FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFF8000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFE07FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 50;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC070001FFFFFFFFFF8070001FFFFFFFFFF80F0000FFFFFFFFFF81F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'hF81F0000FFFFFFFFFF01F0000FFFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF07F00007FFFFFFFFE07F00007FFFFFFFFE07F00007FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00003FFFFFFFFC1FF00003FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF83FF00001FFFFFFFF83FF00001FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF87FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFE0FFF000007FFFFFFE0FFF000007FFFFFFE1FFF000007FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'hFF000003FFFFFFE1FDF000003FFFFFFE1F9F000003FFFFFFE1FBF002003FFFFFFE1F7F002003FFFFFFC3F7F000003FFFFFFC3EFF001003FFFFFFC3EFF000803FFFFFFC3FFF000801FFFFFFC3DFF000001FFFFFFC3FFF000001FFFFFFC7FFF000001FFFFFFC7BFF000001FFFFFF87BFF000001FFFFFF87FFF000001FFFFFF87FFF000001FFFFFF877FF000100FFFFFF8FFFF000100FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8EFFF000000FFFFFF0EFFF000080FFFFFF0FFFF000000FFFFFF0FFFF000000FFFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h0000007FFFFE1FFFF0000007FFFFE3BFFF0000007FFFFE3BFFF0000007FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000103FFFFE3FFFF0000103FFFFE3FFFF0000003FFFFC77FFF0000003FFFFC77FFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000001FFFFC7FFFF0000081FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFDF0000001FFFFCEFFBF0000001FFFFCEFFFF0000001FFFF8FFF7F0000001FFFF8FFF7F0020001FFFF8FFFFF0020001FFFF8FFFFF0010001FFFF8FFEFF0010000FFFF8FFFFF0000040FFFF8FFFFF0008000FFFF8FFFFF0008000FFFF9FFDFF00;
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 58;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFE0007FFFFFFFFFFFFE0007FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC030001FFFFFFFFFF8070001FFFFFFFFFF80F0001FFFFFFFFFF80F0001FFFFFFFFFF81F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'hF01F0000FFFFFFFFFF03F0000FFFFFFFFFF03F0000FFFFFFFFFF03F00007FFFFFFFFF07F00007FFFFFFFFE07F00007FFFFFFFFE07F00007FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00003FFFFFFFFC0FF00003FFFFFFFFC1FF00003FFFFFFFFC1FF00003FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF83FF00001FFFFFFFF83FF00001FFFFFFFF83FF00001FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFE0FFF000007FFFFFFE1FFF000007FFFFFFE1FFF000007FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'hFF008007FFFFFFE1FDF000003FFFFFFE1FBF000003FFFFFFE1FBF002003FFFFFFC3F7F002003FFFFFFC3FFF001003FFFFFFC3EFF001003FFFFFFC3EFF000803FFFFFFC3FFF000803FFFFFFC3DFF000001FFFFFFC7FFF000401FFFFFFC7FFF000401FFFFFF87BFF000001FFFFFF87FFF000201FFFFFF87FFF000201FFFFFF877FF000001FFFFFF8F7FF000001FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF0EFFF000000FFFFFF0FFFF000000FFFFFF0FFFF000000FFFFFF1FFFF000000FFFFFF1FFFF000000FFFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFE1FFFF0000007FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h0000007FFFFE1BFFF0000007FFFFE3BFFF0000007FFFFE3FFFF0000007FFFFE3FFFF0000007FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000103FFFFC77FFF0000103FFFFC77FFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC6FFFF0000001FFFFCEFFDF0000001FFFF8EFFBF0000001FFFF8FFFFF0000001FFFF8FFF7F0040001FFFF8FFFFF0040001FFFF8FFFFF0000001FFFF8FFEFF0000001FFFF8FFEFF0000001FFFF8FFFFF0000041FFFF8FFFFF0008000FFFF9FFDFF0008000FFFF9FFDFF00;
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = (\inst|x [2] & (\inst|Add0~3  $ (GND))) # (!\inst|x [2] & (!\inst|Add0~3  & VCC))
// \inst|Add0~5  = CARRY((\inst|x [2] & !\inst|Add0~3 ))

	.dataa(\inst|x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|x [3] & (!\inst|Add0~5 )) # (!\inst|x [3] & ((\inst|Add0~5 ) # (GND)))
// \inst|Add0~7  = CARRY((!\inst|Add0~5 ) # (!\inst|x [3]))

	.dataa(gnd),
	.datab(\inst|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|x [5] & (!\inst|Add0~9 )) # (!\inst|x [5] & ((\inst|Add0~9 ) # (GND)))
// \inst|Add0~11  = CARRY((!\inst|Add0~9 ) # (!\inst|x [5]))

	.dataa(\inst|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = (\inst|x [6] & (\inst|Add0~11  $ (GND))) # (!\inst|x [6] & (!\inst|Add0~11  & VCC))
// \inst|Add0~13  = CARRY((\inst|x [6] & !\inst|Add0~11 ))

	.dataa(\inst|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'hA50A;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \inst|Add0~18 (
// Equation(s):
// \inst|Add0~18_combout  = (\inst|x [9] & (!\inst|Add0~17 )) # (!\inst|x [9] & ((\inst|Add0~17 ) # (GND)))
// \inst|Add0~19  = CARRY((!\inst|Add0~17 ) # (!\inst|x [9]))

	.dataa(\inst|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~17 ),
	.combout(\inst|Add0~18_combout ),
	.cout(\inst|Add0~19 ));
// synopsys translate_off
defparam \inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \inst|Add0~26 (
// Equation(s):
// \inst|Add0~26_combout  = (\inst|x [13] & (!\inst|Add0~25 )) # (!\inst|x [13] & ((\inst|Add0~25 ) # (GND)))
// \inst|Add0~27  = CARRY((!\inst|Add0~25 ) # (!\inst|x [13]))

	.dataa(\inst|x [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~25 ),
	.combout(\inst|Add0~26_combout ),
	.cout(\inst|Add0~27 ));
// synopsys translate_off
defparam \inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \inst|Add0~28 (
// Equation(s):
// \inst|Add0~28_combout  = \inst|Add0~27  $ (!\inst|x [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|x [14]),
	.cin(\inst|Add0~27 ),
	.combout(\inst|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~28 .lut_mask = 16'hF00F;
defparam \inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \inst9|LessThan4~2 (
// Equation(s):
// \inst9|LessThan4~2_combout  = ((\inst9|LessThan4~1_combout  & ((!\inst9|l [0]) # (!\inst9|l [1])))) # (!\inst9|l [9])

	.dataa(\inst9|LessThan4~1_combout ),
	.datab(\inst9|l [9]),
	.datac(\inst9|l [1]),
	.datad(\inst9|l [0]),
	.cin(gnd),
	.combout(\inst9|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan4~2 .lut_mask = 16'h3BBB;
defparam \inst9|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \inst1|LessThan10~1 (
// Equation(s):
// \inst1|LessThan10~1_combout  = ((!\inst9|l [2] & (!\inst9|l [1] & !\inst9|l [0]))) # (!\inst9|l [3])

	.dataa(\inst9|l [3]),
	.datab(\inst9|l [2]),
	.datac(\inst9|l [1]),
	.datad(\inst9|l [0]),
	.cin(gnd),
	.combout(\inst1|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan10~1 .lut_mask = 16'h5557;
defparam \inst1|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \inst1|LessThan10~2 (
// Equation(s):
// \inst1|LessThan10~2_combout  = (\inst1|LessThan10~1_combout ) # ((!\inst9|l [5]) # (!\inst9|l [4]))

	.dataa(\inst1|LessThan10~1_combout ),
	.datab(gnd),
	.datac(\inst9|l [4]),
	.datad(\inst9|l [5]),
	.cin(gnd),
	.combout(\inst1|LessThan10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan10~2 .lut_mask = 16'hAFFF;
defparam \inst1|LessThan10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneive_lcell_comb \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = (((!\inst9|contclk [5]) # (!\inst9|contclk [3])) # (!\inst9|contclk [4])) # (!\inst9|contclk [2])

	.dataa(\inst9|contclk [2]),
	.datab(\inst9|contclk [4]),
	.datac(\inst9|contclk [3]),
	.datad(\inst9|contclk [5]),
	.cin(gnd),
	.combout(\inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \inst1|always0~5 (
// Equation(s):
// \inst1|always0~5_combout  = (\inst9|contclk [8] & (\azul~input_o  & ((\inst9|contclk [7]) # (\inst9|contclk [6]))))

	.dataa(\inst9|contclk [7]),
	.datab(\inst9|contclk [8]),
	.datac(\azul~input_o ),
	.datad(\inst9|contclk [6]),
	.cin(gnd),
	.combout(\inst1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~5 .lut_mask = 16'hC080;
defparam \inst1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneive_lcell_comb \inst1|always0~6 (
// Equation(s):
// \inst1|always0~6_combout  = (\inst1|always0~5_combout  & (((\inst|LessThan2~1_combout  & \inst1|LessThan8~0_combout )) # (!\inst9|contclk [7])))

	.dataa(\inst1|always0~5_combout ),
	.datab(\inst9|contclk [7]),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst1|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\inst1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~6 .lut_mask = 16'hA222;
defparam \inst1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb \inst1|always0~8 (
// Equation(s):
// \inst1|always0~8_combout  = (\inst9|contclk [4] & (\inst9|contclk [3] & !\inst1|LessThan8~0_combout ))

	.dataa(gnd),
	.datab(\inst9|contclk [4]),
	.datac(\inst9|contclk [3]),
	.datad(\inst1|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\inst1|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~8 .lut_mask = 16'h00C0;
defparam \inst1|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneive_lcell_comb \inst1|always0~9 (
// Equation(s):
// \inst1|always0~9_combout  = (\inst1|always0~8_combout  & (((!\inst9|contclk [6])))) # (!\inst1|always0~8_combout  & (!\inst9|contclk [7] & ((!\inst9|contclk [5]))))

	.dataa(\inst9|contclk [7]),
	.datab(\inst9|contclk [6]),
	.datac(\inst9|contclk [5]),
	.datad(\inst1|always0~8_combout ),
	.cin(gnd),
	.combout(\inst1|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~9 .lut_mask = 16'h3305;
defparam \inst1|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \inst1|always0~10 (
// Equation(s):
// \inst1|always0~10_combout  = (\inst9|l [3]) # ((\inst9|l [2] & (\inst9|l [1] & \inst9|l [0])))

	.dataa(\inst9|l [3]),
	.datab(\inst9|l [2]),
	.datac(\inst9|l [1]),
	.datad(\inst9|l [0]),
	.cin(gnd),
	.combout(\inst1|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~10 .lut_mask = 16'hEAAA;
defparam \inst1|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \inst1|always0~11 (
// Equation(s):
// \inst1|always0~11_combout  = (\inst9|l [6] & (\inst9|l [5] & ((\inst1|always0~10_combout ) # (\inst9|l [4])))) # (!\inst9|l [6] & (!\inst1|always0~10_combout  & (!\inst9|l [4])))

	.dataa(\inst1|always0~10_combout ),
	.datab(\inst9|l [6]),
	.datac(\inst9|l [4]),
	.datad(\inst9|l [5]),
	.cin(gnd),
	.combout(\inst1|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~11 .lut_mask = 16'hC901;
defparam \inst1|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneive_lcell_comb \inst1|always0~12 (
// Equation(s):
// \inst1|always0~12_combout  = (\inst9|contclk [8]) # ((\inst9|contclk [6] & ((\inst9|contclk [7]))) # (!\inst9|contclk [6] & (\inst9|contclk [5])))

	.dataa(\inst9|contclk [5]),
	.datab(\inst9|contclk [6]),
	.datac(\inst9|contclk [8]),
	.datad(\inst9|contclk [7]),
	.cin(gnd),
	.combout(\inst1|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~12 .lut_mask = 16'hFEF2;
defparam \inst1|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneive_lcell_comb \inst1|always0~13 (
// Equation(s):
// \inst1|always0~13_combout  = (\inst1|always0~12_combout ) # (((!\inst9|l [5] & !\inst9|l [6])) # (!\vermelho~input_o ))

	.dataa(\inst1|always0~12_combout ),
	.datab(\inst9|l [5]),
	.datac(\inst9|l [6]),
	.datad(\vermelho~input_o ),
	.cin(gnd),
	.combout(\inst1|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~13 .lut_mask = 16'hABFF;
defparam \inst1|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneive_lcell_comb \inst1|always0~14 (
// Equation(s):
// \inst1|always0~14_combout  = ((\inst1|always0~13_combout ) # ((\inst1|always0~11_combout ) # (\inst1|always0~9_combout ))) # (!\inst1|always0~3_combout )

	.dataa(\inst1|always0~3_combout ),
	.datab(\inst1|always0~13_combout ),
	.datac(\inst1|always0~11_combout ),
	.datad(\inst1|always0~9_combout ),
	.cin(gnd),
	.combout(\inst1|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~14 .lut_mask = 16'hFFFD;
defparam \inst1|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneive_lcell_comb \inst1|new_cor[0]~0 (
// Equation(s):
// \inst1|new_cor[0]~0_combout  = (!\inst1|always0~14_combout  & !\inst1|always0~7_combout )

	.dataa(\inst1|always0~14_combout ),
	.datab(gnd),
	.datac(\inst1|always0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|new_cor[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[0]~0 .lut_mask = 16'h0505;
defparam \inst1|new_cor[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N8
cycloneive_lcell_comb \inst9|Ram0~44 (
// Equation(s):
// \inst9|Ram0~44_combout  = (!\inst1|new_cor[4]~6_combout  & ((\inst1|new_cor[3]~5_combout  & (!\inst1|new_cor[2]~8_combout  & !\inst1|new_cor[1]~4_combout )) # (!\inst1|new_cor[3]~5_combout  & ((\inst1|new_cor[1]~4_combout )))))

	.dataa(\inst1|new_cor[3]~5_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[1]~4_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~44 .lut_mask = 16'h0052;
defparam \inst9|Ram0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N14
cycloneive_lcell_comb \inst9|Ram0~48 (
// Equation(s):
// \inst9|Ram0~48_combout  = (\inst1|new_cor[1]~4_combout  & (\inst1|new_cor[2]~8_combout  & (!\inst1|new_cor[3]~5_combout  & \inst1|new_cor[0]~3_combout ))) # (!\inst1|new_cor[1]~4_combout  & (!\inst1|new_cor[2]~8_combout  & (\inst1|new_cor[3]~5_combout )))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~48 .lut_mask = 16'h1810;
defparam \inst9|Ram0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N8
cycloneive_lcell_comb \inst9|Ram0~50 (
// Equation(s):
// \inst9|Ram0~50_combout  = (\inst1|new_cor[1]~4_combout  & (\inst1|new_cor[2]~8_combout  & (\inst1|new_cor[0]~3_combout  & !\inst1|new_cor[3]~5_combout ))) # (!\inst1|new_cor[1]~4_combout  & (((\inst1|new_cor[3]~5_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[3]~5_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~50 .lut_mask = 16'h5580;
defparam \inst9|Ram0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (((!\inst9|l [9]) # (!\inst9|l [2])) # (!\inst9|l [3])) # (!\inst9|l [0])

	.dataa(\inst9|l [0]),
	.datab(\inst9|l [3]),
	.datac(\inst9|l [2]),
	.datad(\inst9|l [9]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h7FFF;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
cycloneive_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [8]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [8]))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [8]),
	.datad(\inst|oitoPixels_8bits_1 [8]),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hA820;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
cycloneive_lcell_comb \inst|Selector5~9 (
// Equation(s):
// \inst|Selector5~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_1 [56]))) # (!\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_2 [56]))))

	.dataa(\inst|estado_atual.implementar_x~q ),
	.datab(\inst|oitoPixels_8bits_2 [56]),
	.datac(\inst|Add0~0_combout ),
	.datad(\inst|oitoPixels_8bits_1 [56]),
	.cin(gnd),
	.combout(\inst|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~9 .lut_mask = 16'hA808;
defparam \inst|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [6]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [6]))))

	.dataa(\inst|x [0]),
	.datab(\inst|oitoPixels_8bits_2 [6]),
	.datac(\inst|estado_atual.espera_5~q ),
	.datad(\inst|oitoPixels_8bits_1 [6]),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'hE040;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \inst|Selector11~8 (
// Equation(s):
// \inst|Selector11~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [54]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [54]))))

	.dataa(\inst|estado_atual.acessar_mem~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [54]),
	.datad(\inst|oitoPixels_8bits_1 [54]),
	.cin(gnd),
	.combout(\inst|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~8 .lut_mask = 16'hA820;
defparam \inst|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \inst|Selector6~2 (
// Equation(s):
// \inst|Selector6~2_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [9]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [9]))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|oitoPixels_8bits_2 [9]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [9]),
	.cin(gnd),
	.combout(\inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~2 .lut_mask = 16'hA808;
defparam \inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \inst|Selector6~6 (
// Equation(s):
// \inst|Selector6~6_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [1]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [1]))))

	.dataa(\inst|oitoPixels_8bits_2 [1]),
	.datab(\inst|estado_atual.espera_5~q ),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [1]),
	.cin(gnd),
	.combout(\inst|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~6 .lut_mask = 16'hC808;
defparam \inst|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \inst|Selector6~7 (
// Equation(s):
// \inst|Selector6~7_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [33]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [33]))))

	.dataa(\inst|estado_atual.espera_2~q ),
	.datab(\inst|oitoPixels_8bits_2 [33]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [33]),
	.cin(gnd),
	.combout(\inst|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~7 .lut_mask = 16'hA808;
defparam \inst|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \inst|Selector6~8 (
// Equation(s):
// \inst|Selector6~8_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [41]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [41]))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|oitoPixels_8bits_2 [41]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [41]),
	.cin(gnd),
	.combout(\inst|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~8 .lut_mask = 16'hA808;
defparam \inst|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \inst|Selector6~9 (
// Equation(s):
// \inst|Selector6~9_combout  = (\inst|Selector6~8_combout ) # ((\inst|Selector6~6_combout ) # (\inst|Selector6~7_combout ))

	.dataa(\inst|Selector6~8_combout ),
	.datab(gnd),
	.datac(\inst|Selector6~6_combout ),
	.datad(\inst|Selector6~7_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~9 .lut_mask = 16'hFFFA;
defparam \inst|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [23]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [23]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.paridade~q ),
	.datac(\inst|oitoPixels_8bits_2 [23]),
	.datad(\inst|oitoPixels_8bits_1 [23]),
	.cin(gnd),
	.combout(\inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~2 .lut_mask = 16'hC840;
defparam \inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \inst|Selector12~8 (
// Equation(s):
// \inst|Selector12~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [55]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [55]))))

	.dataa(\inst|estado_atual.acessar_mem~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [55]),
	.datad(\inst|oitoPixels_8bits_1 [55]),
	.cin(gnd),
	.combout(\inst|Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~8 .lut_mask = 16'hA820;
defparam \inst|Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneive_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [11]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [11]))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [11]),
	.datad(\inst|oitoPixels_8bits_1 [11]),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hA820;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
cycloneive_lcell_comb \inst|Selector8~5 (
// Equation(s):
// \inst|Selector8~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [35]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [35]))))

	.dataa(\inst|oitoPixels_8bits_2 [35]),
	.datab(\inst|estado_atual.espera_2~q ),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [35]),
	.cin(gnd),
	.combout(\inst|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~5 .lut_mask = 16'hC808;
defparam \inst|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneive_lcell_comb \inst|Selector8~6 (
// Equation(s):
// \inst|Selector8~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [43]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [43]))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|oitoPixels_8bits_2 [43]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [43]),
	.cin(gnd),
	.combout(\inst|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~6 .lut_mask = 16'hA808;
defparam \inst|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneive_lcell_comb \inst|Selector8~7 (
// Equation(s):
// \inst|Selector8~7_combout  = (\inst|Selector8~6_combout ) # (\inst|Selector8~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector8~6_combout ),
	.datad(\inst|Selector8~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~7 .lut_mask = 16'hFFF0;
defparam \inst|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \inst|Selector9~3 (
// Equation(s):
// \inst|Selector9~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [28]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [28]))))

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [28]),
	.datad(\inst|oitoPixels_8bits_1 [28]),
	.cin(gnd),
	.combout(\inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~3 .lut_mask = 16'hA820;
defparam \inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \inst|Selector9~9 (
// Equation(s):
// \inst|Selector9~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_1 [60]))) # (!\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_2 [60]))))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst|oitoPixels_8bits_2 [60]),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(\inst|oitoPixels_8bits_1 [60]),
	.cin(gnd),
	.combout(\inst|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~9 .lut_mask = 16'hE040;
defparam \inst|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \inst|Selector10~3 (
// Equation(s):
// \inst|Selector10~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [29]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [29]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_3~q ),
	.datac(\inst|oitoPixels_8bits_2 [29]),
	.datad(\inst|oitoPixels_8bits_1 [29]),
	.cin(gnd),
	.combout(\inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~3 .lut_mask = 16'hC840;
defparam \inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \inst|Selector10~9 (
// Equation(s):
// \inst|Selector10~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_1 [61]))) # (!\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_2 [61]))))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(\inst|oitoPixels_8bits_2 [61]),
	.datad(\inst|oitoPixels_8bits_1 [61]),
	.cin(gnd),
	.combout(\inst|Selector10~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~9 .lut_mask = 16'hC840;
defparam \inst|Selector10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [2]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [2]))))

	.dataa(\inst|estado_atual.espera_5~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [2]),
	.datad(\inst|oitoPixels_8bits_1 [2]),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hA820;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \inst|Selector7~5 (
// Equation(s):
// \inst|Selector7~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [34])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [34])))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_2~q ),
	.datac(\inst|oitoPixels_8bits_1 [34]),
	.datad(\inst|oitoPixels_8bits_2 [34]),
	.cin(gnd),
	.combout(\inst|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~5 .lut_mask = 16'hC480;
defparam \inst|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \inst|Selector7~8 (
// Equation(s):
// \inst|Selector7~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [50]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [50]))))

	.dataa(\inst|estado_atual.acessar_mem~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [50]),
	.datad(\inst|oitoPixels_8bits_1 [50]),
	.cin(gnd),
	.combout(\inst|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~8 .lut_mask = 16'hA820;
defparam \inst|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \inst|LessThan2~2 (
// Equation(s):
// \inst|LessThan2~2_combout  = (\inst9|LessThan2~0_combout  & (\inst|LessThan2~1_combout  & !\inst9|contclk [7]))

	.dataa(gnd),
	.datab(\inst9|LessThan2~0_combout ),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst9|contclk [7]),
	.cin(gnd),
	.combout(\inst|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~2 .lut_mask = 16'h00C0;
defparam \inst|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a200~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a136~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~2_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a240~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~12_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a56~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14 .lut_mask = 16'hE5E0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~14_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst|estado_atual.espera_5~q  & !\inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|estado_atual.espera_5~q ),
	.datad(\inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'h00F0;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a198~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a46~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26 .lut_mask = 16'hE3E0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a238~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a174~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~26_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a182~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a54~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a246~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~28_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29 .lut_mask = 16'hE6C4;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a201~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a137~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a177~portadataout ) # 
// ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// !\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40 .lut_mask = 16'hF0AC;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~40_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41 .lut_mask = 16'hEC64;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43 .lut_mask = 16'hF858;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a225~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~44_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a233~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a169~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~46_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|ram_block1a135~portadataout ) # 
// (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48 .lut_mask = 16'hCCE2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout  = (\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52_combout  & (((\inst3|altsyncram_component|auto_generated|ram_block1a215~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52_combout  & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a87~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~52_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53 .lut_mask = 16'hE6A2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a55~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~60_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61 .lut_mask = 16'hF838;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst3|altsyncram_component|auto_generated|ram_block1a131~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64 .lut_mask = 16'hAEA4;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a195~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~66_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a155~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~70_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72 .lut_mask = 16'hF4A4;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a227~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~72_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a107~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a235~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~74_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86 .lut_mask = 16'hE5E0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a156~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~86_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a252~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a188~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~94_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a221~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a157~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~102_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a61~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a253~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a189~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~110_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a194~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~112_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~120_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a50~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout  = (\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124_combout  & (((\inst3|altsyncram_component|auto_generated|ram_block1a242~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124_combout  & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a114~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~124_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125 .lut_mask = 16'hEA62;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \inst|Selector29~0 (
// Equation(s):
// \inst|Selector29~0_combout  = (\inst|Add0~28_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(\inst|estado_atual.implementar_x~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector29~0 .lut_mask = 16'hFF55;
defparam \inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = (\inst|Add0~4_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|Add0~4_combout ),
	.datac(gnd),
	.datad(\inst|estado_atual.implementar_x~q ),
	.cin(gnd),
	.combout(\inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~0 .lut_mask = 16'hCCFF;
defparam \inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|Add0~10_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|Add0~10_combout ),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'hCFCF;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = (\inst|Add0~18_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|Add0~18_combout ),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~0 .lut_mask = 16'hCFCF;
defparam \inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[0] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [0] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\inst|oitoPixels_8bits_2 [0]),
	.datac(gnd),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [0]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[0] .lut_mask = 16'hAACC;
defparam \inst|oitoPixels_8bits_2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[8] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [8] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [8])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [8]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [8]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[8] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[8] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [8] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [8])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[8]~3_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_2 [8]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [8]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[8] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_2[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[48] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [48] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [48])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_2 [48]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [48]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[48] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_2[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[56] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [56] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [56])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [56]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [56]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[56] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[56] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [56] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [56]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [56]),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[56]~15_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [56]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[56] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_2[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[6] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [6] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [6]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_1 [6]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [6]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[6] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[6] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [6] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [6]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [6]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [6]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[6] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[54] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [54] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [54]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [54]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [54]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[54] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_1[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[54] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [54] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [54]))

	.dataa(\inst|oitoPixels_8bits_2 [54]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[54]~29_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [54]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[54] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[57] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [57] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [57]))

	.dataa(\inst|oitoPixels_8bits_2 [57]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [57]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[57] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[9] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [9] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [9])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [9]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [9]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[9] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[9] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [9] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [9]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [9]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [9]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[9] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[49] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [49] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [49])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_2 [49]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [49]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[49] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_2[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[1] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [1] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [1])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [1]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [1]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[1] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[1] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [1] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [1]))

	.dataa(\inst|oitoPixels_8bits_2 [1]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [1]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[1] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[33] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [33] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [33])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [33]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [33]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[33] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[33] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [33] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [33]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [33]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[33]~45_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [33]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[33] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[41] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [41] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [41])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [41]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [41]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[41] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[41] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [41] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [41]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [41]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[41]~47_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [41]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[41] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[23] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [23] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [23]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout ),
	.datab(\inst|oitoPixels_8bits_1 [23]),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [23]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[23] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[23] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [23] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [23])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[23]~53_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [23]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [23]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[23] .lut_mask = 16'hAFA0;
defparam \inst|oitoPixels_8bits_2[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[39] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [39] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [39]))

	.dataa(\inst|oitoPixels_8bits_2 [39]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [39]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[39] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[55] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [55] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [55])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [55]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [55]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[55] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[55] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [55] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [55])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[55]~61_combout ),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [55]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [55]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[55] .lut_mask = 16'hCFC0;
defparam \inst|oitoPixels_8bits_2[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[63] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [63] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [63]))

	.dataa(\inst|oitoPixels_8bits_2 [63]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [63]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[63] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[3] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [3] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [3]))

	.dataa(\inst|oitoPixels_8bits_2 [3]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [3]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[3] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[11] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [11] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [11])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [11]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [11]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[11] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[11] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [11] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [11]))

	.dataa(\inst|oitoPixels_8bits_2 [11]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[11]~67_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [11]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[11] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[35] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [35] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [35])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [35]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [35]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[35] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[35] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [35] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [35])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[35]~73_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [35]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [35]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[35] .lut_mask = 16'hAFA0;
defparam \inst|oitoPixels_8bits_2[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[43] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [43] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [43])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [43]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [43]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[43] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[43] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [43] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [43]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [43]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[43]~75_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [43]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[43] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[28] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [28] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [28])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [28]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [28]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[28] .lut_mask = 16'hAACC;
defparam \inst|oitoPixels_8bits_1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[28] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [28] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [28]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [28]),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[28]~87_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [28]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[28] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_2[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[60] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [60] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [60])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [60]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [60]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[60] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[60] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [60] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [60]))

	.dataa(\inst|oitoPixels_8bits_2 [60]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[60]~95_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [60]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[60] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[29] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [29] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [29])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [29]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [29]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[29] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[29] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [29] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [29]))

	.dataa(\inst|oitoPixels_8bits_2 [29]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[29]~103_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [29]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[29] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[37] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [37] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [37]))

	.dataa(\inst|oitoPixels_8bits_2 [37]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [37]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[37] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_2[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[61] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [61] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [61]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout ),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [61]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [61]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[61] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_1[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[61] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [61] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [61]))

	.dataa(\inst|oitoPixels_8bits_2 [61]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[61]~111_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [61]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[61] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[2] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [2] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [2]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout ),
	.datab(\inst|oitoPixels_8bits_1 [2]),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [2]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[2] .lut_mask = 16'hCACA;
defparam \inst|oitoPixels_8bits_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[2] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [2] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [2]))

	.dataa(\inst|oitoPixels_8bits_2 [2]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[2]~113_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [2]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[2] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[34] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [34] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [34]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_1 [34]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [34]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[34] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_1[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[34] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [34] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [34])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[34]~121_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [34]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [34]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[34] .lut_mask = 16'hAFA0;
defparam \inst|oitoPixels_8bits_2[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[50] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [50] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [50]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout ),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [50]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [50]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[50] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_1[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[50] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [50] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [50]))

	.dataa(\inst|oitoPixels_8bits_2 [50]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[50]~125_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [50]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[50] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[58] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [58] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [58]))

	.dataa(\inst|oitoPixels_8bits_2 [58]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [58]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[58] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \inst|x[14] (
// Equation(s):
// \inst|x [14] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector29~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [14]))

	.dataa(\inst|x [14]),
	.datab(gnd),
	.datac(\inst|Selector29~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [14]),
	.cout());
// synopsys translate_off
defparam \inst|x[14] .lut_mask = 16'hF0AA;
defparam \inst|x[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \azul~input (
	.i(azul),
	.ibar(gnd),
	.o(\azul~input_o ));
// synopsys translate_off
defparam \azul~input .bus_hold = "false";
defparam \azul~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \vermelho~input (
	.i(vermelho),
	.ibar(gnd),
	.o(\vermelho~input_o ));
// synopsys translate_off
defparam \vermelho~input .bus_hold = "false";
defparam \vermelho~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \verde~input (
	.i(verde),
	.ibar(gnd),
	.o(\verde~input_o ));
// synopsys translate_off
defparam \verde~input .bus_hold = "false";
defparam \verde~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \blank~output (
	.i(!\inst9|blank~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \vsync~output (
	.i(\inst9|LessThan6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \hsync~output (
	.i(\inst9|LessThan7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \cor[23]~output (
	.i(\inst9|Ram0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[23]),
	.obar());
// synopsys translate_off
defparam \cor[23]~output .bus_hold = "false";
defparam \cor[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \cor[22]~output (
	.i(\inst9|Ram0~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[22]),
	.obar());
// synopsys translate_off
defparam \cor[22]~output .bus_hold = "false";
defparam \cor[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \cor[21]~output (
	.i(\inst9|Ram0~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[21]),
	.obar());
// synopsys translate_off
defparam \cor[21]~output .bus_hold = "false";
defparam \cor[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \cor[20]~output (
	.i(\inst9|Ram0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[20]),
	.obar());
// synopsys translate_off
defparam \cor[20]~output .bus_hold = "false";
defparam \cor[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \cor[19]~output (
	.i(\inst9|Ram0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[19]),
	.obar());
// synopsys translate_off
defparam \cor[19]~output .bus_hold = "false";
defparam \cor[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \cor[18]~output (
	.i(\inst9|Ram0~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[18]),
	.obar());
// synopsys translate_off
defparam \cor[18]~output .bus_hold = "false";
defparam \cor[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \cor[17]~output (
	.i(\inst9|Ram0~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[17]),
	.obar());
// synopsys translate_off
defparam \cor[17]~output .bus_hold = "false";
defparam \cor[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \cor[16]~output (
	.i(\inst9|Ram0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[16]),
	.obar());
// synopsys translate_off
defparam \cor[16]~output .bus_hold = "false";
defparam \cor[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \cor[15]~output (
	.i(\inst9|Ram0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[15]),
	.obar());
// synopsys translate_off
defparam \cor[15]~output .bus_hold = "false";
defparam \cor[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \cor[14]~output (
	.i(\inst9|Ram0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[14]),
	.obar());
// synopsys translate_off
defparam \cor[14]~output .bus_hold = "false";
defparam \cor[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \cor[13]~output (
	.i(\inst9|Ram0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[13]),
	.obar());
// synopsys translate_off
defparam \cor[13]~output .bus_hold = "false";
defparam \cor[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \cor[12]~output (
	.i(\inst9|Ram0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[12]),
	.obar());
// synopsys translate_off
defparam \cor[12]~output .bus_hold = "false";
defparam \cor[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \cor[11]~output (
	.i(\inst9|Ram0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[11]),
	.obar());
// synopsys translate_off
defparam \cor[11]~output .bus_hold = "false";
defparam \cor[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \cor[10]~output (
	.i(\inst9|Ram0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[10]),
	.obar());
// synopsys translate_off
defparam \cor[10]~output .bus_hold = "false";
defparam \cor[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \cor[9]~output (
	.i(\inst9|Ram0~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[9]),
	.obar());
// synopsys translate_off
defparam \cor[9]~output .bus_hold = "false";
defparam \cor[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \cor[8]~output (
	.i(\inst9|Ram0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[8]),
	.obar());
// synopsys translate_off
defparam \cor[8]~output .bus_hold = "false";
defparam \cor[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \cor[7]~output (
	.i(\inst9|Ram0~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[7]),
	.obar());
// synopsys translate_off
defparam \cor[7]~output .bus_hold = "false";
defparam \cor[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \cor[6]~output (
	.i(\inst9|Ram0~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[6]),
	.obar());
// synopsys translate_off
defparam \cor[6]~output .bus_hold = "false";
defparam \cor[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \cor[5]~output (
	.i(\inst9|Ram0~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[5]),
	.obar());
// synopsys translate_off
defparam \cor[5]~output .bus_hold = "false";
defparam \cor[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \cor[4]~output (
	.i(\inst9|Ram0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[4]),
	.obar());
// synopsys translate_off
defparam \cor[4]~output .bus_hold = "false";
defparam \cor[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \cor[3]~output (
	.i(\inst9|Ram0~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[3]),
	.obar());
// synopsys translate_off
defparam \cor[3]~output .bus_hold = "false";
defparam \cor[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \cor[2]~output (
	.i(\inst9|Ram0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[2]),
	.obar());
// synopsys translate_off
defparam \cor[2]~output .bus_hold = "false";
defparam \cor[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \cor[1]~output (
	.i(\inst9|Ram0~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[1]),
	.obar());
// synopsys translate_off
defparam \cor[1]~output .bus_hold = "false";
defparam \cor[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \cor[0]~output (
	.i(\inst9|Ram0~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cor[0]),
	.obar());
// synopsys translate_off
defparam \cor[0]~output .bus_hold = "false";
defparam \cor[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \inst9|contclk[0]~10 (
// Equation(s):
// \inst9|contclk[0]~10_combout  = \inst9|contclk [0] $ (VCC)
// \inst9|contclk[0]~11  = CARRY(\inst9|contclk [0])

	.dataa(gnd),
	.datab(\inst9|contclk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|contclk[0]~10_combout ),
	.cout(\inst9|contclk[0]~11 ));
// synopsys translate_off
defparam \inst9|contclk[0]~10 .lut_mask = 16'h33CC;
defparam \inst9|contclk[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \inst9|contclk[1]~12 (
// Equation(s):
// \inst9|contclk[1]~12_combout  = (\inst9|contclk [1] & (!\inst9|contclk[0]~11 )) # (!\inst9|contclk [1] & ((\inst9|contclk[0]~11 ) # (GND)))
// \inst9|contclk[1]~13  = CARRY((!\inst9|contclk[0]~11 ) # (!\inst9|contclk [1]))

	.dataa(\inst9|contclk [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[0]~11 ),
	.combout(\inst9|contclk[1]~12_combout ),
	.cout(\inst9|contclk[1]~13 ));
// synopsys translate_off
defparam \inst9|contclk[1]~12 .lut_mask = 16'h5A5F;
defparam \inst9|contclk[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N11
dffeas \inst9|contclk[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[1] .is_wysiwyg = "true";
defparam \inst9|contclk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \inst1|LessThan8~0 (
// Equation(s):
// \inst1|LessThan8~0_combout  = (!\inst9|contclk [2] & (!\inst9|contclk [0] & !\inst9|contclk [1]))

	.dataa(\inst9|contclk [2]),
	.datab(gnd),
	.datac(\inst9|contclk [0]),
	.datad(\inst9|contclk [1]),
	.cin(gnd),
	.combout(\inst1|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan8~0 .lut_mask = 16'h0005;
defparam \inst1|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \inst1|LessThan4~0 (
// Equation(s):
// \inst1|LessThan4~0_combout  = (!\inst9|contclk [7] & (!\inst9|contclk [3] & (\inst1|LessThan8~0_combout  & !\inst9|contclk [4])))

	.dataa(\inst9|contclk [7]),
	.datab(\inst9|contclk [3]),
	.datac(\inst1|LessThan8~0_combout ),
	.datad(\inst9|contclk [4]),
	.cin(gnd),
	.combout(\inst1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~0 .lut_mask = 16'h0010;
defparam \inst1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \inst9|Equal0~1 (
// Equation(s):
// \inst9|Equal0~1_combout  = ((\inst9|contclk [6]) # ((!\inst9|contclk [5]) # (!\inst9|contclk [9]))) # (!\inst9|contclk [8])

	.dataa(\inst9|contclk [8]),
	.datab(\inst9|contclk [6]),
	.datac(\inst9|contclk [9]),
	.datad(\inst9|contclk [5]),
	.cin(gnd),
	.combout(\inst9|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~1 .lut_mask = 16'hDFFF;
defparam \inst9|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \inst9|contclk[5]~28 (
// Equation(s):
// \inst9|contclk[5]~28_combout  = (\reset~input_o ) # ((\inst1|LessThan4~0_combout  & !\inst9|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst9|Equal0~1_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst9|contclk[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|contclk[5]~28 .lut_mask = 16'hFF0C;
defparam \inst9|contclk[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N9
dffeas \inst9|contclk[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[0] .is_wysiwyg = "true";
defparam \inst9|contclk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \inst9|contclk[3]~16 (
// Equation(s):
// \inst9|contclk[3]~16_combout  = (\inst9|contclk [3] & (!\inst9|contclk[2]~15 )) # (!\inst9|contclk [3] & ((\inst9|contclk[2]~15 ) # (GND)))
// \inst9|contclk[3]~17  = CARRY((!\inst9|contclk[2]~15 ) # (!\inst9|contclk [3]))

	.dataa(gnd),
	.datab(\inst9|contclk [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[2]~15 ),
	.combout(\inst9|contclk[3]~16_combout ),
	.cout(\inst9|contclk[3]~17 ));
// synopsys translate_off
defparam \inst9|contclk[3]~16 .lut_mask = 16'h3C3F;
defparam \inst9|contclk[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N15
dffeas \inst9|contclk[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[3] .is_wysiwyg = "true";
defparam \inst9|contclk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \inst9|contclk[4]~18 (
// Equation(s):
// \inst9|contclk[4]~18_combout  = (\inst9|contclk [4] & (\inst9|contclk[3]~17  $ (GND))) # (!\inst9|contclk [4] & (!\inst9|contclk[3]~17  & VCC))
// \inst9|contclk[4]~19  = CARRY((\inst9|contclk [4] & !\inst9|contclk[3]~17 ))

	.dataa(gnd),
	.datab(\inst9|contclk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[3]~17 ),
	.combout(\inst9|contclk[4]~18_combout ),
	.cout(\inst9|contclk[4]~19 ));
// synopsys translate_off
defparam \inst9|contclk[4]~18 .lut_mask = 16'hC30C;
defparam \inst9|contclk[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N17
dffeas \inst9|contclk[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[4] .is_wysiwyg = "true";
defparam \inst9|contclk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \inst9|contclk[5]~20 (
// Equation(s):
// \inst9|contclk[5]~20_combout  = (\inst9|contclk [5] & (!\inst9|contclk[4]~19 )) # (!\inst9|contclk [5] & ((\inst9|contclk[4]~19 ) # (GND)))
// \inst9|contclk[5]~21  = CARRY((!\inst9|contclk[4]~19 ) # (!\inst9|contclk [5]))

	.dataa(gnd),
	.datab(\inst9|contclk [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[4]~19 ),
	.combout(\inst9|contclk[5]~20_combout ),
	.cout(\inst9|contclk[5]~21 ));
// synopsys translate_off
defparam \inst9|contclk[5]~20 .lut_mask = 16'h3C3F;
defparam \inst9|contclk[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \inst9|contclk[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[5] .is_wysiwyg = "true";
defparam \inst9|contclk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \inst9|contclk[6]~22 (
// Equation(s):
// \inst9|contclk[6]~22_combout  = (\inst9|contclk [6] & (\inst9|contclk[5]~21  $ (GND))) # (!\inst9|contclk [6] & (!\inst9|contclk[5]~21  & VCC))
// \inst9|contclk[6]~23  = CARRY((\inst9|contclk [6] & !\inst9|contclk[5]~21 ))

	.dataa(gnd),
	.datab(\inst9|contclk [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[5]~21 ),
	.combout(\inst9|contclk[6]~22_combout ),
	.cout(\inst9|contclk[6]~23 ));
// synopsys translate_off
defparam \inst9|contclk[6]~22 .lut_mask = 16'hC30C;
defparam \inst9|contclk[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N21
dffeas \inst9|contclk[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[6] .is_wysiwyg = "true";
defparam \inst9|contclk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \inst9|contclk[7]~24 (
// Equation(s):
// \inst9|contclk[7]~24_combout  = (\inst9|contclk [7] & (!\inst9|contclk[6]~23 )) # (!\inst9|contclk [7] & ((\inst9|contclk[6]~23 ) # (GND)))
// \inst9|contclk[7]~25  = CARRY((!\inst9|contclk[6]~23 ) # (!\inst9|contclk [7]))

	.dataa(\inst9|contclk [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[6]~23 ),
	.combout(\inst9|contclk[7]~24_combout ),
	.cout(\inst9|contclk[7]~25 ));
// synopsys translate_off
defparam \inst9|contclk[7]~24 .lut_mask = 16'h5A5F;
defparam \inst9|contclk[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \inst9|contclk[8]~26 (
// Equation(s):
// \inst9|contclk[8]~26_combout  = (\inst9|contclk [8] & (\inst9|contclk[7]~25  $ (GND))) # (!\inst9|contclk [8] & (!\inst9|contclk[7]~25  & VCC))
// \inst9|contclk[8]~27  = CARRY((\inst9|contclk [8] & !\inst9|contclk[7]~25 ))

	.dataa(gnd),
	.datab(\inst9|contclk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|contclk[7]~25 ),
	.combout(\inst9|contclk[8]~26_combout ),
	.cout(\inst9|contclk[8]~27 ));
// synopsys translate_off
defparam \inst9|contclk[8]~26 .lut_mask = 16'hC30C;
defparam \inst9|contclk[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N25
dffeas \inst9|contclk[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[8] .is_wysiwyg = "true";
defparam \inst9|contclk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \inst9|contclk[9]~29 (
// Equation(s):
// \inst9|contclk[9]~29_combout  = \inst9|contclk [9] $ (\inst9|contclk[8]~27 )

	.dataa(\inst9|contclk [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst9|contclk[8]~27 ),
	.combout(\inst9|contclk[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|contclk[9]~29 .lut_mask = 16'h5A5A;
defparam \inst9|contclk[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y46_N27
dffeas \inst9|contclk[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[9] .is_wysiwyg = "true";
defparam \inst9|contclk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \inst|LessThan2~0 (
// Equation(s):
// \inst|LessThan2~0_combout  = (!\inst9|contclk [4] & (!\inst9|contclk [6] & !\inst9|contclk [5]))

	.dataa(gnd),
	.datab(\inst9|contclk [4]),
	.datac(\inst9|contclk [6]),
	.datad(\inst9|contclk [5]),
	.cin(gnd),
	.combout(\inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~0 .lut_mask = 16'h0003;
defparam \inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N23
dffeas \inst9|contclk[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|contclk[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|contclk[5]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|contclk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|contclk[7] .is_wysiwyg = "true";
defparam \inst9|contclk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneive_lcell_comb \inst9|LessThan1~0 (
// Equation(s):
// \inst9|LessThan1~0_combout  = (\inst9|contclk [8]) # ((\inst9|contclk [9]) # ((!\inst|LessThan2~0_combout  & \inst9|contclk [7])))

	.dataa(\inst9|contclk [8]),
	.datab(\inst9|contclk [9]),
	.datac(\inst|LessThan2~0_combout ),
	.datad(\inst9|contclk [7]),
	.cin(gnd),
	.combout(\inst9|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan1~0 .lut_mask = 16'hEFEE;
defparam \inst9|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \inst9|LessThan2~0 (
// Equation(s):
// \inst9|LessThan2~0_combout  = ((!\inst9|contclk [1]) # (!\inst9|contclk [0])) # (!\inst9|contclk [2])

	.dataa(\inst9|contclk [2]),
	.datab(gnd),
	.datac(\inst9|contclk [0]),
	.datad(\inst9|contclk [1]),
	.cin(gnd),
	.combout(\inst9|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan2~0 .lut_mask = 16'h5FFF;
defparam \inst9|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \inst9|LessThan2~1 (
// Equation(s):
// \inst9|LessThan2~1_combout  = (!\inst9|contclk [7] & (\inst|LessThan2~0_combout  & ((\inst9|LessThan2~0_combout ) # (!\inst9|contclk [3]))))

	.dataa(\inst9|contclk [7]),
	.datab(\inst|LessThan2~0_combout ),
	.datac(\inst9|contclk [3]),
	.datad(\inst9|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst9|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan2~1 .lut_mask = 16'h4404;
defparam \inst9|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \inst9|l[1]~12 (
// Equation(s):
// \inst9|l[1]~12_combout  = (\inst9|l [1] & (!\inst9|l[0]~11 )) # (!\inst9|l [1] & ((\inst9|l[0]~11 ) # (GND)))
// \inst9|l[1]~13  = CARRY((!\inst9|l[0]~11 ) # (!\inst9|l [1]))

	.dataa(gnd),
	.datab(\inst9|l [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[0]~11 ),
	.combout(\inst9|l[1]~12_combout ),
	.cout(\inst9|l[1]~13 ));
// synopsys translate_off
defparam \inst9|l[1]~12 .lut_mask = 16'h3C3F;
defparam \inst9|l[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \inst9|l[4]~18 (
// Equation(s):
// \inst9|l[4]~18_combout  = (\inst9|l [4] & (\inst9|l[3]~17  $ (GND))) # (!\inst9|l [4] & (!\inst9|l[3]~17  & VCC))
// \inst9|l[4]~19  = CARRY((\inst9|l [4] & !\inst9|l[3]~17 ))

	.dataa(\inst9|l [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[3]~17 ),
	.combout(\inst9|l[4]~18_combout ),
	.cout(\inst9|l[4]~19 ));
// synopsys translate_off
defparam \inst9|l[4]~18 .lut_mask = 16'hA50A;
defparam \inst9|l[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y45_N15
dffeas \inst9|l[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[4] .is_wysiwyg = "true";
defparam \inst9|l[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \inst9|LessThan4~0 (
// Equation(s):
// \inst9|LessThan4~0_combout  = (!\inst9|l [7] & (!\inst9|l [6] & (!\inst9|l [4] & !\inst9|l [5])))

	.dataa(\inst9|l [7]),
	.datab(\inst9|l [6]),
	.datac(\inst9|l [4]),
	.datad(\inst9|l [5]),
	.cin(gnd),
	.combout(\inst9|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan4~0 .lut_mask = 16'h0001;
defparam \inst9|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \inst9|l[8]~27 (
// Equation(s):
// \inst9|l[8]~27_combout  = (\inst9|l [8] & (\inst9|l[7]~26  $ (GND))) # (!\inst9|l [8] & (!\inst9|l[7]~26  & VCC))
// \inst9|l[8]~28  = CARRY((\inst9|l [8] & !\inst9|l[7]~26 ))

	.dataa(\inst9|l [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[7]~26 ),
	.combout(\inst9|l[8]~27_combout ),
	.cout(\inst9|l[8]~28 ));
// synopsys translate_off
defparam \inst9|l[8]~27 .lut_mask = 16'hA50A;
defparam \inst9|l[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \inst9|l[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[8] .is_wysiwyg = "true";
defparam \inst9|l[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|Equal0~0_combout ) # (((\inst9|l [1]) # (\inst9|l [8])) # (!\inst9|LessThan4~0_combout ))

	.dataa(\inst|Equal0~0_combout ),
	.datab(\inst9|LessThan4~0_combout ),
	.datac(\inst9|l [1]),
	.datad(\inst9|l [8]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'hFFFB;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \inst9|l[7]~22 (
// Equation(s):
// \inst9|l[7]~22_combout  = (\reset~input_o ) # (!\inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(\inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst9|l[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|l[7]~22 .lut_mask = 16'hFF33;
defparam \inst9|l[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N9
dffeas \inst9|l[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[1] .is_wysiwyg = "true";
defparam \inst9|l[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \inst9|l[2]~14 (
// Equation(s):
// \inst9|l[2]~14_combout  = (\inst9|l [2] & (\inst9|l[1]~13  $ (GND))) # (!\inst9|l [2] & (!\inst9|l[1]~13  & VCC))
// \inst9|l[2]~15  = CARRY((\inst9|l [2] & !\inst9|l[1]~13 ))

	.dataa(\inst9|l [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[1]~13 ),
	.combout(\inst9|l[2]~14_combout ),
	.cout(\inst9|l[2]~15 ));
// synopsys translate_off
defparam \inst9|l[2]~14 .lut_mask = 16'hA50A;
defparam \inst9|l[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \inst9|l[3]~16 (
// Equation(s):
// \inst9|l[3]~16_combout  = (\inst9|l [3] & (!\inst9|l[2]~15 )) # (!\inst9|l [3] & ((\inst9|l[2]~15 ) # (GND)))
// \inst9|l[3]~17  = CARRY((!\inst9|l[2]~15 ) # (!\inst9|l [3]))

	.dataa(\inst9|l [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[2]~15 ),
	.combout(\inst9|l[3]~16_combout ),
	.cout(\inst9|l[3]~17 ));
// synopsys translate_off
defparam \inst9|l[3]~16 .lut_mask = 16'h5A5F;
defparam \inst9|l[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \inst9|l[5]~20 (
// Equation(s):
// \inst9|l[5]~20_combout  = (\inst9|l [5] & (!\inst9|l[4]~19 )) # (!\inst9|l [5] & ((\inst9|l[4]~19 ) # (GND)))
// \inst9|l[5]~21  = CARRY((!\inst9|l[4]~19 ) # (!\inst9|l [5]))

	.dataa(gnd),
	.datab(\inst9|l [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[4]~19 ),
	.combout(\inst9|l[5]~20_combout ),
	.cout(\inst9|l[5]~21 ));
// synopsys translate_off
defparam \inst9|l[5]~20 .lut_mask = 16'h3C3F;
defparam \inst9|l[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \inst9|l[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[5] .is_wysiwyg = "true";
defparam \inst9|l[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \inst9|l[6]~23 (
// Equation(s):
// \inst9|l[6]~23_combout  = (\inst9|l [6] & (\inst9|l[5]~21  $ (GND))) # (!\inst9|l [6] & (!\inst9|l[5]~21  & VCC))
// \inst9|l[6]~24  = CARRY((\inst9|l [6] & !\inst9|l[5]~21 ))

	.dataa(gnd),
	.datab(\inst9|l [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[5]~21 ),
	.combout(\inst9|l[6]~23_combout ),
	.cout(\inst9|l[6]~24 ));
// synopsys translate_off
defparam \inst9|l[6]~23 .lut_mask = 16'hC30C;
defparam \inst9|l[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y45_N19
dffeas \inst9|l[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[6] .is_wysiwyg = "true";
defparam \inst9|l[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \inst9|l[7]~25 (
// Equation(s):
// \inst9|l[7]~25_combout  = (\inst9|l [7] & (!\inst9|l[6]~24 )) # (!\inst9|l [7] & ((\inst9|l[6]~24 ) # (GND)))
// \inst9|l[7]~26  = CARRY((!\inst9|l[6]~24 ) # (!\inst9|l [7]))

	.dataa(gnd),
	.datab(\inst9|l [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|l[6]~24 ),
	.combout(\inst9|l[7]~25_combout ),
	.cout(\inst9|l[7]~26 ));
// synopsys translate_off
defparam \inst9|l[7]~25 .lut_mask = 16'h3C3F;
defparam \inst9|l[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y45_N21
dffeas \inst9|l[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[7] .is_wysiwyg = "true";
defparam \inst9|l[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \inst9|l[9]~29 (
// Equation(s):
// \inst9|l[9]~29_combout  = \inst9|l[8]~28  $ (\inst9|l [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|l [9]),
	.cin(\inst9|l[8]~28 ),
	.combout(\inst9|l[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|l[9]~29 .lut_mask = 16'h0FF0;
defparam \inst9|l[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y45_N25
dffeas \inst9|l[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[9] .is_wysiwyg = "true";
defparam \inst9|l[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \inst1|LessThan10~0 (
// Equation(s):
// \inst1|LessThan10~0_combout  = (!\inst9|l [9] & (!\inst9|l [7] & !\inst9|l [8]))

	.dataa(gnd),
	.datab(\inst9|l [9]),
	.datac(\inst9|l [7]),
	.datad(\inst9|l [8]),
	.cin(gnd),
	.combout(\inst1|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan10~0 .lut_mask = 16'h0003;
defparam \inst1|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \inst9|l[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[3] .is_wysiwyg = "true";
defparam \inst9|l[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \inst9|l[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|l[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst9|l[7]~22_combout ),
	.sload(gnd),
	.ena(\inst9|contclk[5]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|l [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|l[2] .is_wysiwyg = "true";
defparam \inst9|l[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \inst9|LessThan3~0 (
// Equation(s):
// \inst9|LessThan3~0_combout  = (\inst9|l [5] & ((\inst9|l [4]) # ((\inst9|l [3]) # (\inst9|l [2]))))

	.dataa(\inst9|l [4]),
	.datab(\inst9|l [3]),
	.datac(\inst9|l [2]),
	.datad(\inst9|l [5]),
	.cin(gnd),
	.combout(\inst9|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan3~0 .lut_mask = 16'hFE00;
defparam \inst9|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \inst|always2~0 (
// Equation(s):
// \inst|always2~0_combout  = (\inst9|LessThan4~2_combout  & (((\inst9|LessThan3~0_combout ) # (\inst9|l [6])) # (!\inst1|LessThan10~0_combout )))

	.dataa(\inst9|LessThan4~2_combout ),
	.datab(\inst1|LessThan10~0_combout ),
	.datac(\inst9|LessThan3~0_combout ),
	.datad(\inst9|l [6]),
	.cin(gnd),
	.combout(\inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always2~0 .lut_mask = 16'hAAA2;
defparam \inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \inst9|Equal0~0 (
// Equation(s):
// \inst9|Equal0~0_combout  = (\inst9|contclk [8] & \inst9|contclk [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|contclk [8]),
	.datad(\inst9|contclk [9]),
	.cin(gnd),
	.combout(\inst9|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal0~0 .lut_mask = 16'hF000;
defparam \inst9|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \inst9|blank~0 (
// Equation(s):
// \inst9|blank~0_combout  = (((!\inst9|LessThan2~1_combout  & \inst9|Equal0~0_combout )) # (!\inst|always2~0_combout )) # (!\inst9|LessThan1~0_combout )

	.dataa(\inst9|LessThan1~0_combout ),
	.datab(\inst9|LessThan2~1_combout ),
	.datac(\inst|always2~0_combout ),
	.datad(\inst9|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst9|blank~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|blank~0 .lut_mask = 16'h7F5F;
defparam \inst9|blank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \inst9|LessThan4~1 (
// Equation(s):
// \inst9|LessThan4~1_combout  = (\inst9|LessThan4~0_combout  & (!\inst9|l [3] & (!\inst9|l [2] & !\inst9|l [8])))

	.dataa(\inst9|LessThan4~0_combout ),
	.datab(\inst9|l [3]),
	.datac(\inst9|l [2]),
	.datad(\inst9|l [8]),
	.cin(gnd),
	.combout(\inst9|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan4~1 .lut_mask = 16'h0002;
defparam \inst9|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \inst9|LessThan6~0 (
// Equation(s):
// \inst9|LessThan6~0_combout  = ((\inst9|l [1]) # (\inst9|l [9])) # (!\inst9|LessThan4~1_combout )

	.dataa(\inst9|LessThan4~1_combout ),
	.datab(gnd),
	.datac(\inst9|l [1]),
	.datad(\inst9|l [9]),
	.cin(gnd),
	.combout(\inst9|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan6~0 .lut_mask = 16'hFFF5;
defparam \inst9|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \inst9|LessThan1~1 (
// Equation(s):
// \inst9|LessThan1~1_combout  = (!\inst9|contclk [8] & !\inst9|contclk [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|contclk [8]),
	.datad(\inst9|contclk [9]),
	.cin(gnd),
	.combout(\inst9|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan1~1 .lut_mask = 16'h000F;
defparam \inst9|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneive_lcell_comb \inst9|LessThan7~0 (
// Equation(s):
// \inst9|LessThan7~0_combout  = ((\inst9|contclk [7]) # ((\inst9|contclk [6] & \inst9|contclk [5]))) # (!\inst9|LessThan1~1_combout )

	.dataa(\inst9|LessThan1~1_combout ),
	.datab(\inst9|contclk [7]),
	.datac(\inst9|contclk [6]),
	.datad(\inst9|contclk [5]),
	.cin(gnd),
	.combout(\inst9|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan7~0 .lut_mask = 16'hFDDD;
defparam \inst9|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \inclk0~input (
	.i(inclk0),
	.ibar(gnd),
	.o(\inclk0~input_o ));
// synopsys translate_off
defparam \inclk0~input .bus_hold = "false";
defparam \inclk0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inclk0~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_compensation_delay = 7101;
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \inst|LessThan2~1 (
// Equation(s):
// \inst|LessThan2~1_combout  = (!\inst9|contclk [6] & (!\inst9|contclk [4] & (!\inst9|contclk [3] & !\inst9|contclk [5])))

	.dataa(\inst9|contclk [6]),
	.datab(\inst9|contclk [4]),
	.datac(\inst9|contclk [3]),
	.datad(\inst9|contclk [5]),
	.cin(gnd),
	.combout(\inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan2~1 .lut_mask = 16'h0001;
defparam \inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneive_lcell_comb \inst|LessThan1~0 (
// Equation(s):
// \inst|LessThan1~0_combout  = (\inst9|contclk [8]) # ((\inst9|contclk [9]) # ((!\inst|LessThan2~1_combout  & \inst9|contclk [7])))

	.dataa(\inst9|contclk [8]),
	.datab(\inst9|contclk [9]),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst9|contclk [7]),
	.cin(gnd),
	.combout(\inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan1~0 .lut_mask = 16'hEFEE;
defparam \inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb \inst|always2~1 (
// Equation(s):
// \inst|always2~1_combout  = (((!\inst|LessThan2~2_combout  & \inst9|Equal0~0_combout )) # (!\inst|always2~0_combout )) # (!\inst|LessThan1~0_combout )

	.dataa(\inst|LessThan2~2_combout ),
	.datab(\inst|LessThan1~0_combout ),
	.datac(\inst|always2~0_combout ),
	.datad(\inst9|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always2~1 .lut_mask = 16'h7F3F;
defparam \inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \inst|estado_atual~24 (
// Equation(s):
// \inst|estado_atual~24_combout  = (!\reset~input_o  & ((\inst|always2~1_combout  & ((\inst|estado_atual.inicio~q ))) # (!\inst|always2~1_combout  & (!\inst|Selector0~0_combout ))))

	.dataa(\inst|Selector0~0_combout ),
	.datab(\reset~input_o ),
	.datac(\inst|estado_atual.inicio~q ),
	.datad(\inst|always2~1_combout ),
	.cin(gnd),
	.combout(\inst|estado_atual~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~24 .lut_mask = 16'h3011;
defparam \inst|estado_atual~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \inst|estado_atual.inicio (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.inicio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.inicio .is_wysiwyg = "true";
defparam \inst|estado_atual.inicio .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \inst|estado_atual.inicio~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|estado_atual.inicio~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|estado_atual.inicio~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|estado_atual.inicio~clkctrl .clock_type = "global clock";
defparam \inst|estado_atual.inicio~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \inst|estado_atual~15 (
// Equation(s):
// \inst|estado_atual~15_combout  = (!\reset~input_o  & ((\inst|estado_atual.espera_4~q ) # ((\inst|always2~1_combout  & \inst|estado_atual.espera_5~q ))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|always2~1_combout ),
	.datac(\inst|estado_atual.espera_5~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst|estado_atual~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~15 .lut_mask = 16'h00EA;
defparam \inst|estado_atual~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \inst|estado_atual.espera_5 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.espera_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.espera_5 .is_wysiwyg = "true";
defparam \inst|estado_atual.espera_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \inst|estado_atual~22 (
// Equation(s):
// \inst|estado_atual~22_combout  = (!\reset~input_o  & (((\inst|Equal0~1_combout  & \inst|estado_atual.espera_5~q )) # (!\inst|estado_atual.inicio~q )))

	.dataa(\inst|Equal0~1_combout ),
	.datab(\reset~input_o ),
	.datac(\inst|estado_atual.espera_5~q ),
	.datad(\inst|estado_atual.inicio~q ),
	.cin(gnd),
	.combout(\inst|estado_atual~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~22 .lut_mask = 16'h2033;
defparam \inst|estado_atual~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \inst|estado_atual~23 (
// Equation(s):
// \inst|estado_atual~23_combout  = (!\inst|always2~1_combout  & \inst|estado_atual~22_combout )

	.dataa(gnd),
	.datab(\inst|always2~1_combout ),
	.datac(gnd),
	.datad(\inst|estado_atual~22_combout ),
	.cin(gnd),
	.combout(\inst|estado_atual~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~23 .lut_mask = 16'h3300;
defparam \inst|estado_atual~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \inst|estado_atual.implementar_x (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.implementar_x~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.implementar_x .is_wysiwyg = "true";
defparam \inst|estado_atual.implementar_x .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (\inst|estado_atual.implementar_x~q ) # (!\inst|estado_atual.inicio~q )

	.dataa(gnd),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(gnd),
	.datad(\inst|estado_atual.inicio~q ),
	.cin(gnd),
	.combout(\inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = 16'hCCFF;
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|x [0] $ (VCC)
// \inst|Add0~1  = CARRY(\inst|x [0])

	.dataa(\inst|x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h55AA;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \inst|Selector5~13 (
// Equation(s):
// \inst|Selector5~13_combout  = (\inst|Add0~0_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~0_combout ),
	.datad(\inst|estado_atual.implementar_x~q ),
	.cin(gnd),
	.combout(\inst|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~13 .lut_mask = 16'hF0FF;
defparam \inst|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \inst|x[0] (
// Equation(s):
// \inst|x [0] = (\inst|WideOr0~0_combout  & ((\inst|Selector5~13_combout ))) # (!\inst|WideOr0~0_combout  & (\inst|x [0]))

	.dataa(\inst|x [0]),
	.datab(gnd),
	.datac(\inst|WideOr0~0_combout ),
	.datad(\inst|Selector5~13_combout ),
	.cin(gnd),
	.combout(\inst|x [0]),
	.cout());
// synopsys translate_off
defparam \inst|x[0] .lut_mask = 16'hFA0A;
defparam \inst|x[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \inst|estado_atual~21 (
// Equation(s):
// \inst|estado_atual~21_combout  = (!\reset~input_o  & \inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\inst|estado_atual.implementar_x~q ),
	.cin(gnd),
	.combout(\inst|estado_atual~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~21 .lut_mask = 16'h0F00;
defparam \inst|estado_atual~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \inst|estado_atual.acessar_mem (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.acessar_mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.acessar_mem .is_wysiwyg = "true";
defparam \inst|estado_atual.acessar_mem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \inst|estado_atual~20 (
// Equation(s):
// \inst|estado_atual~20_combout  = (!\reset~input_o  & \inst|estado_atual.acessar_mem~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\inst|estado_atual.acessar_mem~q ),
	.cin(gnd),
	.combout(\inst|estado_atual~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~20 .lut_mask = 16'h0F00;
defparam \inst|estado_atual~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \inst|estado_atual.espera_1 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.espera_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.espera_1 .is_wysiwyg = "true";
defparam \inst|estado_atual.espera_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneive_lcell_comb \inst|estado_atual~17 (
// Equation(s):
// \inst|estado_atual~17_combout  = (\inst|estado_atual.espera_3~q  & !\reset~input_o )

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst|estado_atual~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~17 .lut_mask = 16'h00AA;
defparam \inst|estado_atual~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N1
dffeas \inst|estado_atual.paridade (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.paridade~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.paridade .is_wysiwyg = "true";
defparam \inst|estado_atual.paridade .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneive_lcell_comb \inst|estado_atual~16 (
// Equation(s):
// \inst|estado_atual~16_combout  = (!\reset~input_o  & \inst|estado_atual.paridade~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|estado_atual.paridade~q ),
	.cin(gnd),
	.combout(\inst|estado_atual~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~16 .lut_mask = 16'h5500;
defparam \inst|estado_atual~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N19
dffeas \inst|estado_atual.espera_4 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.espera_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.espera_4 .is_wysiwyg = "true";
defparam \inst|estado_atual.espera_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = (\inst|estado_atual.espera_1~q ) # ((\inst|estado_atual.espera_4~q ) # (\inst|estado_atual.acessar_mem~q ))

	.dataa(gnd),
	.datab(\inst|estado_atual.espera_1~q ),
	.datac(\inst|estado_atual.espera_4~q ),
	.datad(\inst|estado_atual.acessar_mem~q ),
	.cin(gnd),
	.combout(\inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr1~0 .lut_mask = 16'hFFFC;
defparam \inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \inst|clock_memory (
// Equation(s):
// \inst|clock_memory~combout  = (\inst|WideOr1~0_combout  & ((\inst|estado_atual.espera_1~q ))) # (!\inst|WideOr1~0_combout  & (\inst|clock_memory~combout ))

	.dataa(gnd),
	.datab(\inst|clock_memory~combout ),
	.datac(\inst|WideOr1~0_combout ),
	.datad(\inst|estado_atual.espera_1~q ),
	.cin(gnd),
	.combout(\inst|clock_memory~combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_memory .lut_mask = 16'hFC0C;
defparam \inst|clock_memory .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|clock_memory~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clock_memory~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clock_memory~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clock_memory~clkctrl .clock_type = "global clock";
defparam \inst|clock_memory~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \inst|WideOr0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|WideOr0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|WideOr0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|WideOr0~0clkctrl .clock_type = "global clock";
defparam \inst|WideOr0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = (\inst|Add0~6_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(\inst|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|estado_atual.implementar_x~q ),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'hAAFF;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \inst|x[3] (
// Equation(s):
// \inst|x [3] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector18~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [3]))

	.dataa(gnd),
	.datab(\inst|x [3]),
	.datac(\inst|Selector18~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [3]),
	.cout());
// synopsys translate_off
defparam \inst|x[3] .lut_mask = 16'hF0CC;
defparam \inst|x[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|x [1] & (!\inst|Add0~1 )) # (!\inst|x [1] & ((\inst|Add0~1 ) # (GND)))
// \inst|Add0~3  = CARRY((!\inst|Add0~1 ) # (!\inst|x [1]))

	.dataa(gnd),
	.datab(\inst|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|Add0~2_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(gnd),
	.datad(\inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'hFF33;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \inst|x[1] (
// Equation(s):
// \inst|x [1] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector16~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [1]))

	.dataa(gnd),
	.datab(\inst|x [1]),
	.datac(\inst|Selector16~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [1]),
	.cout());
// synopsys translate_off
defparam \inst|x[1] .lut_mask = 16'hF0CC;
defparam \inst|x[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = (\inst|x [4] & (\inst|Add0~7  $ (GND))) # (!\inst|x [4] & (!\inst|Add0~7  & VCC))
// \inst|Add0~9  = CARRY((\inst|x [4] & !\inst|Add0~7 ))

	.dataa(gnd),
	.datab(\inst|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'hC30C;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|Add0~8_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|Add0~8_combout ),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'hCFCF;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \inst|x[4] (
// Equation(s):
// \inst|x [4] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|Selector19~0_combout )) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|x [4])))

	.dataa(gnd),
	.datab(\inst|Selector19~0_combout ),
	.datac(\inst|x [4]),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [4]),
	.cout());
// synopsys translate_off
defparam \inst|x[4] .lut_mask = 16'hCCF0;
defparam \inst|x[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst|x [7] & (!\inst|Add0~13 )) # (!\inst|x [7] & ((\inst|Add0~13 ) # (GND)))
// \inst|Add0~15  = CARRY((!\inst|Add0~13 ) # (!\inst|x [7]))

	.dataa(gnd),
	.datab(\inst|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = (\inst|Add0~14_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(\inst|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~0 .lut_mask = 16'hF3F3;
defparam \inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \inst|x[7] (
// Equation(s):
// \inst|x [7] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector22~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [7]))

	.dataa(\inst|x [7]),
	.datab(gnd),
	.datac(\inst|Selector22~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [7]),
	.cout());
// synopsys translate_off
defparam \inst|x[7] .lut_mask = 16'hF0AA;
defparam \inst|x[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = (\inst|x [8] & (\inst|Add0~15  $ (GND))) # (!\inst|x [8] & (!\inst|Add0~15  & VCC))
// \inst|Add0~17  = CARRY((\inst|x [8] & !\inst|Add0~15 ))

	.dataa(\inst|x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout(\inst|Add0~17 ));
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'hA50A;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \inst|Add0~20 (
// Equation(s):
// \inst|Add0~20_combout  = (\inst|x [10] & (\inst|Add0~19  $ (GND))) # (!\inst|x [10] & (!\inst|Add0~19  & VCC))
// \inst|Add0~21  = CARRY((\inst|x [10] & !\inst|Add0~19 ))

	.dataa(\inst|x [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~19 ),
	.combout(\inst|Add0~20_combout ),
	.cout(\inst|Add0~21 ));
// synopsys translate_off
defparam \inst|Add0~20 .lut_mask = 16'hA50A;
defparam \inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \inst|Add0~22 (
// Equation(s):
// \inst|Add0~22_combout  = (\inst|x [11] & (!\inst|Add0~21 )) # (!\inst|x [11] & ((\inst|Add0~21 ) # (GND)))
// \inst|Add0~23  = CARRY((!\inst|Add0~21 ) # (!\inst|x [11]))

	.dataa(\inst|x [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~21 ),
	.combout(\inst|Add0~22_combout ),
	.cout(\inst|Add0~23 ));
// synopsys translate_off
defparam \inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \inst|Add0~24 (
// Equation(s):
// \inst|Add0~24_combout  = (\inst|x [12] & (\inst|Add0~23  $ (GND))) # (!\inst|x [12] & (!\inst|Add0~23  & VCC))
// \inst|Add0~25  = CARRY((\inst|x [12] & !\inst|Add0~23 ))

	.dataa(gnd),
	.datab(\inst|x [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~23 ),
	.combout(\inst|Add0~24_combout ),
	.cout(\inst|Add0~25 ));
// synopsys translate_off
defparam \inst|Add0~24 .lut_mask = 16'hC30C;
defparam \inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = (\inst|Add0~24_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(\inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector27~0 .lut_mask = 16'hFF0F;
defparam \inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \inst|x[12] (
// Equation(s):
// \inst|x [12] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector27~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [12]))

	.dataa(\inst|x [12]),
	.datab(gnd),
	.datac(\inst|WideOr0~0clkctrl_outclk ),
	.datad(\inst|Selector27~0_combout ),
	.cin(gnd),
	.combout(\inst|x [12]),
	.cout());
// synopsys translate_off
defparam \inst|x[12] .lut_mask = 16'hFA0A;
defparam \inst|x[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = (\inst|Add0~26_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(\inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector28~0 .lut_mask = 16'hFF0F;
defparam \inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \inst|x[13] (
// Equation(s):
// \inst|x [13] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector28~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [13]))

	.dataa(gnd),
	.datab(\inst|x [13]),
	.datac(\inst|Selector28~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [13]),
	.cout());
// synopsys translate_off
defparam \inst|x[13] .lut_mask = 16'hF0CC;
defparam \inst|x[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst|estado_atual.acessar_mem~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|estado_atual.acessar_mem~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|estado_atual.acessar_mem~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|estado_atual.acessar_mem~clkctrl .clock_type = "global clock";
defparam \inst|estado_atual.acessar_mem~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \inst|address[13] (
// Equation(s):
// \inst|address [13] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|x [13])) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|address [13])))

	.dataa(gnd),
	.datab(\inst|x [13]),
	.datac(\inst|address [13]),
	.datad(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|address [13]),
	.cout());
// synopsys translate_off
defparam \inst|address[13] .lut_mask = 16'hCCF0;
defparam \inst|address[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \inst|address[14] (
// Equation(s):
// \inst|address [14] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|x [14])) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|address [14])))

	.dataa(\inst|x [14]),
	.datab(\inst|address [14]),
	.datac(gnd),
	.datad(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|address [14]),
	.cout());
// synopsys translate_off
defparam \inst|address[14] .lut_mask = 16'hAACC;
defparam \inst|address[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout  = (\inst|address [13] & !\inst|address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|address [13]),
	.datad(\inst|address [14]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0 .lut_mask = 16'h00F0;
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \inst|address[0] (
// Equation(s):
// \inst|address [0] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|x [0])) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|address [0])))

	.dataa(gnd),
	.datab(\inst|x [0]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|address [0]),
	.cin(gnd),
	.combout(\inst|address [0]),
	.cout());
// synopsys translate_off
defparam \inst|address[0] .lut_mask = 16'hCFC0;
defparam \inst|address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \inst|address[1] (
// Equation(s):
// \inst|address [1] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [1]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [1]))

	.dataa(gnd),
	.datab(\inst|address [1]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [1]),
	.cin(gnd),
	.combout(\inst|address [1]),
	.cout());
// synopsys translate_off
defparam \inst|address[1] .lut_mask = 16'hFC0C;
defparam \inst|address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \inst|x[2] (
// Equation(s):
// \inst|x [2] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|Selector17~0_combout )) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|x [2])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(gnd),
	.datac(\inst|x [2]),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [2]),
	.cout());
// synopsys translate_off
defparam \inst|x[2] .lut_mask = 16'hAAF0;
defparam \inst|x[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \inst|address[2] (
// Equation(s):
// \inst|address [2] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [2]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [2]))

	.dataa(\inst|address [2]),
	.datab(gnd),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [2]),
	.cin(gnd),
	.combout(\inst|address [2]),
	.cout());
// synopsys translate_off
defparam \inst|address[2] .lut_mask = 16'hFA0A;
defparam \inst|address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \inst|address[3] (
// Equation(s):
// \inst|address [3] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [3]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [3]))

	.dataa(gnd),
	.datab(\inst|address [3]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [3]),
	.cin(gnd),
	.combout(\inst|address [3]),
	.cout());
// synopsys translate_off
defparam \inst|address[3] .lut_mask = 16'hFC0C;
defparam \inst|address[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \inst|address[4] (
// Equation(s):
// \inst|address [4] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [4]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [4]))

	.dataa(gnd),
	.datab(\inst|address [4]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [4]),
	.cin(gnd),
	.combout(\inst|address [4]),
	.cout());
// synopsys translate_off
defparam \inst|address[4] .lut_mask = 16'hFC0C;
defparam \inst|address[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \inst|x[5] (
// Equation(s):
// \inst|x [5] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|Selector20~0_combout )) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|x [5])))

	.dataa(\inst|Selector20~0_combout ),
	.datab(\inst|x [5]),
	.datac(gnd),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [5]),
	.cout());
// synopsys translate_off
defparam \inst|x[5] .lut_mask = 16'hAACC;
defparam \inst|x[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \inst|address[5] (
// Equation(s):
// \inst|address [5] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [5]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [5]))

	.dataa(\inst|address [5]),
	.datab(gnd),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [5]),
	.cin(gnd),
	.combout(\inst|address [5]),
	.cout());
// synopsys translate_off
defparam \inst|address[5] .lut_mask = 16'hFA0A;
defparam \inst|address[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = (\inst|Add0~12_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(\inst|Add0~12_combout ),
	.datab(gnd),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~0 .lut_mask = 16'hAFAF;
defparam \inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \inst|x[6] (
// Equation(s):
// \inst|x [6] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector21~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [6]))

	.dataa(\inst|x [6]),
	.datab(gnd),
	.datac(\inst|WideOr0~0clkctrl_outclk ),
	.datad(\inst|Selector21~0_combout ),
	.cin(gnd),
	.combout(\inst|x [6]),
	.cout());
// synopsys translate_off
defparam \inst|x[6] .lut_mask = 16'hFA0A;
defparam \inst|x[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \inst|address[6] (
// Equation(s):
// \inst|address [6] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [6]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [6]))

	.dataa(gnd),
	.datab(\inst|address [6]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [6]),
	.cin(gnd),
	.combout(\inst|address [6]),
	.cout());
// synopsys translate_off
defparam \inst|address[6] .lut_mask = 16'hFC0C;
defparam \inst|address[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \inst|address[7] (
// Equation(s):
// \inst|address [7] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [7]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [7]))

	.dataa(gnd),
	.datab(\inst|address [7]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [7]),
	.cin(gnd),
	.combout(\inst|address [7]),
	.cout());
// synopsys translate_off
defparam \inst|address[7] .lut_mask = 16'hFC0C;
defparam \inst|address[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = (\inst|Add0~16_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|Add0~16_combout ),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~0 .lut_mask = 16'hCFCF;
defparam \inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \inst|x[8] (
// Equation(s):
// \inst|x [8] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector23~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [8]))

	.dataa(gnd),
	.datab(\inst|x [8]),
	.datac(\inst|Selector23~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [8]),
	.cout());
// synopsys translate_off
defparam \inst|x[8] .lut_mask = 16'hF0CC;
defparam \inst|x[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \inst|address[8] (
// Equation(s):
// \inst|address [8] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [8]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [8]))

	.dataa(gnd),
	.datab(\inst|address [8]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [8]),
	.cin(gnd),
	.combout(\inst|address [8]),
	.cout());
// synopsys translate_off
defparam \inst|address[8] .lut_mask = 16'hFC0C;
defparam \inst|address[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \inst|x[9] (
// Equation(s):
// \inst|x [9] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|Selector24~0_combout )) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|x [9])))

	.dataa(\inst|Selector24~0_combout ),
	.datab(gnd),
	.datac(\inst|x [9]),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [9]),
	.cout());
// synopsys translate_off
defparam \inst|x[9] .lut_mask = 16'hAAF0;
defparam \inst|x[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \inst|address[9] (
// Equation(s):
// \inst|address [9] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [9]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [9]))

	.dataa(gnd),
	.datab(\inst|address [9]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [9]),
	.cin(gnd),
	.combout(\inst|address [9]),
	.cout());
// synopsys translate_off
defparam \inst|address[9] .lut_mask = 16'hFC0C;
defparam \inst|address[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = (\inst|Add0~20_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(\inst|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~0 .lut_mask = 16'hF3F3;
defparam \inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \inst|x[10] (
// Equation(s):
// \inst|x [10] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector25~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [10]))

	.dataa(\inst|x [10]),
	.datab(gnd),
	.datac(\inst|WideOr0~0clkctrl_outclk ),
	.datad(\inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\inst|x [10]),
	.cout());
// synopsys translate_off
defparam \inst|x[10] .lut_mask = 16'hFA0A;
defparam \inst|x[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \inst|address[10] (
// Equation(s):
// \inst|address [10] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [10]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [10]))

	.dataa(gnd),
	.datab(\inst|address [10]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [10]),
	.cin(gnd),
	.combout(\inst|address [10]),
	.cout());
// synopsys translate_off
defparam \inst|address[10] .lut_mask = 16'hFC0C;
defparam \inst|address[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = (\inst|Add0~22_combout ) # (!\inst|estado_atual.implementar_x~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(\inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~0 .lut_mask = 16'hFF0F;
defparam \inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \inst|x[11] (
// Equation(s):
// \inst|x [11] = (GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & ((\inst|Selector26~0_combout ))) # (!GLOBAL(\inst|WideOr0~0clkctrl_outclk ) & (\inst|x [11]))

	.dataa(gnd),
	.datab(\inst|x [11]),
	.datac(\inst|Selector26~0_combout ),
	.datad(\inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|x [11]),
	.cout());
// synopsys translate_off
defparam \inst|x[11] .lut_mask = 16'hF0CC;
defparam \inst|x[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \inst|address[11] (
// Equation(s):
// \inst|address [11] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [11]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [11]))

	.dataa(\inst|address [11]),
	.datab(gnd),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [11]),
	.cin(gnd),
	.combout(\inst|address [11]),
	.cout());
// synopsys translate_off
defparam \inst|address[11] .lut_mask = 16'hFA0A;
defparam \inst|address[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \inst|address[12] (
// Equation(s):
// \inst|address [12] = (GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & ((\inst|x [12]))) # (!GLOBAL(\inst|estado_atual.acessar_mem~clkctrl_outclk ) & (\inst|address [12]))

	.dataa(gnd),
	.datab(\inst|address [12]),
	.datac(\inst|estado_atual.acessar_mem~clkctrl_outclk ),
	.datad(\inst|x [12]),
	.cin(gnd),
	.combout(\inst|address [12]),
	.cout());
// synopsys translate_off
defparam \inst|address[12] .lut_mask = 16'hFC0C;
defparam \inst|address[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 53;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h800028070840000FF800030010840000FF800020810840000FF800020010840000FF800020010840000FF80003FFF0840000FF80003FFFFAC0000FF80003FFFFFC0000FF800033B7CFC0000FF80003B33E840000FF800023FBECC0000FF8000333F9CC0000FF80003BFBE8C0000FF80003BFBEE40000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1012A04FFF8FF9FFF1018A00FFF8FF9FFF1052A04FFF8FF9FFF1058A00FFF8FF9FFF1072300FFF8FF9FFF1078500FFF8FF9FFF1072108FFF8FF9FFF1078508FFF8FF9FFF0050B08FFF8FF9FFF007A108FFF8FF9FFF0072908FFF8FF9FFF007A908FFF8FF9FFF0842908FFF8FF9FFF083A808FFF8FF8FFF0812A08FFF8FF8FFF8800208FFF9FF8FFF8808208FFF9FF8FFF8808200FFF9FF8FFF8800200FFF9FF8FFF8800210FFF9FF8FFF8800000FFF9FF8FFF8800010C079FF8FFF8000010FFF9FF8FFF8006011FFF9FF8FFF8007011FFF9FFCFFF8407011FFF9FF8F03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h8405011FFF9FFCFFF8401011FFF9FF8FFF8407001FF79FFCFFF8407001FF79FFCFFF8404001FF71FFCFFF8405021FFF1FFCFFFC406021FFF1FFCFFFC002021FFF1FFCFFFC202021FFF1FFCFFFC200021FFF1FFCFFFC203023FFF1FFCF7FC201023FFF1FFCF7FC201043FFF1FFCF7FC003043FFF1FFCF7DC105043FFF3FFCFFDC105043FFF1FFCFFDC105043FFF3FFC7FFE105043FFF1FFC7FFE107003FFF3FFC7FFE105083FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE087187FFF3FFC7FFE085187BFF3FFC7FFF047107BFF3FFC7FFF047107FFE3FFE7FFF047307FFE3FFE7FFF06030FFFE3FFE7FFF02060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h30E0FFFE3FFE7FFF030E0FFFE3FFE7FFF818C0FFFE3FFE7FFF81FC0FFFE3FFE7FEF80FC1FFEE3FFE3FEF80F01FFFE3FFE3FFF80781FFFE7FFE3FFF80601FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE7FFE3FFFC0003FFFE7FFE3BFFC0003F7FE7FFF3BFFC0003FFFC7FFF3FFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF801FFFFC7FFF1FFFF801FEFFC7FFF1FFFFC01FFFDCFFFF1FFFFC03FFFFC7FFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1DFDFE07FFFF8FFFF9FFFFE07FDFF8FFFF9FFFFE0;
// synopsys translate_on

// Location: FF_X60_Y46_N15
dffeas \inst3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst|clock_memory~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N3
dffeas \inst3|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst|clock_memory~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout  = (!\inst|address [13] & \inst|address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|address [13]),
	.datad(\inst|address [14]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1 .lut_mask = 16'h0F00;
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 53;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'hFFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FBFF8FFFF1DFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1FFFFE03FDFFCFFFF1FFBFC03FFFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFDC7FFF1FFFF800FFFDC7FFF1FFFF800FFFDC7FFF1FFFF000FEFFC7FFF3FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0007FFFC7FFF3FF7E0007FFFC7FFF3FFFE0003FFFC7FFE3FFFE0003FFFE7FFE3FFFC0003FFFE7FFE3BFFC0003F7FE7FFE3FFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFF80101FFFE3FFE3FFF80F81FFFE7FFE3FFF80F81FFFE3FFE3FFF80F80FFFE3FFE7FFF81FC0FFFE3FFE7FFF81FC0FFEE3FFE7FEF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'hFEE3FFE7FFF03FE0FFEE3FFE7FFF07FE0FFEE3FFE7FFF07FF07BFE3FFE7FFF07DF07BFF3FFE7FFF07DF07FFF3FFC7FFF07DF07FFF3FFC7FFE0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDFC3FFF1FFC77FE1FDFC3FFF3FFC77FC1FFFC3FFF1FFCF7FC1FBFC3FFF1FFCFFFC1FFFC3FFF1FFCFFFC3F8FC3FFF1FFCFFFC3FDFE1FFF1FFCFFFC3FAFE3FFF1FFCFFFC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC7FFFE1FFF9FFCFFDC7FFFE1FFF9FFCFFD87FFFE1FFF9FFCFFD87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFF87FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FFCFFF87CDBF0C0F9FF8FFF87CDBF0FFF9FF8FFF87CD9F0FFF9FFCFFF8FFF5F0FFF9FF8F038FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F8FFF9FF8FFF8FFF5F8FFF9FF8FFF0FFF5F8FFF8FF8FFF0FFF5F8FFF8FF8FFF0FC93F8FFF9FF8FFF0FCDBF8FFF9FF9FFF0FCD3F8FFF9FF9FFF0FFF5F8FFF8FF9FFF0FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FCDDFC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF1FFC0000FF80001FFDFFC0000FF80001FF7FFC0000FF80001FF77FC0000FF80003FFDFFC0000FF80003FFFFFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800020010840000FF800021010840000FF800030910840000FF800028050840000FF;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w[2] (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2] = (!\inst|address [13] & !\inst|address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|address [13]),
	.datad(\inst|address [14]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w[2] .lut_mask = 16'h000F;
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h7FFFF8FFFF9FFFFE07FFFF8FFFF8FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFF7E07FFFF9FFFF8FFFFE07FFFF0FFFF8FFFBE07FFFB1FFFF8FFFFE07FFFF1FFFF8FFFDE07FFFF1FFFF8EFFEE07EFFF1FFFF8FFFFE07FFFF1FFFFC7FFFE07DFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFE1FFFFC7FFFE07BFF63FFFFC7FFFE07BFFE1FFFFC7FFFE07BFFE3FFFFC77FFE07BFFE3FFFFC7FFFE07BFFE3FFFFC3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFC3FFFFE3FFFE07BFEC3FFFFE3BFFE07BFFC3FFFFE3FFFE07BFFC7FFFFE3FFFE07BFFC7FFFFE3FFFE07B;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFC7FFFFE1FFFE07BFFC7FFFFE1FFFE07BFFC7FFFFF1FFFE07BFD87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF8FFFFFF0FFFE07BFF87FFFFF0EFFE07BFB8FFFFFF0FFFE07BFF8FFFFFF0FFFE07BFF0FFFFFF8FFFE07BFF0FFFFFF8F7FE07BFF0FFFFFF8FFFE07BFF0FFFFFF87FFE07BFF0FFFFFF87FFE07BFF1FFFFFF87BFE07BFF1FFFFFF87FFE07BFE1FFFFFF87FFE07BFE1FFFFFFC7DFE07BFE1FFFFFFC7FFE07BDE1FFFFFFC3FFE07BFE1FFFFFFC3EFE07BFE1FFFFFFC3FFE07BFC3FFFFFFC3FFE07BFC3FFFFFFC3FFE07B7C3FFFFFFC3FFE07BFC3FFFFFFE1FFE07AFC3FFFFFFE1FDE079FC3FFFFFFE1FFE07BF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h3FFFFFFE1FEE07FF83FFFFFFE1FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC0FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFF81E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFFC020001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0007FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFE07FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a181~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout  = (\inst|address [13] & \inst|address [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|address [13]),
	.datad(\inst|address [14]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2 .lut_mask = 16'hF000;
defparam \inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 53;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070700FFFFFFFFFF80F0700FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'hF81F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07FFC3FFFFFFE1FFF07BFC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07DFC3FFFFFFC3FFF07EFC3FFFFFFC3FFF07EFC3FFFFFFC3FFF07F7E1FFFFFFC3FFF07F7E1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FBE1FFFFFF83FFF07FFE1FFFFFFC7FFF07FFE1FFFFFF87FFF07FDF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF877FF07FEF0FFFFFF87FFF07FEF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FF78FFFFFF0FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF1FFFF07FFB87FFFFF1DFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFDC7FFFFE1FFFF07FFFC7FFFFE3FFFF07FFFC7FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFBF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07DFFF1FFFF8FFFFF07DFFF9FFFF8FFFFF07EFFF8FFFF8FFEFF07EFFB8FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~108_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109 .lut_mask = 16'hF858;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneive_lcell_comb \inst|Selector5~12 (
// Equation(s):
// \inst|Selector5~12_combout  = (\inst|estado_atual.paridade~q  & \inst|x [0])

	.dataa(gnd),
	.datab(\inst|estado_atual.paridade~q ),
	.datac(gnd),
	.datad(\inst|x [0]),
	.cin(gnd),
	.combout(\inst|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~12 .lut_mask = 16'hCC00;
defparam \inst|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst|Selector5~12clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|Selector5~12_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|Selector5~12clkctrl_outclk ));
// synopsys translate_off
defparam \inst|Selector5~12clkctrl .clock_type = "global clock";
defparam \inst|Selector5~12clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[53] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [53] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [53])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout ),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [53]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [53]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[53] .lut_mask = 16'hCFC0;
defparam \inst|oitoPixels_8bits_2[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \inst|Selector5~11 (
// Equation(s):
// \inst|Selector5~11_combout  = (\inst|x [0]) # (!\inst|estado_atual.paridade~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|x [0]),
	.datad(\inst|estado_atual.paridade~q ),
	.cin(gnd),
	.combout(\inst|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~11 .lut_mask = 16'hF0FF;
defparam \inst|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst|Selector5~11clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|Selector5~11_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|Selector5~11clkctrl_outclk ));
// synopsys translate_off
defparam \inst|Selector5~11clkctrl .clock_type = "global clock";
defparam \inst|Selector5~11clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[53] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [53] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [53]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[53]~109_combout ),
	.datac(\inst|oitoPixels_8bits_1 [53]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [53]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[53] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_1[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \inst|Selector10~8 (
// Equation(s):
// \inst|Selector10~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [53]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [53]))))

	.dataa(\inst|estado_atual.acessar_mem~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [53]),
	.datad(\inst|oitoPixels_8bits_1 [53]),
	.cin(gnd),
	.combout(\inst|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~8 .lut_mask = 16'hA820;
defparam \inst|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \inst|estado_atual~19 (
// Equation(s):
// \inst|estado_atual~19_combout  = (\inst|estado_atual.espera_1~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|estado_atual.espera_1~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst|estado_atual~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~19 .lut_mask = 16'h00F0;
defparam \inst|estado_atual~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N13
dffeas \inst|estado_atual.espera_2 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|estado_atual~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.espera_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.espera_2 .is_wysiwyg = "true";
defparam \inst|estado_atual.espera_2 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 37;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h800033558060000FF800013108860000FF800023148860000FF800031D98060000FF800001508860000FF80003FFF8860000FF80001FFFF0E0000FF80001F7B87E0000FF80003BFBBFE0000FF800019FBB960000FF800019BBF860000FF800019BBDB40000FF800015FBABC0000FF800017FFAFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hFF1FFFFFC7FFCFF9FFF10000047FFCFF8FFF10380047FF8FF8FFF10208047FF8FF8FFF1011A047FF8FF8FFF1010B047FF8FF8FFF105DF047FF8FF8FFF1010B047FF8FF8FFF0010F047FF8FF8FFF00405047FF8FF8FFF005F7007FF8FF8FFF0000F007FF8FF8FFF0053700FFF8FF8FFF8842300FFF8FF8FFF885EB00FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF880C308FFF8FFCFFF8800308FFF8FF8FFF8800308FFF8FFCFFF8800308FFF8FF8FFF8804208FFF8FFCFFF8800008FFF8FFCFFF8000000FFF8FFCFFF8400000E078FFCFFF8407010FFF8FFCFFF8405010FFF9FFCFFF8405010FFF9FFCFFF8407010DFF9FFCF01;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h8405010DFF9FFCF7D8405011DFF9FFCF7DC407011DFF9FFCFFDC007011FFF9FFCFFDC406011FFF9FFCFFDC205031FFF9FFCFFDC201001FFF9FFCFFFC205021FFF9FFCFFFC200021FFF9FFCFFFC200021FFF9FFCFFFC201021FFF1FFC7FFC205021FFF1FFC7FFC205021FF71FFC7FFC107023FF71FFC7FFE105043FF71FFC7FFE105043FFF1FFC7FFE107043FFF1FFC7FFE107043FFF1FFC7FFE0070C3FFF1FFE7FFE085043FFF1FFC7FFE085083FFF1FFE7FFE085083FFF3FFE7FFE085087FFF3FFE7FFF085187FFF1FFE7FFF0C5187FFF3FFE7FFF045107FFF3FFE7FFF047307FFF3FFE7FFF067107FFF3FFE7FFF020307FFF3FFE7FFF020607FFF3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h3060FBFE3FFE3FEF81060FFFE3FFE3FFF81AE0FFFE3FFE3FFF81FC0FFFE3FFE3FFF80FC0FFFE3FFE3BFF80F80FFFE3FFE3BFF80781FFFE3FFE3FFFC0001FFFE3FFF3FFFC0001FFFE3FFE3FFFC0001FFEE3FFF3FFFC0001FFEE7FFF3FFFC0003FFFE3FFF3FFFE0003FFFE3FFF3FF7E0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF800FFFFC7FFF1FFFF801FFFFC7FFF1FFFFC01FFFFC7FFF1DFFFC03FEFFC7FFF9DFFFE03FFFFC7FFF9FFFFE07FFFFC7FFF9FFFFF07FFFDC7FFF9FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 37;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFF801FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF0FFFFFFFF87FF07FF0FFFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'hFF07FFC3FFFFFFE1FFF07BFC3FFFFFFE1FFF07BFC3FFFFFFE1FBF07DFC3FFFFFFE1FFF07EFC3FFFFFFE1F7F07EFC1FFFFFFE1FFF07FFE1FFFFFFC3EFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3DFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC7BFF07FFF0FFFFFFC7FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FEF0FFFFFF877FF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FF78FFFFFF8FFFF07FF78FFFFFF8FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFF87FFFFF0FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h07FFDC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07BFFF8FFFFCFFF7F07DFFB9FFFFCFFFFF07DFFB8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFEFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \inst3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst|clock_memory~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \inst3|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst|clock_memory~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst3|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 37;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'hFFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFFCFFFF8FFFFF07FFFFCFFFF9FFFFF07FFFFCFFFF9FFFFF07FDFDCFFFF9FFFFE03FFFDC7FFF1DFFFC01FFFDC7FFF1FFFFC01FFFFC7FFF1FFFFC01FFFFC7FFF1FFFF800FEFFC7FFF1FFFF800FEFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFE7FFF1FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0003F7FE7FFF3FF7E0003F7FE3FFF3FFFE0001FFFE7FFE3FFFC0001FFFE3FFF3FFFC0001FFFE3FFE3FFFC0001FFEE3FFE3FFFC0501FFEE3FFE3BFFC0780FFEE3FFE3FFF80780FFEE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FE0FBFF3FFE3FFF81FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'hBFF3FFE3FFF83FE07BFF3FFE7FFF03FE07FFF3FFE7FFF07FE07FFF3FFE7FEF07DF07FFF3FFE7FEF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF87FFF3FFE7FFF0FDF83FFF3FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE0FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFC1FEFC1FFF1FFC7FFC3FCFC1FFF9FFC7FFE3F8FE1DFF9FFC7FFC3F8FE1DFF9FFCFFFC3FFFE1DFF9FFCFFFC3FFFE1DF79FFCF7FC3FFFE1DF79FFCF7FC3FFFE1DF79FFCF7FC3FFFE1DF79FFCFFFC3FFFF1DF79FFCFFFC3FFFF1DF79FFCFFFC7FFFF0DF79FFCFFF87FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h79FFCFFF87FFFF0FF79FFCFFF87ED9F0E079FFCFFF87EDBF0FFF9FFCFFF87E89F0FFF9FFCFFF87FEFF0FFF8FFCF0187DBFF0FFF9FFCFFF87DBFF0FFF9FFCFFF87DBFF8FFF8FF8FFF8FFEFF8FFF8FFCFFF8FDBFF8FFF8FFCFFF8FDBFF8FFF8FF8FFF8FDBFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDBFF8FFF8FF8FFF8FC99F8FFF8FF8FFF8FED9F87FF8FF8FFF8FFAFF87FF8FF8FFF8FDBFF87FF8FF8FFF0FDBFF87FF8FF8FFF0FDBFF87FF8FF8FFF0FFEFF87FF8FF8FFF1FDBFFC7FFCFF8FFF0FDBFFC7FFCFF8FFF0FDBFFC7FFCFF8FFF1FFEFFC7FFCFF8FFF1FDBFFC7FFCFF8FFF1FDBFFC7FFCFF8FFF1FE8DFC7FFCFF8FFF1FCDDFC7FFCFF8FFF1FEDBFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FFBFFC0000FF80001FF97FC0000FF80001FFCFFC0000FF80001FF9FFC0000FF80001FF17FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF800021BF8860000FF800011118860000FF800031388860000FF800029148860000FF;
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst3|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~104_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[37] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [37] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [37]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[37]~105_combout ),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [37]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [37]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[37] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_1[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \inst|Selector10~5 (
// Equation(s):
// \inst|Selector10~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [37]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [37]))))

	.dataa(\inst|oitoPixels_8bits_2 [37]),
	.datab(\inst|x [0]),
	.datac(\inst|estado_atual.espera_2~q ),
	.datad(\inst|oitoPixels_8bits_1 [37]),
	.cin(gnd),
	.combout(\inst|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~5 .lut_mask = 16'hE020;
defparam \inst|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 45;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h800030290840000FF800020290840000FF800021230860000FF800020010840000FF800020010860000FF80003FFF0840000FF80003FFF0860000FF800011FFFDE0000FF8000333BDDC0000FF80003B77C960000FF80003F3BECC0000FF8000333FAE40000FF80001F3B8AC0000FF80001FFFEFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1050A047FF8FF9FFF1010A047FF8FF9FFF1040304FFF8FF9FFF1040100FFF8FF9FFF1040F00FFF8FF8FFF0040F00FFF8FF8FFF0040300FFF8FF8FFF0042308FFF8FF8FFF0042108FFF8FF8FFF0842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF8802108FFF8FF8FFF8800308FFF8FF8FFF8800308FFF9FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800208FFF9FF8FFF8000000FFF9FFCFFF8000010C079FF8FFF8000010DFF9FFCFFF8405010FFF9FFCFFF8405010FFF9FFCFFF8407011FFF9FFCF03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h8407011FFF9FFCFFF8403011FFF9FFCFFF8406011FFF9FFCFFF8407001FFF9FFCFFFC407031FFF9FFCF7FC405021FFF9FFCF7FC207021FFF9FFCF7FC207021FF71FFCF7DC200021FF71FFCF7DC200021FF71FFCFFDC203021FFF1FFCFFDC205021FFF1FFCFFFC305043FFF1FFCFFFC307043FFF1FFC7FFC107043FFF1FFC7FFE105043FFF1FFC7FFE107043FFF1FFC7FFE105043FFF1FFC7FFE105083FFF1FFC7FFE005083FFF3FFC7FFE087083FFF1FFE7FFE085087FFF3FFE7FFE085087FFF3FFE7FFE0C5087FFF3FFE7FFF0C5187FFF3FFE7FFF045107FFF3FFE7FFF047307FFF3FFE7FFF067307BFF3FFE7FFF060207BFE3FFE7FFF03020FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h3060FFFE3FFE7FFF03040FFFE3FFE7FFF83AC0FFFE3FFE3FEF81FC0FFFE3FFE3FFF80FC0FFFE3FFE3FFF80F81FFFE3FFE3FFF80701FFFE3FFE3FFF80201FFEE3FFE3BFFC0001FFFE3FFE3BFFC0001FFFE7FFE3FFFC0003FFFE3FFE3FFFC0003FFFE7FFE3FFFC0003FFFE7FFF3FFFE0003F7FE7FFF3FF7E0003FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF801FFFFC7FFF1FFBF801FFFFC7FFF1FFFFC01FEFFC7FFF1FFFFC03FFFFC7FFF1FFFFE03FFFDC7FFF9DFFFE07FFFF8FFFF1FFDFF07FFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h7FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFBF07FFFF9FFFF8FFFFF07F7FF0FFFF8EFFDF07FFFF1FFFFCFFFEF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFC3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC7FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'hFFC3FFFFE1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFD87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF8FFFFFF0FFFF07FFF8FFFFFF8FFFF07FFF8FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF1FFFFFFC7FFF07FEE1FFFFFFC7FFF07FFE1FFFFFFC7DFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FBC1FFFFFFC3F7F07FFC3FFFFFFC3FFF07F7C3FFFFFFE1FBF07FFC3FFFFFFE1FFF07EFC3FFFFFFE1FDF07FFC3FFFFFFE1FFF07FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h3FFFFFFE1FFF07FF83FFFFFFE1FFF07FF83FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FE0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFF83FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E07FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0701FFFFFFFFFF8070601FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 45;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFF801FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFFC070701FFFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = 2048'hF81F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07C07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFC0FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07BFC3FFFFFFE1FFF07BFC3FFFFFFE1FBF07DFC3FFFFFFE1FFF07FFC3FFFFFFC1FFF07EFC3FFFFFFC3FFF07FFC3FFFFFFC3EFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3FFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC7FFF07FDE1FFFFFFC7FFF07FDF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF8FFFF07FFF8FFFFFF8FFFF07FF78FFFFFF0EFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = 2048'h07FFDC7FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1BFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFF8EFFFF07BFFF1FFFF8FFFFF07DFFF8FFFF8FFFFF07DFFB9FFFF8FFFFF07EFFB8FFFF8FFEFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~106_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107 .lut_mask = 16'hF838;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[45] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [45] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [45])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [45]),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [45]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[45] .lut_mask = 16'hCFC0;
defparam \inst|oitoPixels_8bits_1[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[45] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [45] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [45]))

	.dataa(\inst|oitoPixels_8bits_2 [45]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[45]~107_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [45]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[45] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_2[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \inst|Selector10~6 (
// Equation(s):
// \inst|Selector10~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [45])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [45])))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_1 [45]),
	.datad(\inst|oitoPixels_8bits_2 [45]),
	.cin(gnd),
	.combout(\inst|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~6 .lut_mask = 16'hA280;
defparam \inst|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \inst|Selector10~7 (
// Equation(s):
// \inst|Selector10~7_combout  = (\inst|Selector10~5_combout ) # (\inst|Selector10~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector10~5_combout ),
	.datad(\inst|Selector10~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~7 .lut_mask = 16'hFFF0;
defparam \inst|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'hFBFFC7FFF8FFFFF03FFFDC7FFF8FFFFF03FFFDC7FFF8FFFFF03FDFFC7FFF8FFDFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFE01FFFFC7FFF9FFFFC01FEFFC7FFF9FFFFC00FFFFC7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFBF8007FFFE7FFF1DFFF8007FFFE3FFF1FFFF0007FFFE7FFF1FFFF0003F7EE3FFF1FFFF0003FFEE3FFF1FFFF0003FFEE3FFF1FFFE0003FFEE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0000FFFE3FFF3FF7C0300FBFF3FFF3FFFC0380FBFF3FFF3FFFC0F80FFFF3FFF3FFFC0FC0FFFF3FFE3FFF81FC0FFFF3FFF3FFF81FE07FFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'hFFF3FFE3FFF81FF07FFF1FFE3FFF83FF07FFF3FFE3FFF83FF07FFF1FFE3BFF83CF07FFF1FFE3BFF07CF03FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE7FFF0FCF83DF71FFE7FFF0FCFC3DF71FFE7FFF0FCFC3DF79FFE7FFE0FCFC3DF79FFE7FEE0FCFC1DF79FFE7FEE0FCFC1FF79FFE7FFE1FFFC3FFF9FFE7FFE1FFFE1FFF9FFE7FFE1FFFE1FFF9FFE7FFE1F9FE1FFF9FFE7FFE1FCFE1FFF9FFC7FFE1FEFE1FFF9FFE7FFE1FAFE1FFF9FFC7FFE3FFFE1FFF9FFC7FFC1FFFE1FFF9FFC7FFC3FFFF0FFF8FFC7FFE3FFFF0FFF9FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC7EC9F8E078FFCFFFC7EC9F0EFF8FFCFFFC7EC9F8FFF8FFCFFFC7F7FF8FFF8FFCF8187F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFFC7F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF8FF7FF87FFCFFCFFF8FEC9F87FFCFFCFFF8FEC9FC7FFCFFCFFF8FE49FC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FFC9FC7FFCFFCFFF9FEC9FC7FFCFF8FFF9FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF0FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE0000FF8FFF1FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FF7BFE0000FF80001FFC7FE0000FF80001FF9FFE0000FF80001FF1BFE0000FF80001FFEFFE0000FF80001FFFBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001F808420000FF800010028420000FF800010008420000FF80001E218420000FF;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h800010018420000FF80001E018420000FF80001A098420000FF800014008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF800017FFFFE0000FF800013BDDFE0000FF800011BDCC20000FF800015BDCEE0000FF80001D99DF60000FF80001DFDED20000FF80001FFBFFA0000FF80001FFFFDA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF0FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'hFF9FFFFFC7FFCFFCFFF90000007FFCFFCFFF90000007FFCFFCFFF80200007FFCFFCFFF802FB047FFCFF8FFF883F7047FFCFF8FFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FF047FFCFFCFFF881FF047FFCFFCFFF881FE047FFCFFCFFF883FC047FFCFFCFFF881DD007FFCFFCFFF881D1007FFCFFCFFF80041007FFCFFCFFF80041087FFCFFCFFF80041087FFCFFCFFF8004108FFFCFFCFFF8404108FFF8FFCFFF8404108FFF8FFCFFF8404008FFF8FFCFFF8400008E078FFCFFF8400008FFF8FFCFFFC402008FFF8FFCFFFC402000FFF8FFCFFFC403008FFF8FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'hC000010FFF8FFC7FFC203010FFF8FFC7FFC202010FFF8FFC7FFC203010FFF8FFC7FFC203010FFF8FFC7FFC200010FFF8FFC7FFC203011FFF9FFC7FFC202011FFF8FFC7FFC203021FFF9FFC7FFC302021FFF9FFE7FFE101021FFF9FFC7FFE103021FFF9FFE7FFE103021FFF9FFE7FFE100021FFF9FFE7FFE100021DFF9FFE7FFE103001DFF9FFE7FFE181041DFF9FFE7FFE082043FFF9FFE7FFE080043FFF1FFE7FFE080043FFF1FFE7FFF082043FFF1FFE7FFF0C00C3FFF1FFE7FFF0C0083FFF1FFE7FFF040083FFF1FFE7FEF040083FF71FFE3BEF040187FF71FFE3BFF062107FFF1FFE3BFF023107FFF1FFE3FFF820307FFF1FFE3FFF830307FFF3FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h18307FFF1FFE3FFF818E07FFF3FFF3FFF81DE0FFFF3FFE3FFF81FE0FFFF3FFF3FFF80FC0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC0300FBFE3FFF3FFFC0000FFFE3FFF3FFFC0001FFFE3FFF3FF7C0001FFFE3FFF3FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0007FFEE7FFF1DFFF0007FFFE3FFF9DFFF8007FFFE7FFF9FFFF800FFFFC7FFF9FFFF800FFFFC7FFF9FFFFC00FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a205~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~98_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[13] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [13] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [13]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [13]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [13]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[13] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[13] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [13] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [13])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [13]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[13]~99_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [13]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[13] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [13]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [13]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_4~q ),
	.datac(\inst|oitoPixels_8bits_2 [13]),
	.datad(\inst|oitoPixels_8bits_1 [13]),
	.cin(gnd),
	.combout(\inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~1 .lut_mask = 16'hC840;
defparam \inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h8000100284200007F8000100484200007F8000140084200007F8000100184200007F8000100484200007F80001FFF84200007F80001FFFFC600007F80001FB987E00007F800011D9FFE00007F80001DBBED200007F80001F9BCCA00007F80001199ECA00007F80001DD9CC600007F80001FFFFD600007F80001FFFFDE00007F80001FFFFFE00007F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F8FFF1FFFFFE3FFC7F8FFF1FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF8FFFFFE7FFC7FCFFF9FFFFFE7FFC7FCFFF8FFFFFE7FFC7F8FFF8FFFFFC7FFC7FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFF8FFFFFE7FFC7FCFFF80000027FFCFFCFFF88000007FFC7FCFFF80001007FFCFFCFFF80275007FFC7FCFFF882F5047FFC7FCFFF883F7007FFC7FCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FC047FFCFFCFFF883DC047FFCFFCFFF801D5047FFCFFCFFF801C5047FFCFFCFFF80311047FFCFFCFFF80041007FFCFFCFFF84041007FFCFFCFFF84041007FFCFFCFFF84041087FFCFFCFFF8404008FFFCFFCFFFC400008FFFCFFCFFFC400008E07CFFCFFFC400008FFF8FFC7FFC403008FFF8FFC7FFC401008FFF8FFC7FFC403008FFF8FFC781;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hC001008FFF8FFC7FFC202010FFF8FFC7FFC202010FFF8FFC7FFC203010FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC202011FFF8FFE7FFE300011FFF8FFE7FFE100031FFF8FFE7FFE100021FFF8FFE7FFE103021FFF8FFE7FFE101021FFF9FFE7FFE102021FFF9FFE7FFE100021FFF9FFE7FFE001021FFF9FFE7FFE082061FFF9FFE7FFE082041FFF9FFE7FFE082043DFF9FFE7FFF080043DFF9FFE7FFF080043FFF9FFE7BEF0C00C3FFF1FFE3BEF0420C3FFF1FFE3BFF040083FFF1FFE3FFF040083FFF1FFE3FFF060183FFF1FFE3FFF062187FFF1FFE3FFF822187FF71FFE3FFF830107FF71FFE3FFF830307FFF1FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h18307FFF1FFF3FFF818607FFF1FFF3FFF81FE07FFF3FFF3FFF80FE0FFFF1FFF3FFFC0FC0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC0300FFFF3FFF3FFFC0300FFFF3FFF3FF7C0001FBFE3FFF1FFFC0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF9FFBF0007FFFE3FFF1FFFF8007FFFE3FFF9FFFF8007FFEE7FFF9FFFF800FF7FE7FFF9FFFF800FFFFE7FFF9FFFFC00FFFFC7FFF8FFFFC01FFFFC7FFF8FFDFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'hFFFDC7FFF8FFFFF03FFFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFDFF03FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE01FEFFC7FFF8FFFFE00FEFFE7FFF8FFFFC00FFFFE7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFFF8007FFFE3FFF9FFBF8007FFEE3FFF1FFFF0003F7EE3FFF1DFFF0003FFEE3FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFF3FFF1FFFC0000FBFF3FFF3FFFC0000FFFF3FFF3FFFC03C0FFFF3FFF3FF7C07C0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC1FE07FFF1FFF3FFF81FE07FFF1FFF3FFF81FF07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF1FFE3FFF83FF07FFF1FFE3FFF83FF07FFF1FFE3FFF83CF03FFF1FFE3FFF03CF83FF71FFE3FFF87CF83FF71FFE3FFF07EF83DF71FFE3BFF07CF83DF79FFE3BFF07CF83DF79FFE3FFF0FCFC3DF79FFE7FFF0FCFC3FFF9FFE7FFF0FCFC3FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FFF0FCFC1FFF9FFE7FFE0FFFE1FFF9FFE7FEE1FFFE1FFF9FFE7FEE1FC7E1FFF9FFE7FFE1FCFE1FFF9FFE7FFE1FDFE1FFF8FFE7FFE1FE7E1FFF8FFE7FFE1FFFF0FFF8FFC7FFE3FF7F0FFF8FFC7FFC3FFFF1FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC3E4DF8E07CFFC7FFC7E4DF8FFFCFFC7FFC7E4DF8FFFCFFC7FFC7FFFF8FFFCFFCF81C7FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF87FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF8FFFBFC7FFCFFCFFF87E49FC7FFCFFCFFF8FE4DFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FE4FFC7FFCFFCFFF8FECFFC7FFC7FCFFF8FECDFE7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'hFFCFFF8FFFFFE7FFC7F8FFF8FFFFFC3FFC7FCFFF8FFFFFE3FFC7FCFFF9FFFFFE00007F8FFF8FFFFFE00007FCFFF9FFFFFE00007F8FFF9FF87FE00007FC0001FF6FFE00007F80001FFFBFE00007F80001FF2BFE00007F80001FF4FFE00007F80001FFFBFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F8000107FFC200007F8000100484200007F8000180584200007F8000140484200007F;
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst3|altsyncram_component|auto_generated|ram_block1a133~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a197~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[5] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [5] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [5]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [5]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [5]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[5] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[5] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [5] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [5])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [5]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [5]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[5] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [5]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [5]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_5~q ),
	.datac(\inst|oitoPixels_8bits_2 [5]),
	.datad(\inst|oitoPixels_8bits_1 [5]),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'hC840;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h8000140A8420000FF8000140E8420000FF800014068420000FF800010028420000FF800010028420000FF80001FFF8420000FF80001FFFFC20000FF80001FFFFFE0000FF80001FB9BFE0000FF800011B98D60000FF800011F9DFE0000FF800019B98C20000FF80001FFD8D60000FF80001DF9EDE0000FF80001FFFFDE0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF00000047FFCFF8FFF10100047FFCFF8FFF00374047FFCFF8FFF0037F047FFCFF8FFF80377047FFCFF8FFF883F7047FFCFF8FFF803F7047FFCFFCFFF881F7047FFCFF8FFF881FF047FFCFF8FFF881FF047FFCFF8FFF883FF047FFCFFCFFF881FF047FFCFF8FFF881FD007FFCFFCFFF881FD047FFCFFCFFF881E9007FFCFFCFFF881CB087FF8FFCFFF8810108FFF8FFCFFF8804108FFF8FFCFFF8804108FFF8FFCFFF8004108FFF8FFCFFF8004008FFF8FFCFFF8404208FFF8FFCFFF8400008FFF8FFCFFF8400008E078FFCFFF8400008FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCFFFC401000FFF8FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'hC405010FFF8FFCFFFC001010FFF8FFCFFFC205010FFF9FFCFFFC203010FFF8FFCFFFC204011FFF8FFC7FFC203011FFF9FFC7FFC207011FFF9FFC7FFC203031FFF9FFC7FFC207001FFF9FFC7FFC206021FFF9FFC7FFC301021FFF9FFC7FFE101021DFF9FFC7FFE107021DFF9FFE7FFE102021FFF9FFC7FFE106001FFF9FFE7FFE103001FFF9FFE7FFE187043FFF1FFE7FFE185043FFF1FFE7FFE084043FFF1FFE7FFE084043FFF1FFE7FFE084043FF71FFE7FFF0860C3FF71FFE7FFF004083FFF1FFE7FFF046083FFF1FFE7FFF046087FFF1FFE7FFF046187FFF1FFE7FFF067187FFF3FFE3FEF027307FFF1FFE3BFF022307FFF1FFE3BFF830307FFF3FFE3BFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h38607FFF3FFE3FFF818E0FFFF3FFE3FFF81BC0FFFF3FFE3FFF80FC0FFFF3FFE3FFF80FC0FBFE3FFE3FFFC0780FFFE3FFF3FFFC0300FFFE3FFF3FFFC0301FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFE0001FFFE3FFF3FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFEE3FFF1FFFF0003FFEE7FFF1FFFF0007FFFE3FFF1FFFF0007F7FE7FFF1FFFF0007FFFE7FFF1FFBF8007FFFC7FFF9DFFF800FFFFC7FFF9DFFF800FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFDFE03FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFEFF0;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000000FFFFFFFFFFC030300FFFFFFFFFFC070300FFFFFFFFFFC070380FFFFFFFFFF80F0380FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E07FFFFFFFFF03F03E07FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC1FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF81FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF07FFFFFFF07FF03FF07FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF0FFF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'hFF03FFC3FFFFFFF0FEF03BFC3FFFFFFE1FDF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FFF03EFE1FFFFFFE1FFF03EFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03F7E1FFFFFFE3EFF03FBE1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FFF1FFFFFFC3FFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3BFF03FEF0FFFFFF87FFF03FEF0FFFFFFC7FFF03FFF0FFFFFF87FFF03FFF8FFFFFF877FF03FF78FFFFFF87FFF03FF787FFFFF87FFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFF87FFFFF8EFFF03FFB87FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC7FFFFF1DFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1FFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFE37FFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF9FFFFC7FFFF03FFFB8FFFFC7FFBF03BFFB8FFFFC7FFFF03BFFF8FFFFC7FFFF03DFFF8FFFFC7FF7F03EFFF8FFFFC7FFFF03EFFF8FFFFCEFFFF03FFFF8FFFFCFFFFF03F7FF8FFFF8FFEFF03FFFF8FFFF8FFFFF03FFFF8FFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h7FFFDCFFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFFCFFFFF07FFFF8FFFFCEFFFF07FFFF8FFFFCFFFBF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFDF07FFFF8FFFFC7FFFF07F7FF8FFFFC7FFEF07FFFF8FFFFC7FFF707EFFF8FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFC77FF707FFFF1FFFFE7FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFE1FFFFE3FFF707FFF61FFFFE3FFF707FFFE3FFFFE3BFF707FFFE3FFFFE3FFF707FFFE3FFFFE1FFF707FFFE3FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1DFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFEC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0FFF707FFFC7FFFFF0EFF707FFDC7FFFFF0FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFF87FFFFF87FF707FFF8FFFFFF87FF707FFF8FFFFFF87FF707FFF0FFFFFF87BF707FFF0FFFFFFC7FF707FFF0FFFFFFC7FF707FFF0FFFFFFC7FF707FFF0FFFFFFC3DF707FFF0FFFFFFC3FF707FFF1FFFFFFC3FF707FFE1FFFFFFC3EF707FFE1FFFFFFC3FF707FFE1FFFFFFE3F7707FFE1FFFFFFE1FF707FBE1FFFFFFE1FF707FFE1FFFFFFE1FF707F7C1FFFFFFE1FD707FFC1FFFFFFE1FF707FFC1FFFFFFE1FE707DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h3FFFFFFE0FF707FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F83FFFFFFFFF07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F0780FFFFFFFFFFC0F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'hFBFFCFFFF8FFFFF03FFFFCFFFF8FFFFF03FFFDCFFFF8FFFFF03FFFDCFFFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC00FEFFC7FFF1FFFF800FFFFC7FFF1DFFF800FFFFE7FFF1FFFF8007FFFE7FFF1FFFF8007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE3FFF1FFFF0003F7FE7FFF1FFFE0003F7FE3FFF1FFFE0003FFEE3FFF1FFFE0001FFEE3FFF1FFFE0001FFEE3FFF3FFFE0001FFFE3FFF3FF7C0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0400FFFE3FFF3FFFC0780FFFE3FFE3FFFC07C0FBFF3FFF3FFF80FC0FBFF3FFE3FFF80FE0FFFF3FFE3FFF81FC07FFF3FFE3FFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'hFFF3FFE3BFF83FE07FFF3FFE3BFF83FF07FFF3FFE3FFF03FF07FFF3FFE3FFF03DF07FFF1FFE3FFF07EF87FFF3FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FEF0FCFC3FFF1FFE7FEF0FCFC3FFF1FFE7FFE0FCFC3DFF1FFE7FFE0FCFC3DF79FFE7FFE1FCFC3DF79FFE7FFE1FCFC1DF79FFE7FFE1FFFE1DF79FFC7FFE1FFFE1DF79FFE7FFE1F8FE1FF79FFE7FFE1FAFE1FF79FFC7FFE1FAFE1FFF9FFC7FFC3FDFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFE3FFFE1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'hF8FFCFFFC7FFFF0FFF8FFCFFFC7ED9F0E078FFCFFFC7EF9F0FFF8FFCFFF87E49F0FFF8FFCF7F87D7FF8FFF8FFCF0187F7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FC59F87FFCFFCFFF8FE59F87FFCFFCFFF8FC59F87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF1FE4FFC7FFCFF8FFF0FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FF43FE0000FF80001FF03FE0000FF80001FF23FC0000FF80001FF43FE0000FF80001FFCBFE0000FF80001FFFBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800010008420000FF800011028420000FF8000102A8420000FF80001C068420000FF;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a213~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~100_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[21] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [21] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [21])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [21]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [21]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[21] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[21] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [21] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [21])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[21]~101_combout ),
	.datac(\inst|oitoPixels_8bits_2 [21]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [21]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[21] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \inst|Selector10~2 (
// Equation(s):
// \inst|Selector10~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [21])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [21])))))

	.dataa(\inst|estado_atual.paridade~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_1 [21]),
	.datad(\inst|oitoPixels_8bits_2 [21]),
	.cin(gnd),
	.combout(\inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~2 .lut_mask = 16'hA280;
defparam \inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \inst|Selector10~4 (
// Equation(s):
// \inst|Selector10~4_combout  = (\inst|Selector10~3_combout ) # ((\inst|Selector10~1_combout ) # ((\inst|Selector10~0_combout ) # (\inst|Selector10~2_combout )))

	.dataa(\inst|Selector10~3_combout ),
	.datab(\inst|Selector10~1_combout ),
	.datac(\inst|Selector10~0_combout ),
	.datad(\inst|Selector10~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \inst|Selector10~10 (
// Equation(s):
// \inst|Selector10~10_combout  = (\inst|Selector10~9_combout ) # ((\inst|Selector10~8_combout ) # ((\inst|Selector10~7_combout ) # (\inst|Selector10~4_combout )))

	.dataa(\inst|Selector10~9_combout ),
	.datab(\inst|Selector10~8_combout ),
	.datac(\inst|Selector10~7_combout ),
	.datad(\inst|Selector10~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \inst|cor_out[5] (
// Equation(s):
// \inst|cor_out [5] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector10~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [5]))

	.dataa(\inst|cor_out [5]),
	.datab(gnd),
	.datac(\inst|estado_atual.inicio~clkctrl_outclk ),
	.datad(\inst|Selector10~10_combout ),
	.cin(gnd),
	.combout(\inst|cor_out [5]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[5] .lut_mask = 16'hFA0A;
defparam \inst|cor_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \inst1|LessThan12~0 (
// Equation(s):
// \inst1|LessThan12~0_combout  = (!\inst9|contclk [5] & (((!\inst9|contclk [2] & !\inst9|contclk [3])) # (!\inst9|contclk [4])))

	.dataa(\inst9|contclk [2]),
	.datab(\inst9|contclk [4]),
	.datac(\inst9|contclk [3]),
	.datad(\inst9|contclk [5]),
	.cin(gnd),
	.combout(\inst1|LessThan12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan12~0 .lut_mask = 16'h0037;
defparam \inst1|LessThan12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \inst1|always0~15 (
// Equation(s):
// \inst1|always0~15_combout  = ((\inst9|contclk [8]) # ((\inst9|contclk [7] & \inst9|contclk [6]))) # (!\verde~input_o )

	.dataa(\verde~input_o ),
	.datab(\inst9|contclk [8]),
	.datac(\inst9|contclk [7]),
	.datad(\inst9|contclk [6]),
	.cin(gnd),
	.combout(\inst1|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~15 .lut_mask = 16'hFDDD;
defparam \inst1|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \inst1|always0~16 (
// Equation(s):
// \inst1|always0~16_combout  = (\inst1|always0~15_combout ) # ((\inst1|LessThan12~0_combout  & ((!\inst9|contclk [7]))) # (!\inst1|LessThan12~0_combout  & (!\inst9|contclk [6])))

	.dataa(\inst9|contclk [6]),
	.datab(\inst1|LessThan12~0_combout ),
	.datac(\inst1|always0~15_combout ),
	.datad(\inst9|contclk [7]),
	.cin(gnd),
	.combout(\inst1|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~16 .lut_mask = 16'hF1FD;
defparam \inst1|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \inst1|always0~0 (
// Equation(s):
// \inst1|always0~0_combout  = (\inst1|LessThan10~0_combout  & (!\inst9|contclk [9] & (\inst1|LessThan10~2_combout  $ (!\inst9|l [6]))))

	.dataa(\inst1|LessThan10~2_combout ),
	.datab(\inst1|LessThan10~0_combout ),
	.datac(\inst9|contclk [9]),
	.datad(\inst9|l [6]),
	.cin(gnd),
	.combout(\inst1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~0 .lut_mask = 16'h0804;
defparam \inst1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \inst1|LessThan2~0 (
// Equation(s):
// \inst1|LessThan2~0_combout  = (!\inst9|l [3] & (!\inst9|l [4] & ((!\inst9|l [1]) # (!\inst9|l [2]))))

	.dataa(\inst9|l [2]),
	.datab(\inst9|l [3]),
	.datac(\inst9|l [1]),
	.datad(\inst9|l [4]),
	.cin(gnd),
	.combout(\inst1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~0 .lut_mask = 16'h0013;
defparam \inst1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \inst1|always0~3 (
// Equation(s):
// \inst1|always0~3_combout  = (!\inst9|l [7] & (!\inst9|l [9] & (!\inst9|contclk [9] & \inst9|l [8])))

	.dataa(\inst9|l [7]),
	.datab(\inst9|l [9]),
	.datac(\inst9|contclk [9]),
	.datad(\inst9|l [8]),
	.cin(gnd),
	.combout(\inst1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~3 .lut_mask = 16'h0100;
defparam \inst1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneive_lcell_comb \inst1|always0~4 (
// Equation(s):
// \inst1|always0~4_combout  = (\inst1|always0~3_combout  & (\inst9|l [6] $ (((!\inst1|LessThan2~0_combout  & \inst9|l [5])))))

	.dataa(\inst9|l [6]),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst9|l [5]),
	.datad(\inst1|always0~3_combout ),
	.cin(gnd),
	.combout(\inst1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~4 .lut_mask = 16'h9A00;
defparam \inst1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneive_lcell_comb \inst1|always0~7 (
// Equation(s):
// \inst1|always0~7_combout  = (\inst1|always0~6_combout  & (\inst1|always0~4_combout  & ((\inst9|contclk [5]) # (!\inst1|LessThan4~0_combout ))))

	.dataa(\inst1|always0~6_combout ),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst9|contclk [5]),
	.datad(\inst1|always0~4_combout ),
	.cin(gnd),
	.combout(\inst1|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~7 .lut_mask = 16'hA200;
defparam \inst1|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneive_lcell_comb \inst1|new_cor[1]~1 (
// Equation(s):
// \inst1|new_cor[1]~1_combout  = (\inst1|always0~14_combout  & !\inst1|always0~7_combout )

	.dataa(\inst1|always0~14_combout ),
	.datab(gnd),
	.datac(\inst1|always0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|new_cor[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[1]~1 .lut_mask = 16'h0A0A;
defparam \inst1|new_cor[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneive_lcell_comb \inst1|new_cor[0]~2 (
// Equation(s):
// \inst1|new_cor[0]~2_combout  = (!\inst1|always0~2_combout  & (\inst1|new_cor[1]~1_combout  & ((\inst1|always0~16_combout ) # (!\inst1|always0~0_combout ))))

	.dataa(\inst1|always0~2_combout ),
	.datab(\inst1|always0~16_combout ),
	.datac(\inst1|always0~0_combout ),
	.datad(\inst1|new_cor[1]~1_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[0]~2 .lut_mask = 16'h4500;
defparam \inst1|new_cor[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N22
cycloneive_lcell_comb \inst1|new_cor[5]~7 (
// Equation(s):
// \inst1|new_cor[5]~7_combout  = (\inst|cor_out [5]) # (!\inst1|new_cor[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cor_out [5]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[5]~7 .lut_mask = 16'hF0FF;
defparam \inst1|new_cor[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 59;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070701FFFFFFFFFF80F0700FFFFFFFFFF00F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F07FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07FF83FFFFFFE1FFF07FFC3FFFFFFC1FFF07FFC3FFFFFFC1F7F07FFC3FFFFFFC3FFF07FFC3FFFFFFC3EFF07FFC3FFFFFFC3EFF07FFC3FFFFFFC3FFF07FFE1FFFFFFC3DFF07FFE1FFFFFFC7FFF07FFE1FFFFFF87FFF07FFE1FFFFFF87BFF07FFE1FFFFFF87FFF07FFE1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF1FFFFFF877FF07FFF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF0FFFF07FFF0FFFFFF0FFFF07FFF0FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF8FFFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFE1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h07FFFC7FFFFE1BFFF07FFFC7FFFFE3BFFF07FFFC7FFFFE3FFFF07FFFC7FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC37FFF07FFFE3FFFFC77FFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC6FFFF07FFFF1FFFF8EFFFF07FFFF1FFFF8EFFFF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFF7F07FFFF1FFFF8FFFFF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFEFF07FFFF9FFFF8FFEFF07FFFF9FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFDFF07FFFF8FFFF9FFFFF07;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 59;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h000020010840000FF000020010840000FF000020010840000FF000020010840000FF000020010840000FF00003FFF0840000FF00003FFF0840000FF00003FFFF840000FF000023739DC0000FF00002B339840000FF000023379840000FF000023339C40000FF00003BB39840000FF00003BF3DE40000FF00003FFFFE40000FF00003FFFFFC0000FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFCFFF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'hFF1FFFFFCFFF8FF9FFF1000004FFF8FF9FFF1000000FFF8FF9FFF100A000FFF8FF9FFF101AA04FFF8FF9FFF105AA00FFF8FF9FFF105AA00FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF8FF9FFF107A408FFF8FF9FFF107B408FFF8FF9FFF107B408FFF8FF9FFF107B008FFF9FF9FFF107B008FFF9FF9FFF007B808FFF9FF9FFF007B808FFF9FF9FFF007A808FFF9FF9FFF003A808FFF9FF9FFF0800208FFF9FF9FFF0800208FFF9FF9FFF0800200FFF9FF9FFF0808200FFF9FF9FFF8808210FFF9FF8FFF8800210FFF9FF8FFF8800010FFF9FF8FFF8800011FF79FF8FFF8800011FFF9FF8FFF8006011FFF9FF8FFF8806011FF79FF8F7F8004011FFF9FF8F37;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h8404011FFF1FF8FFF8401001FF71FF8FFF8400011FFF1FF8FFF8401021FFF1FF8FFF8400021FFF1FFCFFF8402021FFF1FFCFFF8406021FFF1FFCFFFC003021FFF1FFCFFFC202021FFF1FFCFFFC200023FFF1FFCFFFC200003FFF1FFCFFFC201043FFF1FFCFFFC200043FFF1FFCFFFC200043FFF1FFCFFFC002043FFF1FFCF7FC101043FFF3FFCF7FC100043FFF3FFCF7FC100003FFF3FFCF7DE100083FFF3FFC77DE100087FFF3FFC77FE000087BFF3FFC7FFE082087FFF3FFC7FFE080087BFF3FFC7FFE082107FFF3FFC7FFE080107FFE3FFC7FFE0C0107FFE3FFC7FFF046307FFE3FFC7FFF04420FFFE3FFC7FFF06020FFFE3FFE7FFF06060FFEE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h3060FFEE3FFE7FFF030E0FFFE3FFE7FFF019C0FFEE3FFE7FFF81F80FFEE3FFE7FFF81F81FFFE3FFE7FFF80F01FFFE3FFE7FFF80701FFFE7FFE3FFF80001FFFE7FFE3FFF80001FFFE7FFE3FFFC0003FFFE7FFE3FFFC0003F7FC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFC7FFE3BFFC0003FFFC7FFE3BFFE0007FFFC7FFE3FFFE0007FFFC7FFE3FFFE0007FFFC7FFF3FF7E0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFDC7FFF1FFFF801FFFDC7FFF1FFFF801FFFFCFFFF1FFBF803FFFFCFFFF1FFFFC03FFFF8FFFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FDFF8FFFF1FFFFE07FDFF8FFFF1DFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h7FFFF8FFFF9DFFFE07FFFF8FFFF9FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFFFE07FFFF1FFFF8FFFFE07FFFB1FFFF8FFFBE07F7FF1FFFF8FFFBE07FFFF1FFFF8FFFDE07FFFF1FFFF8FFFEE07EFFF1FFFF8FFFEE07DFFF1FFFF8EFFFE079FFF1FFFFCFFFFE07FFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFF61FFFFC7FFFE07FFFE1FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC77FFE07FFFE3FFFFC77FFE07FFFE3FFFFC7FFFE07FFFE3FFFFC3FFFE07FFFE3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3BFFE07FFFC7FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFF87FFFFE1FFFE07FFD87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF8FFFFFF0EFFE07FFF8FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF8F7FE07FF70FFFFFF8FFFE07FFF0FFFFFF8FFFE07FFF0FFFFFF87FFE07FFF1FFFFFF87BFE07FFE1FFFFFF87BFE07FFE1FFFFFF87FFE07FFE1FFFFFF87FFE07FDE1FFFFFFC7DFE07FFE1FFFFFFC3FFE07FFE1FFFFFFC3EFE07FFC1FFFFFFC3EFE07FBC3FFFFFFC3FFE07FFC3FFFFFFC3F7E07F7C3FFFFFFC3FFE07EFC3FFFFFFC1FFE07FFC3FFFFFFE1FFE07DF83FFFFFFE1FDE07FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h3FFFFFFE1FFE07FF83FFFFFFE1FFE07FF87FFFFFFE1FFE07FF87FFFFFFE0FFE07FF07FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE1FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFF8020003FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a59~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78 .lut_mask = 16'hE5E0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 59;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'hFFFF8FFFF9DFFFF07FFFF8FFFF1DFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFE07FFFF8FFFF1FFBFE03FFFF8FFFF1FFFFC03FFFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFFCFFFF1FFFF801FFFFC7FFF1FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF0007FFFC7FFE3FF7E0007FFFC7FFE3BFFE0007FFFC7FFE3BFFE0003FFFC7FFE3BFFE0003FFFC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFE7FFE3FFFC0003FFFE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFF80201FFFE7FFE3FFF80781FFFE7FFE7FEF80F81FFFE3FFE7FFF81F80FFFE3FFE7FFF81F80FFFE3FFE7FEF03FC0FFFE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FFFE3FFE7FFF07FE0FFFE3FFC7FFF07FE0FFFE3FFC7FFF07DE07FFE3FFC7FFF079F07FFE3FFC7FFE0F9F07FFF3FFC7FFE0F9F07FFF3FFC7FFE0F9F07FFF3FFC77FE0F9F87FFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC7FFE1F9F83FFF3FFC77FE1F9F83FFF3FFCF7FE1F9F83FFF3FFCFFFC1F9FC3FFF3FFCFFFC1FFFC3FFF3FFCFFFC1F8FC3FFF1FFCFFFC3F8FC3FFF1FFCFFDC3F8FC3FFF1FFCFFDC3F8FC3FFF1FFCFFDC3F8FC1FFF1FFCFFDC3FEFE1FFF1FFCFFDC3FFFE1FFF1FFCFFDC3FFFE1FFF1FFCFFDC7FFFE1FFF1FFCFFF87FFFE1FFF1FF8FFF87FFFE1FFF1FF8FFF87FFFE1FFF9FF8FFF87FFFE1FFF9FF8FFF87FFFE1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87C9BF1FFF9FF8FFF8FC9BF1FFF9FF8FFF87C93F1FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF9FFF0FFF5F0FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FC91F8FFF9FF9FFF0FC93F8FFF9FF9FFF0FC91F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5FC7FF8FF9FFF1FC93F87FF8FF9FFF1FC9BFC7FF8FF9FFF1FC9BFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF0FFC0000FF80001FE0FFC0000FF80001FE07FC0000FF80003FE07FC0000FF80003FE07FC0000FF00003FF77FC0000FF00003FF77FC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF000020010F40000FF000020010840000FF000028010840000FF000020010840000FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a251~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a187~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~78_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[59] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [59] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [59]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout ),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [59]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [59]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[59] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_1[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[59] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [59] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [59])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[59]~79_combout ),
	.datac(\inst|oitoPixels_8bits_2 [59]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [59]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[59] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_2[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneive_lcell_comb \inst|Selector8~9 (
// Equation(s):
// \inst|Selector8~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_1 [59])) # (!\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_2 [59])))))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(\inst|oitoPixels_8bits_1 [59]),
	.datad(\inst|oitoPixels_8bits_2 [59]),
	.cin(gnd),
	.combout(\inst|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~9 .lut_mask = 16'hC480;
defparam \inst|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 51;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h800020030840000FF800020010840000FF800020010840000FF800020010840000FF800020010840000FF80003FFF0840000FF80003FFF0840000FF80003FFFFDC0000FF80003333CFC0000FF80003B33E840000FF8000233BE840000FF8000333F8840000FF80003B7BA8C0000FF80003BFBEE40000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1012A04FFF8FF9FFF1010A00FFF8FF9FFF1052A00FFF8FF9FFF1050A00FFF8FF9FFF1072200FFF8FF9FFF1050100FFF8FF9FFF1052100FFF8FF9FFF1050108FFF8FF9FFF0050308FFF8FF9FFF0052108FFF8FF9FFF0052908FFF8FF9FFF0052908FFF8FF9FFF0842908FFF8FF9FFF0812808FFF8FF8FFF0810208FFF8FF8FFF8800208FFF9FF8FFF8808208FFF9FF8FFF8800200FFF9FF8FFF8800200FFF9FF8FFF8800210FFF9FF8FFF8800000FFF9FF8FFF8800010FFF9FF8FFF8000010FFF9FF8FFF8006011FFF9FF8FFF8007011FFF9FF8F7F8405011FFF9FF8F33;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h8405011FF79FFCFFF8401011FF79FF8FFF8403001FFF9FFCFFF8401001FFF9FFCFFF8400001FFF1FFCFFF8404021FFF1FFCFFFC006021FF71FFCFFFC002021FFF1FFCFFFC200021FFF1FFCF7FC200021FFF1FFCFFFC203023FFF1FFCF7FC201003FFF1FFCF7DC201043FFF1FFCF7FC003043FFF1FFCF7FC105043FFF3FFCFFDC101043FFF1FFCFFDC105043FFF1FFC7FDE101043FFF1FFC7FFE103003FFF3FFC7FFE101083FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE087187BFF3FFC7FFE085187FFF3FFC7FFF047107BFF3FFC7FFF047107FFE3FFE7FFF047307FFE3FFE7FFF06030FFFE3FFE7FFF02060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h30E0FFFE3FFE7FFF030C0FFFE3FFE7FFF818C0FFFE3FFE7FFF81FC0FFEE3FFE7FEF80FC1FFFE3FFE3FEF80F01FFFE3FFE3FFF80781FFEE7FFE3FFF80001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE7FFE3FFFC0003FFFE7FFE3BFFC0003FFFE7FFF3BFFC0003F7FC7FFE3FFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF801FEFFC7FFF1FFFF801FEFDC7FFF1FFBFC01FFFDC7FFF1FFFFC03FFFFC7FFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1DFDFE07FFFF8FFFF1FFDFE07FFFF8FFFF9FFFFE07FFFF8FFFF9FFFFE0;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 51;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'hFFFF8FFFF9FFDFF07FFFF8FFFF9DFFFF07FFFF8FFFF1DFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1FFFFE03FFFFCFFFF1FFDFC03FFFFCFFFF1FFFFC01FFFFC7FFF1FFFF801FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF000FFFFC7FFF3FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0003FFFC7FFE3FFFE0003FFFE7FFE3FFFC0003FFFE7FFE3BFFC0003FFFE7FFE3BFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFF80101FFFE3FFE3FFF80781FFFE3FFE3FFF80F81FFFE3FFE3FFF80F80FFFE3FFE7FFF81FC0FFFE3FFE7FEF81FC0FFFE3FFE7FEF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FFFE3FFE7FFF07FE0FFFE3FFE7FFF07FF07FFE3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFC7FFF07DF07FFF3FFC7FFE0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF3FFC7FFE1FDF83FFF3FFC77FE1FDF83FFF3FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF3FFC7FFC1FFFC3FFF1FFCFFFC1FBFC3FFF1FFCFFFC1FBFC3FFF1FFCF7FC3F8FC3FFF1FFCFFFC3F8FC1FFF1FFCFFFC3FAFE3FFF1FFCFFFC3FEFE1FFF1FFCFFDC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFDC3FFFE1FFF9FFCFFDC7FFFE1FFF9FFCFFD87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFD87FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87CDBF0FFF9FF8FFF87CDBF0FFF9FF8FFF87CD9F0FFF9FFCFFF87FF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F8FFF9FF8FFF8FFF5F8FFF9FF8FFF0FFF5F8FFF8FF8FFF0FFF5F8FFF8FF8FFF0FC93F8FFF8FF8FFF0FC9BF8FFF8FF9FFF0FCD3F8FFF9FF9FFF0FFF5F8FFF8FF9FFF0FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FCD9FC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF1FFC0000FF80001FF1FFC0000FF80001FF1FFC0000FF80001FF07FC0000FF80001FF47FC0000FF80001FF77FC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800020010840000FF800020010840000FF800020910840000FF800020010840000FF;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h7FFFF8FFFF9FFEFE07FFFF8FFFF8FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFF7E07FFFF8FFFF8FFF7E07FFFF9FFFF8FFFFE07FFFB0FFFF8FFFFE07FFFF1FFFF8FFFFE07F7FB1FFFF8FFFDE07FFFF1FFFF8FFFFE07EFFF1FFFF8EFFFE07FFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFF1FFFFC7FFFE07BFFE1FFFFC7FFFE07BFFE3FFFFC7FFFE07BFF61FFFFC77FFE07BFFE3FFFFC77FFE07BFFE3FFFFC7FFFE07BFFE3FFFFC3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFE3FFFFE3FFFE07BFFC3FFFFE3FFFE07BFFC3FFFFE3BFFE07BFFC3FFFFE3FFFE07BFFC3FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFFC7FFFFF1FFFE07FFF87FFFFF1DFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07BFF8FFFFFF0EFFE07BFF87FFFFF0EFFE07BFB8FFFFFF0FFFE07BFF8FFFFFF0FFFE07BFF0FFFFFF8FFFE07BFF0FFFFFF8FFFE07BF70FFFFFF8FFFE07BF70FFFFFF87FFE07BFF0FFFFFF87FFE07BFF0FFFFFF87BFE07BEF1FFFFFF87FFE07BEE1FFFFFF87FFE07BFE1FFFFFFC7FFE07BFE1FFFFFFC7FFE07BDE1FFFFFFC3FFE07BFE1FFFFFFC3FFE07BFE1FFFFFFC3FFE07FBC1FFFFFFC3FFE07FFC3FFFFFFC3F7E07F7C3FFFFFFC3FFE07FFC3FFFFFFE1FBE07FFC3FFFFFFE1FFE07FFC3FFFFFFE1FEE07BF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h3FFFFFFE1FEE07BF83FFFFFFE1FFE07FF83FFFFFFE0FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC0FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFFC020001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 51;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070700FFFFFFFFFF80F0700FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07FFC3FFFFFFE1F9F07FFC3FFFFFFE1FBF07FFC3FFFFFFC1F7F07FFC3FFFFFFC3F7F07FFC3FFFFFFC3EFF07FFC3FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFF83FFF07FFE1FFFFFF87BFF07FFE1FFFFFF87BFF07FFF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF8FFFF07FFF0FFFFFF8FFFF07FFF0FFFFFF0FFFF07FF78FFFFFF0EFFF07FFF8FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFFC7FFFFE1BFFF07FFFC7FFFFE3BFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC77FFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFBF07FFFF1FFFF8EFFFF07FFFF1FFFF8FFF7F07FFFF1FFFF8FFF7F07FFFF1FFFF8FFFFF07FFFF9FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFDFF07;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~76_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77 .lut_mask = 16'hF858;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[51] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [51] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [51])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout ),
	.datac(\inst|oitoPixels_8bits_2 [51]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [51]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[51] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_2[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[51] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [51] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [51])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [51]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[51]~77_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [51]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[51] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneive_lcell_comb \inst|Selector8~8 (
// Equation(s):
// \inst|Selector8~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [51]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [51]))))

	.dataa(\inst|estado_atual.acessar_mem~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [51]),
	.datad(\inst|oitoPixels_8bits_1 [51]),
	.cin(gnd),
	.combout(\inst|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~8 .lut_mask = 16'hA820;
defparam \inst|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'hFFFFCFFFF8FFFFF03FFFFCFFFF8FFFFF03FFFFC7FFF8FFDFF03FFFFCFFFF8FFDFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC00FFFFC7FFF1DFFF800FFFFC7FFF1DFBF800FFFFE7FFF1DFFF8007FFFE7FFF1FFFF8007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFEE3FFF1FFFE0001FFFE3FFF1FFFE0001FFEE3FFF3FF7E0001FFFE3FFF3FFFC0001FFFE3FFF3FF7C0001FFFE3FFF3FFFC0400FFFE3FFF3FFFC0780FFFE3FFE3FFFC07C0FFFF3FFE3FFF80FC0FFFF3FFE3FFF80FE0FFFF3FFE3FFF81FC07FFF3FFE3BFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'hFFF3FFE3BFF83FE07FFF3FFE3FFF83FF07FFF3FFE3BFF03FF07FFF3FFE3FFF03DF07FFF1FFE3FFF07EF87FFF3FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FEF0FCF83FFF1FFE7FFF0FCFC3FFF1FFE7FFE0FCFC3FFF1FFE7FFE0FCFC3DFF9FFE7FFE0FCFC3FF79FFE7FFE1FCFC1FFF9FFE7FFE1FFFC1FFF9FFC7FFE1FDFE1FFF9FFC7FFE1F8FE1FFF9FFE7FFE1F8FE1FFF9FFC7FFE1F8FE1FFF9FFC7FFC1FDFE1FFF9FFC7FFC3FBFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF8FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'hF8FFCFFFC7FFFF0FFF8FFCF7FC7ED9F0FFF8FFCF7FC7EE9F0FFF8FFCF7F87E49F0FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCF7F87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFFCFFCFFF87D7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FC59F87FFCFFCFFF8FE49F87FFCFFCFFF8FC59F87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FE49FC7FFCFF8FFF0FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FF03FC0000FF80001FF03FC0000FF80001FF03FC0000FF80001FF03FE0000FF80001FF03FE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800010008420000FF800010008420000FF800010088420000FF800010008420000FF;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FDFD8FFFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFBF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFEF07FFFF8FFFFC7FFF707EFFF8FFFFC7FFF707DFFB0FFFFC7FFF707DFFF1FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFE1FFFFE3FFF707FFF61FFFFE3FFF707FFFE1FFFFE3FFF707FFFE3FFFFE3FFF707FFFE3FFFFE1FFF707FFFE3FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFEC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0FFF707FFFC7FFFFF0EFF707FFFC7FFFFF0FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFF87FFFFF87FF707FFB87FFFFF87FF707FFF8FFFFFF87FF707FFF0FFFFFF87FF707FFF0FFFFFFC7FF707FF70FFFFFFC7FF707FFF0FFFFFFC7FF707FFF0FFFFFFC3DF707FFF0FFFFFFC3FF707FEF0FFFFFFC3EF707FFE1FFFFFFC3EF707FFE1FFFFFFC3FF707FDE1FFFFFFE3FF707FFE1FFFFFFE1FF707FBE1FFFFFFE1FB707FFE1FFFFFFE1FF707F7C1FFFFFFE1FD707EFC1FFFFFFE1FD707FFC1FFFFFFE1FE707DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h3FFFFFFE0FF707FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F83FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E07FFFFFFFFF01F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030000FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a147~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000000FFFFFFFFFFC030300FFFFFFFFFFC070300FFFFFFFFFF8070380FFFFFFFFFF80F0380FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF01F03E07FFFFFFFFF01F03E07FFFFFFFFF03F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC1FF03FC0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF81FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF07FFFFFFF07FF03FF07FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'hFF03FFC3FFFFFFF0FFF03FFC3FFFFFFE1FFF03FFC1FFFFFFE1FFF03FFC1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FFE1FFFFFFE1F7F03FFE1FFFFFFE1FFF03FFE1FFFFFFC3EFF03FFE1FFFFFFC3FFF03FFE1FFFFFFC3DFF03FFF1FFFFFFC3DFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFF87FFF03FEF0FFFFFF87FFF03FFF0FFFFFF87FFF03FFF8FFFFFF877FF03FFF8FFFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFF87FFFFF8EFFF03FFF87FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC3FFFFF1FFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFE1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFE1BFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC37FFF03FFFF1FFFFC77FFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFEF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFBF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FFFF03FFFF8FFFFC7FF7F03FFFF8FFFFC7FFFF03EFFF8FFFFCEFFFF03FFFF8FFFF8EFFFF03FFFF8FFFF8FFEFF03FFFF8FFFF8FFFFF03FFFF8FFFF8FFFFF03;
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a211~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~68_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69 .lut_mask = 16'hF838;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[19] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [19] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [19])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout ),
	.datac(\inst|oitoPixels_8bits_2 [19]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [19]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[19] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_2[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[19] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [19] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [19])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [19]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[19]~69_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [19]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[19] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneive_lcell_comb \inst|Selector8~2 (
// Equation(s):
// \inst|Selector8~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [19]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [19]))))

	.dataa(\inst|estado_atual.paridade~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [19]),
	.datad(\inst|oitoPixels_8bits_1 [19]),
	.cin(gnd),
	.combout(\inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~2 .lut_mask = 16'hA820;
defparam \inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \inst|estado_atual~18 (
// Equation(s):
// \inst|estado_atual~18_combout  = (!\reset~input_o  & \inst|estado_atual.espera_2~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|estado_atual.espera_2~q ),
	.cin(gnd),
	.combout(\inst|estado_atual~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|estado_atual~18 .lut_mask = 16'h5500;
defparam \inst|estado_atual~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \inst|estado_atual.espera_3 (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|estado_atual~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|estado_atual.espera_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|estado_atual.espera_3 .is_wysiwyg = "true";
defparam \inst|estado_atual.espera_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[27] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [27] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [27])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_2 [27]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [27]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[27] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_2[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[27] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [27] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [27]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[27]~71_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [27]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [27]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[27] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \inst|Selector8~3 (
// Equation(s):
// \inst|Selector8~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [27]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [27]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_3~q ),
	.datac(\inst|oitoPixels_8bits_2 [27]),
	.datad(\inst|oitoPixels_8bits_1 [27]),
	.cin(gnd),
	.combout(\inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~3 .lut_mask = 16'hC840;
defparam \inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[3] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [3] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [3]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.datab(\inst|oitoPixels_8bits_1 [3]),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [3]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[3] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [3]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [3]))))

	.dataa(\inst|oitoPixels_8bits_2 [3]),
	.datab(\inst|estado_atual.espera_5~q ),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [3]),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hC808;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneive_lcell_comb \inst|Selector8~4 (
// Equation(s):
// \inst|Selector8~4_combout  = (\inst|Selector8~1_combout ) # ((\inst|Selector8~2_combout ) # ((\inst|Selector8~3_combout ) # (\inst|Selector8~0_combout )))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\inst|Selector8~2_combout ),
	.datac(\inst|Selector8~3_combout ),
	.datad(\inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneive_lcell_comb \inst|Selector8~10 (
// Equation(s):
// \inst|Selector8~10_combout  = (\inst|Selector8~7_combout ) # ((\inst|Selector8~9_combout ) # ((\inst|Selector8~8_combout ) # (\inst|Selector8~4_combout )))

	.dataa(\inst|Selector8~7_combout ),
	.datab(\inst|Selector8~9_combout ),
	.datac(\inst|Selector8~8_combout ),
	.datad(\inst|Selector8~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneive_lcell_comb \inst|cor_out[3] (
// Equation(s):
// \inst|cor_out [3] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector8~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [3]))

	.dataa(\inst|cor_out [3]),
	.datab(gnd),
	.datac(\inst|estado_atual.inicio~clkctrl_outclk ),
	.datad(\inst|Selector8~10_combout ),
	.cin(gnd),
	.combout(\inst|cor_out [3]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[3] .lut_mask = 16'hFA0A;
defparam \inst|cor_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N24
cycloneive_lcell_comb \inst1|new_cor[3]~5 (
// Equation(s):
// \inst1|new_cor[3]~5_combout  = (\inst|cor_out [3]) # (!\inst1|new_cor[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cor_out [3]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[3]~5 .lut_mask = 16'hF0FF;
defparam \inst1|new_cor[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h7FFFF8FFFF9DFFFE07FFFF8FFFF9FFEFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFFFE07FBFB8FFFF8FFF7E07FFFB1FFFF8FFFFE07FFFB1FFFF8FFFBE07F7FF1FFFF8FFFBE07F7FF1FFFF8FFFDE07FFFF1FFFF8FFFEE07EFFF1FFFF8EFFEE07DFFF1FFFF8EFFFE079FFF1FFFFCFFFFE07BFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFF61FFFFC7FFFE07FFF61FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC77FFE07FFFE3FFFFC77FFE07FFFE3FFFFC7FFFE07FFFE3FFFFC3FFFE07FFFE3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFFC3FFFFE3BFFE07FFFC7FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFD87FFFFE1FFFE07FFD87FFFFF1DFFE07FFF87FFFFF1DFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFB8FFFFFF0EFFE07FFB8FFFFFF0EFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF8F7FE07FF70FFFFFF8F7FE07FFF0FFFFFF8FFFE07FFF0FFFFFF87FFE07FFF1FFFFFF87BFE07FEE1FFFFFF87BFE07FEE1FFFFFF87FFE07FFE1FFFFFF87DFE07FDE1FFFFFFC7DFE07FDE1FFFFFFC3FFE07FFE1FFFFFFC3EFE07FBC1FFFFFFC3EFE07FBC3FFFFFFC3F7E07F7C3FFFFFFC3F7E07F7C3FFFFFFC3FBE07EFC3FFFFFFC1FBE07EFC3FFFFFFE1FDE07DF83FFFFFFE1FCE07BF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h3FFFFFFE1FEE07BF83FFFFFFE1FFE07FF87FFFFFFE1FFE07FF87FFFFFFE0FFE07FF07FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE1FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFF8020003FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 62;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h000020010840000FF000020010840000FF000020010840000FF000020010840000FF000020010840000FF00003FFF0840000FF00003FFF0840000FF00003FFFF840000FF000023739DC0000FF00002B339840000FF000023379840000FF000023339C40000FF00003BB39840000FF00003BF3DE40000FF00003FFFFE40000FF00003FFFFFC0000FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFCFFF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFF1FFFFFCFFF8FF9FFF1000004FFF8FF9FFF1000000FFF8FF9FFF100A000FFF8FF9FFF101AA04FFF8FF9FFF105AA00FFF8FF9FFF105AA00FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF8FF9FFF107A408FFF8FF9FFF107B408FFF8FF9FFF107B408FFF8FF9FFF107B008FFF9FF9FFF107B008FFF9FF9FFF007B808FFF9FF9FFF007B808FFF9FF9FFF007A808FFF9FF9FFF003A808FFF9FF9FFF0800208FFF9FF9FFF0800208FFF9FF9FFF0800200FFF9FF9FFF0808200FFF9FF9FFF8808210FFF9FF8FFF8800210FFF9FF8FFF8800010C079FF8FFF8800011C079FF8FFF8800011FF79FF8FFF8006011FFF9FF8FFF8806011FF79FF8F0F8004011FF79FF8F03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h8404011FF71FF8FFF8401001FF71FF8FFF8400011FF71FF8FFF8401021FFF1FF8FFF8400021FFF1FFCFFF8402021FFF1FFCFFF8406021FFF1FFCFFFC003021FFF1FFCFFFC202021FFF1FFCFFFC200023FFF1FFCFFFC200003FFF1FFCFFFC201043FFF1FFCFFFC200043FFF1FFCFFFC200043FFF1FFCF7FC002043FFF1FFCF7FC101043FFF3FFCF7DC100043FFF3FFCF7DC100003FFF3FFCF7DE100083FFF3FFC77DE100087FFF3FFC77DE000087BFF3FFC77DE082087BFF3FFC7FFE080087BFF3FFC7FFE082107BFF3FFC7FFE080107BFE3FFC7FFE0C0107FFE3FFC7FFF046307FFE3FFC7FFF04420FFFE3FFC7FFF06020FFFE3FFE7FFF06060FFEE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h3060FFEE3FFE7FFF030E0FFFE3FFE7FFF019C0FFEE3FFE7FFF81F80FFEE3FFE7FFF81F81FFFE3FFE7FFF80F01FFFE3FFE7FEF80701FFFE7FFE3FEF80001FFFE7FFE3FFF80001FFFE7FFE3FFFC0003F7FE7FFE3FFFC0003F7FC7FFE3FFFC0003F7FC7FFE3BFFC0003FFFC7FFE3BFFC0003FFFC7FFE3BFFE0007FFFC7FFE3BFFE0007FFFC7FFE3FF7E0007FFFC7FFF3FF7E0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FEFDC7FFF1FFFF801FEFDC7FFF1FFFF801FFFDCFFFF1FFBF803FFFFCFFFF1FFFFC03FFFF8FFFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFDFE07FDFF8FFFF1DFFFE07FDFF8FFFF1DFFFE0;
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30 .lut_mask = 16'hF4A4;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 62;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070701FFFFFFFFFF80F0700FFFFFFFFFF00F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C07FFFFFFFFF03F07E07FFFFFFFFE03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F07FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07F81FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'hFF077F83FFFFFFE1FDF07FF83FFFFFFE1FFF07FFC3FFFFFFC1FFF07DFC3FFFFFFC1FFF07DFC3FFFFFFC3FFF07EFC3FFFFFFC3EFF07EFC3FFFFFFC3FFF07F7C3FFFFFFC3FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC7FFF07FBE1FFFFFF87FFF07FBE1FFFFFF87FFF07FFE1FFFFFF87FFF07FDE1FFFFFF87FFF07FDF1FFFFFF877FF07FFF1FFFFFF87FFF07FFF0FFFFFF8FFFF07FEF0FFFFFF8FFFF07FFF0FFFFFF0FFFF07FFF0FFFFFF0FFFF07FFF0FFFFFF0FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF8FFFFFF1FFFF07FFF87FFFFF1DFFF07FFF87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFE1FFFF07FFFC7FFFFE1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h07FFFC7FFFFE1FFFF07FFFC7FFFFE3BFFF07FFDC7FFFFE3FFFF07FFFC7FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFEE3FFFFC37FFF07FFEE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFF8FFFDF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFFFF07FFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07DFFF1FFFF8FFEFF07FFFF9FFFF8FFFFF07EFFF9FFFF8FFFFF07FFFB8FFFF8FFFFF07F7FB8FFFF8FFFFF07F7FF8FFFF9FFDFF07;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 62;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'hFFFF8FFFF9DFFFF07FFFF8FFFF1DFFFF07FBFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE03FFFF8FFFF1FFFFC03FDFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFFCFFFF1FFFF801FFFFC7FFF1FFFF000FFFDC7FFF3FFFF000FFFDC7FFF3FFFF000FEFDC7FFF3FFFF0007FFFC7FFE3FFFE0007FFFC7FFE3FFFE0007FFFC7FFE3BFFE0003FFFC7FFE3FFFE0003FFFC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFE3FFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFF80201FFFE7FFE3FFF80781FFFE7FFE7FFF80F81FFFE3FFE7FEF81F80FFFE3FFE7FEF81F80FFFE3FFE7FFF03FC0FFFE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FFFE3FFE7FFF07FE0FFEE3FFC7FFF07FE0FFEE3FFC7FFF07DE07BEE3FFC7FFF079F07BEE3FFC7FFE0F9F07BEF3FFC7FFE0F9F07BFF3FFC7FFE0F9F07FFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC77FE0F9F87FFF3FFC7FFE1F9F83FFF3FFC77FE1F9F83FFF3FFCFFFE1F9F83FFF3FFCFFFC1F9FC3FFF3FFCFFFC1FFFC3FFF3FFCFFFC1F8FC3FFF1FFCFFFC3F8FC3FFF1FFCFFFC3F8FC3FFF1FFCFFDC3F8FC3FFF1FFCFFFC3F8FC1FFF1FFCFFFC3FEFE1FFF1FFCFFDC3FFFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC7FFFE1FFF1FFCFFF87FFFE1FFF1FF8FFF87FFFE1FFF1FF8FFF87FFFE1FFF9FF8FFF87FFFE1FFF9FF8FFF87FFFE1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87C9BF1C8F9FF8FFF8FC9BF1FFF9FF8FFF87C93F1FFF9FF8FFF8FFF5F0FFF9FF8F038FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF9FFF0FFF5F0FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FC91F8FFF9FF9FFF0FC93F8FFF9FF9FFF0FC91F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5FC7FF8FF9FFF1FC93F87FF8FF9FFF1FC9BFC7FF8FF9FFF1FC9BFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF0FFC0000FF80001FE0FFC0000FF80001FE07FC0000FF80003FE07FC0000FF80003FE07FC0000FF00003FF77FC0000FF00003FF77FC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF000020010F40000FF000020010840000FF000028010840000FF000020010840000FF;
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a254~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a190~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~30_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31 .lut_mask = 16'hE6C4;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[62] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [62] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [62]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout ),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [62]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [62]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[62] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_1[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[62] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [62] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [62]))

	.dataa(\inst|oitoPixels_8bits_2 [62]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[62]~31_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [62]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[62] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \inst|Selector11~9 (
// Equation(s):
// \inst|Selector11~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_1 [62])) # (!\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_2 [62])))))

	.dataa(\inst|estado_atual.implementar_x~q ),
	.datab(\inst|oitoPixels_8bits_1 [62]),
	.datac(\inst|oitoPixels_8bits_2 [62]),
	.datad(\inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~9 .lut_mask = 16'h88A0;
defparam \inst|Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[46] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [46] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [46])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_2 [46]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [46]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[46] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_2[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[46] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [46] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [46]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[46]~27_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_1 [46]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [46]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[46] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_1[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \inst|Selector11~6 (
// Equation(s):
// \inst|Selector11~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [46]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [46]))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|oitoPixels_8bits_2 [46]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [46]),
	.cin(gnd),
	.combout(\inst|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~6 .lut_mask = 16'hA808;
defparam \inst|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 38;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h800001558060000FF800003108060000FF800003108060000FF800001D98060000FF800001108060000FF80001FFF8060000FF80001FFF8060000FF80001F7B87E0000FF800031FB8FE0000FF800011FB8860000FF800011BB8860000FF800011BBDA40000FF800015BB8A40000FF800015BFAFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFF1FFFFFC7FFCFF9FFF10000047FFCFF8FFF10380047FF8FF8FFF10000047FF8FF8FFF1011A047FF8FF8FFF1010A047FF8FF8FFF105DF047FF8FF8FFF1010B047FF8FF8FFF00107047FF8FF8FFF00005047FF8FF8FFF005F7007FF8FF8FFF0000F007FF8FF8FFF0053700FFF8FF8FFF8842300FFF8FF8FFF885EB00FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF880C308FFF8FF8FFF8800308FFF8FF8FFF8800308FFF8FF8FFF8800208FFF8FF8FFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000000E078FFCFFF8000000E078FFCFFF8407000DFF8FFCFFF8405010DFF9FFCFFF8405010DFF9FFCF0F8405010DFF9FFCF01;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h8405010DFF9FFCF7D8405011FFF9FFCF7DC407011DFF9FFCF7FC000011DFF9FFCF7DC000011DFF9FFCF7DC205021DFF9FFCFFDC201001FFF9FFCFFDC200021FFF9FFCFFDC200021FFF9FFCFFDC200021FFF9FFCFFFC201021FF71FFC7FFC205021FF71FFC7FFC005021FF71FFC7FFC105023FFF1FFC7FFE105043FF71FFC7FFE105043FF71FFC7FFE107043FF71FFC7FFE107043FFF1FFC7FFE0070C3FFF1FFC7FFE085003FFF1FFC7FFE085083FFF1FFE7FFE085083FFF1FFE7FFE085087FFF3FFE7FFF085087FFF1FFE7FFF045187FFF3FFE7FFF045107FFF3FFE7FFF047307FFF3FFE7FFF067107FFF3FFE7FFF020307BFF3FFE7FFF020207BFF3FFE7FEF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h3060FBFE3FFE3FEF81060FBFE3FFE3FEF818C0FFFE3FFE3FFF81FC0FFFE3FFE3BFF80FC0FFFE3FFE3BFF80F80FFFE3FFE3BFF80781FFFE3FFE3BFFC0001FFFE3FFF3BFFC0001FFEE3FFE3FFFC0001FFEE3FFF3FFFC0001FFEE7FFF3FFFC0003FFEE3FFF3FFFE0003FFFE3FFF3FF7E0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0007F7FC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF800FFFFC7FFF1FFFF801FFFFC7FFF1DFFFC01FEFFC7FFF1DFFFC03FEFFC7FFF1DFFFE03FFFFC7FFF9FFDFE07FFFDC7FFF9FFDFF07FFFDC7FFF9FFFFF07FFFD8FFFF8FFFFF07FFFF8FFFF8FFEFF0;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h7FDFF8FFFF8FFEFF07FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFBF07FFFF8FFFF8EFFBF07FFFF8FFFF8EFFDF07F7FF8FFFFCFFFDF07F7FB1FFFFC7FFEF07EFFB1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFC3FFFF07FFF61FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFE1FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF07FFD87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFB87FFFFF8FFFF07FFB8FFFFFF8FFFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FF70FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFFC7FFF07FEF0FFFFFFC7DFF07FEE1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3EFF07FDE1FFFFFFC3EFF07FFE1FFFFFFC3F7F07FBE1FFFFFFC3F7F07FBC1FFFFFFE1FFF07F7C1FFFFFFE1FBF07F7C1FFFFFFE1FDF07EFC3FFFFFFE1FDF07DFC3FFFFFFE1FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h3FFFFFFE1FEF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 38;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'hFFFF8FFFF8FFFFF07FBFF8FFFF8FFDFF07FFFFCFFFF8FFFFF07FFFFCFFFF9FFFFF07FFFFCFFFF9FFFFF07FFFDC7FFF9FFFFE03FFFDC7FFF1FFFFC01FFFDC7FFF1FFFFC01FFFFC7FFF1FFFFC01FFFFC7FFF1FFFF800FEFFC7FFF1FFFF800FEFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFE7FFF1FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0003F7FE3FFF3FFFE0001FFFE7FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFEE3FFE3FFFC0501FFEE3FFE3FFFC0780FFEE3FFE3BFF80780FFEE3FFE3FFF80F80FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FBFF3FFE3FFF81FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'hBFF3FFE3FFF83FE07BFF3FFE7FFF03FE07FFF3FFE7FFF07FE07FFF3FFE7FEF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF87FFF3FFE7FFF0FDF83FFF3FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FCFC3FFF1FFC7FFC1FCFC1FFF1FFC7FFC1FCFC1FFF9FFC7FFC3F8FE1DFF9FFC7FFC3F8FE1DFF9FFCFFFC3FEFE1DFF9FFCF7FC3FFFE1DF79FFCFFFC3FFFE1FF79FFCFFFC3FFFE1DF79FFCF7FC3FFFE1DF79FFCF7FC3FFFF1DF79FFCFFFC3FFFF1DF79FFCFFFC7FFFF0DF79FFCFFF87FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h79FFCFFF87FFFF0FF79FFCFFF87ED9F0E879FFCFFF87EDBF0FFF9FFCFFF87E89F0FFF9FFCFFF87FEFF0FFF8FFCF0387DAFF0FFF8FFCFFF87DAFF0FFF9FFCFFF87DAFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FC89F8FFF8FF8FFF8FED9F87FF8FF8FFF8FFAFF87FF8FF8FFF8FDAFF87FF8FF8FFF0FDAFF87FF8FF8FFF0FDAFF87FF8FF8FFF0FFEFF87FF8FF8FFF1FDAFFC7FFCFF8FFF0FDAFFC7FFCFF8FFF0FDAFFC7FFCFF8FFF1FFEFFC7FFCFF8FFF1FDAFFC7FFCFF8FFF1FDAFFC7FFCFF8FFF1FE89FC7FFCFF8FFF1FCDDFC7FFCFF8FFF1FEDBFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FFBFFC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF17FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800001BF8860000FF800001108060000FF800001108060000FF800001108060000FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a230~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~24_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[38] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [38] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [38]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [38]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [38]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[38] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[38] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [38] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [38])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [38]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[38]~25_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [38]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[38] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \inst|Selector11~5 (
// Equation(s):
// \inst|Selector11~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [38]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [38]))))

	.dataa(\inst|estado_atual.espera_2~q ),
	.datab(\inst|oitoPixels_8bits_2 [38]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [38]),
	.cin(gnd),
	.combout(\inst|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~5 .lut_mask = 16'hA808;
defparam \inst|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \inst|Selector11~7 (
// Equation(s):
// \inst|Selector11~7_combout  = (\inst|Selector11~6_combout ) # (\inst|Selector11~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector11~6_combout ),
	.datad(\inst|Selector11~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~7 .lut_mask = 16'hFFF0;
defparam \inst|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h800010008420000FF800010008420000FF800010008420000FF800010008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF80001FFFFFE0000FF800015B99FE0000FF800011B98C20000FF800011B9CC20000FF800011B98C20000FF80001DFD8C60000FF80001DF9EDA0000FF80001FFFFDE0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF00000047FFCFF8FFF00000047FFCFF8FFF00374047FFCFF8FFF0037F047FFCFF8FFF80377047FFCFF8FFF803F7047FFCFF8FFF803F7047FFCFF8FFF881F7047FFCFF8FFF881FF047FFCFF8FFF881FF047FFCFF8FFF883FF047FFCFFCFFF881FF047FFCFF8FFF881FD007FFCFFCFFF881FD047FFCFFCFFF881E9007FFCFFCFFF881C9007FF8FFCFFF8810108FFF8FFCFFF8800108FFF8FFCFFF8004108FFF8FFCFFF8004108FFF8FFCFFF8004008FFF8FFCFFF8404008FFF8FFCFFF8400008E078FFCFFF8400008E078FFCFFF8400008FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCF8FC401000FFF8FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hC405010FFF8FFCFFFC000010FFF8FFCFFFC005010FFF9FFCFFFC200010FFF8FFCFFFC204011FFF8FFC7FFC203011FFF9FFC7FFC207011FFF9FFC7FFC203021FFF9FFC7FFC207001DFF9FFC7FFC202021DFF9FFC7FFC001021DFF9FFC7FFE101021DFF9FFC7FFE107021DFF9FFC7FFE100021DFF9FFC7FFE104001DFF9FFE7FFE100001FFF9FFE7FFE107043FFF1FFE7FFE081043FFF1FFE7FFE084043FF71FFE7FFE080043FF71FFE7FFE084043FF71FFE7FFF082083FF71FFE7FFF004083FF71FFE7FFF042083FF71FFE7FFF046087FFF1FFE7FFF042187FFF1FFE7FEF067187FFF3FFE3BEF023107FFF1FFE3BEF022307FFF1FFE3BFF830307FFF3FFE3BFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h38607FFF3FFE3BFF81860FFFF3FFE3BFF818C0FFFF3FFE3FFF80FC0FBFF3FFE3FFF80FC0FBFE3FFE3FFFC0780FBFE3FFF3FFFC0300FBFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7C0001FFFE3FFF3FF7E0001FFFE3FFF3FFFE0003FFFE3FFF1FFFE0003FFEE3FFF1FFFE0003FFEE3FFF1FFFF0003FFEE3FFF1FFFF0007F7EE3FFF1FFFF0007F7FE7FFF1FFFF0007F7FE7FFF1DFBF8007FFFC7FFF9DFBF800FFFFC7FFF1DFFF800FFFFC7FFF9DFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFDFE03FEFFC7FFF8FFDFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFDC7FFF8FFEFF0;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'hFBFFCFFFF8FFFFF03FFFFCFFFF8FFFFF03FFFDC7FFF8FFDFF03FFFDCFFFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC00FEFFC7FFF1DFFF800FFFFC7FFF1FFBF800FFFFE7FFF1FFFF8007FFFE7FFF1FFFF8007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE3FFF1FFFF0003F7FE3FFF1FFFE0003F7FE3FFF1FFFE0003FFEE3FFF1FFFE0001FFFE3FFF1FFFE0001FFEE3FFF3FFFE0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0400FFFE3FFF3FFFC0780FFFE3FFE3FFFC07C0FBFF3FFE3FFF80FC0FBFF3FFE3FFF80FE0FFFF3FFE3FFF81FC07FFF3FFE3BFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3BFF83FF07FFF3FFE3FFF03FF07FFF3FFE3FFF03DF07FFF1FFE3FFF07EF87FFF3FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF0FCF83FFF1FFE7FFF0FCFC3FFF1FFE7FFE0FCFC3DFF1FFE7FFE0FCFC3DF79FFE7FFE0FCFC3DF79FFE7FFE1FCFC1DF79FFE7FFE1FFFC1DF79FFC7FFE1FDFE1DF79FFC7FFE1F8FE1FF79FFE7FFE1F8FE1FF79FFC7FFE1F8FE1FFF9FFC7FFC1FDFE1FFF9FFC7FFC3FBFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF8FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'hF8FFCFFFC7FFFF0FFF8FFCFFFC7ED9F0E078FFCFFFC7EE9F0FFF8FFCF7F87E49F0FFF8FFCF7F87D7FF8FFF8FFCF8187D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFFCFFCFFF87D7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FC59F87FFCFFCFFF8FE49F87FFCFFCFFF8FC59F87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FE49FC7FFCFF8FFF0FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FF03FC0000FF80001FF03FC0000FF80001FF03FC0000FF80001FF03FE0000FF80001FF03FE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800010008420000FF800010008420000FF800010088420000FF800010008420000FF;
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst3|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20 .lut_mask = 16'hCEC2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a214~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~20_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[22] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [22] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [22]))

	.dataa(gnd),
	.datab(\inst|Selector5~12clkctrl_outclk ),
	.datac(\inst|oitoPixels_8bits_2 [22]),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [22]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[22] .lut_mask = 16'hFC30;
defparam \inst|oitoPixels_8bits_2[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[22] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [22] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [22]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[22]~21_combout ),
	.datac(\inst|oitoPixels_8bits_1 [22]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [22]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[22] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \inst|Selector11~2 (
// Equation(s):
// \inst|Selector11~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [22]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [22]))))

	.dataa(\inst|x [0]),
	.datab(\inst|oitoPixels_8bits_2 [22]),
	.datac(\inst|oitoPixels_8bits_1 [22]),
	.datad(\inst|estado_atual.paridade~q ),
	.cin(gnd),
	.combout(\inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~2 .lut_mask = 16'hE400;
defparam \inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'hFBFFC7FFF8FFFFF03FFFDC7FFF8FFFFF03FFFDC7FFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFE01FFFFC7FFF9FFFFC01FEFFC7FFF9FFFFC00FFFFC7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF1DFFF8007FFFE7FFF1FFFF8007FFFE3FFF1DFFF0007FFFE3FFF1FFFF0003F7EE3FFF1FFFF0003FFEE3FFF1FFFF0003FFEE3FFF1FFFE0003FFEE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF3FFFC0001FFFE3FFF3FF7C0000FFFE3FFF3FFFC0200FBFF3FFF3FFFC0380FBFF3FFF3FFFC0780FFFF3FFF3FFFC0FC0FFFF3FFE3FFF80FC0FFFF3FFE3FFF81FE07FFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'hFFF3FFE3FFF81FE07FFF1FFE3FFF83FF07FFF1FFE3BFF83FF07FFF1FFE3FFF83CF07FFF1FFE3FFF07CF03FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE7FFF0FCF83DF71FFE7FFF0FCFC3DF71FFE7FFF0FCFC3DF79FFE7FFE0FCFC3DF79FFE7FEE0FCFC1DF79FFE7FFE0FCFC1FF79FFE7FEE1FCFC3FFF9FFE7FFE1FFFE1FFF9FFE7FFE1FAFE1FFF9FFE7FFE1F8FE1FFF9FFE7FFE1FCFE1FFF9FFC7FFE1FAFE1FFF9FFC7FFE1FAFE1FFF9FFC7FFE1FFFE1FFF9FFC7FFC1FFFE1FFF9FFC7FFC3FFFF0FFF8FFC7FFE3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC7EC9F0E078FFCFFFC7EC9F0EFF8FFCFFFC7EC9F8FFF8FFCFFFC7F7FF8FFF8FFCF8187F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFFC7F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF8FF7FF87FFCFFCFFF8FEC9F87FFCFFCFFF8FEC9FC7FFCFFCFFF8FE49FC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FEC9FC7FFCFF8FFF9FEC9FC7FFCFF8FFF8FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'hFF8FFF0FFFFFC7FFCFF8FFF0FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FF4BFE0000FF80001FF03FE0000FF80001FF83FE0000FF80001FF03FE0000FF80001FF4BFE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001F808420000FF800010008420000FF800010008420000FF800010008420000FF;
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFDC7FFF8EFFFF07FDFD8FFFF8EFF7F07FDFD8FFFFCEFFFF07FFFF8FFFFCFFFBF07FFFF8FFFFC7FFBF07FBFF8FFFFC7FFDF07FBFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFE707F7FF8FFFFC7FFF707EFFF8FFFFC7FFF707CFFF8FFFFC7FFF707DFFB0FFFFC77FF707FFFB1FFFFC77FF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3BFF707FFFF1FFFFE3BFF707FFFE1FFFFE3BFF707FFF61FFFFE3FFF707FFFE1FFFFE1FFF707FFFE1FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1DFF707FFFE3FFFFF1DFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFEC3FFFFF1FFF707FFEC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC3FFFFF0FFF707FFFC3FFFFF0EFF707FFFC7FFFFF0EFF707FFFC7FFFFF8FFF707FFDC7FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFF87FFFFF877F707FFF87FFFFF87FF707FFF87FFFFF87FF707FFF87FFFFF87BF707FFF8FFFFFFC7BF707FFF0FFFFFFC7FF707FF70FFFFFFC7FF707FF70FFFFFFC3DF707FFF0FFFFFFC3DF707FEF0FFFFFFC3FF707FEF0FFFFFFC3EF707FFE0FFFFFFC3EF707FDE1FFFFFFE3FF707FDE1FFFFFFE1F7707FFE1FFFFFFE1FF707FBE1FFFFFFE1FB707FBE1FFFFFFE1FB707F7C1FFFFFFE1FD707EFC1FFFFFFE1FE707EFC1FFFFFFE0FE707FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h1FFFFFFF0FF707FFC3FFFFFFF0FF707FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC030600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h800010008420000FF800010008420000FF800010008420000FF800014008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF800017FFFFE0000FF800011B9DFE0000FF800011B9CC20000FF800011B9CC20000FF80001D99CC20000FF80001DD9ED20000FF80001FD9FDA0000FF80001FFFFDA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF0FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hFF8FFFFFC7FFCFF8FFF80000007FFCFF8FFF90000007FFCFF8FFF80000007FFCFF8FFF80271047FFCFF8FFF803F7047FFCFF8FFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF881FE047FFCFFCFFF881FE047FFCFFCFFF881FC047FFCFFCFFF881DD007FFCFFCFFF881C1007FFCFFCFFF80001007FFCFFCFFF80001007FFCFFCFFF80041087FFCFFCFFF8004108FFFCFFCFFF8404108FFF8FFCFFF8404008FFF8FFCFFF8400008E078FFCFFF8400008E078FFCFFF8400008FFF8FFCFFFC402008FFF8FFCFFFC402000FFF8FFCF8FC400000FFF8FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hC000010FFF8FFC7FFC000010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC203011FFF8FFC7FFC202011FFF8FFC7FFC202001FFF9FFC7FFC000021FFF9FFC7FFE100021FFF9FFC7FFE101021FFF9FFE7FFE102021FFF9FFE7FFE100021DFF9FFE7FFE100021DFF9FFE7FFE102001DFF9FFE7FFE081041DFF9FFE7FFE080043DFF9FFE7FFE080043DFF1FFE7FFE080043FFF1FFE7FFF080043FFF1FFE7FFF0800C3FFF1FFE7FFF0C0083FF71FFE7BEF040083FF71FFE7BEF040083FF71FFE3BEF040187FF71FFE3FEF062107FF71FFE3BFF023107FF71FFE3BFF820307FFF1FFE3BFF830307FFF1FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h10207FFF1FFE3FFF818E07FFF3FFE3FFF81CE0FFFF3FFE3FFF80FE0FFFF3FFF3FFF80FC0FFFF3FFF3FFFC0780FBFF3FFF3FFFC0300FBFE3FFF3FFFC0000FBFE3FFF3FF7C0001FFFE3FFF3FF7C0001FFFE3FFF3FF7E0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFEE3FFF1FFFF0003FFEE3FFF1DFFF0007FFEE3FFF1DFBF0007F7EE3FFF1DFBF8007F7FE7FFF9DFFF800FFFFC7FFF9FFFF800FFFFC7FFF9FFFFC00FFFFC7FFF9FFFFC01FFFFC7FFF9FFDFE01FFFFC7FFF8FFDFE03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFFC7FFF8FFEFF0;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a206~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a142~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~18_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[14] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [14] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [14]))

	.dataa(\inst|oitoPixels_8bits_2 [14]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [14]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[14] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[14] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [14] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [14])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [14]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[14]~19_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [14]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[14] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [14]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [14]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_4~q ),
	.datac(\inst|oitoPixels_8bits_2 [14]),
	.datad(\inst|oitoPixels_8bits_1 [14]),
	.cin(gnd),
	.combout(\inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~1 .lut_mask = 16'hC840;
defparam \inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'hFBFF8FFFF8FFFFF07FBFFCFFFF8FFFFF07FFFFCFFFF8FFDFF07FFFFCFFFF8FFFFF07FDFDC7FFF8FFFFF07FDFDC7FFF9FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF1DFFFC01FFFFC7FFF1FFFFC00FEFFC7FFF1FFFF800FEFFC7FFF1FFFF800FFFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE7FFF1FFFE0003F7FE7FFF3FFFE0003F7FE3FFF3FFFE0001FFFE3FFF3FF7E0001FFEE3FFF3FF7C0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFE3FFFC0000FFFE3FFF3FFFC0780FFFE3FFE3FFF80780FFFE3FFE3FFF80F80FBFE3FFE3FFF81FC0FFFF3FFE3FFF81FC0FBFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3FFF83FE07FFF3FFE3FFF03FF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF1FFE7FFF07DF83FFF1FFE7FFF0FDF83FFF1FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC1DFF9FFC7FFE1F8FC1DFF9FFC7FFE1F8FE1DF79FFC7FFE1F8FE1DF79FFC7FFC1F8FE1DF79FFC7FFC3F8FE1DFF9FFC7FFC3FBFE1DF79FFC7FFC3FFFE1FF79FFC7FFC3FFFE1FF79FFCFFFC3FFFE1FF79FFCFFFC3FFFF1FFF9FFCFFFC3FFFF0FFF9FFCF7FC3FFFF0FFF9FFCFFFC3FFFF1FFF9FFCFFFC7FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'hF9FFCFFFC7FFFF0FFF8FFCF7F87ED9F0E078FFCFFF87ED9F0FFF8FFCFFF87CC9F0FFF8FFCFFFC7D6FF0FFF8FFCF8187D6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF87D6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF8FD6FF8FFF8FFCFFF8FD6FF8FFF8FF8FFF8FD6FF87FF8FF8FFF8FC49F87FFCFF8FFF8FCD9F87FFCFF8FFF8FC49F87FFCFF8FFF8FD6FF87FFCFF8FFF8FD6FF87FFCFFCFFF8FD6FFC7FFCFF8FFF8FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF0FD6FFC7FFCFF8FFF1FD6FFC7FFCFF8FFF1FCC9FC7FFCFF8FFF1FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FFB7FC0000FF80001FF0FFC0000FF80001FF6FFC0000FF80001FF23FC0000FF80001FF87FC0000FF80001FFFBFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800011108760000FF800010008460000FF800014008460000FF800011008460000FF;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h7FFFD8FFFF8FFEFF07FDFF8FFFF8FFFFF07FDFF8FFFF8FFF7F07FFFF8FFFF8FFF7F07FFFF8FFFF8EFFFF07FBFF8FFFF8EFFBF07FBFF8FFFFCEFFBF07FFFF8FFFFCFFFDF07F7FF8FFFFC7FFCF07F7FF8FFFFC7FFEF07FFFF0FFFFC7FFFF07EFFB0FFFFC7FFFF07DFFB1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFC3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFC3FFFFF1DFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF0FFFF07FFDC7FFFFF0FFFF07FFD87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFB87FFFFF8F7FF07FFB87FFFFF8F7FF07FFF8FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87BFF07FF70FFFFFF87BFF07FF70FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3DFF07FEF0FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3F7F07FBE1FFFFFFE1F7F07FBE1FFFFFFE1FBF07F7C1FFFFFFE1FBF07F7C1FFFFFFE1FDF07EFC1FFFFFFE1FDF07CFC3FFFFFFE1FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h3FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h800010008460000FF800011008460000FF800011008460000FF800010008460000FF800011008460000FF80001FFF8460000FF80001FFF8460000FF80001FFFFC60000FF800019BB8F60000FF8000153B88E0000FF800011BB8860000FF80001BBB8A60000FF80001DFB8C60000FF80001DFBAFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF10000047FFCFF8FFF10078047FFCFF8FFF1037A047FFCFF8FFF0037A047FFCFF8FFF0037F047FFCFF8FFF0037F047FFCFF8FFF00377047FFCFF8FFF00175047FFCFF8FFF8017F047FF8FF8FFF8817F047FF8FF8FFF8857F007FF8FF8FFF8857F007FF8FF8FFF8856D007FF8FF8FFF8856D00FFF8FF8FFF8856908FFF8FF8FFF8816908FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8004308FFF8FFCFFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000008E078FFCFFF8400008E078FFCFFF8400010FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCF8F8405010FFF8FFCF83;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h8405010FFF8FFCFFDC404010FFF9FFCFFFC004010FFF9FFCFFFC004011DFF9FFCFFFC200011DFF9FFCFFFC203011DFF9FFCFFFC203021DFF9FFCFFFC200001DFF9FFC7FFC202021DFF9FFC7FFC202021DFF9FFC7FFC202021DFF9FFC7FFC005021FFF9FFC7FFC105021FFF9FFC7FFE105001FFF1FFC7FFE105023FF71FFC7FFE105043FF71FFC7FFE105043FF71FFC7FFE105043FFF1FFE7FFE105043FF71FFE7FFE084043FF71FFE7FFE085083FF71FFE7FFE085083FFF1FFE7FFF085083FFF1FFE7FFF0C5087FFF1FFE7FFF045087FFF1FFE7FFF045107FFF1FFE7FFF047107FFF3FFE7FFF067107FFF3FFE7FEF020307FFF3FFE3FEF030207FFF3FFE3FEF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h30607FFF3FFE3BFF81860FBFF3FFE3BFF818C0FBFE3FFE3BF781FC0FBFE3FFE3BFF80F80FBFE3FFE3BFF80780FFFE3FFE3FFFC0701FFFE3FFE3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0001FFEE3FFF3FF7E0003FFEE3FFF3FFFE0003FFEE3FFF1FFFE0003FFFE7FFF1FFFE0003F7FE7FFF1FFFF0007F7FE7FFF1FFFF0007F7FC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFBF800FFFFC7FFF1DFFF800FFFFC7FFF1DFFFC01FFFFC7FFF1DFFFC01FFFFC7FFF9DFFFC03FEFFC7FFF9FFFFE03FEFFC7FFF9FFDFE07FFFFC7FFF9FFFFF07FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF07FFFD87FFF8FFEFF0;
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'hF80F07C07FFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FE0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF07FFFFFFF83FF07FF0FFFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF07FF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFE0FFF07FFC3FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'hFF07FFC3FFFFFFE0FFF07BFC3FFFFFFE1FDF079FC3FFFFFFE1FBF07DFC3FFFFFFE1FFF07EFC1FFFFFFE1F7F07EFE1FFFFFFE1FFF07F7E1FFFFFFC1FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC3FFF07FDF0FFFFFFC3FFF07FFF0FFFFFFC7FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FF78FFFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8EFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFEF07FFB87FFFFF0FFEF07FFFC7FFFFF0FFEF07FFFC7FFFFF0FFEF07FFFC7FFFFF1FFEF07FFDC7FFFFF1FFEF07FFDC3FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h07FFFC3FFFFF1FFEF07FFFC3FFFFF1FFEF07FFFC3FFFFE1FFEF07FFFE3FFFFE1FFEF07FFFE3FFFFE1FFEF07FFEE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE3FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFE1FFFFE3FFEF07FFFF1FFFFE3FFEF07FFF71FFFFC3FFEF07FFF71FFFFC77FEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFFF07FFFF8FFFFC7FFFF07BFFF8FFFFC7FFFF07BFFB8FFFFC7FFFF07DFFB8FFFFCEFFFF07FFFF8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~22_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23 .lut_mask = 16'hF858;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[30] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [30] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [30]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [30]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [30]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[30] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[30] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [30] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [30]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[30]~23_combout ),
	.datab(\inst|oitoPixels_8bits_1 [30]),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [30]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[30] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \inst|Selector11~3 (
// Equation(s):
// \inst|Selector11~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [30]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [30]))))

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(\inst|oitoPixels_8bits_2 [30]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [30]),
	.cin(gnd),
	.combout(\inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~3 .lut_mask = 16'hA808;
defparam \inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \inst|Selector11~4 (
// Equation(s):
// \inst|Selector11~4_combout  = (\inst|Selector11~0_combout ) # ((\inst|Selector11~2_combout ) # ((\inst|Selector11~1_combout ) # (\inst|Selector11~3_combout )))

	.dataa(\inst|Selector11~0_combout ),
	.datab(\inst|Selector11~2_combout ),
	.datac(\inst|Selector11~1_combout ),
	.datad(\inst|Selector11~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \inst|Selector11~10 (
// Equation(s):
// \inst|Selector11~10_combout  = (\inst|Selector11~8_combout ) # ((\inst|Selector11~9_combout ) # ((\inst|Selector11~7_combout ) # (\inst|Selector11~4_combout )))

	.dataa(\inst|Selector11~8_combout ),
	.datab(\inst|Selector11~9_combout ),
	.datac(\inst|Selector11~7_combout ),
	.datad(\inst|Selector11~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \inst|cor_out[6] (
// Equation(s):
// \inst|cor_out [6] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector11~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [6]))

	.dataa(gnd),
	.datab(\inst|cor_out [6]),
	.datac(\inst|estado_atual.inicio~clkctrl_outclk ),
	.datad(\inst|Selector11~10_combout ),
	.cin(gnd),
	.combout(\inst|cor_out [6]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[6] .lut_mask = 16'hFC0C;
defparam \inst|cor_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N20
cycloneive_lcell_comb \inst9|Ram0~14 (
// Equation(s):
// \inst9|Ram0~14_combout  = (!\inst|cor_out [6] & \inst1|new_cor[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cor_out [6]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~14 .lut_mask = 16'h0F00;
defparam \inst9|Ram0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h00000FFFF8FFFFF0004000FFFF8FFDFF0000000FFFF8FFDFF0000000FFFF8FFFFF00000207FFF9FFFFF00020007FFF9FFFFF00000007FFF9FFFFE00000007FFF1DFFFC00000007FFF1DFBFC00010007FFF1DFBFC00000007FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFE000000007FFF3FFFE000008007FFF3FFFE000000003FFF3FF7E000000103FFF3FF7E000000103FFF3FFFC000000103FFF3FFFC000000003FFF3FFFC000000003FFE3FFFC078000003FFE3BFFC0F8000003FFE3BFF80FC000003FFE3BFF81FC000003FFE3BFF81FC004003FFE3BFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h0003FFE3FFF83FE000003FFE3FFF83FF000003FFE7FFF03FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FEF07FF800003FFE7FEF07FF800001FFE7FEF0FFF800001FFE7FEF0FFF800001FFE7FFF0FFF800001FFE7FFE0FFFC00001FFE7FFE0FFFC00001FFE7FFE0FFFC00001FFE7FFE1FFFC00001FFE7FFE1FDFC00001FFC7FFE1FFFC02001FFC7FFE1FDFC00001FFC7FFE1F9FE02081FFC7FFE1F9FE02001FFC7FFC1F9FE00081FFC7FFE3FBFE00001FFC7FFC3FFFE02081FFC7FFC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3FFFE00081FFCFFFC3FFFF00001FFCF7FC3FFFF00001FFCF7FC3FFFF00001FFCF7FC7FFFF00001FFCF7FC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h01FFCF7FC7FFFF00001FFCF7FC7FFFF01F80FFCF7F87ED9F00000FFCF7FC7FFFF00000FFCFFF87DFFF80000FFCF0187DEFF80000FFCFFF87DEFF80000FFCFFF87DEFF80000FFCFFF87DEFF80000FFCFFF8FDEFF80000FFCFFF8FDEFF80000FFCFFF8FDEFF80000FFCFFF8FDEFF80000FFCFFF8FDEFF80000FF8FFF8FDEFF80000FF8FFF8FED9F80000FF8FFF8FDEFF80000FF8FFF8FDEFF80000FF8FFF8FDEFFC0000FF8FFF8FDEFFC0000FF8FFF8FDEFFC0000FF8FFF8FDEFFC0000FF8FFF8FDEFFC0000FF8FFF0FDEFFC0000FF8FFF0FDFFFC0000FF8FFF1FDEFFC0000FF8FFF1FDEFFC0000FF8FFF1FEFFFC0000FF8FFF1FED9FC0000FF8FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'hFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FFB7FC0000FF8FFF1FFB7FC0000FF80001FF7FFC0000FF80001FF7FFC0000FF80001FFA7FE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFF87E0000FF80001BBFFFE0000FF80001797FFE0000FF80001513FFE0000FF;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h80001533FFE0000FF80001D33FFE0000FF80001D33FFE0000FF80001FBFFFE0000FF80001BBFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF8000193BBFE0000FF80001D3B8F60000FF800015BB8860000FF800019BB8BE0000FF80001DFBCC60000FF80001DFBAFE0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF10300047FFCFF8FFF1037A047FFCFF8FFF1037B047FFCFF8FFF0037F047FFCFF8FFF0037F047FFCFF8FFF80377047FFCFF8FFF80177047FFCFF8FFF8817F047FFCFF8FFF881FF047FFCFF8FFF885FF047FF8FF8FFF8857F007FF8FF8FFF8857F00FFF8FF8FFF885ED00FFF8FF8FFF8856908FFF8FFCFFF8816908FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8800308FFF8FFCFFF8804308FFF8FFCFFF8004208FFF8FFCFFF8004208FFF8FFCFFF8400008E078FFCFFF8400008E078FFCFFF8400008FFF8FFCFFF8407000FFF8FFCFFF8407010FFF8FFCFFF8405010FFF8FFCFFD;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hC405010FFF9FFCFFFC407010FFF9FFCFFFC406011FFF9FFCFFFC004011DFF9FFCFFFC204011DFF9FFCFFFC207011DFF9FFCFFFC207011DFF9FFCFFFC206021DFF9FFCFFFC206021DFF9FFCFFFC202021DFF9FFC7FFC203021DFF9FFC7FFC005021FFF9FFC7FFE105021FFF9FFC7FFE105021FFF9FFC7FFE107003FF71FFC7FFE107043FF71FFC7FFE107043FF71FFE7FFE105043FF71FFE7FFE085043FF71FFE7FFE085043FF71FFE7FFE0870C3FF71FFE7FFE087083FFF1FFE7FFF087083FFF1FFE7FFF0C7087FFF1FFE7FFF047187FFF1FFE7FFF047187FFF3FFE7FFF067107FFF3FFE7FFF067307FFF3FFE7FFF020307FFF3FFE7FFF030307FFF3FFE3FEF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h3060FFFF3FFE3FFF818E0FBFF3FFE3FFF81CE0FBFF3FFE3FFF81FC0FBFE3FFE3BFF80FC0FBFE3FFE3FFF80F80FFFE3FFE3FFFC0701FFFE3FFF3FFFC0101FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0003FFEE3FFF3FFFE0003FFEE3FFF3FFFE0003FFEE7FFF3FFFE0003FFFE7FFF1FFFF0007F7FE7FFF1FFFF0007F7FE7FFF1FFFF0007F7FE7FFF1FFFF0007FFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC01FFFFC7FFF9FFFFE03FEFFC7FFF9FFFFE03FEFFC7FFF9FFFFF07FFFFC7FFF9FFFFF07FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF07FFFDCFFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h7FFFD8FFFF8FFFFF07FDFF8FFFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FBFF8FFFFCFFFFF07FBFF8FFFFCFFFFF07FFFF8FFFFCFFFFF07F7FF8FFFFC7FFFF07F7FF8FFFFC7FFFF07FFFF0FFFFC7FFFF07EFFB1FFFFC7FFFF07DFFB1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFE7FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFF1FFFF07FFEC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF0FFFF07FFD87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFB87FFFFF8FFFF07FFB87FFFFF8FFFF07FFF8FFFFFF87FFF07FFF8FFFFFF87FFF07FFF0FFFFFF87BFF07FF70FFFFFF87BFF07FF70FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FEF0FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFE3F7F07FBE1FFFFFFE1FFF07F7C1FFFFFFE1FFF07F7C1FFFFFFE1FFF07EFC3FFFFFFE1FDF07CFC3FFFFFFE1FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h3FFFFFFE1FFF07FFC3FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F83FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF81F0780FFFFFFFFFF80F0780FFFFFFFFFFC0F0700FFFFFFFFFFC070601FFFFFFFFFFC030401FFFFFFFFFFC010001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a153~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~38_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[25] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [25] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [25]))

	.dataa(\inst|oitoPixels_8bits_2 [25]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [25]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[25] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[25] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [25] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [25])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [25]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[25]~39_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [25]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[25] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \inst|Selector6~3 (
// Equation(s):
// \inst|Selector6~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [25]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [25]))))

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [25]),
	.datad(\inst|oitoPixels_8bits_1 [25]),
	.cin(gnd),
	.combout(\inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~3 .lut_mask = 16'hA820;
defparam \inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[49] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [49] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [49]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[49]~41_combout ),
	.datab(\inst|oitoPixels_8bits_1 [49]),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [49]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[49] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_1[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \inst|Selector6~4 (
// Equation(s):
// \inst|Selector6~4_combout  = (\inst|x [0] & ((\inst|oitoPixels_8bits_1 [49]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [49]))

	.dataa(\inst|oitoPixels_8bits_2 [49]),
	.datab(gnd),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [49]),
	.cin(gnd),
	.combout(\inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~4 .lut_mask = 16'hFA0A;
defparam \inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \inst|Selector6~5 (
// Equation(s):
// \inst|Selector6~5_combout  = (\inst|Selector6~2_combout ) # ((\inst|Selector6~3_combout ) # ((\inst|Selector6~4_combout  & \inst|estado_atual.acessar_mem~q )))

	.dataa(\inst|Selector6~2_combout ),
	.datab(\inst|Selector6~3_combout ),
	.datac(\inst|Selector6~4_combout ),
	.datad(\inst|estado_atual.acessar_mem~q ),
	.cin(gnd),
	.combout(\inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~5 .lut_mask = 16'hFEEE;
defparam \inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h800019F5FFE0000FF800019F1FFE0000FF800019F1FFE0000FF80001FFDFFE0000FF80001FFDFFE0000FF80001FFFFFE0000FF80001FFF87E0000FF80001FFFFFE0000FF800011BFDFE0000FF800011FFDC20000FF800011BFCC20000FF800011BFDE60000FF80001DFFFC20000FF80001FFFFFA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF00200047FFCFF8FFF8037B047FFCFF8FFF8037F047FFCFF8FFF803FF047FFCFF8FFF803F7047FFCFFCFFF883F7047FFCFF8FFF883F7047FFCFFCFFF883FF047FFCFFCFFF881FF047FFCFFCFFF885FF047FFCFFCFFF885FF047FFCFFCFFF885FF047FFCFFCFFF885FD007FFCFFCFFF885FD007FFCFFCFFF881E900FFFCFFCFFF8804308FFF8FFCFFF8800308FFF8FFCFFF8004308FFF8FFCFFF8004308FFF8FFCFFF8404308FFF8FFCFFF8404008FFF8FFCFFF8404008E078FFCFFF8400008E078FFCFFF8400008FFF8FFCFFF8403008FFF8FFCFFFC403000FFF8FFCFFFC401010FFF8FFCFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hC401010FFF8FFCFFFC402010FFF8FFCFFFC002010FFF8FFCFFFC200010FFF9FFCFFFC203011FFF9FFCFFFC203011FFF9FFC7FFC203011FFF9FFC7FFC203001FFF9FFC7FFC203021DFF9FFC7FFC203021DFF9FFC7FFC007021DFF9FFC7FFE101021DFF9FFC7FFE101021DFF9FFC7FFE101021DFF9FFE7FFE101021DFF9FFE7FFE100043FFF9FFE7FFE101043FFF9FFE7FFE081043FFF1FFE7FFE081043FF71FFE7FFE080043FF71FFE7FFE0830C3FF71FFE7FFF083083FF71FFE7FFF0C3083FF71FFE7FFF043083FF71FFE7FFF043187FFF1FFE7FFF043187FFF1FFE7FEF063107FFF1FFE7FFF063107FFF3FFE3FEF030307FFF3FFE3FFF830307FFF3FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h30607FFF3FFE3BFF81860FFFF3FFE3FFF81CE0FFFF3FFE3FFF81FC0FBFF3FFF3FFFC0FC0FBFF3FFF3FFFC0F80FBFE3FFF3FFFC0780FBFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0001FFFE3FFF3FFFE0001FFFE3FFF3FFFE0003FFFE3FFF3FFFE0003FFEE3FFF1FFFE0003FFEE3FFF1FFFF0003FFEE3FFF1FFFF0007F7EE7FFF1FFFF0007F7FE7FFF1FFFF0007F7FE7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFE03FFFFC7FFF9FFFFE03FEFFC7FFF9FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFDC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC010001FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'hF80F00007FFFFFFFFF81F00007FFFFFFFFF01F00007FFFFFFFFF03F00007FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC3FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'hFF000003FFFFFFE0FEF004003FFFFFFE1FDF002003FFFFFFE1FBF000001FFFFFFE1FBF001001FFFFFFE1F7F001001FFFFFFE1F7F000001FFFFFFE1FFF000801FFFFFFC3EFF000401FFFFFFC3FFF000001FFFFFFC3DFF000001FFFFFFC3DFF000001FFFFFFC3FFF000200FFFFFFC3FFF000000FFFFFFC7BFF000100FFFFFFC7FFF000000FFFFFF87FFF000000FFFFFF87FFF000000FFFFFF877FF000000FFFFFF87FFF000080FFFFFF87FFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8EFFF0000407FFFFF8FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF1FFFF0000203FFFFF1DFFF0000003FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFE1FFFF0000003FFFFE1FFFF0000103FFFFE3BFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFC77FFF0000001FFFFC77FFF0000001FFFFC7FFFF0000001FFFFC7FFEF0000001FFFFC7FFCF0000000FFFFC7FFDF0000040FFFFC7FFBF0000040FFFFC7FFFF0000000FFFFC7FFFF0020000FFFFC7FF7F0010000FFFFCFFFFF0000000FFFFCEFFFF0000000FFFF8EFFFF0008000FFFF8FFEFF0000000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h7FFFDC7FFF8FFFFF07FDFD8FFFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFF8EFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFFF07FBFF8FFFFCFFFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07F7FF8FFFFC7FFFF07FFFF8FFFFC7FFFF07EFFF8FFFFC7FFFF07DFFB0FFFFC7FFFF07DFFB1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFE7FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFEC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0FFFF07FFDC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFB87FFFFF87FFF07FFB87FFFFF87FFF07FFF8FFFFFF87FFF07FFF8FFFFFFC7FFF07FF70FFFFFFC7FFF07FF70FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3FFF07FEF0FFFFFFC3FFF07FEF0FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFE3FFF07FDE1FFFFFFE3FFF07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FFF07FFE1FFFFFFE1FBF07F7C1FFFFFFE1FFF07EFC1FFFFFFE1FFF07EFC3FFFFFFE1FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070700FFFFFFFFFFC030601FFFFFFFFFFC010001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h04000FFFF8FFFFF0000000FFFF8FFFFF00000007FFF8FFDFF00000207FFF8FFDFF00000007FFF8FFFFF00000007FFF9FFFFF00000007FFF9FFFFE00000007FFF9FFFFE00000007FFF9FFFFC00010007FFF9DFFFC00000007FFF1DFBF800000007FFF1DFFF800000007FFF1FFFF800000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000008003FFF1FFFF000008003FFF1FFFE000000003FFF3FFFE000000003FFF3FFFE000000003FFF3FF7E000000003FFF3FF7C000000003FFF3FF7C000000003FFF3FFFC030000003FFF3FFFC078000003FFF3FFFC0F8004003FFE3FFFC0FC004003FFE3FFF81FC000003FFE3FFF81FE000003FFE3BFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h0003FFE3BFF83FE000003FFE3BFF83FF000003FFE3BFF83FF000003FFE3FFF87FF000003FFE7FFF07FF000001FFE7FFF07FF800001FFE7FFF07FF800001FFE7FFF07FF800001FFE7FEF0FFF800001FFE7FEF0FFF800001FFE7FEF0FFFC00001FFE7FEF0FFFC02001FFE7FFE0FFFC00081FFE7FFE0FFFC02001FFE7FFE1FFFC02081FFE7FFE1FFFC00081FFE7FFE1F9FE02081FFC7FFE1F8FE00001FFC7FFE1F8FE00081FFC7FFE1F8FE00001FFC7FFE1FBFE00001FFC7FFE3FBFE00001FFC7FFC3FFFE00001FFC7FFC3FFFE00001FFC7FFC3FFFF00001FFC7FFC3FFFF00001FFCFFFC3FFFF00001FFCFFFC3FFFF00000FFCFFFC3FFFF00000FFCFFFC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h00FFCFFFC7FFFF00000FFCF7FC7FFFF01F80FFCF7FC7EC9F00000FFCF7FC7FFFF80000FFCF7FC7F7FF80000FFCF01C7D7FF80000FFCF7F87F7FF80000FFCFFF87F7FF80000FFCFFF87F7FF80000FFCFFF87F7FF80000FFCFFF87F7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FEC9F80000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FF8FFF8FF7FFC0000FFCFFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FFF9FC0000FF8FFF1FED9FC0000FF8FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'hFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FF03FC0000FF80001FF43FE0000FF80001FF23FE0000FF80001FF23FE0000FF80001FFEBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001EFDFFE0000FF80001FDDFFE0000FF800011D1FFE0000FF;
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~32_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[17] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [17] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [17])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [17]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [17]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[17] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[17] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [17] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [17]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [17]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[17]~33_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [17]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[17] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneive_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [17])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [17])))))

	.dataa(\inst|estado_atual.paridade~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_1 [17]),
	.datad(\inst|oitoPixels_8bits_2 [17]),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hA280;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 57;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000FFFF9DFFFF0000000FFFF1DFFFF0004000FFFF1FFFFF0000000FFFF1FFFFF0000000FFFF1FFFFF0000000FFFF1FFBFE0000000FFFF1FFFFC0002000FFFF1FFFFC0000000FFFF1FFFF80000000FFFF1FFFF800000007FFF3FFFF800000207FFF3FFFF000000207FFF3FFFF000010007FFF3FF7F000000007FFF3FF7F000000007FFE3BFFE000000007FFE3BFFE000000007FFE3BFFE000000007FFE3BFFC000000007FFE3FFFC000000007FFE3FFFC000008007FFE3FFFC000008007FFE3FFFC000000007FFE3FFF8000000007FFE7FFF8078000007FFE7FEF80F8000007FFE7FEF81F8000003FFE7FEF81FC000003FFE7FEF83FC000003FFE7FFF03FC00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h0003FFE7FFF03FE000003FFE7FFF07FE000003FFE7FFF07FE000103FFE7FFF07FF004103FFC7FFF07FF004003FFC7FFF0FFF004103FFC7FFF0FFF000003FFC7FFE0FFF000003FFC77FE0FFF800003FFC77FE0FFF800003FFC77FE1FFF800003FFCF7FE1FFF800003FFCF7FE1FFF800003FFCF7FE1FFFC00003FFCFFFE1FDFC00003FFCFFFC1FFFC00003FFCFFFC3F8FC00003FFCFFFC3F8FC00001FFCFFDC3F8FC00001FFCFFDC3F8FC00001FFCFFDC3FEFC00001FFCFFDC3FEFE00001FFCFFDC3FFFE00001FFCFFDC3FFFE00001FFCFFDC7FFFE00001FFCFFFC7FFFE00001FFCFFFC7FFFE00001FF8FFFC7FFFE00001FF8FFF87FFFE00001FF8FFF87FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h01FF8FFF87FFFF00001FF8FFF87FFFF03701FF8FFF87C9BF00001FF8FFF8FFFFF00001FF8FFF8FFF7F00001FF8F038FFF7F00001FF8FFF8FFF5F00001FF9FFF8FFF7F00001FF9FFF8FFF5F00001FF9FFF8FFF7F00001FF9FFF8FFF5F00001FF9FFF0FFF7F80001FF9FFF0FFF5F80001FF9FFF0FFF7F80001FF9FFF0FFF7F80001FF9FFF0FC9BF80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF5F80001FF9FFF1FFF7F80001FF9FFF1FFF5F80000FF9FFF1FFF7F80000FF9FFF1FFF5F80000FF9FFF1FFF7F80000FF9FFF1FFF5F80000FF9FFF1FFF7F80000FF9FFF1FFF5F80000FF9FFF1FCFFF80000FF9FFF1FC9BFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FE3FFC0000FF80003FE0FFC0000FF80003FE87FC0000FF80003FF07FC0000FF80003FF77FC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFF0FC0000FF00003FF7FFC0000FF00003FFFFFC0000FF000027F9FFC0000FF;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 57;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF801FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFF8070001FFFFFFFFFF80F0001FFFFFFFFFF80F0000FFFFFFFFFF81F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'hF01F0000FFFFFFFFFF03F0000FFFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFE07F00007FFFFFFFFE07F00007FFFFFFFFE07F00007FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00003FFFFFFFFC0FF00003FFFFFFFFC1FF00003FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF81FF00001FFFFFFFF83FF00001FFFFFFFF83FF00001FFFFFFFF83FF00001FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFE0FFF000007FFFFFFE0FFF000007FFFFFFE1FFF000007FFFFFFE1FFF000007FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'hFF000003FFFFFFE1FDF000003FFFFFFE1FBF000003FFFFFFE1FBF002003FFFFFFC3F7F000003FFFFFFC3FFF000003FFFFFFC3EFF000003FFFFFFC3EFF000803FFFFFFC3FFF000001FFFFFFC3DFF000001FFFFFFC7FFF000001FFFFFF87FFF000401FFFFFF87BFF000001FFFFFF87FFF000001FFFFFF87FFF000201FFFFFF877FF000001FFFFFF8F7FF000000FFFFFF8FFFF000100FFFFFF8FFFF000000FFFFFF0FFFF000000FFFFFF0EFFF000000FFFFFF0FFFF000080FFFFFF0FFFF000000FFFFFF0FFFF000000FFFFFF1FFFF000000FFFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFE1FFFF0000007FFFFE1FFFF0000007FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h0000007FFFFE1BFFF0000007FFFFE3BFFF0000207FFFFE3FFFF0000007FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFC3FFFF0000103FFFFC77FFF0000003FFFFC77FFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000003FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000081FFFFC6FFFF0000001FFFF8EFFDF0000001FFFF8EFFBF0000001FFFF8FFFFF0000001FFFF8FFF7F0000001FFFF8FFFFF0040001FFFF8FFFFF0020001FFFF8FFEFF0000001FFFF8FFEFF0010001FFFF8FFFFF0000040FFFF8FFFFF0008040FFFF9FFDFF0000000FFFF9FFDFF00;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h7FFFF8FFFF9FFFFE07FFFF8FFFF9FFFFE07FFFF8FFFF9FFFFE07FBFF8FFFF8FFFFE07FBFB8FFFF8FFFFE07FFFB1FFFF8FFFFE07FFFB1FFFF8FFFFE07F7FF1FFFF8FFFFE07F7FF1FFFF8FFFFE07FFFF1FFFF8FFFFE07EFFF1FFFF8EFFFE07DFFF1FFFF8FFFFE079FFF1FFFFCFFFFE07BFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFF61FFFFC7FFFE07FFF63FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFE3FFFE07FFEE3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC7FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFDC7FFFFE1FFFE07FFD87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF8FFFFFF1FFFE07FFB8FFFFFF0FFFE07FFB8FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF8FFFE07FF70FFFFFF8F7FE07FFF0FFFFFF8FFFE07FFF0FFFFFF8FFFE07FFF1FFFFFF87FFE07FEE1FFFFFF87FFE07FEE1FFFFFF87FFE07FFE1FFFFFF87FFE07FDE1FFFFFFC7FFE07FDE1FFFFFFC7FFE07FFE1FFFFFFC3EFE07FBC1FFFFFFC3FFE07FBC3FFFFFFC3FFE07F7C3FFFFFFC3FFE07F7C3FFFFFFC3FFE07EFC3FFFFFFE3FBE07EFC3FFFFFFE1FDE07DF83FFFFFFE1FFE07BF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h3FFFFFFE1FFE07BF87FFFFFFE1FFE07FF87FFFFFFE1FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07E07FFFFFFFFE07E07E07FFFFFFFFF07E07E07FFFFFFFFF07E07C07FFFFFFFFF03E07C0FFFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF81E0700FFFFFFFFFF80E0701FFFFFFFFFF80E0601FFFFFFFFFFC060401FFFFFFFFFFC020001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF801FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 57;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h000027F9FFC0000FF000027F9FFC0000FF00002FF9FFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF000023BBDFC0000FF000023BF9C40000FF0000233FBC40000FF000023B79E40000FF00003BF3DC40000FF00003BF3FE40000FF00003FFFFEC0000FF00003FFFFFC7FF8FF80003FFFFFC7FF8FF80003FFFFFC7FF8FF80003FFFFFC7FF8FF80003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFCFFF8FF9FFF1FFFFFCFFF8FF9FFF1FFFFFCFFF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'hFF1FFFFFCFFF8FF9FFF1FFFFFCFFF8FF9FFF1000004FFF8FF9FFF1010200FFF8FF9FFF105EA00FFF8FF9FFF105EA00FFF8FF9FFF105EA00FFF8FF9FFF107EE00FFF8FF9FFF107EE08FFF8FF9FFF107E608FFF8FF9FFF107F408FFF8FF9FFF107FD08FFF9FF9FFF107F508FFF9FF9FFF107B908FFF9FF9FFF107B908FFF9FF9FFF007A808FFF9FF9FFF007A808FFF9FF9FFF003A808FFF9FF9FFF0800208FFF9FF9FFF0800208FFF9FF9FFF0808200FFF9FF9FFF8808200FFF9FF9FFF8808210FFF9FF9FFF8808210FFF9FF9FFF8800011C079FF8FFF8800011C079FF8FFF8800011FF79FF8FFF8806011FF79FF8FFF8006011FF79FF8FFF8404011FF79FF8FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h8404011FF79FF8FFF8406011FF71FF8FFF8400021FF71FF8FFF8400021FFF1FFCFFF8400021FFF1FFCFFF8406021FFF1FFCFFFC406021FFF1FFCFFFC006021FFF1FFCFFFC202023FFF1FFCFFFC200023FFF1FFCFFFC200063FFF1FFCFFFC200043FFF1FFCFFFC200043FFF1FFCFFFC202043FFF1FFCFFFC302043FFF3FFCFFFC102043FFF3FFCFFFE100043FFF3FFCFFDE100083FFF3FFCFFFE100083FFF3FFCFFFE101087FFF3FFCFFDE186087BFF3FFC7FFE086087BFF3FFC7FFE086187BFF3FFC7FFE087107BFF3FFC7FFE086107BFE3FFC7FFF0C6107FFE3FFC7FFF046307FFE3FFE7FFF06730FFFE3FFE7FFF06020FFFE3FFE7FFF06060FFEE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h3060FFEE3FFE7FFF038C0FFEE3FFE7FFF03DC0FFEE3FFE7FFF81FC1FFEE3FFE7FFF81F81FFFE3FFE7FFF80F81FFFE7FFE7FFF80701FFFE7FFE7FEF80201FFFE7FFE3FFFC0001FFFE7FFE3FFFC0003F7FE7FFE3FFFC0003F7FC7FFE3FFFC0003F7FC7FFE3FFFC0003FFFC7FFE3FFFE0007FFFC7FFE3FFFE0007FFFC7FFE3BFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF001FEFDC7FFF3FFFF801FEFDC7FFF1FFFF801FFFDCFFFF1FFFFC03FFFFCFFFF1FFFFC03FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FDFF8FFFF1DFFFE07FDFF8FFFF1FFFFE0;
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a57~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~34_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[57] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [57] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [57])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [57]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[57]~35_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [57]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[57] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_1 [57]))) # (!\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_2 [57]))))

	.dataa(\inst|oitoPixels_8bits_2 [57]),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(\inst|Add0~0_combout ),
	.datad(\inst|oitoPixels_8bits_1 [57]),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hC808;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \inst|Selector6~10 (
// Equation(s):
// \inst|Selector6~10_combout  = (\inst|Selector6~9_combout ) # ((\inst|Selector6~5_combout ) # ((\inst|Selector6~0_combout ) # (\inst|Selector6~1_combout )))

	.dataa(\inst|Selector6~9_combout ),
	.datab(\inst|Selector6~5_combout ),
	.datac(\inst|Selector6~0_combout ),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \inst|cor_out[1] (
// Equation(s):
// \inst|cor_out [1] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|Selector6~10_combout )) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|cor_out [1])))

	.dataa(\inst|estado_atual.inicio~clkctrl_outclk ),
	.datab(gnd),
	.datac(\inst|Selector6~10_combout ),
	.datad(\inst|cor_out [1]),
	.cin(gnd),
	.combout(\inst|cor_out [1]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[1] .lut_mask = 16'hF5A0;
defparam \inst|cor_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneive_lcell_comb \inst1|new_cor[1]~4 (
// Equation(s):
// \inst1|new_cor[1]~4_combout  = (\inst1|new_cor[0]~2_combout  & (((\inst|cor_out [1])))) # (!\inst1|new_cor[0]~2_combout  & ((\inst1|always0~2_combout ) # ((\inst1|new_cor[1]~1_combout ))))

	.dataa(\inst1|always0~2_combout ),
	.datab(\inst1|new_cor[1]~1_combout ),
	.datac(\inst|cor_out [1]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[1]~4 .lut_mask = 16'hF0EE;
defparam \inst1|new_cor[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N24
cycloneive_lcell_comb \inst9|Ram0~16 (
// Equation(s):
// \inst9|Ram0~16_combout  = (((\inst1|new_cor[3]~5_combout  & \inst1|new_cor[1]~4_combout )) # (!\inst9|Ram0~14_combout )) # (!\inst9|Ram0~15_combout )

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst1|new_cor[3]~5_combout ),
	.datac(\inst9|Ram0~14_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~16 .lut_mask = 16'hDF5F;
defparam \inst9|Ram0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 52;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h800020030840000FF800020010840000FF800020010840000FF800020010840000FF800020010840000FF80003FFF0840000FF80003FFF0840000FF80003FFFFDC0000FF80003333CFC0000FF80003B33E840000FF8000233BE840000FF8000333F8840000FF80003B7BA8C0000FF80003BFBEE40000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1012A04FFF8FF9FFF1010A00FFF8FF9FFF1052A00FFF8FF9FFF1050A00FFF8FF9FFF1072200FFF8FF9FFF1050100FFF8FF9FFF1052100FFF8FF9FFF1050108FFF8FF9FFF0050308FFF8FF9FFF0052108FFF8FF9FFF0052908FFF8FF9FFF0052908FFF8FF9FFF0842908FFF8FF9FFF0812808FFF8FF8FFF0810208FFF8FF8FFF8800208FFF9FF8FFF8808208FFF9FF8FFF8800200FFF9FF8FFF8800200FFF9FF8FFF8800210FFF9FF8FFF8800000FFF9FF8FFF8800010FFF9FF8FFF8000010FFF9FF8FFF8006011FFF9FF8FFF8007011FFF9FF8FFF8405011FFF9FF8F3F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h8405011FFF9FFCFFF8401011FF79FF8FFF8403001FFF9FFCFFF8401001FF79FFCFFF8400001FFF1FFCFFF8404021FF71FFCFFFC006021FFF1FFCFFFC002021FFF1FFCFFFC200021FFF1FFCFFFC200021FFF1FFCF7FC203023FFF1FFCF7FC201003FFF1FFCFFFC201043FFF1FFCFFDC003043FFF1FFCF7FC105043FFF3FFCF7FC101043FFF1FFCFFDC105043FFF1FFC7FFE101043FFF1FFC7FFE103003FFF3FFC7FFE101083FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE085087FFF3FFC7FFE087187FFF3FFC7FFE085187FFF3FFC7FFF047107FFF3FFC7FFF047107BFE3FFE7FFF047307FFE3FFE7FFF06030FFFE3FFE7FFF02060FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h30E0FFFE3FFE7FFF030C0FFFE3FFE7FFF818C0FFFE3FFE7FFF81FC0FFEE3FFE7FEF80FC1FFEE3FFE3FFF80F01FFEE3FFE3FFF80781FFFE7FFE3FFF80001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFFE7FFE3BFFC0003FFFE7FFE3FFFC0003FFFE7FFF3BFFC0003F7FC7FFE3FFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF801FFFFC7FFF1FFBF801FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC03FFFDC7FFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1DFDFE07FFFF8FFFF9DFFFE07FFFF8FFFF9FFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h7FFFF8FFFF9FFFFE07FFFF8FFFF8FFEFE07FFFF8FFFF8FFFFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFF7E07FFFF9FFFF8FFFFE07FFFF0FFFF8FFFBE07FFFF1FFFF8FFFFE07F7FF1FFFF8FFFFE07FFFF1FFFF8FFFFE07FFFF1FFFF8FFFFE07FFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFFE3FFFFC7FFFE07FFF61FFFFC7FFFE07FFFE3FFFFC77FFE07FFFE3FFFFC7FFFE07FFFE3FFFFC3FFFE07FFFE3FFFFE3FFFE07FFFE3FFFFE3FFFE07FFFE3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3FFFE07FFFC3FFFFE3FFFE07BFFC7FFFFE3FFFE07B;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFC7FFFFE1FFFE07BFFC7FFFFE1FFFE07BFFC7FFFFF1DFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07BFF87FFFFF1FFFE07FFF8FFFFFF0FFFE07FFF87FFFFF0EFFE07FFF8FFFFFF0FFFE07FFF8FFFFFF0FFFE07FFF0FFFFFF8FFFE07FFF0FFFFFF8F7FE07FFF0FFFFFF8FFFE07FF70FFFFFF87FFE07FFF0FFFFFF87FFE07FFF0FFFFFF87FFE07FFF1FFFFFF87FFE07FEE1FFFFFF87FFE07FFE1FFFFFFC7FFE07FFE1FFFFFFC7FFE07FFE1FFFFFFC3FFE07FFE1FFFFFFC3EFE07FFE1FFFFFFC3FFE07FBC1FFFFFFC3F7E07FFC3FFFFFFC3FFE07FFC3FFFFFFC3FBE07FFC3FFFFFFE1FFE07FFC3FFFFFFE1FFE07FFC3FFFFFFE1FFE07FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h3FFFFFFE1FEE07FF83FFFFFFE1FFE07FF83FFFFFFE0FFE07FF87FFFFFFE0FFE07FF87FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE0FFFFFFFF83FE07FE0FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC1FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC1FE07F81FFFFFFFFC0FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0700FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFFC020001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 52;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'hFFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FBFF8FFFF1FFFFF07FFFF8FFFF1DFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF1FFFFE03FDFFCFFFF1FFBFC03FFFFCFFFF1FFFFC01FFFFC7FFF1FFFF801FFFDC7FFF1FFFF800FFFDC7FFF1FFFF800FFFDC7FFF1FFFF000FEFFC7FFF3FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFE0003FFFC7FFE3FFFE0003FFFE7FFE3BFFC0003FFFE7FFE3FFFC0003F7FE7FFE3BFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFFC0001FFFE7FFE3FFF80101FFFE3FFE3FFF80781FFFE3FFE3FFF80F81FFFE3FFE3FFF80F80FFFE3FFE7FFF81FC0FFFE3FFE7FEF81FC0FFEE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'hFEE3FFE7FEF03FE0FFEE3FFE7FFF07FE0FFEE3FFE7FFF07FF07BFE3FFE7FFF07DF07BFF3FFE7FFF07DF07FFF3FFC7FFF07DF07FFF3FFC7FFE0FDF07FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF83FFF3FFC7FFE0FDF83FFF3FFC7FFE1FDF83FFF3FFC7FFE1FDF83FFF3FFC77FE1FDFC3FFF1FFC7FFE1FDFC3FFF3FFC77FC1FFFC3FFF1FFCFFFC1FBFC3FFF1FFCF7FC1FBFC3FFF1FFCFFFC3F8FC3FFF1FFCFFFC3F8FC1FFF1FFCFFFC3FAFE3FFF1FFCFFFC3FEFE1FFF1FFCFFFC3FFFE1FFF1FFCFFDC3FFFE1FFF1FFCFFDC3FFFE1FFF9FFCFFFC7FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFF87FFFE1FFF9FFCFFD87FFFE1FFF9FFCFFF87FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87CDBF0C0F9FF8FFF87CDBF0FFF9FF8FFF87CD9F0FFF9FFCFFF87FF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F8FFF9FF8FFF8FFF5F8FFF9FF8FFF0FFF5F8FFF8FF8FFF0FFF5F8FFF8FF8FFF0FC93F8FFF8FF8FFF0FC9BF8FFF8FF9FFF0FCD3F8FFF9FF9FFF0FFF5F8FFF8FF9FFF0FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5F87FF8FF9FFF1FFF5FC7FF8FF9FFF1FCD9FC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FCDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF1FFC0000FF80001FF1FFC0000FF80001FF1FFC0000FF80001FF07FC0000FF80001FF47FC0000FF80001FF77FC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800020010840000FF800020010840000FF800020910840000FF800020010840000FF;
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a52~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a244~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~92_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[52] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [52] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [52]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [52]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [52]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[52] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[52] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [52] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [52])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [52]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[52]~93_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [52]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[52] .lut_mask = 16'hAACC;
defparam \inst|oitoPixels_8bits_1[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \inst|Selector9~8 (
// Equation(s):
// \inst|Selector9~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [52]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [52]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.acessar_mem~q ),
	.datac(\inst|oitoPixels_8bits_2 [52]),
	.datad(\inst|oitoPixels_8bits_1 [52]),
	.cin(gnd),
	.combout(\inst|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~8 .lut_mask = 16'hC840;
defparam \inst|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 36;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h800001558060000FF800003108060000FF800003108060000FF800001D98060000FF800001108060000FF80001FFF8060000FF80001FFF8060000FF80001F7B87E0000FF800031FB8FE0000FF800011FB8860000FF800011BB8860000FF800011BBDA40000FF800015BB8A40000FF800015BFAFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hFF1FFFFFC7FFCFF9FFF10000047FFCFF8FFF10380047FF8FF8FFF10000047FF8FF8FFF1011A047FF8FF8FFF1010A047FF8FF8FFF105DF047FF8FF8FFF1010B047FF8FF8FFF00107047FF8FF8FFF00005047FF8FF8FFF005F7007FF8FF8FFF0000F007FF8FF8FFF0053700FFF8FF8FFF8842300FFF8FF8FFF885EB00FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF880C308FFF8FF8FFF8800308FFF8FF8FFF8800308FFF8FF8FFF8800208FFF8FF8FFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000000FFF8FFCFFF8000000FFF8FFCFFF8407000FFF8FFCFFF8405010FFF9FFCFFF8405010DFF9FFCFFF8405010FFF9FFCF3F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h8405010FFF9FFCFFF8405011DFF9FFCF7FC407011FFF9FFCF7DC000011DFF9FFCFFFC000011DFF9FFCFFFC205021FFF9FFCFFDC201001FFF9FFCFFDC200021FFF9FFCFFFC200021FFF9FFCFFFC200021FFF9FFCFFFC201021FFF1FFC7FFC205021FF71FFC7FFC005021FFF1FFC7FFC105023FF71FFC7FFE105043FFF1FFC7FFE105043FF71FFC7FFE107043FFF1FFC7FFE107043FFF1FFC7FFE0070C3FFF1FFC7FFE085003FFF1FFC7FFE085083FFF1FFE7FFE085083FFF1FFE7FFE085087FFF3FFE7FFF085087FFF1FFE7FFF045187FFF3FFE7FFF045107FFF3FFE7FFF047307FFF3FFE7FFF067107FFF3FFE7FFF020307FFF3FFE7FFF020207BFF3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h3060FFFE3FFE3FFF81060FBFE3FFE3FEF818C0FFFE3FFE3FFF81FC0FFFE3FFE3FFF80FC0FFFE3FFE3FFF80F80FFFE3FFE3FFF80781FFFE3FFE3BFFC0001FFFE3FFF3FFFC0001FFFE3FFE3FFFC0001FFFE3FFF3FFFC0001FFFE7FFF3FFFC0003FFFE3FFF3FFFE0003FFFE3FFF3FFFE0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0007F7FC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF800FFFFC7FFF1FFFF801FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC03FFFFC7FFF1DFFFE03FFFFC7FFF9FFDFE07FFFDC7FFF9FFFFF07FFFFC7FFF9FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 36;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFF8070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF01F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF0FFFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'hFF07FFC3FFFFFFE1FEF07BFC3FFFFFFE1FCF07BFC3FFFFFFE1FEF07DFC3FFFFFFE1FEF07EFC1FFFFFFE1FEF07EFC1FFFFFFC1FEF07FFE1FFFFFFC3FEF07F7E1FFFFFFC3FEF07FFE1FFFFFFC3FEF07FBE1FFFFFFC3DEF07FBE1FFFFFFC3FEF07FFE1FFFFFFC3FEF07FDF1FFFFFFC7FEF07FFF0FFFFFF87FEF07FFF0FFFFFF87FEF07FEF0FFFFFF87FEF07FEF0FFFFFF877EF07FFF0FFFFFF87FEF07FFF8FFFFFF87FEF07FF78FFFFFF8FFFF07FF78FFFFFF8FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFF87FFFFF0FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h07FFDC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFF1FFFFC77FFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFBF07FFFF1FFFFC7FFFF07BFFF8FFFFCEFFFF07DFFB9FFFF8FFFFF07DFFB8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h7FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8EFFBF07FFFF8FFFF8EFFDF07F7FF8FFFFCFFFDF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07EFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFC3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFD87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF8FFFFFF8F7FF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FF70FFFFFF87BFF07FFF0FFFFFF87FFF07FFF0FFFFFFC7FFF07FEF0FFFFFFC7FFF07FFE1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFC1FFFFFFE1FFF07F7C1FFFFFFE1FFF07FFC1FFFFFFE1FFF07FFC3FFFFFFE1FFF07FFC3FFFFFFE1FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h3FFFFFFE1FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 36;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'hFFFF8FFFF8FFFFF07FBFF8FFFF8FFDFF07FFFFCFFFF8FFFFF07FFFFCFFFF9FFFFF07FFFFCFFFF9FFFFF07FDFDC7FFF9DFFFE03FFFDC7FFF1DFFFC01FFFDC7FFF1FFBFC01FFFFC7FFF1FFBFC01FFFFC7FFF1FFFF800FEFFC7FFF1FFFF800FEFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFE7FFF1FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FF7E0003F7FE7FFF3FFFE0003F7FE3FFF3FFFE0001FFFE7FFE3FFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFFC0001FFEE3FFE3BFFC0501FFEE3FFE3FFFC0780FFEE3FFE3BFF80780FFEE3FFE3FFF80F80FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FBFF3FFE3FFF81FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'hBFF3FFE3FFF83FE07BFF3FFE7FFF03FE07FFF3FFE7FFF07FE07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FEF07DF07FFF3FFE7FFF0FDF87FFF3FFE7FFF0FDF83FFF3FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFC7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FCFC3FFF1FFC7FFC1FCFC1FFF1FFC7FFC1FCFC1FFF9FFC7FFC3F8FE1DFF9FFC7FFC3F8FE1DFF9FFCFFFC3FEFE1DFF9FFCF7FC3FFFE1DF79FFCFFFC3FFFE1DF79FFCF7FC3FFFE1DF79FFCFFFC3FFFE1DF79FFCF7FC3FFFF1DF79FFCFFFC3FFFF1DF79FFCFFFC7FFFF0DF79FFCFFF87FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h79FFCFFF87FFFF0FF79FFCFFF87ED9F0E079FFCFFF87EDBF0FFF9FFCFFF87E89F0FFF9FFCFFF87FEFF0FFF8FFCFFF87DAFF0FFF8FFCFFF87DAFF0FFF9FFCFFF87DAFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDAFF8FFF8FF8FFF8FC89F8FFF8FF8FFF8FED9F87FF8FF8FFF8FFAFF87FF8FF8FFF8FDAFF87FF8FF8FFF0FDAFF87FF8FF8FFF0FDAFF87FF8FF8FFF0FFEFF87FF8FF8FFF1FDAFFC7FFCFF8FFF0FDAFFC7FFCFF8FFF0FDAFFC7FFCFF8FFF1FFEFFC7FFCFF8FFF1FDAFFC7FFCFF8FFF1FDAFFC7FFCFF8FFF1FE89FC7FFCFF8FFF1FCDDFC7FFCFF8FFF1FEDBFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FFBFFC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF07FC0000FF80001FF17FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800001BF8860000FF800001108060000FF800001108060000FF800001108060000FF;
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a36~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~88_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[36] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [36] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [36])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout ),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [36]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [36]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[36] .lut_mask = 16'hCFC0;
defparam \inst|oitoPixels_8bits_2[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[36] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [36] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [36])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [36]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[36]~89_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [36]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[36] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneive_lcell_comb \inst|Selector9~5 (
// Equation(s):
// \inst|Selector9~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [36]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [36]))))

	.dataa(\inst|estado_atual.espera_2~q ),
	.datab(\inst|oitoPixels_8bits_2 [36]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [36]),
	.cin(gnd),
	.combout(\inst|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~5 .lut_mask = 16'hA808;
defparam \inst|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 44;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFFC070700FFFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'hF81F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07C07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'hFF07FF83FFFFFFE1FDF07BFC3FFFFFFE1FDF07BFC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07FFC3FFFFFFC1F7F07EFC3FFFFFFC3FFF07FFC1FFFFFFC3FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3DFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC7FFF07FDE1FFFFFF87BFF07FDF1FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF877FF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF8FFFF07FFF8FFFFFF8FFFF07FF78FFFFFF0FFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h07FFDC7FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC37FFF07FFFE3FFFFC77FFF07FFFE1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFBF07FFFF1FFFFC7FFFF07FFFF1FFFF8EFFFF07BFFF1FFFF8FFF7F07DFFF8FFFF8FFFFF07DFFB8FFFF8FFFFF07EFFB8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h7FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FBFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFB0FFFF8FFFDF07FFFB1FFFFCFFFFF07EFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFE1FFFFC77FFF07FFF61FFFFC7FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hFFC3FFFFE1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFD87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFF8FFFFFF8FFFF07FFF8FFFFFF8F7FF07FFF0FFFFFF8F7FF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFE1FFFFFFC7FFF07FFE1FFFFFFC7FFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07FFC1FFFFFFC3FFF07FFC1FFFFFFC3FFF07FFC3FFFFFFE1FFF07FFC3FFFFFFE1FFF07FFC3FFFFFFE1FDF07DFC3FFFFFFE1FEF07FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h3FFFFFFE1FEF07FF83FFFFFFE1FFF07FF83FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FE0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFF83FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07E07FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0701FFFFFFFFFF8070601FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 44;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h800030010840000FF800020010840000FF800020010860000FF800020010840000FF800020010860000FF80003FFF0840000FF80003FFF0860000FF800011FFFDE0000FF80003333CDC0000FF80003B33C860000FF8000333BC840000FF8000333B8C40000FF8000173B88C0000FF8000173FEFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1040304FFF8FF9FFF1040100FFF8FF9FFF1040900FFF8FF8FFF0040B00FFF8FF8FFF0040300FFF8FF8FFF0042308FFF8FF8FFF0042108FFF8FF8FFF0842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF8800108FFF8FF8FFF8800308FFF8FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800200FFF9FF8FFF8000000FFF9FF8FFF8000000DFF9FF8FFF8000010FFF9FFCFFF8405010DFF9FFCFFF8405010FFF9FFCFFF8405011FFF9FFCF3F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h8405011FFF9FFCFFF8401011FFF9FFCFFF8400011FFF9FFCFFF8400001FFF9FFCF7FC400031FFF9FFCFFFC005021FFF9FFCFFFC207021FF79FFCF7DC200021FFF1FFCFFDC200021FF71FFCF7FC200021FFF1FFCFFDC200021FF71FFCFFFC205021FFF1FFCFFDC305043FFF1FFCFFFC107043FFF1FFC7FFC105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105043FFF1FFC7FFE105003FFF1FFC7FFE005083FFF1FFC7FFE085083FFF1FFC7FFE085087FFF3FFC7FFE085087FFF3FFE7FFE085087FFF3FFE7FFF0C5107FFF3FFE7FFF045107FFF3FFE7FFF047107FFF3FFE7FFF067307FFF3FFE7FFF060207FFE3FFE7FFF02020FFFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h3060FFFE3FFE7FFF03040FFFE3FFE7FFF818C0FFFE3FFE3FEF81FC0FFFE3FFE3FFF80F80FFFE3FFE3FFF80F81FFFE3FFE3FFF80701FFEE3FFE3FFF80001FFEE3FFE3FFFC0001FFEE3FFE3FFFC0001FFFE3FFE3FFFC0003FFFE3FFE3FFFC0003FFFE7FFE3FFFC0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0003FFFC7FFF3FFFE0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFFF801FFFFC7FFF1FFBF801FFFFC7FFF1FFFFC01FFFFC7FFF1FFFFC03FFFFC7FFF1FFFFE03FFFDC7FFF1FFFFE07FFFF8FFFF1DFFFF07FFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FFFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a44~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a236~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~90_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[44] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [44] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [44]))

	.dataa(\inst|oitoPixels_8bits_2 [44]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [44]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[44] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[44] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [44] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [44])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [44]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[44]~91_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [44]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[44] .lut_mask = 16'hAACC;
defparam \inst|oitoPixels_8bits_1[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \inst|Selector9~6 (
// Equation(s):
// \inst|Selector9~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [44]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [44]))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [44]),
	.datad(\inst|oitoPixels_8bits_1 [44]),
	.cin(gnd),
	.combout(\inst|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~6 .lut_mask = 16'hA820;
defparam \inst|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \inst|Selector9~7 (
// Equation(s):
// \inst|Selector9~7_combout  = (\inst|Selector9~5_combout ) # (\inst|Selector9~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector9~5_combout ),
	.datad(\inst|Selector9~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~7 .lut_mask = 16'hFFF0;
defparam \inst|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'hFFFDC7FFF8FFFFF03FFFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE01FEFFC7FFF8FFFFE00FEFFE7FFF8FFFFC00FFFFE7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFFF8007FFFE3FFF9FFBF8007FFEE3FFF1FFBF0003F7EE3FFF1FFFF0003FFEE3FFF1DFFF0003FFFE3FFF1FFFF0003FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFF3FFF1FFFC0000FBFF3FFF3FFFC0000FFFF3FFF3FF7C0380FFFF3FFF3FFFC07C0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC1FC07FFF1FFF3FFF81FE07FFF1FFF3FFF81FF07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'hFFF3FFE3FFF81FE07FFF1FFE3FFF83FF07FFF1FFE3FFF83FF07FFF1FFE3FFF83CF03FFF1FFE3FFF03CF83FF71FFE3FFF07CF83FF71FFE3BFF07EF83DF71FFE3BFF07CF83DF79FFE3FFF07CF83DF79FFE3FFF07CFC3DF79FFE7FFF0FCFC3FFF9FFE7FFF0FCFC3FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FFE0FCFC1FFF9FFE7FEE0FFFE1FFF9FFE7FFE1FC7E1FFF9FFE7FFE1FC7E1FFF9FFE7FEE1FCFE1FFF9FFE7FFE1FC7E1FFF8FFE7FFE1FE7E1FFF8FFE7FFE1FF7E0FFF8FFC7FFE1FF7F0FFF8FFC7FFC3FFFF1FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC3E4DF8E07CFFC7FFC7E4DF8FFFCFFC7FFC7E4DF8FFFCFFC7FFC7FFFF8FFFCFFCFFFC7FFBF87FFCFFCFFFC7FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF87FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFBF87FFCFFCFFF87FFFF87FFCFFCFFF8FFFBFC7FFCFFCFFF87E49FC7FFCFFCFFF8FE4DFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFBFC7FFCFFCFFF8FFFFFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FFFBFC7FFC7FCFFF8FE4DFC7FFC7FCFFF8FECFFC7FFC7FCFFF8FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h7FCFFF8FFFFFC7FFC7F8FFF8FFFFFC3FFC7FCFFF8FFFFFE3FFC7F8FFF8FFFFFE00007F8FFF8FFFFFE00007F8FFF9FFFFFE00007F8FFF9FF87FE00007F80001FF07FE00007F80001FF13FE00007F80001FF03FE00007F80001FF4FFE00007F80001FFFBFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F8000107FFC200007F8000100084200007F8000100084200007F8000100084200007F;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h7FFFFC7FFF8EFFFF07FFFFC7FFFCFFF7F07FFFFC7FFFCFFF7F07FDFDC7FFFCFFFFF07FFFF8FFFFC7FFBF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07FFFF8FFFFC7FFFF07F7FF8FFFFC7FFF707EFFF8FFFFC7FFFF07DFFF8FFFFC77FFF07DFFF8FFFFC7FFFF07FFFF0FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3BFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE1FFFF07FFFE1FFFFE1FFFF07FFFE3FFFFF1FFFF07FFFE1FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1DFFF07FFFE3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFE3FFFFF1FFFF07FFFC3FFFFF0FFFF07FFEC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF8EFFF07FFFC3FFFFF8FFFF07FFFC3FFFFF8FFFF07FFFC7FFFFF8FFFF07FFDC7FFFFF8FFFF07FFF87FFFFF877FF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFF87FFFFF87FFF07FFB87FFFFFC7BFF07FFF87FFFFFC7FFF07FFF8FFFFFFC7FFF07FFF0FFFFFFC3FFF07FF70FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3EFF07FFF0FFFFFFE3FFF07FFE0FFFFFFE1FFF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FBE1FFFFFFE1FBF07FFE1FFFFFFE1FFF07F7E1FFFFFFE1FFF07FFC1FFFFFFE0FFF07FFC1FFFFFFF0FEF07FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h1FFFFFFF0FF707FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF87FF07FF83FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFFC3FF07FE07FFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC0FF07FC0FFFFFFFFE0FF07FC0FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F81FFFFFFFFF07F07F81FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFF80F07C07FFFFFFFFF80F07C07FFFFFFFFFC0F07807FFFFFFFFFC070700FFFFFFFFFFC030700FFFFFFFFFFC030000FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF8003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h8000100284200007F8000100084200007F8000100084200007F8000100184200007F8000100084200007F80001FFF84200007F80001FFF84200007F80001FB987E00007F80001199CFE00007F80001199EC200007F80001199CC200007F80001199EC200007F80001DD9CC200007F80001DD9ED200007F80001FFFFDA00007F80001FFFFFE00007F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F8FFF1FFFFFE3FFC7F8FFF1FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7F8FFF8FFFFFE7FFC7F8FFF8FFFFFE7FFC7FCFFF8FFFFFE7FFC7F8FFF8FFFFFC7FFC7FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFF8FFFFFC7FFC7FCFFF80000007FFC7FCFFF80000007FFC7FCFFF80000007FFC7FCFFF80275007FFC7FCFFF882F5007FFC7FCFFF883F7007FFC7FCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FC047FFCFFCFFF883DC047FFCFFCFFF801D4047FFCFFCFFF801C5047FFCFFCFFF80311007FFCFFCFFF80001007FFCFFCFFF84041007FFCFFCFFF84041007FFCFFCFFF84041087FFCFFCFFF8404008FFFCFFCFFFC400008FFFCFFCFFFC400008FFFCFFCFFFC400008FFF8FFC7FFC403008FFF8FFC7FFC401008FFF8FFC7FFC000008FFF8FFC79D;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hC001000FFF8FFC7FFC200000FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC202011FFF8FFE7FFE000011FFF8FFE7FFE100001FFF8FFE7FFE100021FFF8FFE7FFE102021FFF8FFE7FFE101021FFF9FFE7FFE100021FFF9FFE7FFE100021FFF9FFE7FFE001021FFF9FFE7FFE082001FFF9FFE7FFE082041DFF9FFE7FFE082043FFF9FFE7FFF080043FFF9FFE7BFF080043DFF9FFE7FEF040043FFF1FFE3BEF0420C3FFF1FFE3FEF040083FFF1FFE3BFF040083FFF1FFE3FFF060083FFF1FFE3FFF062187FFF1FFE3FFF822107FFF1FFE3FFF830107FFF1FFE3FFF830307FF71FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h18307FFF1FFF3FFF818607FFF1FFF3FFF81CE07FFF1FFF3FFF80FC0FFFF1FFF3FFFC0FC0FFFF3FFF3FFFC0780FFFF3FFF3FFFC0300FFFF3FFF3FFFC0000FBFF3FFF3FFFC0001FFFE3FFF1FFFC0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0007FFFE3FFF1FFFF8007FFEE3FFF9FFFF8007FFFE3FFF9FFFF800FFFEE7FFF9FFFF800FFFFE7FFF9FFFFC00FFFFC7FFF8FFFFC01FFFFC7FFF8FFFFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81 .lut_mask = 16'hBCB0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[4] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [4] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [4]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [4]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [4]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[4] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[4] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [4] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [4])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [4]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [4]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[4] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [4]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [4]))))

	.dataa(\inst|x [0]),
	.datab(\inst|oitoPixels_8bits_2 [4]),
	.datac(\inst|estado_atual.espera_5~q ),
	.datad(\inst|oitoPixels_8bits_1 [4]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hE040;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'hFBFFC7FFF8FFFFF03FFFDC7FFF8FFFFF03FFFDC7FFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFE01FFFFC7FFF9FFFFC01FEFFC7FFF9FFFFC00FFFFC7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF1DFFF8007FFFE7FFF1FFFF8007FFFE3FFF1DFFF0007FFFE3FFF1FFFF0003F7EE3FFF1FFFF0003FFEE3FFF1FFFF0003FFEE3FFF1FFFE0003FFEE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF3FFFC0001FFFE3FFF3FF7C0000FFFE3FFF3FFFC0200FBFF3FFF3FFFC0380FBFF3FFF3FFFC0780FFFF3FFF3FFFC0FC0FFFF3FFE3FFF80FC0FFFF3FFE3FFF81FE07FFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'hFFF3FFE3FFF81FE07FFF1FFE3FFF83FF07FFF1FFE3BFF83FF07FFF1FFE3FFF83CF07FFF1FFE3FFF07CF03FFF1FFE3BFF07CF83FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE7FFF0FCF83DF71FFE7FFF0FCFC3DF71FFE7FFF0FCFC3DF79FFE7FEE0FCFC3DF79FFE7FFE0FCFC1DF79FFE7FFE0FCFC1FF79FFE7FEE1FCFC3FFF9FFE7FFE1FFFE1FFF9FFE7FFE1FAFE1FFF9FFE7FFE1F8FE1FFF9FFE7FFE1FCFE1FFF9FFC7FFE1FAFE1FFF9FFC7FFE1FAFE1FFF9FFC7FFE1FFFE1FFF9FFC7FFC1FFFE1FFF9FFC7FFC3FFFF0FFF8FFC7FFE3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC7EC9F0E078FFCFFFC7EC9F0EFF8FFCFFFC7EC9F8FFF8FFCFFFC7F7FF8FFF8FFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFFC7F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF8FF7FF87FFCFFCFFF8FEC9F87FFCFFCFFF8FEC9FC7FFCFFCFFF8FE49FC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FEC9FC7FFCFF8FFF9FEC9FC7FFCFF8FFF8FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'hFF8FFF0FFFFFC7FFCFF8FFF0FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FF4BFE0000FF80001FF03FE0000FF80001FF83FE0000FF80001FF03FE0000FF80001FF4BFE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001F808420000FF800010008420000FF800010008420000FF800010008420000FF;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFC7FFBF07FBFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07DFFF8FFFFC7FFFF07FFFF0FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE1FFFF07FFFE1FFFFE1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1FFFF07FFFE3FFFFF1DFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFEC3FFFFF1FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC3FFFFF0FFFF07FFFC7FFFFF0EFFF07FFFC7FFFFF8FFFF07FFFC7FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF877FF07FFF87FFFFF87FFF07FFB87FFFFF87FFF07FFF87FFFFF87FFF07FFF8FFFFFFC7BFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3DFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3FFF07FFF0FFFFFFC3EFF07FFE0FFFFFFC3FFF07FFE1FFFFFFE3FFF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FFE1FFFFFFE1FFF07FFC1FFFFFFE1FFF07FFC1FFFFFFE1FFF07EFC1FFFFFFE0FFF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h1FFFFFFF0FFF07FFC3FFFFFFF0FFF07FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC030600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h800010008420000FF800010008420000FF800010008420000FF800014008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF800017FFFFE0000FF800011B9DFE0000FF800011B9CC20000FF800011B9CC20000FF80001D99CC20000FF80001DD9ED20000FF80001FD9FDA0000FF80001FFFFDA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF0FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hFF8FFFFFC7FFCFF8FFF80000007FFCFF8FFF90000007FFCFF8FFF80000007FFCFF8FFF80271047FFCFF8FFF803F7047FFCFF8FFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF881FE047FFCFFCFFF881FE047FFCFFCFFF881FC047FFCFFCFFF881DD007FFCFFCFFF881C1007FFCFFCFFF80001007FFCFFCFFF80001007FFCFFCFFF80041087FFCFFCFFF8004108FFFCFFCFFF8404108FFF8FFCFFF8404008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFFC402008FFF8FFCFFFC402000FFF8FFCFFFC400000FFF8FFCF9D;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'hC000010FFF8FFC7FFC000010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC200010FFF8FFC7FFC203011FFF8FFC7FFC202011FFF8FFC7FFC202001FFF9FFC7FFC000021FFF9FFC7FFE100021FFF9FFC7FFE101021FFF9FFE7FFE102021FFF9FFE7FFE100021FFF9FFE7FFE100021FFF9FFE7FFE102001FFF9FFE7FFE081041FFF9FFE7FFE080043DFF9FFE7FFE080043FFF1FFE7FFE080043FFF1FFE7FFF080043FFF1FFE7FFF0800C3FFF1FFE7FFF0C0083FFF1FFE7FFF040083FF71FFE7BEF040083FFF1FFE3FFF040187FFF1FFE3BEF062107FF71FFE3FFF023107FFF1FFE3FFF820307FFF1FFE3FFF830307FFF1FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h10207FFF1FFE3FFF818E07FFF3FFE3FFF81CE0FFFF3FFE3FFF80FE0FFFF3FFF3FFF80FC0FFFF3FFF3FFFC0780FFFF3FFF3FFFC0300FFFE3FFF3FFFC0000FFFE3FFF3FFFC0001FFFE3FFF3FF7C0001FFFE3FFF3FF7E0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0003FFEE3FFF1DFFF0007FFFE3FFF1FFBF0007F7FE3FFF1DFFF8007F7FE7FFF9FFFF800FFFFC7FFF9FFFF800FFFFC7FFF9FFFFC00FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFE01FFFFC7FFF8FFDFE03FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFF8070380FFFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFE0FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF0FFF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'hFF03FFC3FFFFFFE0FFF03BFC1FFFFFFE0FFF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FBF03EFE1FFFFFFE1FFF03FFE1FFFFFFE1F7F03F7E1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FBE1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FFF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC7BFF03FFF0FFFFFFC7FFF03FFF8FFFFFF87FFF03FFF8FFFFFF87FFF03FF787FFFFF877FF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF8FFFF03FFB87FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1FFFF03FFFE3FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFC37FFF03FFFF1FFFFC77FFF03FFFF0FFFFC7FFFF03FFFF8FFFFC7FFEF03FFFB8FFFFC7FFDF03FFFB8FFFFC7FFFF03BFFF8FFFFC7FFBF039FFF8FFFFC7FFFF03DFFF8FFFFC7FF7F03EFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03F7FF8FFFFCEFFFF03F7FF8FFFF8FFFFF03FFFFCFFFF8FFFFF03FBFFCFFFF8FFFFF03;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a204~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~82_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83 .lut_mask = 16'hF858;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[12] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [12] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [12]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout ),
	.datac(\inst|oitoPixels_8bits_1 [12]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [12]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[12] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[12] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [12] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [12]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [12]),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[12]~83_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [12]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[12] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_2[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [12])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [12])))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_1 [12]),
	.datad(\inst|oitoPixels_8bits_2 [12]),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hA280;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h800010008420000FF800010008420000FF800010008420000FF800010008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF80001FFFFFE0000FF800015B99FE0000FF800011B98C20000FF800011B9CC20000FF800011B98C20000FF80001DFD8C60000FF80001DF9EDA0000FF80001FFFFDE0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF00000047FFCFF8FFF00000047FFCFF8FFF00374047FFCFF8FFF0037F047FFCFF8FFF80377047FFCFF8FFF803F7047FFCFF8FFF803F7047FFCFF8FFF881F7047FFCFF8FFF881FF047FFCFF8FFF881FF047FFCFF8FFF883FF047FFCFFCFFF881FF047FFCFF8FFF881FD007FFCFFCFFF881FD047FFCFFCFFF881E9007FFCFFCFFF881C9007FF8FFCFFF8810108FFF8FFCFFF8800108FFF8FFCFFF8004108FFF8FFCFFF8004108FFF8FFCFFF8004008FFF8FFCFFF8404008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFF8400008FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCFFFC401000FFF8FFCFBD;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hC405010FFF8FFCFFFC000010FFF8FFCFFFC005010FFF9FFCFFFC200010FFF8FFCFFFC204011FFF8FFC7FFC203011FFF9FFC7FFC207011FFF9FFC7FFC203021FFF9FFC7FFC207001FFF9FFC7FFC202021FFF9FFC7FFC001021DFF9FFC7FFE101021FFF9FFC7FFE107021FFF9FFC7FFE100021DFF9FFC7FFE104001FFF9FFE7FFE100001FFF9FFE7FFE107043FFF1FFE7FFE081043FFF1FFE7FFE084043FFF1FFE7FFE080043FF71FFE7FFE084043FFF1FFE7FFF082083FFF1FFE7FFF004083FF71FFE7FFF042083FFF1FFE7FFF046087FFF1FFE7FFF042187FFF1FFE7FEF067187FFF3FFE3FEF023107FFF1FFE3BEF022307FFF1FFE3FFF830307FFF3FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h38607FFF3FFE3BFF81860FFFF3FFE3FFF818C0FFFF3FFE3FFF80FC0FFFF3FFE3FFF80FC0FFFE3FFE3FFFC0780FBFE3FFF3FFFC0300FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7C0001FFFE3FFF3FFFE0001FFFE3FFF3FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1FFFF0007FFFE3FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF8007FFFC7FFF9FFFF800FFFFC7FFF1DFFF800FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFE03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000000FFFFFFFFFFC030300FFFFFFFFFFC070300FFFFFFFFFF8070380FFFFFFFFFF80F0380FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF01F03E07FFFFFFFFF01F03E07FFFFFFFFF03F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFC1FF03FC0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFF81FF03FE0FFFFFFFF83FF03FE0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF07FFFFFFF07FF03FF07FFFFFFF07FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FF83FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'hFF03FFC3FFFFFFF0FFF03BFC3FFFFFFE1FDF03DFC1FFFFFFE1FBF03DFC1FFFFFFE1FBF03EFE1FFFFFFE1F7F03EFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03F7E1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FBE1FFFFFFC3FFF03FFF1FFFFFFC3DFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3BFF03FEF0FFFFFF87FFF03FEF0FFFFFF87FFF03FFF0FFFFFF87FFF03FFF8FFFFFF87FFF03FF78FFFFFF87FFF03FF787FFFFF87FFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFF87FFFFF8FFFF03FFB87FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC3FFFFF1DFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFE1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1BFFF03FFFE3FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFE3FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFFF03FFFF1FFFFC7FFEF03FFFF1FFFFC7FFDF03FFFF8FFFFC7FFDF03FFFB8FFFFC7FFFF03BFFB8FFFFC7FFFF03BFFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03EFFF8FFFFCFFFFF03FFFF8FFFF8FFFFF03F7FF8FFFF8FFFFF03FFFF8FFFF8FFFFF03FFFF8FFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFD8FFFF8FFFFF07FDFF8FFFF8FFFFF07FFFF8FFFF8EFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFCFFFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFFF07FFFF8FFFFC7FFEF07FFFF8FFFFC7FFF707FFFF8FFFFC7FFF707DFFB0FFFFC7FFF707FFFB1FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFC7FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFE1FFFFE3FFF707FFFE1FFFFE3FFF707FFFE1FFFFE3FFF707FFFE3FFFFE3FFF707FFFE3FFFFE1FFF707FFFE3FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0FFF707FFFC7FFFFF0FFF707FFFC7FFFFF0FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8FFF707FFB87FFFFF87FF707FFF87FFFFF87FF707FFF8FFFFFF87FF707FFF0FFFFFF87BF707FFF0FFFFFFC7FF707FF70FFFFFFC7FF707FFF0FFFFFFC7FF707FFF0FFFFFFC3DF707FEF0FFFFFFC3FF707FFF0FFFFFFC3FF707FFE1FFFFFFC3EF707FDE1FFFFFFC3FF707FFE1FFFFFFE3FF707FFE1FFFFFFE1FF707FFE1FFFFFFE1FF707FFE1FFFFFFE1FB707FFC1FFFFFFE1FD707FFC1FFFFFFE1FF707EFC1FFFFFFE1FF707FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h3FFFFFFE0FF707FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F83FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF03F07E07FFFFFFFFF01F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030000FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'hFBFFCFFFF8FFFFF03FFFFCFFFF8FFFFF03FFFDC7FFF8FFDFF03FFFDCFFFF8FFFFF03FDFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF9FFFFC00FEFFC7FFF1DFFF800FFFFC7FFF1FFBF800FFFFE7FFF1FFFF8007FFFE7FFF1FFFF8007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE3FFF1FFFF0003F7FE3FFF1FFFE0003F7FE3FFF1FFFE0003FFEE3FFF1FFFE0001FFEE3FFF1FFFE0001FFEE3FFF3FFFE0001FFFE3FFF3FF7C0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0400FFFE3FFF3FFFC0780FFFE3FFE3FFFC07C0FBFF3FFE3FFF80FC0FBFF3FFE3FFF80FE0FFFF3FFE3FFF81FC07FFF3FFE3BFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3FFF83FF07FFF3FFE3FFF03FF07FFF3FFE3FFF03DF07FFF1FFE3FFF07EF87FFF3FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FFF07CF83FFF1FFE7FEF07CF83FFF1FFE7FFF0FCF83FFF1FFE7FFF0FCFC3FFF1FFE7FEE0FCFC3DFF1FFE7FFE0FCFC3DF79FFE7FFE0FCFC3DF79FFE7FFE1FCFC1DF79FFE7FFE1FFFC1DF79FFC7FFE1FDFE1DF79FFC7FFE1F8FE1FF79FFE7FFE1F8FE1FF79FFC7FFE1F8FE1FFF9FFC7FFC1FDFE1FFF9FFC7FFC3FBFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFE1FFF9FFC7FFC3FFFF1FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF9FFC7FFC3FFFF0FFF8FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'hF8FFCFFFC7FFFF0FFF8FFCFFFC7ED9F0E078FFCFFFC7EE9F0FFF8FFCF7F87E49F0FFF8FFCFFF87D7FF8FFF8FFCF7F87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFFCFFCFFF87D7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FD7FF87FFCFFCFFF8FC59F87FFCFFCFFF8FE49F87FFCFFCFFF8FC59F87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FE49FC7FFCFF8FFF0FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FF03FC0000FF80001FF03FC0000FF80001FF03FC0000FF80001FF03FE0000FF80001FF03FE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800010008420000FF800010008420000FF800010088420000FF800010008420000FF;
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a148~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~84_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[20] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [20] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [20]))

	.dataa(\inst|oitoPixels_8bits_2 [20]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [20]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[20] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_2[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[20] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [20] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [20])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [20]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[20]~85_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [20]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[20] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneive_lcell_comb \inst|Selector9~2 (
// Equation(s):
// \inst|Selector9~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [20]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [20]))))

	.dataa(\inst|x [0]),
	.datab(\inst|oitoPixels_8bits_2 [20]),
	.datac(\inst|estado_atual.paridade~q ),
	.datad(\inst|oitoPixels_8bits_1 [20]),
	.cin(gnd),
	.combout(\inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~2 .lut_mask = 16'hE040;
defparam \inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \inst|Selector9~4 (
// Equation(s):
// \inst|Selector9~4_combout  = (\inst|Selector9~3_combout ) # ((\inst|Selector9~0_combout ) # ((\inst|Selector9~1_combout ) # (\inst|Selector9~2_combout )))

	.dataa(\inst|Selector9~3_combout ),
	.datab(\inst|Selector9~0_combout ),
	.datac(\inst|Selector9~1_combout ),
	.datad(\inst|Selector9~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \inst|Selector9~10 (
// Equation(s):
// \inst|Selector9~10_combout  = (\inst|Selector9~9_combout ) # ((\inst|Selector9~8_combout ) # ((\inst|Selector9~7_combout ) # (\inst|Selector9~4_combout )))

	.dataa(\inst|Selector9~9_combout ),
	.datab(\inst|Selector9~8_combout ),
	.datac(\inst|Selector9~7_combout ),
	.datad(\inst|Selector9~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \inst|cor_out[4] (
// Equation(s):
// \inst|cor_out [4] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector9~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [4]))

	.dataa(gnd),
	.datab(\inst|cor_out [4]),
	.datac(\inst|estado_atual.inicio~clkctrl_outclk ),
	.datad(\inst|Selector9~10_combout ),
	.cin(gnd),
	.combout(\inst|cor_out [4]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[4] .lut_mask = 16'hFC0C;
defparam \inst|cor_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N28
cycloneive_lcell_comb \inst1|new_cor[4]~6 (
// Equation(s):
// \inst1|new_cor[4]~6_combout  = (\inst|cor_out [4]) # (!\inst1|new_cor[0]~2_combout )

	.dataa(gnd),
	.datab(\inst|cor_out [4]),
	.datac(gnd),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[4]~6 .lut_mask = 16'hCCFF;
defparam \inst1|new_cor[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N6
cycloneive_lcell_comb \inst9|Ram0~17 (
// Equation(s):
// \inst9|Ram0~17_combout  = (\inst1|new_cor[0]~3_combout  & (!\inst1|new_cor[5]~7_combout  & (!\inst9|Ram0~16_combout  & !\inst1|new_cor[4]~6_combout )))

	.dataa(\inst1|new_cor[0]~3_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~16_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~17 .lut_mask = 16'h0002;
defparam \inst9|Ram0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N26
cycloneive_lcell_comb \inst9|Ram0~19 (
// Equation(s):
// \inst9|Ram0~19_combout  = ((\inst|cor_out [3] & (\inst|cor_out [5] $ (!\inst|cor_out [4])))) # (!\inst1|new_cor[0]~2_combout )

	.dataa(\inst|cor_out [5]),
	.datab(\inst|cor_out [3]),
	.datac(\inst|cor_out [4]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~19 .lut_mask = 16'h84FF;
defparam \inst9|Ram0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N0
cycloneive_lcell_comb \inst9|Ram0~18 (
// Equation(s):
// \inst9|Ram0~18_combout  = ((\inst|cor_out [7] & \inst|cor_out [6])) # (!\inst1|new_cor[0]~2_combout )

	.dataa(\inst|cor_out [7]),
	.datab(gnd),
	.datac(\inst|cor_out [6]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~18 .lut_mask = 16'hA0FF;
defparam \inst9|Ram0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N28
cycloneive_lcell_comb \inst9|Ram0~20 (
// Equation(s):
// \inst9|Ram0~20_combout  = (\inst1|new_cor[0]~3_combout  & (\inst1|new_cor[5]~7_combout  & (\inst9|Ram0~19_combout  & \inst9|Ram0~18_combout )))

	.dataa(\inst1|new_cor[0]~3_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~19_combout ),
	.datad(\inst9|Ram0~18_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~20 .lut_mask = 16'h8000;
defparam \inst9|Ram0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N16
cycloneive_lcell_comb \inst9|Ram0~21 (
// Equation(s):
// \inst9|Ram0~21_combout  = (\inst9|Ram0~15_combout  & ((\inst1|new_cor[5]~7_combout ) # ((\inst1|new_cor[4]~6_combout ) # (!\inst9|Ram0~14_combout )))) # (!\inst9|Ram0~15_combout  & (((\inst9|Ram0~14_combout ) # (!\inst1|new_cor[4]~6_combout )) # 
// (!\inst1|new_cor[5]~7_combout )))

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~14_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~21 .lut_mask = 16'hFBDF;
defparam \inst9|Ram0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[48] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [48] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [48]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[48]~13_combout ),
	.datab(gnd),
	.datac(\inst|oitoPixels_8bits_1 [48]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [48]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[48] .lut_mask = 16'hF0AA;
defparam \inst|oitoPixels_8bits_1[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneive_lcell_comb \inst|Selector5~8 (
// Equation(s):
// \inst|Selector5~8_combout  = (\inst|estado_atual.acessar_mem~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [48]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [48]))))

	.dataa(\inst|oitoPixels_8bits_2 [48]),
	.datab(\inst|estado_atual.acessar_mem~q ),
	.datac(\inst|oitoPixels_8bits_1 [48]),
	.datad(\inst|x [0]),
	.cin(gnd),
	.combout(\inst|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~8 .lut_mask = 16'hC088;
defparam \inst|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h800019F5FFE0000FF800019F1FFE0000FF80001BF9FFE0000FF80001FFDFFE0000FF80001FFDFFE0000FF80001FFFFFE0000FF80001FFF87E0000FF80001FFFFFE0000FF800015FFDFE0000FF800011FFFEA0000FF800017BFCC20000FF800017BFFE60000FF80001DFFFE60000FF80001FFFFFA0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF0FEFFFC0000FF8FFF8FFFFFC0000FF8FFF8FFFFFC0000FF8FFF8FFFFFC0000FF8FFF87FFFFC0000FFCFFF8FFFFFC0000FF8FFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFF80000FFCFFF8FFFDF00000FFCFFF8FFFFF80000FFCFFF8FFBFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFDF80000FFCFFF87FFFF80000FFCFFF87FFFF81F80FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFFC7FFFF00000FFCFFFC7FDFF00000FFCFF1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hC7FDFF00000FFCFFFC7FEFF00000FFCFFFC1FEFF00001FFCFFFC3FCFF00001FFCFFFC3FFFF00001FFCFFFC3FFFF00001FFC7FFC3FFFF00001FFC7FFC3FFFE00001FFC7FFC3FFFE00001FFC7FFC3FBFE00001FFC7FFC0FFFE02001FFC7FFE1FDFE02001FFE7FFE1FDFE02001FFC7FFE1FDFE02001FFE7FFE1FDFE00001FFE7FFE1FCFC00001FFE7FFE17DFC00001FFE7FFE0F9FC00001FFE7FFE0FDFC00001FFE7FFE0F9FC00001FFE7FFE0FFFC00081FFE7FFF0FBF800081FFE7FFF0FFF800081FFE7FFF07BF800001FFE7FFF07FF800001FFE7FFF07BF800001FFE7FFF07FF800003FFE7FEF07BD000003FFE3FFF03FF000003FFE3FFF83FF000003FFE3BFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h3FE000003FFE3FFF81F6000003FFE3FFF81CE000003FFE3FFF81FC000003FFF3FFFC0FC004003FFF3FFFC0F8004003FFF3FFFC078000003FFF3FFFC000000003FFF3FFFC000000003FFF3FFFC000000003FFF3FFFE000000003FFF3FF7E000000003FFF3FFFE000000003FFF3FFFE000000003FFF1FFFE000000103FFF1FFFF000000103FFF1FFFF000000007FFF1FFFF000008007FFF1FFFF000000007FFF1FFFF800000007FFF9FFFF800000007FFF1FFFF800000007FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFFE00000007FFF9FFFFE00000007FFF9FFFFF00010007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000601FFFFFFFFFFC000700FFFFFFFFFFC000780FFFFFFFFFF8000780FFFFFFFFFF80007C0FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'hF80007C07FFFFFFFFF80007E07FFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFF00007F03FFFFFFFFF00007F03FFFFFFFFF00007F03FFFFFFFFF00007F83FFFFFFFFE00007F83FFFFFFFFE00007F81FFFFFFFFE00007F81FFFFFFFFE00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FE0FFFFFFFFC00007FE0FFFFFFFFC00007FE0FFFFFFFFC00007FE0FFFFFFFF800007FE0FFFFFFFF800007FF0FFFFFFFF800007FF07FFFFFFF800007FF07FFFFFFF800007FF07FFFFFFF800007FF87FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFF000007FF83FFFFFFF000007FF83FFFFFFF000007FF83FFFFFFF000007FFC3FFFFFFF00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'h0007FFC3FFFFFFF001007BFC3FFFFFFE002007DFC3FFFFFFE000007FFC1FFFFFFE000007FFE1FFFFFFE008007FFE1FFFFFFE000007F7E1FFFFFFE000007FFE1FFFFFFC010007FBE1FFFFFFC000007FFE1FFFFFFC000007FFF1FFFFFFC020007FDF1FFFFFFC000007FFF0FFFFFFC000007FFF0FFFFFFC040007FEF0FFFFFFC000007FFF0FFFFFF8000007FFF8FFFFFF8000007FFF8FFFFFF8080007FF78FFFFFF8000007FFF8FFFFFF8000007FFF87FFFFF8000007FFF87FFFFF8000007FFF87FFFFF8100007FFFC7FFFFF8000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFDC3FFFFF0200007FFFC3FFFFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'h07FFFC3FFFFF0000007FFFE3FFFFF0000007FFFE3FFFFF0000007FFFE3FFFFE0000007FFEE3FFFFF0000007FFEE3FFFFE0400007FFFE3FFFFE0000007FFFE3FFFFE0000007FFFE1FFFFE0000007FFFF3FFFFE0000007FFFF1FFFFE0000007FFFF1FFFFE0000007FFF71FFFFE0000007FFFF1FFFFE0000007FFFF1FFFFC0800007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF8FFFFC0000007FFFB8FFFFC0004007FFFF8FFFFC0000007FFFF8FFFFC0000007DFFF8FFFFC0008007EFFF8FFFFC0000007FFFF8FFFFC1000007FFFF8FFFF80000007F7FF8FFFF80010007FFFF8FFFF80000007FFFFCFFFF80000007;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'hFBFFCFFFF80000007FFFFCFFFF80000007FFFDC7FFF80020007FFFFCFFFF80000007FFFFC7FFF80000007FFFFC7FFF80000003FFFFC7FFF80000001FFFFC7FFF80000001FFFFC7FFF80000000FEFFC7FFF82000000FFFFC7FFF02040000FFFFE7FFF000000007FFFE7FFF000000007FFFE7FFF000000007FFFE7FFF000000007FFFE7FFF000000003FFFE3FFF000000003FFFE3FFF000000003FFFE3FFF000000001FFFE3FFF000000001FFFE3FFF000000001FFFE3FFF000800001FFFE3FFF000000001FFFE3FFF000000700FFFE3FFF000000780FFFF3FFF000000FC0FFFF3FFE000000FC0FBFF3FFE000001FE0FFFF3FFE000001FE0FFFF3FFE040003FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'hFFF3FFE040003FE07FFF3FFE040003FF07FFF3FFE000003FF07FFF3FFE000007FF07FFF3FFE000007FF87FFF3FFE000007FF87FFF1FFE000007FF83FFF1FFE000007FF83FFF1FFE00000FFF83FFF1FFE00100FFF83FFF1FFE00100FFFC3FFF1FFE00000FFFC3FFF9FFE00000FFFC3FF79FFE00000FFFC3DFF9FFE00001FFFC3FFF9FFE00001FFFC3FF79FFE00001FDFE1FFF9FFC00001F8FE1FFF9FFE00001FCFE1FF79FFC00001F8FE1FFF9FFC00001FFFE1FFF9FFC00003FBFE1FFF9FFC00003FFFE1FFF9FFC00003FFFE1FFF9FFC00003FFFF1FFF9FFC00003FFFF1FFF9FFC00003FFFF1FFF9FFC00003FFFF0FFF8FFC00003FFFF0FFF9FFC00007FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'hF8FFC00007FFFF0FFF8FFC00007FFFF0E0F8FFC00007FEBF0FFF8FFC08007FFFF8FFF8FFC08007F7FF8FFF8FFC0FE07D7FF8FFF8FFC00007F7FF8FFF8FFC00007F7FF8FFFCFFC00007F7FF8FFFCFFC00007F7FF8FFFCFFC00007F7FF8FFFCFFC0000FF7FF87FFCFFC0000FF7FF8FFFCFFC0000FF7FF87FFCFFC0000FFFFF87FFCFFC0000FFC9F87FFCFFC0000FF7FFC7FFCFFC0000FF7FFC7FFCFFC0000FF7FFC7FFCFFC0000FF7FFC7FFCFFC0000FF7FFC7FFCFF80000FF7FFC7FFCFFC0000FF7FFC7FFCFF80000FF7FFC7FFCFF80000FF7FFC7FFCFF80000FF7FFC7FFCFF80000FF7FFC7FFCFF80000FFF9FC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'hFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFBFFC0000FF80001FFC3FC0000FF80001FFD3FE0000FF80001FF23FE0000FF80001FF23FE0000FF80001FFEBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001EFDFFE0000FF80001FDDFFE0000FF800013D1FFE0000FF;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000207FFF8FFFFF0000020FFFF8FFFFF0002000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFFCFFFFF0000000FFFFCFFFBF0004000FFFFCFFFFF0000000FFFFC7FFDF0000000FFFFC7FFEF0008000FFFFC7FFFF0000000FFFFC7FFFF0010000FFFFC7FFFF0020040FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFE7FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000001FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h0103FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF0FFFF0000007FFFFF0EFFF0000207FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8F7FF0000407FFFFF87FFF0000007FFFFF87FFF000000FFFFFF87FFF000000FFFFFFC7BFF000000FFFFFFC7FFF000080FFFFFFC7FFF000000FFFFFFC7FFF000000FFFFFFC3FFF000000FFFFFFC3FFF000000FFFFFFC3EFF000001FFFFFFC3FFF000201FFFFFFE3FFF000001FFFFFFE3FFF000001FFFFFFE1FFF000401FFFFFFE1FBF000001FFFFFFE1FFF000801FFFFFFE1FFF000001FFFFFFE1FDF000003FFFFFFE1FEF00200;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h3FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF83FF000007FFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFFC3FF00000FFFFFFFFC3FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00003FFFFFFFFE07F00003FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFF03F00003FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF81F00007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFF81F00007FFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFFFC0F0000FFFFFFFFFFC070000FFFFFFFFFFC030001FFFFFFFFFFC010001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a144~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a208~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~4_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[16] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [16] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [16]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [16]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [16]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[16] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[16] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [16] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [16])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [16]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[16]~5_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [16]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[16] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
cycloneive_lcell_comb \inst|Selector5~2 (
// Equation(s):
// \inst|Selector5~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [16]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [16]))))

	.dataa(\inst|estado_atual.paridade~q ),
	.datab(\inst|oitoPixels_8bits_2 [16]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [16]),
	.cin(gnd),
	.combout(\inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~2 .lut_mask = 16'hA808;
defparam \inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'hFFFFCFFFF80000007FBFFCFFFF80000007FFFFCFFFF80020007FFFFCFFFF80000007FFFFC7FFF80000007FDFDC7FFF80000003FFFFC7FFF80000003FFFFC7FFF00000001FFFFC7FFF02000001FEFFC7FFF00040000FEFFC7FFF00000000FFFFC7FFF000000007FFFE7FFF000000007FFFE7FFF000000007FFFE7FFF000000007FFFE7FFF000000003FFFE7FFF000000003F7FE7FFF000000003FFFE7FFF000000003FFFE3FFF000800001FFEE3FFF000800001FFFE3FFF000000001FFEE3FFF000000001FFFE3FFF000000001FFFE3FFF000000780FFFE3FFE000000F80FFFE3FFE000000FC0FFFF3FFE040001FC0FFFF3FFE040001FC0FBFF3FFE000001FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'hFFF3FFE000003FE07FFF3FFE000003FF07FFF3FFE000003FF07FFF3FFE000007FF07FFF3FFE000007FF07FFF3FFE000007FF87FFF3FFE001007FF87FFF1FFE00100FFF87FFF1FFE00000FFF83FFF1FFE00000FFF83FFF1FFE00000FFFC3FFF1FFE00000FFFC3FFF1FFE00001FFFC3FFF1FFE00001FFFC3FFF1FFE00001FDFC3FFF9FFC00001FFFC3DFF9FFC00001FDFC3DFF9FFC00001F9FE1DF79FFC00001F9FE1FFF9FFC00001F9FE1FFF9FFC00003FBFE1FFF9FFC00003FFFE1FFF9FFC00003FFFE1FF79FFC00003FFFE1FFF9FFC00003FFFE1FF79FFC00003FFFF1FFF9FFC00003FFFF1FFF9FFC08003FFFF0FFF9FFC08007FFFF1FFF9FFC08007FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'hF9FFC08007FFFF0FFF9FFC08007FFFF0E1F8FFC00007ED9F0FFF8FFC00007FFFF0FFF8FFC00047DFFF8FFF8FFC0FE07DEFF8FFF8FFC00007DEFF8FFF8FFC00007DEFF8FFF8FFC0000FFEFF8FFF8FFC0000FDEFF8FFF8FFC0000FDEFF8FFF8FFC0000FDEFF8FFF8FFC0000FDEFF8FFFCFFC0000FDEFF8FFFCFF80000FFEFF87FFCFF80000FED9F87FFCFF80000FFEFF87FFCFF80000FDEFF87FFCFF80000FDEFFC7FFCFFC0000FDEFFC7FFCFF80000FDEFFC7FFCFF80000FDEFFC7FFCFF80000FDEFFC7FFCFF80000FDEFFC7FFCFF80000FDFFFC7FFCFF80001FDEFFC7FFCFF80001FDEFFC7FFCFF80001FEFFFC7FFCFF80001FED9FC7FFCFF80001FFFFFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'hFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC0000FF80001FFFFFC0000FF80001FFBFFC0000FF80001FFF7FC0000FF80001FFBFFC0000FF80001FF7FFC0000FF80001FF7FFC0000FF80001FFA7FE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFF87E0000FF80001BBFFFE0000FF80001797FFE0000FF80001593FFE0000FF;
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000601FFFFFFFFFFC000700FFFFFFFFFFC000780FFFFFFFFFF8000780FFFFFFFFFF80007C0FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'hF80007C07FFFFFFFFF80007C07FFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFF00007F07FFFFFFFFF00007F07FFFFFFFFE00007F03FFFFFFFFE00007F03FFFFFFFFE00007F83FFFFFFFFE00007F83FFFFFFFFE00007F81FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FE0FFFFFFFFC00007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FF0FFFFFFFF800007FF0FFFFFFFF800007FF0FFFFFFFF800007FF07FFFFFFF800007FF07FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFF000007FF83FFFFFFF000007FF83FFFFFFE000007FFC3FFFFFFE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h0007FFC3FFFFFFE001007FFC3FFFFFFE002007FFC3FFFFFFE004007DFC3FFFFFFE000007FFC1FFFFFFE008007FFE1FFFFFFE000007FFE1FFFFFFC000007F7E1FFFFFFC000007FFE1FFFFFFC000007FFE1FFFFFFC020007FFE1FFFFFFC000007FFF1FFFFFFC000007FDF0FFFFFFC000007FFF0FFFFFFC000007FFF0FFFFFF8000007FEF0FFFFFF8000007FFF0FFFFFF8000007FFF8FFFFFF8000007FFF8FFFFFF8000007FF78FFFFFF8000007FFF87FFFFF8000007FFF87FFFFF8000007FFF87FFFFF8000007FFF87FFFFF0000007FFBC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF0200007FFFC7FFFFF0001007FFDC7FFFFF00010;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'h07FFFC3FFFFF0001007FFFC3FFFFF0001007FFFE3FFFFE0001007FFFE3FFFFE0001007FFFE3FFFFE0401007FFEE3FFFFE0001007FFFE3FFFFE0001007FFFE3FFFFE0001007FFFE3FFFFE0001007FFFE3FFFFE0001007FFFF1FFFFE0001007FFFF1FFFFE0001007FFFF1FFFFE0001007FFFF1FFFFC0801007FFFF1FFFFC0001007FFFF1FFFFC0001007FFFF1FFFFC0001007FFFF1FFFFC0001007FFFF1FFFFC0002007FFFF1FFFFC0000007FFFF9FFFFC0004007FFFF8FFFFC0000007BFFB8FFFFC0000007DFFB8FFFFC1000007FFFF8FFFFC1000007FFFF8FFFF80000007FFFF8FFFF80010007F7FF8FFFF80000007FFFF8FFFF80000007FFFF8FFFF80000007;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h000000FFFF8FFFFF0002000FFFF8FFFFF0000000FFFF8FFF7F0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFFCEFFFF0000000FFFFCEFFFF0000000FFFFCFFFFF0000000FFFFC7FFFF0008000FFFFC7FFFF0000000FFFFC7FFFF0010041FFFFC7FFFF0020001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC77FFF0000001FFFFE7FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE1FFFF0000003FFFFF1FFFF0000103FFFFF1FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h0003FFFFF1DFFF0000003FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF0FFFF0000007FFFFF0EFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8F7FF0000407FFFFF8FFFF000000FFFFFF87FFF000000FFFFFF87FFF000000FFFFFF87FFF000080FFFFFF87FFF000000FFFFFFC7FFF000000FFFFFFC7FFF000000FFFFFFC7DFF000100FFFFFFC3FFF000001FFFFFFC3FFF000001FFFFFFC3EFF000201FFFFFFC3FFF000001FFFFFFC3F7F000001FFFFFFE3FFF000401FFFFFFE1FFF000001FFFFFFE1FFF000801FFFFFFE1FDF001003FFFFFFE1FFF000003FFFFFFE1FEF00200;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h3FFFFFFE1FFF000003FFFFFFE0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFFC3FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE07F00003FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF81F00007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFF81F00007FFFFFFFFF81F0000FFFFFFFFFF80F0000FFFFFFFFFFC0F0000FFFFFFFFFFC070001FFFFFFFFFFC030001FFFFFFFFFFC010001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h80001533FFE0000FF80001D37FFE0000FF80001FBBFFE0000FF80001FBFFFE0000FF80001BBFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001DBFBFE0000FF80001D3B8FE0000FF800015BBA860000FF80001FBF9BE0000FF80001DFBCD60000FF80001DFBAFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF8FFF1FFFFFE0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'hFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFDFC0000FF8FFF1FFFFFC0000FF8FFF1FFFBFC0000FF8FFF0FFFFFC0000FF8FFF0FFFFFC0000FF8FFF8FF7FFC0000FF8FFF8FD7FFC0000FF8FFF8FF7FFC0000FF8FFF8FFFFFC0000FF8FFF8FFFFFC0000FF8FFF8FF7FF80000FF8FFF8FF7FF80000FF8FFF8FFFFF80000FF8FFF8FF7FF80000FFCFFF8FB7FF80000FFCFFF8FFB7F80000FFCFFF8FFFFF80000FFCFFF8FFBFF80000FFCFFF8FFFFF80000FFCFFF8FFFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF81F80FFCFFF87FFFF80000FFCFFF87FFFF00000FFCFFF87FFFF00000FFCFFF87FDFF00000FFCFF3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hC7FDFF00001FFCFFFC7FFFF00001FFCFFFC7FEFF00001FFCFFFC1FCFF00001FFCFFFC3FCFF00001FFCFFFC3FFFF02001FFCFFFC3FFFF02001FFCFFFC3FEFE02001FFCFFFC3FEFE02001FFCFFFC3FEFE00001FFC7FFC3FBFE00001FFC7FFC0FDFE00001FFC7FFE1FDFE00001FFC7FFE1FDFE00001FFC7FFE1FFFA00001FFC7FFE1FFFC00001FFC7FFE1FFFC00081FFE7FFE1FDFC00081FFE7FFE1FDFC00081FFE7FFE0FDFC00001FFE7FFE0FFFC00001FFE7FFE0FFF800001FFE7FFF0BFF800001FFE7FFF0FFF800001FFE7FFF07FF800001FFE7FFF07FF800003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FEF03FF000003FFE7FEF03FF000003FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h3FE000003FFE3BFF81FE000003FFE3FFF81CE004003FFE3BFF81FC004003FFE3FFF80FC000003FFE3FFF80F8000003FFE3FFFC070000003FFF3FFFC010000003FFF3FFFC000000003FFF3FFFC000000003FFF3FFFE000000003FFF3FFFE000000103FFF3FF7E000000103FFF3FFFE000000007FFF3FFFE000000007FFF1FFFF000000007FFF1FFFF000008007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF800000007FFF1FFBF800000007FFF1FFFF800000007FFF1FFFFC00000007FFF1FFFFC00000007FFF9FFFFE00000007FFF9FFFFE00010007FFF9FFFFF00000007FFF9FFFFF00000007FFF8FFFFF00000207FFF8FFFFF0000020FFFF8FFFFF0;
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a152~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~6_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[24] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [24] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [24]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [24]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [24]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[24] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[24] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [24] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [24])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [24]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [24]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[24] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneive_lcell_comb \inst|Selector5~3 (
// Equation(s):
// \inst|Selector5~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [24]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [24]))))

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(\inst|oitoPixels_8bits_2 [24]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [24]),
	.cin(gnd),
	.combout(\inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~3 .lut_mask = 16'hA808;
defparam \inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF8003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC00007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000200FFFFFFFFFFC000300FFFFFFFFFFC000380FFFFFFFFFFC000380FFFFFFFFFF80003C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'hF80003C07FFFFFFFFF80003E07FFFFFFFFF80003E07FFFFFFFFF80003F03FFFFFFFFF00003F03FFFFFFFFF00003F03FFFFFFFFF00003F83FFFFFFFFF00003F83FFFFFFFFE00003F81FFFFFFFFE00003F81FFFFFFFFE00003FC1FFFFFFFFE00003FC1FFFFFFFFE00003FC1FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFFC00003FE0FFFFFFFFC00003FF07FFFFFFF800003FF07FFFFFFF800003FF07FFFFFFF800003FF07FFFFFFF800003FF87FFFFFFF800003FF87FFFFFFF800003FF83FFFFFFF000003FF83FFFFFFF000003FF83FFFFFFF000003FFC3FFFFFFF000003FFC3FFFFFFF000003FFC3FFFFFFF00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h0003BFC3FFFFFFF001003FFC1FFFFFFF002003FFE1FFFFFFE000003FFE1FFFFFFE004003FFE1FFFFFFE000003F7E1FFFFFFE008003F7E1FFFFFFE000003FFE1FFFFFFE000003FFF1FFFFFFE000003FFF1FFFFFFC000003FDF0FFFFFFC000003FFF0FFFFFFC000003FFF0FFFFFFC000003FFF0FFFFFFC000003FEF0FFFFFFC040003FFF8FFFFFFC000003FFF8FFFFFFC000003FFF8FFFFFF8000003FFF87FFFFF8080003FFF87FFFFF8000003FFF87FFFFF8000003FFF87FFFFF8000003FFBC7FFFFF8000003FFFC7FFFFF8000003FFFC7FFFFF8000003FFFC7FFFFF8000003FFFC3FFFFF8000003FFDC3FFFFF0000003FFFC3FFFFF0000003FFFE3FFFFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h03FFFE3FFFFF0000003FFFE3FFFFF0000003FFFE3FFFFF0000003FFEE3FFFFF0000003FFFE3FFFFF0000003FFFE3FFFFF0000003FFFE1FFFFF0000003FFFF1FFFFE0400003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF1FFFFE0000003FFFF9FFFFE0000003FFFF8FFFFC0000003FFFB8FFFFC0001003FFFB8FFFFC0002003FFFF8FFFFC0000003BFFF8FFFFC0004003FFFF8FFFFC0000003DFFF8FFFFC0000003EFFF8FFFFC0008003FFFF8FFFFC0000003F7FFCFFFFC0000003FFFFCFFFFC0000003FFFFCFFFFC1010003FBFFC7FFFC1000003;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h800017FFFFE00007F800017FAFFE00007F80001BFFFFE00007F80001FFFFFE00007F80001FFBFFE00007F80001FFFFFE00007F80001FFF87A00007F80001FFFFFE00007F80001FBDCFE00007F800013D9EEE00007F800011F9EE600007F80001FFBED200007F80001DD9EFA00007F80001DD9EFA00007F80001FFFFFA00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F8FFF9FFFFFE00007F8FFF9FFFFFE00007FCFFF9FFFFFE00007F8FFF9FFFFFE00007FCFFF9FFFFFE00007F8FFF9FFFFFE00007FCFFF9FFFFFE00007F8FFF8FFFFFE00007FCFFF8FFFFFE00007FCFFF8FFFFFE00007FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFF8FFFFFC00007FCFFF8FFFFFC00007FCFFF87FFFFC0000FFCFFF8FFFEFC00007FCFFF8FFFFFC0000FFCFFF8FFFFF80000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFFFC0000FFCFFF8FFFEFC0000FFCFFF87FFFFC0000FFCFFF87FFFF80000FFCFFF87FBFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF81F80FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFCFFFC7FFFF80000FFC7FFC3FCFF80000FFC7F9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hC3FEFF00000FFC7FFC3FDFE00000FFC7FFC3FDFF00000FFC7FFC3FCFF00000FFC7FFC3FDFF00000FFC7FFC3FFFF00000FFE7FFC3FFFF00000FFE7FFC3FFFF00000FFE7FFE0FFFF00000FFE7FFE1FCFC00000FFE7FFE1FEFE00001FFE7FFE1FEFE00001FFE7FFE1FEFE00001FFE7FFE1FCFE00001FFE7FFE1FDFE00001FFE7FFE1FFFE00001FFE7FFE0FFF800001FFE7FFF0FEFC00001FFE7FFF0FEFC02001FFE7FFF0FCFC02001FFE7FEF0FFFC02001FFE7FFF07FF400001FFE7FEF07FFC00001FFE3FFF07FF800001FFE3FFF07FF800001FFE3FFF07FE800001FFE3FFF87FF800001FFE3FFF83FF000081FFE3FFF83FF000081FFE3FFF83FF000081FFF3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h3FF000001FFF3FFF81FE000001FFF3FFF81CE000001FFF3FFFC0FC000003FFF3FFFC0FC000003FFF3FFFC078000003FFF3FFFC078000003FFF3FF7C000000003FFF3FFFC000004003FFF3FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFE000000003FFF1FFFF000000003FFF1FFFF000000003FFF1DFFF000000003FFF1FFBF000000003FFF9FFFF800000103FFF9FFFF800000103FFF9FFFF800008107FFF9FFFFC00000007FFF9FFFFC00000007FFF9FFFFC00000007FFF8FFDFE00000007FFF8FFFFE00000007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFF00000007FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000007FFF8FFFFF00000007FFFCFFFFF00000007FFFCFFFFF0002000FFFFCFFFFF0000020FFFFC7FFFF0000000FFFFC7FFFF0000000FFFFC7FFDF0004000FFFFC7FFFF0000000FFFFC7FFFF0000000FFFFC7FFF70008000FFFFC7FFFF0000000FFFFC7FFFF0000000FFFFE77FFF0000000FFFFE7FFFF0000000FFFFE3FFFF0000041FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1DFFF0000003FFFFF1FFFF0000003FFFFF1FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0003FFFFF1FFFF0000003FFFFF1FFFF0000103FFFFF0FFFF0000003FFFFF0FFFF0000003FFFFF8EFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF877FF0000007FFFFF87FFF0000007FFFFF87FFF0000007FFFFFC7FFF0000007FFFFFC7BFF0000007FFFFFC7FFF000000FFFFFFC7FFF000000FFFFFFC3FFF000080FFFFFFC3FFF000000FFFFFFC3FFF000000FFFFFFC3FFF000100FFFFFFE3EFF000000FFFFFFE3FFF000000FFFFFFE3FFF000201FFFFFFE1F7F000001FFFFFFE1FFF000001FFFFFFE1FBF000001FFFFFFE1FFF000801FFFFFFE1FDF000001FFFFFFF1FEF001001FFFFFFF0FFF00200;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h1FFFFFFF0FF7000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF07FF000003FFFFFFF07FF000003FFFFFFF87FF000003FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFFC3FF000007FFFFFFFC3FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE07F00001FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF83F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFF81F00007FFFFFFFFF80F00007FFFFFFFFFC0F0000FFFFFFFFFFC070000FFFFFFFFFFC070000FFFFFFFFFFE030000FFFFFFFFFFE010001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC00007FFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8003FFFFFFFFFFFFFC007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'hFFFFC7FFF80000003FFFFC7FFF80000003FFFFC7FFF80000003FFFFC7FFF80000003FFFFC7FFF80020003FFFFC7FFF80000003FFFFC7FFF80000001FFFFE7FFF80000001FFFFE7FFF80000000FFFFE7FFF80000000FFFFE7FFF800000007FFFE7FFF800000007FFFE7FFF800400007FFEE3FFF800000007F7FE3FFF020000003FFFE3FFF000000003FFFE3FFF000000003FFFE3FFF000000001FFFE3FFF000000001FFFE3FFF000000001FFFE3FFF000000001FFFF3FFF000000001FFFF3FFF000000000FFFF3FFF000000300FFFF3FFF000000780FFFF3FFF000800FC0FFFF3FFF000000FC0FFFF3FFF000001FC0FFFF3FFF000001FE07FFF3FFF000001FF07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'hFFF3FFF000001FF07FFF1FFF000003FF07FFF1FFE000003FF07FFF1FFE000003FF07FFF1FFE000007FF87FFF1FFE000007FF83FF71FFE040007FF83DF79FFE040007FF83DFF9FFE040007FFC3DFF9FFE000007FFC3DFF9FFE00000FFFC3FFF9FFE00000FFFC3FFF9FFE00000FFFC3FFF9FFE00000FFFC1FFF9FFE00000FFFE1FFF9FFE00101FFFE1FFF9FFE00101FC7E1FFF9FFE00101FDFE1FFF9FFE00001FFFE1FFF9FFE00001FE7E1FFF9FFE00001FFFE1FFF9FFE00001FF7E1FFF8FFE00001FFFF1FFF8FFE00003FFFF1FFF8FFE00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FFF8FFC00003FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'hFCFFC00003FFFF8FFFCFFC00007FFFF8E4FCFFC00007ECDF8FFFCFFC00007FFFF8FFFCFFC00007FFFF8FFFCFFC07E07FFFF8FFFCFFC00007FFFF8FFFCFFC00007FFFF8FFFCFFC00007FFFF87FFCFFC00007FFFF87FFCFFC00007FFFF87FFCFFC00007FFFF87FFCFFC00007FFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FECDFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFFFC7FFCFFC0000FFFDFC7FFC7FC0000FFFFFC7FFCFFC0000FFFFFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'h7FC0000FFFFFC7FFC7FC0000FFFFFE7FFC7FC0000FFFFFE7FFC7F80000FFFFFE00007FC0001FFFFFE00007F80001FFFFFE00007FC0001FFFFFE00007F80001FF97FE00007F80001FF17FE00007F80001FFD3FE00007F80001FFFFFE00007F80001FFFBFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFFFFE00007F80001FFBFFE00007F800017FAFFE00007F80001BFBFFE00007F;
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a192~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hDDA0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[0] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [0] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [0])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [0]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [0]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[0] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [0]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [0]))))

	.dataa(\inst|oitoPixels_8bits_2 [0]),
	.datab(\inst|x [0]),
	.datac(\inst|estado_atual.espera_5~q ),
	.datad(\inst|oitoPixels_8bits_1 [0]),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hE020;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
cycloneive_lcell_comb \inst|Selector5~4 (
// Equation(s):
// \inst|Selector5~4_combout  = (\inst|Selector5~1_combout ) # ((\inst|Selector5~2_combout ) # ((\inst|Selector5~3_combout ) # (\inst|Selector5~0_combout )))

	.dataa(\inst|Selector5~1_combout ),
	.datab(\inst|Selector5~2_combout ),
	.datac(\inst|Selector5~3_combout ),
	.datad(\inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h80000DF7FFE0000FF80002FD7F7E0000FF80001FFBF7E0000FF80000FFFFFE0000FF80003FBFF7E0000FF80001FFFF7E0000FF80003FFF8F60000FF80001FFFFFE0000FF800035FFCFE0000FF800015FFCE60000FF800017FF8F60000FF800017FFFE60000FF80001FBFDE60000FF80001DBFEFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FDF7FC0000FF9FFF1FFFFFC0000FF9FFF1FFFEFC0000FF9FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFF7FC0000FF8FFF0FBFFFC0000FF8FFF0FFFFFC0000FF8FFF0FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FBFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FFCFFF8FFFFF80000FF8FFF8FFFEF80000FFCFFF8FFFFF80000FFCFFF87FFFF80000FFCFFF87FFFF80000FFCFFF83FFFF01F81FFCFFF87FFFE00001FFCFFF87FFFF00001FFCFFF87FFFF00001FFCF7F87FDFF02001FFCFF3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h87FFFF02001FFCFFF87FFFF02001FFCFFDC7FCFF02001FFCFFFC7F8FF02001FFCF7DC3F9FF00001FFCFFFC3FFFE00001FFCFFFC3FFFE00001FFCFFFC3F8FE00001FFCFFDC3FAFE00001FFCFFFC3FAFE00001FFCFFFC3FFFE00001FFCFFFC3FFFE00081FFC7FFC1FDFE00081FFC7FFE1FDFE00081FFC7FFE1FFFC00081FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFC7FFE1FFFC00001FFE7FFE1FDFC00001FFC7FFE0FDF800001FFE7FFE0FFF800001FFE7FFE0FFF800001FFE7FFE0FFF800003FFE7FFF0FFE800003FFE7FFF07FF800003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FFF03FA000003FFE7FEF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h3FE004003FFE7FEF83FE000003FFE3FFF81DC000003FFE3FFF81FC000003FFE3BFF81FC000003FFE3FFF80F8000003FFE3BFFC078000003FFE3FFFC020000003FFF3FFFC000000003FFF3FFFC000000103FFF3FFFC000000107FFF3FFFC000000007FFF3FFFE000000007FFF3FF7E000000007FFF3FFFE000008007FFF3FFFE000008007FFF3FFFF000000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF800000007FFF1FFFF800000007FFF1FFBF800000007FFF1FFFFC00000007FFF1FFFFC00000007FFF1FFFFC00010007FFF1FFFFE00000007FFF9FFFFF0000000FFFF9FFDFF0000020FFFF9FFFFF0000000FFFF9FFFFF0000000FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'hFFFF8FFFF80000007FFFF8FFFF80000007FFFFCFFFF80000007FFFFCFFFF80000007FFFFCFFFF80000007FFFDC7FFF80000003FFFDC7FFF02000003FFFFC7FFF00000001FFFFC7FFF00000001FFFFC7FFF00000000FFFFC7FFF00000000FEFFC7FFF00000000FFFFC7FFF000000007FFFC7FFF000000007FFFE7FFF000000007FFFE7FFF000000003FFFE7FFF000000003FFFE7FFF000000003F7FE7FFF000800003F7FE7FFF000000003FFFE7FFF000000001FFFE3FFE000000001FFFE3FFE000000001FFFE3FFE000000701FFEE3FFE040000781FFFE3FFE040000F80FFEE3FFE000000F80FFFE3FFE000001FC0FFFE3FFE000001FC0FFFF3FFE000003FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'hFFF3FFE000003FE0FFFF3FFE000003FF07FFF3FFE000007FF07FFF3FFE001007FF07FFF3FFE001007FF07FFF3FFE000007FF07FFF3FFE00000FFF87FFF3FFE00000FFF87FFF3FFE00000FFF83FFF3FFE00000FFF83FFF1FFE00000FFF83FFF1FFC00000FFF83FFF1FFE00001FFFC3FFF1FFC00001FFFC3FFF1FFC00001FFFC3FFF1FFC00001FFFC3FFF1FFC00001FEFC3FFF9FFC00001FCFC1FFF9FFC00001FFFE1FFF9FFC00003FFFE1DFF9FFC00003FEFE1FFF9FFC00003FEFE1DFF9FFC08003FFFE1DF79FFC08003FFFE1FFF9FFC08003FFFE1FFF9FFC08003FFFF1DFF9FFC08003FFFF1FF79FFC00007FFFF1DF79FFC00007FFFF1FFF9FFC00007FFFF1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'h79FFC00007FFFF0FFF9FFC00007FFFF0E979FFC00047EDBF0FFF9FFC00007FFFF0FFF9FFC00007FFFF0FFF9FFC0FE07FEFF0FFF8FFC00007FEFF8FFF9FFC0000FFEFF8FFF8FFC0000FFFFF8FFF8FF80000FFEFF8FFF8FF80000FFEFF8FFF8FF80000FFEFF8FFF8FF80000FFFFF8FFF8FF80000FFEFF8FFF8FF80000FFEFF8FFF8FF80000FED9F8FFF8FF80000FFFFF8FFF8FF80000FFEFF87FFCFF80000FFEFF87FFCFF80000FFEFF87FFCFF80000FFFFFC7FFCFF80001FFEFFC7FFCFF80001FFEFFC7FFCFF80001FFEFFC7FFCFF80001FFFFFC7FFCFF80001FFEFFC7FFCFF80001FFEFFC7FFCFF80001FFFBFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'hFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FF27FC0000FF80001FF37FC0000FF80001FF67FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF80002FFEF7E0000FF80000FD7F7E0000FF800017D3F7E0000FF;
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h002000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFF7F0000000FFFF8FFFFF0004000FFFF8FFFBF0000000FFFFCFFFFF0000000FFFFCFFFFF0000000FFFFCFFFFF0000001FFFFCFFFEF0000041FFFFC7FFFF0010001FFFFC7FFFF0020001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFE7FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3BFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000103FFFFE1FFFF0000003FFFFF1FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h0003FFFFF1FFFF0000007FFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000207FFFFF1FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF8FFFF0000007FFFFF8FFFF000040FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF87FFF000000FFFFFF87FFF000080FFFFFF87FFF000000FFFFFFC7FFF000000FFFFFFC7FFF000000FFFFFFC7DFF000001FFFFFFC7FFF000001FFFFFFC3FFF000001FFFFFFC3FFF000201FFFFFFC3EFF000001FFFFFFC3FFF000401FFFFFFE3FFF000001FFFFFFE3FFF000001FFFFFFE1FBF000001FFFFFFE1FFF001003FFFFFFE1FFF000003FFFFFFE1FFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h3FFFFFFE1FFF000003FFFFFFE0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF87FF000007FFFFFFF87FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFFC3FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFF07F00003FFFFFFFFF07F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF81F00007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFF81F0000FFFFFFFFFF81F0000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFFFC070001FFFFFFFFFFC030001FFFFFFFFFFC010001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8 .lut_mask = 16'hB9A8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a224~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~8_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9 .lut_mask = 16'hAFC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[32] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [32] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [32])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [32]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [32]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[32] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[32] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [32] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [32]))

	.dataa(\inst|oitoPixels_8bits_2 [32]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[32]~9_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [32]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[32] .lut_mask = 16'hCCAA;
defparam \inst|oitoPixels_8bits_2[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
cycloneive_lcell_comb \inst|Selector5~5 (
// Equation(s):
// \inst|Selector5~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [32])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [32])))))

	.dataa(\inst|estado_atual.espera_2~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_1 [32]),
	.datad(\inst|oitoPixels_8bits_2 [32]),
	.cin(gnd),
	.combout(\inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~5 .lut_mask = 16'hA280;
defparam \inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h002000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8EFFFF0008041FFFFCEFFFF0000041FFFFCFFFEF0010001FFFFCFFFFF0000001FFFFC7FFFF0020001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3BFFF0000003FFFFE3FFFF0000103FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE1FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h0007FFFFF1FFFF0000007FFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000207FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000407FFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8F7FF000000FFFFFF8FFFF000000FFFFFF8FFFF000080FFFFFF87FFF000000FFFFFF87FFF000000FFFFFF87BFF000000FFFFFF87FFF000101FFFFFFC7FFF000001FFFFFFC7FFF000001FFFFFFC7FFF000201FFFFFFC3FFF000001FFFFFFC3FFF000001FFFFFFC3FFF000401FFFFFFC3F7F000001FFFFFFE3FFF000803FFFFFFE1FFF000003FFFFFFE1FFF001003FFFFFFE1FDF002003FFFFFFE1FFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h3FFFFFFE1FFF000003FFFFFFE1FFF000003FFFFFFE0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF07FF000007FFFFFFF07FF00000FFFFFFFF07FF00000FFFFFFFF87FF00000FFFFFFFF87FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00001FFFFFFFFC3FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE07F00003FFFFFFFFE07F00007FFFFFFFFF07F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFF81F0000FFFFFFFFFF81F0000FFFFFFFFFF80F0000FFFFFFFFFF80F0001FFFFFFFFFFC070001FFFFFFFFFFC070001FFFFFFFFFFC030001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 40;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h80003FD3FFE0000FF80003757FFE0000FF80003E5DFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80003FF7EFC0000FF80003FBBCEE0000FF800033BFDA40000FF80003FFBCDC0000FF800037BFFDC0000FF8000373FFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FBFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFF80000FF9FFF1FFF9F80000FF9FFF0FFFBF80000FF9FFF0FFFFF80000FF9FFF0FFFFF80000FF8FFF0FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFFFF80000FF8FFF8FFDFF80000FF8FFF8FFFFF80001FF8FFF8FFFEF80000FF8FFF8FFFFF80001FF8FFF8FFFFF80001FF8FFF8FFFFF00001FF8FFF8FFFFF00001FF8FFF87FFFE03F81FFCFFF87FFFF02001FFCFFF87FFFF02001FFCFFF87FFFF00001FFCF7F87FDFF00001FFCFF3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h87FDFF00001FFCFFF87FDFF00001FFCFFF87F9FF00001FFCF7FC7F8FF00001FFCFFFC7F8FF00001FFCFFFC3FFFE00001FFCF7DC3FFFE00001FFCFFFC3F8FE00081FFCFFFC3F8FE00081FFCFFFC3F8FE00081FFCF7FC3FCFE00081FFCFFFC3FFFE00001FFCFFFC3FDFE00001FFCFFDC1FFFC00001FFCFFFE1FDFC00001FFC7FFE1FDFC00001FFC7FFE1FDFC00001FFC7FFE1FFFC00001FFC7FFE1FFF400001FFC7FFE1FDF800001FFC7FFE0FDF800003FFC7FFE0FFF800003FFC7FFE0FFF800003FFE7FFE0BFF800003FFE7FFF0FFF000003FFE7FFF07FF000003FFE7FFF07FD000003FFE7FFF07FF004003FFE7FFF07FF004003FFE7FFF02FE000003FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h3FE000003FFE7FFF83FE000003FFE7FEF81DC000003FFE7FEF81FC000003FFE3FFF81F8000003FFE3FFF80F8000003FFE3FFF8070000103FFE3BFFC000000103FFE3FFFC000000003FFE3FFFC000000003FFE3BFFC000000007FFF3FFFC000000007FFF3FFFE000000007FFF3FFFE000008007FFF3FF7E000000007FFF3FFFE000000007FFF3FFFF000000007FFF3FFFF000000007FFF3FFFF000000007FFF1FFFF000000007FFF1FFFF800000007FFF1FFBF800000007FFF1FFFF800000007FFF1FFFFC00010007FFF1FFFFC00000007FFF1FFFFE0000020FFFF1DFFFE0000000FFFF9FFDFF0000000FFFF9FFFFF0000000FFFF9FFFFF0000000FFFF9FFFFF0;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a40~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 40;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000001FFFFFFFFFFC000601FFFFFFFFFFC000701FFFFFFFFFFC000700FFFFFFFFFF8000780FFFFFFFFFF8000780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'hF80007C0FFFFFFFFFF80007C0FFFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFF00007E07FFFFFFFFF00007F07FFFFFFFFE00007F03FFFFFFFFE00007F03FFFFFFFFE00007F83FFFFFFFFE00007F83FFFFFFFFC00007F83FFFFFFFFC00007F83FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFFC00007FC1FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FE0FFFFFFFF800007FF0FFFFFFFF800007FF0FFFFFFFF000007FF07FFFFFFF000007FF07FFFFFFF000007FF07FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFF000007FF87FFFFFFE000007FF87FFFFFFE000007FF83FFFFFFE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'h0007FF83FFFFFFE000007BFC3FFFFFFE000007BFC3FFFFFFE004007FFC3FFFFFFE000007FFC3FFFFFFE008007EFC3FFFFFFC000007FFE1FFFFFFC010007F7E1FFFFFFC000007FFE1FFFFFFC000007FFE1FFFFFFC020007FFE1FFFFFFC000007FFE1FFFFFFC000007FFF1FFFFFF8040007FFF1FFFFFF8000007FFF0FFFFFF8000007FFF0FFFFFF8000007FEF0FFFFFF8000007FFF0FFFFFF8000007FFF0FFFFFF8000007FFF8FFFFFF8000007FF78FFFFFF8100007FFF8FFFFFF0000007FFF8FFFFFF0000007FFF87FFFFF0000007FFF87FFFFF0000007FFF87FFFFF0000007FFFC7FFFFF0200007FFFC7FFFFF0000007FFFC7FFFFF0000007FFFC7FFFFF00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'h07FFFC7FFFFE0000007FFFC7FFFFE0000007FFFC7FFFFE0400007FFFC3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFEE3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFE0000007FFFE3FFFFC0000007FFFE3FFFFC0000007FFFE1FFFFC0000007FFFF1FFFFC0000007FFF71FFFFC0000007FFF71FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0000007FFFF1FFFFC0002007FFFF1FFFFC0004007FFFF1FFFFC0000007FFFF1FFFFC1000007FFFF9FFFF80008007FFFF9FFFF80000007DFFB8FFFF80000007FFFB8FFFF80010007EFFF8FFFF80000007FFFF8FFFF80000007FFFF8FFFF80000007FFFF8FFFF80000007;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~10_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11 .lut_mask = 16'hF838;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[40] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [40] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [40]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [40]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [40]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[40] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[40] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [40] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [40])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [40]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[40]~11_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [40]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[40] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \inst|Selector5~6 (
// Equation(s):
// \inst|Selector5~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [40]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [40]))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|oitoPixels_8bits_2 [40]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [40]),
	.cin(gnd),
	.combout(\inst|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~6 .lut_mask = 16'hA808;
defparam \inst|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
cycloneive_lcell_comb \inst|Selector5~7 (
// Equation(s):
// \inst|Selector5~7_combout  = (\inst|Selector5~5_combout ) # (\inst|Selector5~6_combout )

	.dataa(gnd),
	.datab(\inst|Selector5~5_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~7 .lut_mask = 16'hFFCC;
defparam \inst|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
cycloneive_lcell_comb \inst|Selector5~10 (
// Equation(s):
// \inst|Selector5~10_combout  = (\inst|Selector5~9_combout ) # ((\inst|Selector5~8_combout ) # ((\inst|Selector5~4_combout ) # (\inst|Selector5~7_combout )))

	.dataa(\inst|Selector5~9_combout ),
	.datab(\inst|Selector5~8_combout ),
	.datac(\inst|Selector5~4_combout ),
	.datad(\inst|Selector5~7_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
cycloneive_lcell_comb \inst|cor_out[0] (
// Equation(s):
// \inst|cor_out [0] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector5~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [0]))

	.dataa(\inst|cor_out [0]),
	.datab(gnd),
	.datac(\inst|estado_atual.inicio~clkctrl_outclk ),
	.datad(\inst|Selector5~10_combout ),
	.cin(gnd),
	.combout(\inst|cor_out [0]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[0] .lut_mask = 16'hFA0A;
defparam \inst|cor_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \amarelo~input (
	.i(amarelo),
	.ibar(gnd),
	.o(\amarelo~input_o ));
// synopsys translate_off
defparam \amarelo~input .bus_hold = "false";
defparam \amarelo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneive_lcell_comb \inst1|always0~1 (
// Equation(s):
// \inst1|always0~1_combout  = (!\inst9|contclk [7] & (\inst9|contclk [8] & \amarelo~input_o ))

	.dataa(\inst9|contclk [7]),
	.datab(gnd),
	.datac(\inst9|contclk [8]),
	.datad(\amarelo~input_o ),
	.cin(gnd),
	.combout(\inst1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~1 .lut_mask = 16'h5000;
defparam \inst1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneive_lcell_comb \inst1|always0~2 (
// Equation(s):
// \inst1|always0~2_combout  = (\inst1|always0~1_combout  & (\inst1|always0~0_combout  & (\inst1|LessThan0~0_combout  $ (!\inst9|contclk [6]))))

	.dataa(\inst1|LessThan0~0_combout ),
	.datab(\inst1|always0~1_combout ),
	.datac(\inst1|always0~0_combout ),
	.datad(\inst9|contclk [6]),
	.cin(gnd),
	.combout(\inst1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~2 .lut_mask = 16'h8040;
defparam \inst1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneive_lcell_comb \inst1|new_cor[0]~3 (
// Equation(s):
// \inst1|new_cor[0]~3_combout  = (\inst1|new_cor[0]~2_combout  & (((\inst|cor_out [0])))) # (!\inst1|new_cor[0]~2_combout  & ((\inst1|new_cor[0]~0_combout ) # ((\inst1|always0~2_combout ))))

	.dataa(\inst1|new_cor[0]~0_combout ),
	.datab(\inst|cor_out [0]),
	.datac(\inst1|always0~2_combout ),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[0]~3 .lut_mask = 16'hCCFA;
defparam \inst1|new_cor[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N2
cycloneive_lcell_comb \inst9|Ram0~78 (
// Equation(s):
// \inst9|Ram0~78_combout  = (!\inst1|new_cor[0]~3_combout  & (!\inst1|new_cor[1]~4_combout  & ((\inst|cor_out [3]) # (!\inst1|new_cor[0]~2_combout ))))

	.dataa(\inst1|new_cor[0]~2_combout ),
	.datab(\inst|cor_out [3]),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~78 .lut_mask = 16'h000D;
defparam \inst9|Ram0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N24
cycloneive_lcell_comb \inst9|Ram0~22 (
// Equation(s):
// \inst9|Ram0~22_combout  = (\inst9|Ram0~20_combout ) # ((!\inst1|new_cor[2]~8_combout  & (!\inst9|Ram0~21_combout  & \inst9|Ram0~78_combout )))

	.dataa(\inst1|new_cor[2]~8_combout ),
	.datab(\inst9|Ram0~20_combout ),
	.datac(\inst9|Ram0~21_combout ),
	.datad(\inst9|Ram0~78_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~22 .lut_mask = 16'hCDCC;
defparam \inst9|Ram0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N2
cycloneive_lcell_comb \inst9|Ram0~23 (
// Equation(s):
// \inst9|Ram0~23_combout  = (\inst9|Ram0~15_combout  & (!\inst1|new_cor[5]~7_combout  & (\inst9|Ram0~14_combout  & !\inst1|new_cor[4]~6_combout )))

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~14_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~23 .lut_mask = 16'h0020;
defparam \inst9|Ram0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N0
cycloneive_lcell_comb \inst9|Ram0~24 (
// Equation(s):
// \inst9|Ram0~24_combout  = (!\inst9|Ram0~15_combout  & (\inst1|new_cor[5]~7_combout  & (!\inst9|Ram0~14_combout  & \inst1|new_cor[4]~6_combout )))

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~14_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~24 .lut_mask = 16'h0400;
defparam \inst9|Ram0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N22
cycloneive_lcell_comb \inst9|Ram0~25 (
// Equation(s):
// \inst9|Ram0~25_combout  = (\inst1|new_cor[0]~3_combout ) # ((\inst1|new_cor[3]~5_combout  & ((!\inst9|Ram0~24_combout ))) # (!\inst1|new_cor[3]~5_combout  & (!\inst9|Ram0~23_combout )))

	.dataa(\inst1|new_cor[3]~5_combout ),
	.datab(\inst9|Ram0~23_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst9|Ram0~24_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~25 .lut_mask = 16'hF1FB;
defparam \inst9|Ram0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 58;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h00000FFFF9DFFFF0000000FFFF9DFFFF0000000FFFF1FFFFF0000000FFFF1FFFFF0000000FFFF1FFFFF0000000FFFF1FFBFE0000000FFFF1FFFFC0000000FFFF1FFFFC0000000FFFF1FFFF80000000FFFF1FFFF80000000FFFF3FFFF800000207FFF3FFFF000000007FFF3FFFF000000207FFF3FF7F000000007FFF3FF7F000000007FFF3BFFE000000007FFE3BFFE000000007FFE3BFFE000000007FFE3BFFC000000007FFE3FFFC000000007FFE3FFFC000008007FFE3FFFC000000007FFE3FFFC000000007FFE3FFF8040000007FFE7FFF80F8000007FFE7FEF80F8000007FFE7FEF81F8000007FFE7FEF81FC000003FFE7FEF83FC000003FFE7FFF03FC00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h0003FFE7FFF03FE000003FFE7FFF07FE000103FFE7FFF07FE000003FFE7FFF07FF004003FFC7FFF07FF000103FFC7FFF0FFF000103FFC7FFF0FFF004003FFC7FFE0FFF800003FFC77FE0FFF800003FFC77FE0FFF800003FFC77FE1FFF800003FFCF7FE1FFF800003FFCF7FE1FFF800003FFCF7FE1FFFC00003FFCFFFE1FFFC00003FFCFFFE1FFFC00003FFCFFFC3FFFC00003FFCFFFC3FEFC00003FFCFFDC3F8FC00001FFCFFDC3FCFC00001FFCFFDC3FEFE00001FFCFFDC3FEFE00001FFCFFDC3FFFE00001FFCFFDC7FFFE00001FFCFFDC7FFFE00001FFCFFFC7FFFE00001FFCFFF87FFFE00001FFCFFF87FFFE00001FF8FFF87FFFE00001FF8FFF87FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h01FF8FFF87FFFF00001FF8FFF87FFFF00001FF8FFF87C9BF00001FF8FFF8FFFFF00001FF8FFF8FFF7F00001FF8F038FFF7F00001FF8FFF8FFF7F00001FF9FFF8FFF7F00001FF9FFF8FFF7F00001FF9FFF8FFF7F00001FF9FFF8FFF7F80001FF9FFF0FFF7F80001FF9FFF0FFF7F80001FF9FFF0FFF7F80001FF9FFF0FFF7F80001FF9FFF0FC9BF80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF7F80001FF9FFF1FFF7F80000FF9FFF1FFF7F80000FF9FFF1FFF7F80000FF9FFF1FFF7F80000FF9FFF1FFFFFC0000FF9FFF1FC9BFC0000FF9FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'hFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF3FFFFFC0000FF9FFF3FF3FFC0000FF80003FE0FFC0000FF80003FE87FC0000FF80003FFF7FC0000FF80003FFF7FC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF80003FFFFFC0000FF00003FFFFFC0000FF000027FBFFC0000FF;
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h000000FFFF8200000000000FFFF8000000000000FFFF8000000000000FFFF8000000000001FFFF8000000000001FFFF8000000000001FFFF8000000000001FFFF8000400000001FFFF8000000000001FFFF8000000000001FFFF8100100000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000003FFFFC000000000003FFFFC000000000003FFFFC000000000003FFFFC080000000003FFFFC000000000003FFFFC000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000007FFFFE000000000007FFFFE000000000007FFFFE00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h0007FFFFE000000000007FFFFE000000000007FFFFF000000000007FFFFF000000000007FFFFF020000000007FFFFF000000000007FFFFF00000000000FFFFFF00000000000FFFFFF00000000000FFFFFF01000000000FFFFFF00000000000FFFFFF80000000000FFFFFF80800000000FFFFFF80800000000FFFFFF80000000001FFFFFF80000000001FFFFFF80000000001FFFFFF80400000001FFFFFF80000000001FFFFFFC0200000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0100000003FFFFFFC0100000003FFFFFFC0080000003FFFFFFC0000000003FFFFFFC0040000003FFFFFFE0040000003FFFFFFE0020000003FFFFFFE003000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h3FFFFFFE0000000007FFFFFFE0000000007FFFFFFE0000000007FFFFFFE0000000007FFFFFFE0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF000000000FFFFFFFF000000000FFFFFFFF000000000FFFFFFFF000000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF800000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000003FFFFFFFFC00000003FFFFFFFFC00000003FFFFFFFFC00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000007FFFFFFFFE00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF0000000FFFFFFFFFF0000000FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFFFF0000000FFFFFFFFFF8000000FFFFFFFFFF8000001FFFFFFFFFF8000001FFFFFFFFFF8000001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFF801FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFE07FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 58;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h000037FBFFC0000FF000027F9FFC0000FF00002FF9FFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF800033BBFFC0000FF800023BFFC40000FF800023FFFE40000FF800033FF9E40000FF80003BFBFCC0000FF80003FFFFE40000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h001FFFFFC0000FF80001FFFFFC0000FF800010000040000FF80001010A040000FF8000105EA000000FF8000105EA000000FF8000107EE000000FF8000107EE080000FF8000107EE080001FF8000107EE080001FF8000107FD080001FF8000107FD080001FF8000107FD080001FF8000107FD080001FF8000107F9080001FF8000007A9080001FF8000007A9080001FF8000083AA080001FF8000080AA080001FF800008002080001FF800008082080001FF800008082000001FF800008082100001FF800008082100001FF800008000100001FF800008000100001FF800008000100001FF800008060100001FF800000060100001FF80F004070100001FF8000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h04070100001FF800004060100001FF800004060200001FFC00004060200001FFC00004060200001FFC00004060200001FFC00004060200001FFC00004060200001FFC00002060200001FFC00002070200001FFC00002070600001FFC00002040400001FFC00002060400001FFC00002060400003FFC08003060400003FFC08001060400003FFC00201060400003FFC00201070C00003FFC00001070800003FFC00001070800003FFC08201860800003FFC08200870800003FFC00000861800003FFC00000871800003FFC00000C61000003FFC00000C71000003FFC00000463000003FFE00000673000003FFE00000606000003FFE00000606000003FFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h306000003FFE0000038C000003FFE000003FC000003FFE000001FC000003FFE000001F8000007FFE000000F8000007FFE000000F0000007FFE00100060000007FFE00000000000007FFE00000000000007FFE00000000000007FFE00000000000007FFE04000000000007FFE00000000000007FFE00000000000007FFF04000000000007FFF00000000000007FFF00080000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0000000000000FFFF0200000000000FFFF8000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a58~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a186~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~126_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127 .lut_mask = 16'hBBC0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[58] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [58] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [58]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[58]~127_combout ),
	.datac(\inst|oitoPixels_8bits_1 [58]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [58]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[58] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_1[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \inst|Selector7~9 (
// Equation(s):
// \inst|Selector7~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_1 [58]))) # (!\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_2 [58]))))

	.dataa(\inst|oitoPixels_8bits_2 [58]),
	.datab(\inst|estado_atual.implementar_x~q ),
	.datac(\inst|Add0~0_combout ),
	.datad(\inst|oitoPixels_8bits_1 [58]),
	.cin(gnd),
	.combout(\inst|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~9 .lut_mask = 16'hC808;
defparam \inst|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC010001FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFFC0F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'hF80F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC3FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'hFF000003FFFFFFE0FEF000003FFFFFFE1FDF002003FFFFFFE1FBF002001FFFFFFE1FBF000001FFFFFFE1F7F001001FFFFFFE1F7F000801FFFFFFE1FFF000801FFFFFFE3EFF000401FFFFFFC3FFF000401FFFFFFC3DFF000001FFFFFFC3DFF000201FFFFFFC3FFF000200FFFFFFC3FFF000000FFFFFFC7BFF000100FFFFFFC7FFF000000FFFFFFC7FFF000000FFFFFF87FFF000000FFFFFF877FF000080FFFFFF87FFF000080FFFFFF87FFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8EFFF0000007FFFFF8FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF1FFFF0000007FFFFF1DFFF0000003FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'h0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000103FFFFE1FFFF0000103FFFFE3BFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE77FFF0000001FFFFC77FFF0000001FFFFC7FFFF0000001FFFFC7FFEF0000001FFFFC7FFCF0000001FFFFC7FFDF0000040FFFFC7FFBF0040000FFFFC7FFFF0040000FFFFC7FFFF0000000FFFFC7FF7F0010000FFFFCFFFFF0000000FFFFCEFFFF0000000FFFFCEFFFF0000000FFFF8FFEFF0000000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h000000FFFF8000000000000FFFF8000000000000FFFF8000000000000FFFFC100800000000FFFFC000000000000FFFFC000000000000FFFFC000000000000FFFFC000000000000FFFFC000100000000FFFFC000080000000FFFFC000000000000FFFFC000000000001FFFFC000000000001FFFFC080000000001FFFFC000000000001FFFFE080000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE040000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFF000000000003FFFFF000000000003FFFFF00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h0003FFFFF020000000003FFFFF000000000003FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFFC0000000000FFFFFFC0000000000FFFFFFC0000000000FFFFFFC0200000000FFFFFFC0000000000FFFFFFC0000000001FFFFFFC0100000001FFFFFFC0000000001FFFFFFE0000000001FFFFFFE0000000001FFFFFFE0080000001FFFFFFE0040000001FFFFFFE0040000001FFFFFFE0000000001FFFFFFE0020000003FFFFFFE000000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h3FFFFFFF0000000003FFFFFFF0008000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000007FFFFFFF0000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF800000000FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF80000007FFFFFFFFF80000007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFF80000007FFFFFFFFF8000000FFFFFFFFFFC000000FFFFFFFFFFC000000FFFFFFFFFFC000000FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h00000FFFF8FFFFF0000000FFFF8FFFFF0000020FFFF8FFDFF00000007FFF8FFDFF00000007FFF8FFFFF00000007FFF9FFFFF00000007FFF9FFFFE00000007FFF9FFFFE00000007FFF9FFFFC00000007FFF9DFFFC00000007FFF1DFBF800000007FFF1DFFF800000007FFF1FFFF800000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000008003FFF1FFFE000000003FFF3FFFE000000003FFF3FFFE000000003FFF3FF7E000000003FFF3FF7C000000003FFF3FF7C000000003FFF3FFFC030000003FFF3FFFC078000003FFF3FFFC0F8000003FFF3FFFC0FC004003FFE3FFF81FC000003FFE3FFF81FE000003FFE3BFF81FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h0003FFE3BFF83FE000003FFE3BFF83FF000003FFE3BFF83FF000003FFE3FFF87FF000003FFE7FFF07FF000001FFE7FFF07FF800001FFE7FFF07FF800001FFE7FFF07FF800001FFE7FEF0FFF800001FFE7FEF0FFFC00001FFE7FEF0FFFC00001FFE7FEF0FFFC02001FFE7FFE0FFFC00081FFE7FFE1FFFC00001FFE7FFE1FFFC00001FFE7FFE1FFFE02001FFE7FFE1FBFE02001FFE7FFE1F8FE00081FFC7FFE1FAFE00081FFC7FFE1FAFE00001FFC7FFE3FBFE00001FFC7FFE3FFFE00001FFC7FFE3FFFE00001FFC7FFC3FFFF00001FFC7FFC3FFFF00001FFC7FFC3FFFF00001FFCFFFC3FFFF00001FFCFFFC3FFFF00001FFCFFFC3FFFF00000FFCFFFC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h00FFCFFFC7FFFF00000FFCF7FC7FFFF00000FFCF7FC7ED9F00000FFCF7FC7FFFF80000FFCF7FC7F7FF80000FFCF01C7F7FF80000FFCF7F87F7FF80000FFCFFF87F7FF80000FFCFFF87F7FF80000FFCFFF87F7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FF7FF80000FFCFFF8FED9F80000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FFCFFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF8FF7FFC0000FF8FFF9FFFFFC0000FF8FFF1FED9FC0000FF8FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'hFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FF03FE0000FF80001FF63FE0000FF80001FF63FE0000FF80001FFEBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001DD7FFE0000FF;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h80001DFFFFE0000FF80001DFFFFE0000FF80001DF7FFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001BBFFFE0000FF800011FFDD60000FF800011FFDFE0000FF800019BFDE60000FF80001FFFFD20000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h001FFFFFC0000FF80001FFFFFC0000FF800010000040000FF800010300040000FF80000037B040000FF80000037F040000FF8000003FF040000FF8000083F7040000FFC000083F7040000FFC000083F7040000FFC000083FF040000FFC000081FF040000FFC000085FF040000FFC000085FF040000FFC000085FF040000FFC000085FD000000FFC000085FD000000FFC000081EB080000FFC00008043080000FFC00008043080000FFC00008043080000FFC00000043080000FFC00004043080000FFC00004042080000FFC00004040080000FFC00004000080000FFC00004000080000FFC00004030080000FFC00004030000000FFC07004030100000FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h04030100000FFC00004030100000FFC00002030100000FFC00002030100001FFC00002030100001FFC00002030100001FFC00002030100001FFC00002030100001FFC00002030200001FFC00002070200001FFC00003070200001FFC00001030200001FFC00001030200001FFE00001030200001FFE00001030200001FFE00001030400001FFE00001830400001FFE00001870400001FFE00000830400001FFE00000870400001FFE00000830C00001FFE00000870C00001FFE00000C30800001FFE00000470800001FFE00000431800001FFE00000471800001FFE00100631000001FFE04000673000003FFE00100303000003FFE00000303000003FFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h306000003FFE0400018E000003FFE040001FE000003FFE000001FC000003FFF000000FC000003FFF000000F8000003FFF00000078000003FFF00000030000003FFF00000000000003FFF00000000000003FFF00080000000003FFF00080000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF02000000000007FFF00040000000007FFF80000000000007FFF82000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80020000000007FFF80000000000007FFF80000000000007FFF80010000000007FFF8000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout  & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a210~portadataout )) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout  & ((\inst3|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~116_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117 .lut_mask = 16'hDAD0;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[18] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [18] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [18]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [18]),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [18]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[18] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_2[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[18] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [18] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [18])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [18]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[18]~117_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [18]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[18] .lut_mask = 16'hAACC;
defparam \inst|oitoPixels_8bits_1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \inst|Selector7~2 (
// Equation(s):
// \inst|Selector7~2_combout  = (\inst|estado_atual.paridade~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [18]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [18]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.paridade~q ),
	.datac(\inst|oitoPixels_8bits_2 [18]),
	.datad(\inst|oitoPixels_8bits_1 [18]),
	.cin(gnd),
	.combout(\inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~2 .lut_mask = 16'hC840;
defparam \inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC010001FFFFFFFFFFC030000FFFFFFFFFFC070000FFFFFFFFFFC070000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'hF80F00007FFFFFFFFF81F00007FFFFFFFFF81F00007FFFFFFFFF83F00007FFFFFFFFF03F00003FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFF07F00003FFFFFFFFE07F00003FFFFFFFFE07F00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFFC3FF00000FFFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF83FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'hFF000003FFFFFFF0FEF000003FFFFFFE1FDF002001FFFFFFE1FBF002001FFFFFFE1FBF000001FFFFFFE1F7F000001FFFFFFE1F7F000001FFFFFFE1FFF000001FFFFFFE3EFF000401FFFFFFE3FFF000401FFFFFFC3FFF000001FFFFFFC3DFF000000FFFFFFC3FFF000000FFFFFFC3FFF000000FFFFFFC3BFF000000FFFFFFC7BFF000000FFFFFFC7FFF000000FFFFFFC7FFF000000FFFFFF877FF000000FFFFFF877FF0000007FFFFF87FFF0000007FFFFF87FFF0000007FFFFF8FFFF0000007FFFFF8FFFF0000007FFFFF8EFFF0000007FFFFF8FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF0FFFF0000003FFFFF1DFFF0000003FFFFF1DFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'h0000003FFFFF1FFFF0000003FFFFF1FFFF0000003FFFFF1FFFF0000103FFFFF1FFFF0000103FFFFF1FFFF0000003FFFFE1FFFF0000003FFFFE3BFFF0000003FFFFE3BFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000081FFFFE3FFFF0000081FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE3FFFF0000001FFFFE77FFF0000001FFFFC77FFF0000001FFFFC7FFEF0000001FFFFC7FFCF0000040FFFFC7FFDF0000000FFFFC7FFBF0040000FFFFC7FFBF0060000FFFFC7FFFF0020000FFFFC7FF7F0010000FFFFC7FF7F0010000FFFFCFFFFF0008000FFFFCEFFFF0008000FFFFCEFEFF0000000FFFF8EFFFF0004000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h80001FF7FFE0000FF80001FF7FFE0000FF80001BFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF800017BDFFE0000FF80001DFDFFA0000FF80001DFDFFE0000FF800017B9FFE0000FF80001FFDFDA0000FF80001FFFFFA0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h001FFFFFC0000FFC0001FFFFFC0000FFC00000000040000FFC00000201040000FFC000003FF040000FFC000083FF040000FFC000083F7040000FFC000083F7040000FFC000083F7040000FFC000083F7040000FFC000083FF040000FFC000083FF040000FFC000083FF040000FFC000083FF040000FFC000083FF040000FFC000083FD040000FFC000081FD040000FFC000081D5000000FFC00008041000000FFC00000041080000FFC00000041080000FFC00004041080000FFC00004041080000FFC00004041080000FFC00004040080000FFC00004000080000FFC00004000080000FFC00004030080000FFC00004030080000FFC07004030080000FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h04030100000FFC00002030100000FFC00002030100000FFC00002030100000FFC00002030100000FFC00002030100000FFC00002030100001FFC00002030100001FFC00002030300001FFC00003030200001FFE00001030200001FFE00001030200001FFE00001030200001FFE00001030200001FFE00001030200001FFE00001030200001FFE00001830400001FFE00000830400001FFE00000830400001FFE00000830400001FFE00000830400001FFE00000C30C00001FFE00000430800001FFE04100430800001FFE04000430800001FFE04000631800001FFE00100631800001FFE00000631000001FFE04000303000001FFE04000303000003FFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h387000003FFE00000186000003FFF000001FE000003FFF000001FC000003FFF000000FC000003FFF000000FC000003FFF00000078000003FFF00000030000003FFF00080000000003FFF00000000000003FFF00080000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00000000000003FFF02000000000007FFF00040000000007FFF80040000000007FFF82000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80020000000007FFF80020000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF8001000;
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a138~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~114_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[10] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [10] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [10]))

	.dataa(\inst|oitoPixels_8bits_2 [10]),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [10]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[10] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_2[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[10] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [10] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [10]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[10]~115_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [10]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [10]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[10] .lut_mask = 16'hFA0A;
defparam \inst|oitoPixels_8bits_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [10]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [10]))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [10]),
	.datad(\inst|oitoPixels_8bits_1 [10]),
	.cin(gnd),
	.combout(\inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~1 .lut_mask = 16'hA820;
defparam \inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h00000FFFF8FFFFF0004000FFFF8FFDFF0000000FFFF8FFDFF0000000FFFF8FFFFF00000007FFF9FFFFF00020207FFF9FFFFF00000007FFF9FFFFE00000007FFF9DFFFC00000007FFF1DFBFC00010007FFF1DFBFC00010007FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF800000007FFF1FFFF000000007FFF1FFFF000000007FFF1FFFF000000007FFF3FFFE000008007FFF3FFFE000008007FFF3FFFE000000003FFF3FF7E000000103FFF3FF7E000000003FFF3FFFC000000003FFF3FFFC000000103FFF3FFFC030000003FFE3FFFC078000003FFE3BFFC0F8000003FFE3BFF80FC000003FFE3BFF81FC000003FFE3BFF81FE004003FFE3BFF83FE00;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h0003FFE3FFF83FE000003FFE3FFF83FF000003FFE7FFF03FF000003FFE7FFF07FF000003FFE7FFF07FF000003FFE7FEF07FF800003FFE7FEF07FF800003FFE7FEF0FFF800001FFE7FEF0FFF800001FFE7FFF0FFF800001FFE7FFE0FFFC00001FFE7FFE0FFFC00001FFE7FFE0FFFC00001FFE7FFE1FFFC00001FFE7FFE1FFFC00001FFC7FFE1FFFC02001FFC7FFE1FFFE02001FFC7FFE1FFFE00081FFC7FFE1FFFE00001FFC7FFC3FBFE00001FFC7FFC3FBFE02001FFC7FFC3FFFE02001FFC7FFC3FFFE00081FFCFFFC3FFFE00081FFCFFFC3FFFF00081FFCFFFC3FFFF00001FFCF7FC3FFFF00001FFCF7FC3FFFF00001FFCF7FC7FFFF00001FFCF7FC7FFFF000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h01FFCF7FC7FFFF00001FFCF7FC7FFFF00001FFCF7F87ED9F00000FFCF7FC7FFFF00000FFCFFF87DFFF80000FFCF0187DFFF80000FFCFFF87DFFF80000FFCFFF87DFFF80000FFCFFF87DFFF80000FFCFFF8FDFFF80000FFCFFF8FDFFF80000FFCFFF8FDFFF80000FFCFFF8FDFFF80000FFCFFF8FDFFF80000FFCFFF8FDFFF80000FFCFFF8FED9F80000FF8FFF8FDFFF80000FF8FFF8FDFFF80000FF8FFF8FDFFFC0000FF8FFF8FDFFFC0000FF8FFF8FDFFFC0000FF8FFF8FDFFFC0000FF8FFF8FDFFFC0000FF8FFF8FDFFFC0000FF8FFF1FDFFFC0000FF8FFF1FDFFFC0000FF8FFF1FDFFFC0000FF8FFF1FFFFFC0000FF8FFF1FED9FC0000FF8FFF1FFFFFC0000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'hFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF8FFF1FFF7FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001557FFE0000FF;
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFC01FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC030001FFFFFFFFFFC070000FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'hF81F0000FFFFFFFFFF81F00007FFFFFFFFF01F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00003FFFFFFFFF07F00003FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00001FFFFFFFFE0FF00001FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00000FFFFFFFFC1FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF000007FFFFFFF87FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFF0FFF000003FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'hEF000003FFFFFFE1FEF000003FFFFFFE1FCF006003FFFFFFE1FAF002003FFFFFFE1FAF001001FFFFFFE1F6F001001FFFFFFE1FEF000801FFFFFFE3EEF000801FFFFFFC3EEF000001FFFFFFC3FEF000001FFFFFFC3DEF000001FFFFFFC3DEF000201FFFFFFC3FEF000201FFFFFFC7BEF000000FFFFFFC7BEF000000FFFFFFC7FEF000000FFFFFF87FEF000000FFFFFF877EF000000FFFFFF877EF000000FFFFFF87FEF000000FFFFFF8FFEF000000FFFFFF8FFEF0000007FFFFF8EFEF0000007FFFFF8EFEF0000007FFFFF0FFEF0000407FFFFF0FFEF0000007FFFFF0FFEF0000007FFFFF1FFEF0000007FFFFF1DFEF0000207FFFFF1FFEF0000207FFFFF1FFEF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h0000003FFFFF1FFEF0000003FFFFF1FFEF0000003FFFFF1FFEF0000003FFFFE1FFEF0000003FFFFE3BFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000003FFFFE3FFEF0000001FFFFE3FFEF0000001FFFFE3FFEF0000081FFFFE37FEF0000081FFFFC77FEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFEF0000001FFFFC7FFCF0000001FFFFC7FFDF0000001FFFFC7FFBF0040001FFFFC7FFFF0040000FFFFCFFF7F0000040FFFFCEFF7F0000000FFFFCEFFFF0000000FFFF8FFFFF0000000FFFF8FFEFF0008000FFFF8FFFFF0008000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h000000FFFF8001000000000FFFF8000000000000FFFF8000800000000FFFF8000800000000FFFF8100000000000FFFFC000000000000FFFFC100400000000FFFFC000000000000FFFFC000300000000FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC000000000001FFFFC080000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000001FFFFE000000000003FFFFE000000000003FFFFE040000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFE000000000003FFFFF000000000003FFFFF00000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h0003FFFFF000000000003FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF000000000007FFFFF800000000007FFFFF800000000007FFFFF800000000007FFFFF80800000000FFFFFF80000000000FFFFFF80000000000FFFFFF80000000000FFFFFF80400000000FFFFFFC0400000000FFFFFFC0000000000FFFFFFC0000000000FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFC0000000001FFFFFFE0080000001FFFFFFE0080000001FFFFFFE0040000001FFFFFFE0000000001FFFFFFE0020000003FFFFFFE0020000003FFFFFFE000000000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h3FFFFFFE0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000003FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF0000000007FFFFFFF8000000007FFFFFFF8000000007FFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFC00000001FFFFFFFFE00000001FFFFFFFFE00000001FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFE00000003FFFFFFFFF00000003FFFFFFFFF00000003FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF00000007FFFFFFFFF80000007FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFF8000000FFFFFFFFFFC000000FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h80001F7FFFE0000FF80001D7BFFE0000FF80001D73FFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001B7BFFE0000FF80001FBBAF60000FF80001FBBCFE0000FF800019FBAFE0000FF80001DFFFEE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h001FFFFFC0000FF80001FFFFFC0000FF800010000040000FF800010302040000FF80001037A040000FF80001037F040000FF80001037F040000FF80000037F040000FF8000003F7040000FF8000003F7040000FF8000081FF040000FF8000081FF040000FF8000085FF040000FF8000085FF000000FFC000085FF000000FFC000085ED000000FFC000085E9080000FFC000085E9080000FFC0000804B080000FFC00008003080000FFC00008043080000FFC00008043080000FFC00000042080000FFC00000042080000FFC00004000080000FFC00004000080000FFC00004000080000FFC00004070000000FFC00004070100000FFC07004070100001FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h04070100001FFC00204070100001FFC00004070100001FFC00002070100001FFC00002070100001FFC00002070100001FFC00002070100001FFC00002070200001FFC00002070200001FFC00002070200001FFC00002070200001FFC00003070200001FFC00001070200001FFC00001070200001FFC00001070400001FFC00001070400001FFE00001070400001FFE00001070400001FFE00000870400001FFE00000870400001FFE00000870C00001FFE00000870800001FFE00000C70800001FFE00000C70800001FFE00000471800003FFE00000471800003FFE00000671000003FFE00000673000003FFE00100203000003FFE00000303000003FFE00100;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h306000003FFE0400038E000003FFE000001FE000003FFE000801FC000003FFE040000FC000003FFE040000F8000003FFE00000078000003FFF00000030000003FFF00000000000003FFF00000000000003FFF00000000000003FFF00080000000003FFF00000000000003FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF02000000000007FFF00000000000007FFF80000000000007FFF82000000000007FFF80000000000007FFF80000000000007FFF80000000000007FFF8000000000000FFFF8000000000000FFFF8000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a154~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~118_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[26] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [26] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [26]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [26]),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [26]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[26] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_2[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[26] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [26] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [26]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[26]~119_combout ),
	.datac(\inst|oitoPixels_8bits_1 [26]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [26]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[26] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \inst|Selector7~3 (
// Equation(s):
// \inst|Selector7~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [26]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [26]))))

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(\inst|oitoPixels_8bits_2 [26]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [26]),
	.cin(gnd),
	.combout(\inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~3 .lut_mask = 16'hA808;
defparam \inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \inst|Selector7~4 (
// Equation(s):
// \inst|Selector7~4_combout  = (\inst|Selector7~0_combout ) # ((\inst|Selector7~2_combout ) # ((\inst|Selector7~1_combout ) # (\inst|Selector7~3_combout )))

	.dataa(\inst|Selector7~0_combout ),
	.datab(\inst|Selector7~2_combout ),
	.datac(\inst|Selector7~1_combout ),
	.datad(\inst|Selector7~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 42;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC030001FFFFFFFFFFC070001FFFFFFFFFF8070001FFFFFFFFFF80F0000FFFFFFFFFF80F0000FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'hF81F0000FFFFFFFFFF01F0000FFFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF03F00007FFFFFFFFF07F00007FFFFFFFFE07F00003FFFFFFFFE07F00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFE0FF00003FFFFFFFFC0FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFFC1FF00001FFFFFFFF83FF00001FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF83FF00000FFFFFFFF87FF00000FFFFFFFF87FF00000FFFFFFFF07FF00000FFFFFFFF07FF000007FFFFFFF07FF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFF0FFF000007FFFFFFE0FFF000007FFFFFFE0FFF000003FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'hFF000003FFFFFFE1FDF004003FFFFFFE1FDF004003FFFFFFE1FBF000003FFFFFFE1F7F000003FFFFFFE3F7F000003FFFFFFC3FFF000003FFFFFFC3EFF000001FFFFFFC3FFF000001FFFFFFC3DFF000401FFFFFFC3DFF000401FFFFFFC3FFF000001FFFFFFC7BFF000201FFFFFFC7BFF000201FFFFFF87FFF000001FFFFFF87FFF000000FFFFFF877FF000000FFFFFF877FF000000FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8FFFF000000FFFFFF8EFFF000000FFFFFF0FFFF000000FFFFFF0FFFF0000007FFFFF0FFFF0000007FFFFF1FFFF0000007FFFFF1DFFF0000007FFFFF1DFFF0000007FFFFF1FFFF0000007FFFFF1FFFF0000007FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h0000007FFFFE1FFFF0000007FFFFE1FFFF0000007FFFFE3BFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000103FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFE3FFFF0000003FFFFC77FFF0000003FFFFC77FFF0000003FFFFC7FFFF0000001FFFFC7FFFF0000081FFFFC7FFFF0000081FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFFF0000001FFFFC7FFDF0000001FFFFC7FFBF0000001FFFFCEFFBF0000001FFFFCEFF7F0000001FFFF8EFF7F0020001FFFF8FFFFF0020041FFFF8FFFFF0010000FFFF8FFEFF0010000FFFF8FFEFF0000000FFFF8FFFFF0000000FFFF8FFFFF0000000FFFF8FFFFF00;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 42;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h8000377BFFE0000FF8000377FFFE0000FF8000377FFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF8000377FFFC0000FF8000377FCBC0000FF80003F3BFEC0000FF8000373FEAC0000FF80003F3FEBC0000FF80003FFFEFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h001FFFFFC0000FF80001FFFFFC0000FF800010000040000FF80001010A040000FF80001010A040000FF80001010A040000FF80001050A040000FF80001050B040000FF800010503040000FF800010401000000FF80001040F000000FF80000040F000000FF80000040B080000FF800000423080000FF80000842B080000FF800008429080000FF800008429080000FF800008429080000FF80000802B080000FF800008003080001FF800008003080001FF800008002080001FF800008002080001FF800008002080001FF800008000000001FFC00000000100001FFC00004000100001FFC00004070100001FFC00004070100001FFC0F004070100001FFC000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h04070100001FFC08004070100001FFC08004070100001FFC08004070100001FFC08004070000001FFC00204070200001FFC00202070200001FFC00202070200001FFC00002070200001FFC00002070200001FFC08002070200001FFC08002070200001FFC00202070600001FFC00203070400001FFC00201070400001FFC00001070400001FFC00001070400001FFC00001070400001FFC00001070C00001FFC00001870800003FFC00000870800003FFE00000870800003FFE00000870800003FFE00000C71800003FFE00000C71800003FFE00000471000003FFE00000473000003FFE00000673000003FFE00000603000003FFE00000306000003FFE00000;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h306000003FFE0000038E000003FFE001003FC000003FFE000001FC000003FFE001001FC000003FFE000000F8000003FFE00000070000003FFE04000020000003FFE00000000000003FFE00000000000007FFE04000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00080000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF00040000000007FFF00000000000007FFF00000000000007FFF00000000000007FFF0200000000000FFFF8000000000000FFFF8200000000000FFFF8000000000000FFFF8000000000000FFFF8000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122 .lut_mask = 16'hF2C2;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a234~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~122_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123 .lut_mask = 16'hF388;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[42] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [42] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [42])))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout ),
	.datac(\inst|oitoPixels_8bits_2 [42]),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [42]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[42] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_2[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[42] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [42] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [42]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[42]~123_combout ),
	.datac(\inst|Selector5~11clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_1 [42]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [42]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[42] .lut_mask = 16'hFC0C;
defparam \inst|oitoPixels_8bits_1[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \inst|Selector7~6 (
// Equation(s):
// \inst|Selector7~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [42]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [42]))))

	.dataa(\inst|x [0]),
	.datab(\inst|estado_atual.espera_1~q ),
	.datac(\inst|oitoPixels_8bits_2 [42]),
	.datad(\inst|oitoPixels_8bits_1 [42]),
	.cin(gnd),
	.combout(\inst|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~6 .lut_mask = 16'hC840;
defparam \inst|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \inst|Selector7~7 (
// Equation(s):
// \inst|Selector7~7_combout  = (\inst|Selector7~5_combout ) # (\inst|Selector7~6_combout )

	.dataa(\inst|Selector7~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector7~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~7 .lut_mask = 16'hFFAA;
defparam \inst|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \inst|Selector7~10 (
// Equation(s):
// \inst|Selector7~10_combout  = (\inst|Selector7~8_combout ) # ((\inst|Selector7~9_combout ) # ((\inst|Selector7~4_combout ) # (\inst|Selector7~7_combout )))

	.dataa(\inst|Selector7~8_combout ),
	.datab(\inst|Selector7~9_combout ),
	.datac(\inst|Selector7~4_combout ),
	.datad(\inst|Selector7~7_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \inst|cor_out[2] (
// Equation(s):
// \inst|cor_out [2] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector7~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [2]))

	.dataa(gnd),
	.datab(\inst|cor_out [2]),
	.datac(\inst|Selector7~10_combout ),
	.datad(\inst|estado_atual.inicio~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|cor_out [2]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[2] .lut_mask = 16'hF0CC;
defparam \inst|cor_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneive_lcell_comb \inst1|new_cor[2]~8 (
// Equation(s):
// \inst1|new_cor[2]~8_combout  = (\inst1|always0~7_combout  & (((\inst|cor_out [2] & \inst1|new_cor[0]~2_combout )) # (!\inst1|always0~2_combout ))) # (!\inst1|always0~7_combout  & (\inst|cor_out [2] & ((\inst1|new_cor[0]~2_combout ))))

	.dataa(\inst1|always0~7_combout ),
	.datab(\inst|cor_out [2]),
	.datac(\inst1|always0~2_combout ),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|new_cor[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|new_cor[2]~8 .lut_mask = 16'hCE0A;
defparam \inst1|new_cor[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N0
cycloneive_lcell_comb \inst9|Ram0~26 (
// Equation(s):
// \inst9|Ram0~26_combout  = (\inst9|Ram0~17_combout ) # ((\inst9|Ram0~22_combout ) # ((\inst9|Ram0~25_combout  & \inst1|new_cor[2]~8_combout )))

	.dataa(\inst9|Ram0~17_combout ),
	.datab(\inst9|Ram0~22_combout ),
	.datac(\inst9|Ram0~25_combout ),
	.datad(\inst1|new_cor[2]~8_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~26 .lut_mask = 16'hFEEE;
defparam \inst9|Ram0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N16
cycloneive_lcell_comb \inst9|Ram0~30 (
// Equation(s):
// \inst9|Ram0~30_combout  = ((\inst|cor_out [5] & \inst|cor_out [4])) # (!\inst1|new_cor[0]~2_combout )

	.dataa(\inst|cor_out [5]),
	.datab(gnd),
	.datac(\inst|cor_out [4]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~30 .lut_mask = 16'hA0FF;
defparam \inst9|Ram0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N22
cycloneive_lcell_comb \inst9|Ram0~29 (
// Equation(s):
// \inst9|Ram0~29_combout  = (\inst1|new_cor[0]~2_combout  & ((\inst|cor_out [5] & (!\inst|cor_out [4] & \inst1|new_cor[0]~3_combout )) # (!\inst|cor_out [5] & (\inst|cor_out [4]))))

	.dataa(\inst|cor_out [5]),
	.datab(\inst|cor_out [4]),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~29 .lut_mask = 16'h6400;
defparam \inst9|Ram0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N18
cycloneive_lcell_comb \inst9|Ram0~31 (
// Equation(s):
// \inst9|Ram0~31_combout  = (\inst1|new_cor[1]~4_combout  & ((\inst9|Ram0~29_combout ) # ((!\inst9|Ram0~30_combout  & \inst1|new_cor[3]~5_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst9|Ram0~30_combout ),
	.datac(\inst9|Ram0~29_combout ),
	.datad(\inst1|new_cor[3]~5_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~31 .lut_mask = 16'hA2A0;
defparam \inst9|Ram0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N2
cycloneive_lcell_comb \inst9|Ram0~15 (
// Equation(s):
// \inst9|Ram0~15_combout  = (!\inst|cor_out [7] & \inst1|new_cor[0]~2_combout )

	.dataa(\inst|cor_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~15 .lut_mask = 16'h5500;
defparam \inst9|Ram0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N18
cycloneive_lcell_comb \inst9|Ram0~32 (
// Equation(s):
// \inst9|Ram0~32_combout  = (!\inst9|Ram0~14_combout  & (\inst1|new_cor[5]~7_combout  & (\inst1|new_cor[0]~3_combout  & !\inst9|Ram0~15_combout )))

	.dataa(\inst9|Ram0~14_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst9|Ram0~15_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~32 .lut_mask = 16'h0040;
defparam \inst9|Ram0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N28
cycloneive_lcell_comb \inst9|Ram0~34 (
// Equation(s):
// \inst9|Ram0~34_combout  = (\inst9|Ram0~32_combout ) # ((\inst9|Ram0~33_combout  & (!\inst1|new_cor[2]~8_combout  & !\inst1|new_cor[0]~3_combout )))

	.dataa(\inst9|Ram0~33_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst9|Ram0~32_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~34 .lut_mask = 16'hFF02;
defparam \inst9|Ram0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N14
cycloneive_lcell_comb \inst9|Ram0~27 (
// Equation(s):
// \inst9|Ram0~27_combout  = (!\inst|cor_out [3] & (\inst1|new_cor[0]~2_combout  & ((!\inst1|new_cor[0]~3_combout ) # (!\inst1|new_cor[2]~8_combout ))))

	.dataa(\inst1|new_cor[2]~8_combout ),
	.datab(\inst|cor_out [3]),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~27 .lut_mask = 16'h1300;
defparam \inst9|Ram0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N0
cycloneive_lcell_comb \inst9|Ram0~28 (
// Equation(s):
// \inst9|Ram0~28_combout  = (\inst1|new_cor[1]~4_combout  & (\inst1|new_cor[5]~7_combout  & ((\inst9|Ram0~27_combout ) # (!\inst9|Ram0~18_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~27_combout ),
	.datad(\inst9|Ram0~18_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~28 .lut_mask = 16'h8088;
defparam \inst9|Ram0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N20
cycloneive_lcell_comb \inst9|Ram0~35 (
// Equation(s):
// \inst9|Ram0~35_combout  = (\inst9|Ram0~31_combout ) # ((\inst9|Ram0~28_combout ) # ((\inst9|Ram0~19_combout  & \inst9|Ram0~34_combout )))

	.dataa(\inst9|Ram0~19_combout ),
	.datab(\inst9|Ram0~31_combout ),
	.datac(\inst9|Ram0~34_combout ),
	.datad(\inst9|Ram0~28_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~35 .lut_mask = 16'hFFEC;
defparam \inst9|Ram0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N30
cycloneive_lcell_comb \inst9|Ram0~36 (
// Equation(s):
// \inst9|Ram0~36_combout  = (((\inst1|new_cor[2]~8_combout  & \inst1|new_cor[0]~3_combout )) # (!\inst9|Ram0~15_combout )) # (!\inst9|Ram0~14_combout )

	.dataa(\inst9|Ram0~14_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst9|Ram0~15_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~36 .lut_mask = 16'hD5FF;
defparam \inst9|Ram0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N6
cycloneive_lcell_comb \inst9|Ram0~37 (
// Equation(s):
// \inst9|Ram0~37_combout  = (\inst9|Ram0~35_combout ) # ((!\inst1|new_cor[5]~7_combout  & (\inst9|Ram0~36_combout  & \inst1|new_cor[1]~4_combout )))

	.dataa(\inst9|Ram0~35_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~36_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~37 .lut_mask = 16'hBAAA;
defparam \inst9|Ram0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N6
cycloneive_lcell_comb \inst9|Ram0~38 (
// Equation(s):
// \inst9|Ram0~38_combout  = (\inst1|new_cor[1]~4_combout  & (\inst9|Ram0~30_combout  & (\inst1|new_cor[2]~8_combout  & \inst9|Ram0~18_combout )))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst9|Ram0~30_combout ),
	.datac(\inst1|new_cor[2]~8_combout ),
	.datad(\inst9|Ram0~18_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~38 .lut_mask = 16'h8000;
defparam \inst9|Ram0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N8
cycloneive_lcell_comb \inst9|Ram0~39 (
// Equation(s):
// \inst9|Ram0~39_combout  = (\inst1|new_cor[0]~3_combout  & (((\inst1|new_cor[3]~5_combout )) # (!\inst9|Ram0~23_combout ))) # (!\inst1|new_cor[0]~3_combout  & (((!\inst1|new_cor[3]~5_combout  & \inst9|Ram0~38_combout ))))

	.dataa(\inst1|new_cor[0]~3_combout ),
	.datab(\inst9|Ram0~23_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst9|Ram0~38_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~39 .lut_mask = 16'hA7A2;
defparam \inst9|Ram0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N28
cycloneive_lcell_comb \inst9|Ram0~40 (
// Equation(s):
// \inst9|Ram0~40_combout  = (\inst1|new_cor[3]~5_combout  & (((\inst1|new_cor[0]~3_combout )))) # (!\inst1|new_cor[3]~5_combout  & (\inst1|new_cor[1]~4_combout  & (\inst1|new_cor[2]~8_combout  & !\inst1|new_cor[0]~3_combout )))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~40 .lut_mask = 16'hF008;
defparam \inst9|Ram0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N2
cycloneive_lcell_comb \inst9|Ram0~41 (
// Equation(s):
// \inst9|Ram0~41_combout  = (\inst9|Ram0~40_combout  & \inst9|Ram0~24_combout )

	.dataa(gnd),
	.datab(\inst9|Ram0~40_combout ),
	.datac(\inst9|Ram0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|Ram0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~41 .lut_mask = 16'hC0C0;
defparam \inst9|Ram0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N18
cycloneive_lcell_comb \inst9|Ram0~79 (
// Equation(s):
// \inst9|Ram0~79_combout  = (\inst|cor_out [3] & (!\inst|cor_out [4] & (!\inst1|new_cor[1]~4_combout  & \inst1|new_cor[0]~2_combout )))

	.dataa(\inst|cor_out [3]),
	.datab(\inst|cor_out [4]),
	.datac(\inst1|new_cor[1]~4_combout ),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~79 .lut_mask = 16'h0200;
defparam \inst9|Ram0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N14
cycloneive_lcell_comb \inst9|Ram0~81 (
// Equation(s):
// \inst9|Ram0~81_combout  = (!\inst1|new_cor[2]~8_combout  & ((\inst|cor_out [7] $ (!\inst|cor_out [6])) # (!\inst1|new_cor[0]~2_combout )))

	.dataa(\inst|cor_out [7]),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst|cor_out [6]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~81 .lut_mask = 16'h2133;
defparam \inst9|Ram0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N4
cycloneive_lcell_comb \inst9|Ram0~42 (
// Equation(s):
// \inst9|Ram0~42_combout  = (\inst9|Ram0~15_combout  & (\inst9|Ram0~79_combout  & (\inst9|Ram0~81_combout  & !\inst1|new_cor[5]~7_combout )))

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst9|Ram0~79_combout ),
	.datac(\inst9|Ram0~81_combout ),
	.datad(\inst1|new_cor[5]~7_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~42 .lut_mask = 16'h0080;
defparam \inst9|Ram0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N12
cycloneive_lcell_comb \inst9|Ram0~43 (
// Equation(s):
// \inst9|Ram0~43_combout  = (\inst9|Ram0~42_combout  & ((\inst1|new_cor[0]~3_combout ) # ((\inst9|Ram0~40_combout  & \inst9|Ram0~24_combout )))) # (!\inst9|Ram0~42_combout  & (\inst9|Ram0~40_combout  & (\inst9|Ram0~24_combout )))

	.dataa(\inst9|Ram0~42_combout ),
	.datab(\inst9|Ram0~40_combout ),
	.datac(\inst9|Ram0~24_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~43 .lut_mask = 16'hEAC0;
defparam \inst9|Ram0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h7FFFF8FFFF9DFFFE07FFFF8FFFF9FFEFE07FFFF8FFFF8FFFFE07FBFF8FFFF8FFFFE07FBFB9FFFF8FFF7E07FFFB1FFFF8FFFFE07FFFB1FFFF8FFFBE07F7FF1FFFF8FFFBE07F7FF1FFFF8FFFDE07FFFF1FFFF8FFFEE07EFFF1FFFF8EFFEE07DFFF1FFFFCEFFFE079FFF1FFFFCFFFFE07BFFF1FFFFC7FFFE07FFFF1FFFFC7FFFE07FFFE1FFFFC7FFFE07FFF63FFFFC7FFFE07FFF61FFFFC7FFFE07FFFE3FFFFC7FFFE07FFFE3FFFFC77FFE07FFFE3FFFFC77FFE07FFFE3FFFFC7FFFE07FFFE3FFFFE3FFFE07FFFE3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFEC3FFFFE3FFFE07FFFC7FFFFE3BFFE07FFFC7FFFFE3FFFE07FFFC7FFFFE3FFFE07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFC7FFFFE1FFFE07FFFC7FFFFE1FFFE07FFD87FFFFF1FFFE07FFD87FFFFF1DFFE07FFF87FFFFF1DFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFF87FFFFF1FFFE07FFB8FFFFFF0EFFE07FFB8FFFFFF0EFFE07FFF0FFFFFF0FFFE07FFF0FFFFFF8FFFE07FFF0FFFFFF8F7FE07FF70FFFFFF8F7FE07FFF0FFFFFF8FFFE07FFF1FFFFFF87FFE07FFF1FFFFFF87BFE07FEE1FFFFFF87BFE07FEE1FFFFFF87FFE07FFE1FFFFFFC7DFE07FDE1FFFFFFC7DFE07FDE1FFFFFFC3FFE07FFE1FFFFFFC3EFE07FBC3FFFFFFC3EFE07FBC3FFFFFFC3F7E07F7C3FFFFFFC3F7E07F7C3FFFFFFC3FBE07EFC3FFFFFFC1FBE07EFC3FFFFFFE1FDE07DF83FFFFFFE1FCE07BF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h3FFFFFFE1FEE07BF83FFFFFFE1FFE07FF87FFFFFFE1FFE07FF87FFFFFFE0FFE07FF07FFFFFFE0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF0FFE07FF07FFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF07FE07FE0FFFFFFFF87FE07FE1FFFFFFFF83FE07FC0FFFFFFFF83FE07FC1FFFFFFFF83FE07FC1FFFFFFFFC3FE07FC1FFFFFFFFC1FE07F81FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC1FE07F83FFFFFFFFC0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE0FE07F03FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFE07E07E07FFFFFFFFF03E07C07FFFFFFFFF03E07C07FFFFFFFFF03E07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFF01E0780FFFFFFFFFF81E0780FFFFFFFFFF80E0701FFFFFFFFFF80E0701FFFFFFFFFF8060601FFFFFFFFFF8020003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFC0007FFFFFFFFFFFFE0007FFFFFFFFFFFFF000FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFC07FFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 63;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h000030030840000FF000020010840000FF000020010840000FF000020010840000FF000020010840000FF00003FFF0840000FF80003FFF0840000FF80003FFFF840000FF80003373BDC0000FF80002B33F840000FF800023F7DA40000FF8000337B9C40000FF80003BBBB8C0000FF80003FFFDE40000FF80003FFFFF40000FF80003FFFFFC0000FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF00003FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF3FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFCFFF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'hFF1FFFFFCFFF8FF9FFF1000004FFF8FF9FFF1000000FFF8FF9FFF100A804FFF8FF9FFF101AA04FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF8FF9FFF105AA00FFF8FF9FFF107AE00FFF9FF9FFF107AC08FFF9FF9FFF107BD08FFF9FF9FFF107B408FFF8FF9FFF107B808FFF9FF9FFF107F408FFF9FF9FFF007F808FFF9FF9FFF007B908FFF9FF9FFF007A908FFF9FF9FFF083AA08FFF9FF9FFF080AA08FFF9FF9FFF0800208FFF9FF9FFF0800208FFF9FF9FFF0808200FFF9FF9FFF8808210FFF9FF8FFF8800210FFF9FF8FFF8800010C079FF8FFF8800011C079FF8FFF8800011FF79FF8FFF8006011FF79FF8FFF8806011FF79FF8F0F8005011FF79FF8F03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h8405011FF71FF8FFF8401001FF71FF8FFF8406011FF71FFCFFF8407021FFF1FF8FFF8406021FFF1FFCFFF8402021FFF1FFCFFF8406021FFF1FFCFFFC403021FFF1FFCFFFC202021FFF1FFCFFFC203023FFF1FFCFFFC207003FFF1FFCFFFC205043FFF1FFCFFFC202043FFF1FFCFFFC200043FFF3FFCF7FC002043FFF1FFCF7FC101043FFF3FFCF7DC100043FFF3FFCF7DC101043FFF3FFCF7DE101083FFF3FFC77DE100087FFF3FFC77DE000087BFF3FFC77DE083087BFF3FFC7FFE080087BFF3FFC7FFE082187BFF3FFC7FFE0C0107BFE3FFC7FFE0C1107FFE3FFC7FFF046307FFE3FFC7FFF04420FFFE3FFC7FFF06060FFFE3FFE7FFF06060FFEE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h3060FFEE3FFE7FFF030E0FFEE3FFE7FFF01BC0FFEE3FFE7FFF81F80FFEE3FFE7FFF81F81FFFE7FFE7FFF80F01FFFE3FFE7FEF80F01FFFE7FFE3FEF80401FFFE7FFE3FFF80001FFFE7FFE3FFFC0003F7FE7FFE3FFFC0003F7FC7FFE3FFFC0003F7FC7FFE3BFFC0003FFFC7FFE3BFFC0003FFFC7FFE3BFFE0007FFFC7FFF3BFFE0007FFFC7FFE3FF7E0007FFFC7FFF3FF7E0007FFFC7FFF3FFFF000FFFFC7FFF3FFFF000FFFFC7FFF3FFFF000FEFDC7FFF1FFFF801FEFDCFFFF1FFFF801FFFDCFFFF1FFBF803FFFFCFFFF1FFFFC03FFFF8FFFF1FFFFC07FFFF8FFFF1FFFFE07FFFF8FFFF1FFFFE07FFFF8FFFF1FFDFE07FDFF8FFFF1DFFFE07FDFF8FFFF9DFFFE0;
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|ram_block1a127~portadataout ) # 
// (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// ((!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62 .lut_mask = 16'hAAE4;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 63;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'hFFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FBFF8FFFF1FFFFF07FFFF8FFFF1FFFFF07FFFF8FFFF1FFFFE07FFFF8FFFF1FFBFE03FFFF8FFFF1FFFFC03FDFFCFFFF1FFFFC01FFFFCFFFF1FFFF801FFFFCFFFF1FFFF801FFFFCFFFF1FFFF000FFFDC7FFF3FFFF000FFFDC7FFF3FFFF000FEFDC7FFF3FFFF0007FFFC7FFE3FFFE0007FFFC7FFF3FFFE0007FFFC7FFE3FFFE0003FFFC7FFE3BFFE0003FFFC7FFE3FFFC0003FFFC7FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFE3FFFC0001F7FE7FFE3FFFC0001FFFE7FFE3FFF80601FFFE7FFE3FFF80F81FFFE7FFE7FFF80F81FFFE3FFE7FFF81F80FFFE7FFE7FFF81F80FFFE3FFE7FFF03FC0FFFE3FFE7FFF03FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FFFE3FFE7FFF07FE0FFEE3FFC7FFF07FE0FFEE3FFC7FFF07DE07BEE3FFC7FFF079F07BEE3FFC7FFE0F9F07BEF3FFC7FFE0F9F07BFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC7FFE0F9F87FFF3FFC77FE1F9F83FFF3FFC7FFE1F9F83FFF3FFCFFFE1F9F83FFF3FFCFFFC1FBFC3FFF3FFCFFFE1FFFC3FFF3FFCFFFC1FFFC3FFF1FFCFFFC3FEFC3FFF3FFCFFFC3F8FC3FFF1FFCFFFC3FCFC3FFF1FFCFFDC3F8FE1FFF1FFCFFDC3FEFE1FFF1FFCFFFC3FFFE1FFF1FFCFFFC7FFFE1FFF1FFCFFFC7FFFE1FFF1FFCFFF87FFFE1FFF1FF8FFF87FFFE1FFF1FFCFFF87FFFE1FFF9FF8FFF87FFFE1FFF9FF8FFF87FFFE1FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'hF9FF8FFF87FFFF1FFF9FF8FFF87C9BF1C0F9FF8FFF8FC9BF1FFF9FF8FFF87C93F1FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF7F0FFF9FF8FFF8FFF5F0FFF9FF8FFF8FFF7F0FFF9FF8FFF8FFF5F0FFF9FF9FFF0FFF7F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FFF7F8FFF9FF9FFF0FFF5F8FFF9FF9FFF0FC91F8FFF9FF9FFF0FC93F8FFF9FF9FFF0FC91F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF7F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF7F8FFF9FF9FFF1FFF5F8FFF9FF9FFF1FFF7F8FFF9FF9FFF1FFF5F8FFF8FF9FFF1FFF7F8FFF8FF9FFF1FFF5F8FFF8FF9FFF1FFF7FC7FF8FF9FFF1FF93FC7FF8FF9FFF1FC9BFC7FF8FF9FFF1FC9BFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'hFF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF3FF0FFC0000FF80003FF0FFC0000FF80001FE07FC0000FF80003FE07FC0000FF80003FEF7FC0000FF00003FFF7FC0000FF00003FF77FC0000FF00003FFFFFC0000FF00003FFFFFC0000FF00003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF00003FFFFFC0000FF00002001FF40000FF800020090840000FF000028010840000FF000020030840000FF;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 63;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFF800FFFFFFFFFFFFFF800FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000003FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFF8070701FFFFFFFFFF80F0701FFFFFFFFFF00F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'hF01F0780FFFFFFFFFF01F07C0FFFFFFFFFF03F07C0FFFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F07FFFFFFFFE07F07F03FFFFFFFFE0FF07F03FFFFFFFFE0FF07F03FFFFFFFFC0FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FC0FFFFFFFF83FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE1FFF07FF83FFFFFFE1F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'hFF077F87FFFFFFE1FFF077F83FFFFFFE1FFF073FC3FFFFFFC1FFF075FC3FFFFFFC1F7F075FC3FFFFFFC3FFF076FC3FFFFFFC3FFF076FC3FFFFFFC3FFF0777C3FFFFFFC3FFF0777E3FFFFFFC3DFF077FE1FFFFFFC7FFF077BE1FFFFFFC7FFF077BE1FFFFFF87BFF077FE1FFFFFF87FFF077DE1FFFFFF87FFF077DF1FFFFFF87FFF077FF1FFFFFF87FFF077FF1FFFFFF8FFFF077EF0FFFFFF8FFFF077FF0FFFFFF8FFFF077FF0FFFFFF0EFFF077FF0FFFFFF0FFFF077F78FFFFFF0FFFF077FF8FFFFFF0FFFF077FF8FFFFFF1FFFF077FF87FFFFF1FFFF077FF87FFFFF1FFFF077FB87FFFFF1FFFF077FF87FFFFF1FFFF077FFC7FFFFE1FFFF077FFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h077FFC7FFFFE1FFFF077FFC7FFFFE3FFFF077FDC7FFFFE3FFFF077FFC7FFFFE3FFFF077FFC7FFFFE3FFFF077FFC3FFFFE3FFFF077FFC3FFFFE3FFFF077FFE3FFFFE3FFFF077FEE3FFFFC3FFFF077FEE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE3FFFFC7FFFF077FFE1FFFFC7FFFF077FFE3FFFFC7FFFF077FFF1FFFFC7FFFF077FF71FFFFC7FFFF077FFF1FFFFCEFFFF077FFF1FFFF8FFFBF077FFF1FFFF8FFFFF077FFF1FFFF8FFF7F07BFFF1FFFF8FFFFF07BFFF1FFFF8FFFFF07DFFF1FFFF8FFFFF07FFFF9FFFF8FFFFF07EFFF9FFFF8FFFFF07FFFB9FFFF8FFFFF07F7FB8FFFF8FFFFF07F7FF8FFFF9FFFFF07;
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a191~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~62_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63 .lut_mask = 16'hEC64;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[63] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [63] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [63])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [63]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[63]~63_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [63]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[63] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \inst|Selector12~9 (
// Equation(s):
// \inst|Selector12~9_combout  = (\inst|estado_atual.implementar_x~q  & ((\inst|Add0~0_combout  & ((\inst|oitoPixels_8bits_1 [63]))) # (!\inst|Add0~0_combout  & (\inst|oitoPixels_8bits_2 [63]))))

	.dataa(\inst|oitoPixels_8bits_2 [63]),
	.datab(\inst|Add0~0_combout ),
	.datac(\inst|estado_atual.implementar_x~q ),
	.datad(\inst|oitoPixels_8bits_1 [63]),
	.cin(gnd),
	.combout(\inst|Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~9 .lut_mask = 16'hE020;
defparam \inst|Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 39;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h800033558060000FF800013108860000FF800023148860000FF800031D98060000FF800001508860000FF80003FFF8860000FF80001FFFF0E0000FF80001F7B87E0000FF80003BFBBFE0000FF800019FBB960000FF800019BBF860000FF800019BBDB40000FF800015FBABC0000FF800017FFAFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'hFF1FFFFFC7FFCFF9FFF10000047FFCFF8FFF10380047FF8FF8FFF10208047FF8FF8FFF1011A047FF8FF8FFF1010B047FF8FF8FFF105DF047FF8FF8FFF1010B047FF8FF8FFF0010F047FF8FF8FFF00405047FF8FF8FFF005F7007FF8FF8FFF0000F007FF8FF8FFF0053700FFF8FF8FFF8842300FFF8FF8FFF885EB00FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF8842908FFF8FF8FFF880C308FFF8FFCFFF8800308FFF8FF8FFF8800308FFF8FFCFFF8800308FFF8FF8FFF8804208FFF8FFCFFF8800008FFF8FFCFFF8000000E078FFCFFF8400000E078FFCFFF8407010DFF8FFCFFF8405010DFF9FFCFFF8405010DFF9FFCF0F8407010DFF9FFCF01;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h8405010DFF9FFCF7D8405011DFF9FFCF7DC407011DFF9FFCF7DC007011DFF9FFCF7DC406011DFF9FFCF7DC205031DFF9FFCFFDC201001FFF9FFCFFDC205021FFF9FFCFFDC200021FFF9FFCFFDC200021FFF9FFCFFFC201021FF71FFC7FFC205021FF71FFC7FFC205021FF71FFC7FFC107023FF71FFC7FFE105043FF71FFC7FFE105043FF71FFC7FFE107043FF71FFC7FFE107043FFF1FFC7FFE0070C3FFF1FFE7FFE085043FFF1FFC7FFE085083FFF1FFE7FFE085083FFF3FFE7FFE085087FFF3FFE7FFF085187FFF1FFE7FFF0C5187FFF3FFE7FFF045107FFF3FFE7FFF047307FFF3FFE7FFF067107FFF3FFE7FFF020307BFF3FFE7FFF020607BFF3FFE7FEF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h3060FBFE3FFE3FEF81060FBFE3FFE3FEF81AE0FFFE3FFE3FFF81FC0FFFE3FFE3BFF80FC0FFFE3FFE3BFF80F80FFFE3FFE3BFF80781FFFE3FFE3BFFC0001FFFE3FFF3BFFC0001FFEE3FFE3FFFC0001FFEE3FFF3FFFC0001FFEE7FFF3FFFC0003FFEE3FFF3FFFE0003FFFE3FFF3FF7E0003FFFE7FFF3FFFE0003F7FE7FFF3FFFE0007F7FC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF800FFFFC7FFF1FFFF801FFFFC7FFF1DFFFC01FEFFC7FFF1DFFFC03FEFFC7FFF9DFFFE03FFFFC7FFF9FFDFE07FFFDC7FFF9FFDFF07FFFDC7FFF9FFFFF07FFFD8FFFF8FFFFF07FFFF8FFFF8FFEFF0;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 39;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFF801FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFC000003FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030600FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFC0FF07F83FFFFFFFFC0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF0FFFFFFFF87FF07FF0FFFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF0FFF07FF87FFFFFFF0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'hFF07FFC3FFFFFFE1FFF07BFC3FFFFFFE1FFF07BFC3FFFFFFE1FBF07DFC3FFFFFFE1FFF07EFC3FFFFFFE1F7F07EFC1FFFFFFE1FFF07FFE1FFFFFFC3FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3DFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC7BFF07FFF0FFFFFFC7FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FEF0FFFFFF877FF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FF78FFFFFF8FFFF07FF78FFFFFF8FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFF87FFFFF0FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'h07FFDC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07BFFF8FFFFCFFF7F07DFFB9FFFFCFFFFF07DFFB8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h7FDFF8FFFF8FFEFF07FDFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FFFF8FFFF8FFFFF07FBFF8FFFF8FFFBF07FFFF8FFFF8EFFBF07FFFF8FFFF8EFFDF07F7FF8FFFFCFFFDF07F7FB1FFFFC7FFEF07EFFB1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFC3FFFF07FFF61FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFE1FFFF07FFFC3FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFC3FFFFF1FFFF07FFFC3FFFFF1DFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFDC7FFFFF1FFFF07FFD87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFB87FFFFF8FFFF07FFB8FFFFFF8F7FF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FF70FFFFFF87BFF07FFF0FFFFFF87FFF07FFF0FFFFFFC7FFF07FEF1FFFFFFC7DFF07FEE1FFFFFFC3DFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3EFF07FDE1FFFFFFC3EFF07FFE1FFFFFFC3F7F07FBE1FFFFFFC3F7F07FBC1FFFFFFE1FFF07F7C1FFFFFFE1FBF07F7C3FFFFFFE1FDF07EFC3FFFFFFE1FDF07DFC3FFFFFFE1FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h3FFFFFFE1FEF07FF83FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FC0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFC0FF07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFFC0F0700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000003FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF8007FFFFFFFFFFFFFC01FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 39;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'hFFFF8FFFF8FFFFF07FBFF8FFFF8FFFFF07FFFFCFFFF8FFFFF07FFFFCFFFF9FFFFF07FFFFCFFFF9FFFFF07FDFDCFFFF9FFFFE03FFFDC7FFF1DFFFC01FFFDC7FFF1FFFFC01FFFFC7FFF1FFFFC01FFFFC7FFF1FFFF800FEFFC7FFF1FFFF800FEFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFE7FFF1FFFE0003FFFE7FFF3FFFE0003FFFE7FFF3FFFE0003F7FE7FFF3FF7E0003F7FE3FFF3FFFE0001FFFE7FFE3FFFC0001FFFE3FFF3FFFC0001FFFE3FFE3FFFC0001FFEE3FFE3FFFC0501FFEE3FFE3BFFC0780FFEE3FFE3FFF80780FFEE3FFE3FFF81FC0FFFE3FFE3FFF81FC0FFFE3FFE3FFF81FE0FBFF3FFE3FFF81FE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'hBFF3FFE3FFF83FE07BFF3FFE7FFF03FE07FFF3FFE7FFF07FE07FFF3FFE7FFF07DF07FFF3FFE7FEF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF87FFF3FFE7FFF0FDF83FFF3FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE0FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFC1FEFC1FFF1FFC7FFC3FCFC1FFF9FFC7FFE3F8FE1DFF9FFC7FFC3F8FE1DFF9FFCFFFC3FFFE1DFF9FFCFFFC3FFFE1DF79FFCF7FC3FFFE1DF79FFCF7FC3FFFE1DF79FFCFFFC3FFFE1DF79FFCFFFC3FFFF1DF79FFCFFFC3FFFF1DF79FFCFFFC7FFFF0DF79FFCFFF87FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h79FFCFFF87FFFF0FF79FFCFFF87ED9F0E079FFCFFF87EDBF0FFF9FFCFFF87E89F0FFF9FFCFFF87FEFF0FFF8FFCFFD87DBFF0FFF9FFCFFF87DBFF0FFF9FFCFFF87DBFF8FFF8FF8FFF8FFEFF8FFF8FFCFFF8FDBFF8FFF8FFCFFF8FDBFF8FFF8FF8FFF8FDBFF8FFF8FF8FFF8FFEFF8FFF8FF8FFF8FDBFF8FFF8FF8FFF8FC99F8FFF8FF8FFF8FED9F87FF8FF8FFF8FFAFF87FF8FF8FFF8FDBFF87FF8FF8FFF0FDBFF87FF8FF8FFF0FDBFF87FF8FF8FFF0FFEFF87FF8FF8FFF1FDBFFC7FFCFF8FFF0FDBFFC7FFCFF8FFF0FDBFFC7FFCFF8FFF1FFEFFC7FFCFF8FFF1FDBFFC7FFCFF8FFF1FDBFFC7FFCFF8FFF1FE8DFC7FFCFF8FFF1FCDDFC7FFCFF8FFF1FEDBFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFBFFC0000FF9FFF1FFBFFC0000FF80001FF97FC0000FF80001FFCFFC0000FF80001FF9FFC0000FF80001FF17FC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80003FFFFFE0000FF80003FFFFFE0000FF80001FFFFFE0000FF800021BF8860000FF800011118860000FF800031388860000FF800029148860000FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a167~portadataout )))) # (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a39~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56 .lut_mask = 16'hBA98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~56_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[39] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [39] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [39])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [39]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[39]~57_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [39]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[39] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = (\inst|estado_atual.espera_2~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [39]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [39]))))

	.dataa(\inst|oitoPixels_8bits_2 [39]),
	.datab(\inst|estado_atual.espera_2~q ),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [39]),
	.cin(gnd),
	.combout(\inst|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~5 .lut_mask = 16'hC808;
defparam \inst|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 47;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'hFFFF8FFFF8FFDFF07FBFF8FFFF8FFFFF07FBFF8FFFF9FFFFF07FFFF8FFFF1FFFFF07FFFFCFFFF9DFFFF07FDFFCFFFF1FFFFE03FDFFC7FFF1FFFFC03FFFDC7FFF1FFFFC01FFFDC7FFF1FFFFC01FFFDC7FFF1FFFF800FFFFC7FFF1FFFF800FEFFC7FFF1FFFF000FFFFC7FFF1FFFF0007FFFC7FFF1FFFF0007FFFC7FFF3FFFF0007FFFC7FFF3FFFE0003FFFE7FFF3FF7E0003FFFE7FFF3FFFE0003FFFE7FFE3FFFE0003F7FE7FFE3FFFC0003F7FE7FFE3FFFC0001FFFE7FFE3BFFC0001FFFE7FFE3BFFC0001FFFE3FFE3FFFC0001FFFE3FFE3FFF80781FFFE3FFE3FFF80F80FFEE3FFE3FFF81FC0FFEE3FFE3FFF81FC0FFEE3FFE3FFF83FC0FFEE3FFE7FFF83FC0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'hFFE3FFE7FFF03FE0FBFF3FFE7FEF03FE07BFF3FFE7FFF07FE07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF0FDF87FFF3FFC7FFE0FDF87FFF3FFC7FFE0FDF87FFF3FFE7FFE0FDF83FFF3FFC7FFE0FDF83FFF1FFC7FFE1FDF83FFF3FFC7FFE1FDF83FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFC1FEFC3FFF1FFC7FFC3FAFC3FFF1FFCFFFC1FAFC1FFF1FFCF7FC3F8FE3FFF1FFCF7FC3FBFE1FFF1FFCFFFC3FEFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC3FFFE1FFF9FFCFFFC7FFFE1DFF9FFCFFFC3FFFE1DFF9FFCFFFC7FFFF1DFF9FFCFFF87FFFF1DFF9FFCFFF87FFFF1DF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h79FFCFFF87FFFF0DF79FFCFFD87CDBF0C079FFCFFD87CDBF0FFF9FFCFFD87C9BF0FFF9FF8FFF87FFDF0FFF9FFCFFF8FFBDF0FFF9FF8FFF87FFDF0FFF9FF8FFF8FFBDF8FFF9FF8FFF8FFFDF8FFF8FF8FFF8FFBDF8FFF9FF8FFF8FFFDF8FFF9FF8FFF8FFBDF8FFF8FF8FFF8FFFDF8FFF8FF8FFF8FFBDF8FFF8FF8FFF8FCD9F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FCD9F8FFF8FF8FFF0FFBDF8FFF8FF8FFF0FFFDF87FF8FF8FFF0FFBDF87FF8FF8FFF1FFFDF87FF8FF8FFF1FFBDF87FF8FF9FFF1FFFDF87FF8FF9FFF1FFBDF87FF8FF9FFF1FFFDFC7FF8FF9FFF1FFBDFC7FF8FF9FFF1FFFDFC7FF8FF9FFF1FD9BFC7FF8FF9FFF1FEDBFC7FF8FF9FFF1FEDBFC7FF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'hFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC7FFCFF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FFFFFC0000FF9FFF1FF4FFC0000FF80001FF4FFC0000FF80001FF87FC0000FF80001FF4FFC0000FF80001FFD7FC0000FF80001FFFFFC0000FF80001FF7FFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFE0000FF80003FFFFFC0000FF80001FFFFFE0000FF80003FFFFFC0000FF80003FFFFFC0000FF80003FFFFFE0000FF80003E118840000FF800020010860000FF800028010840000FF800033290860000FF;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 47;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFF801FFFFFFFFFFFFFF000FFFFFFFFFFFFFF0007FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFF80001FFFFFFFFFFFF80000FFFFFFFFFFFF00000FFFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFF8030601FFFFFFFFFFC070701FFFFFFFFFF80F0780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = 2048'hF81F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07C07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFE07F07E07FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFC0FF07F83FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFF81FF07FC1FFFFFFFF83FF07FC1FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF0FFFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF87FFFFFFE0FFF07FF87FFFFFFE0FFF07FF83FFFFFFE0FFF07FF83FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = 2048'hFF07FF83FFFFFFE1FFF07BFC3FFFFFFE1FFF07BFC3FFFFFFE1FBF07DFC3FFFFFFE1FFF07FFC3FFFFFFC1FFF07EFC3FFFFFFC3FFF07FFC3FFFFFFC3EFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3FFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC7FFF07FDE1FFFFFFC7FFF07FDF1FFFFFF87FFF07FFF1FFFFFF87FFF07FFF0FFFFFF87FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF8FFFF07FFF8FFFFFF8FFFF07FF78FFFFFF0EFFF07FFF8FFFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0FFFF07FFB87FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFE1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = 2048'h07FFDC7FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFFC3FFFFE3FFFF07FFFC3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFC7FFFF07FFFE3FFFFC7FFFF07FFFF1FFFFC7FFFF07FFF71FFFFC7FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFDF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFF8EFFFF07BFFF1FFFF8FFFFF07DFFF8FFFF8FFFFF07DFFB9FFFF8FFFFF07EFFB8FFFF8FFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 47;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h800030290840000FF800020290840000FF800021230860000FF800020010840000FF800020010860000FF80003FFF0840000FF80003FFF0860000FF800011FFFDE0000FF8000333BDDC0000FF80003B77C960000FF80003F3BECC0000FF8000333FAE40000FF80001F3B8AC0000FF80001FFFEFC0000FF80003FFFFFC0000FF80001FFFFFC0000FF80003FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF80001FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9FFF1FFFFFC7FF8FF9F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFF1FFFFFC7FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF10000047FF8FF9FFF1010A047FF8FF9FFF1010A047FF8FF9FFF1050A047FF8FF9FFF1010A047FF8FF9FFF1040304FFF8FF9FFF1040100FFF8FF9FFF1040F00FFF8FF8FFF0040F00FFF8FF8FFF0040300FFF8FF8FFF0042308FFF8FF8FFF0042108FFF8FF8FFF0842908FFF8FF8FFF8842908FFF8FF8FFF8802908FFF8FF8FFF8802108FFF8FF8FFF8800308FFF8FF8FFF8800308FFF9FF8FFF8800208FFF8FF8FFF8800208FFF8FF8FFF8800208FFF9FF8FFF8000000C079FFCFFF8000010C079FF8FFF8000010DFF9FFCFFF8405010DFF9FFCFFF8405010DFF9FFCF0F8407011DFF9FFCF03;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h8407011DFF9FFCF7F8403011FFF9FFCF7F8406011FFF9FFCF7F8407001FFF9FFCF7FC407031FF79FFCF7DC405021FF79FFCF7DC207021FF79FFCF7DC207021FF71FFCF7DC200021FF71FFCF7DC200021FF71FFCF7DC203021FF71FFCF7DC205021FF71FFCFFDC305043FF71FFCFFDC307043FFF1FFC7FDC107043FFF1FFC7FFE105043FFF1FFC7FFE107043FFF1FFC7FFE105043FFF1FFC7FFE105083FFF1FFC7FFE005083FFF3FFC7FFE087083FFF1FFE7FFE085087FFF3FFE7FFE085087FFF3FFE7FFE0C5087FFF3FFE7FFF0C5187FFF3FFE7FFF045107FFF3FFE7FFF047307BFF3FFE7FFF067307BFF3FFE7FFF060207BFE3FFE7FFF03020FBFE3FFE7FFF0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h3060FFFE3FFE7FFF03040FFFE3FFE7FEF83AC0FFFE3FFE3FEF81FC0FFFE3FFE3FEF80FC0FFFE3FFE3FFF80F81FFEE3FFE3FFF80701FFEE3FFE3BFF80201FFEE3FFE3BFFC0001FFEE3FFE3BFFC0001FFFE7FFE3BFFC0003FFFE3FFE3FFFC0003FFFE7FFE3FFFC0003F7FE7FFF3FFFE0003F7FE7FFF3FF7E0003F7FC7FFF3FF7E0007FFFC7FFF3FFFE0007FFFC7FFF3FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFFF000FFFFC7FFF1FFFF800FFFFC7FFF1FFBF801FFFFC7FFF1FFBF801FEFFC7FFF1FFFFC01FEFFC7FFF1FFFFC03FFFDC7FFF1DFFFE03FFFDC7FFF9DFFFE07FFFD8FFFF1DFDFF07FFFF8FFFF9FFFFF07FFFF8FFFF9FFFFF07FDFF8FFFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h7FDFF8FFFF8FFEFF07FFFF8FFFF8FFEFF07FFFF8FFFF8FFFFF07FFFF8FFFF8FFF7F07FBFF8FFFF8FFF7F07FBFF8FFFF8FFFBF07FFFF8FFFF8FFFBF07FFFB9FFFF8EFFDF07F7FB0FFFF8EFFDF07FFFB1FFFFCEFFEF07EFFF1FFFFC7FFFF07EFFF1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFF61FFFFC77FFF07FFF63FFFFC7FFFF07FFFE3FFFFC3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFC3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFEC3FFFFE3FFFF07FFFC7FFFFE1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFC3FFFFE1FFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1DFFF07FFFC7FFFFF1FFFF07FFD87FFFFF1FFFF07FFF87FFFFF1FFFF07FFF87FFFFF0FFFF07FFF87FFFFF0EFFF07FFF87FFFFF0EFFF07FFB8FFFFFF0FFFF07FFB8FFFFFF8FFFF07FFF8FFFFFF8F7FF07FFF0FFFFFF8F7FF07FFF0FFFFFF87FFF07FF70FFFFFF87FFF07FFF0FFFFFF87BFF07FFF0FFFFFF87BFF07FFF1FFFFFFC7FFF07FEE1FFFFFFC7DFF07FFE1FFFFFFC7DFF07FFE1FFFFFFC3FFF07FDE1FFFFFFC3EFF07FDE1FFFFFFC3EFF07FFE1FFFFFFC3FFF07BBC1FFFFFFC3F7F07BFC3FFFFFFC3FFF07B7C3FFFFFFE1FBF07B7C3FFFFFFE1FBF07AFC3FFFFFFE1FDF079FC3FFFFFFE1FEF079F8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h3FFFFFFE1FEF07BF83FFFFFFE1FFF07FF83FFFFFFE0FFF07FF87FFFFFFE0FFF07FF87FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF0FFF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FE0FFFFFFFF87FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FC0FFFFFFFF83FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07F81FFFFFFFFC1FF07F81FFFFFFFFC0FF07F81FFFFFFFFE0FF07F83FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07E07FFFFFFFFF07F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF01F07C0FFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFF81F0780FFFFFFFFFF81F0780FFFFFFFFFF80F0700FFFFFFFFFF80F0701FFFFFFFFFF8070601FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000007FFFFFFFFFFE000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF00000FFFFFFFFFFFF80000FFFFFFFFFFFF80001FFFFFFFFFFFF80001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF000FFFFFFFFFFFFFFC01FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a111~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58 .lut_mask = 16'hD9C8;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a239~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~58_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[47] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [47] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [47]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [47]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [47]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[47] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[47] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [47] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [47])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [47]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[47]~59_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [47]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[47] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \inst|Selector12~6 (
// Equation(s):
// \inst|Selector12~6_combout  = (\inst|estado_atual.espera_1~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [47]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [47]))))

	.dataa(\inst|estado_atual.espera_1~q ),
	.datab(\inst|oitoPixels_8bits_2 [47]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [47]),
	.cin(gnd),
	.combout(\inst|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~6 .lut_mask = 16'hA808;
defparam \inst|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \inst|Selector12~7 (
// Equation(s):
// \inst|Selector12~7_combout  = (\inst|Selector12~5_combout ) # (\inst|Selector12~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Selector12~5_combout ),
	.datad(\inst|Selector12~6_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~7 .lut_mask = 16'hFFF0;
defparam \inst|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h8000100284200007F8000100484200007F8000140084200007F8000100184200007F8000100484200007F80001FFF84200007F80001FFFFC600007F80001FB987E00007F800011D9FFE00007F80001DBBED200007F80001F9BCCA00007F80001199ECA00007F80001DD9CC600007F80001FFFFD600007F80001FFFFDE00007F80001FFFFFE00007F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F80001FFFFFE3FFC7F8FFF1FFFFFE3FFC7F8FFF1FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF9FFFFFE7FFC7FCFFF9FFFFFE7FFC7F8FFF8FFFFFE7FFC7FCFFF9FFFFFE7FFC7FCFFF8FFFFFE7FFC7F8FFF8FFFFFC7FFC7FCF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hFF8FFFFFE7FFC7FCFFF80000027FFCFFCFFF88000007FFC7FCFFF80001007FFCFFCFFF80275007FFC7FCFFF882F5047FFC7FCFFF883F7007FFC7FCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FE047FFCFFCFFF883FC047FFCFFCFFF883DC047FFCFFCFFF801D5047FFCFFCFFF801C5047FFCFFCFFF80311047FFCFFCFFF80041007FFCFFCFFF84041007FFCFFCFFF84041007FFCFFCFFF84041087FFCFFCFFF8404008FFFCFFCFFFC400008E03CFFCFFFC400008E03CFFCFFFC400008FFB8FFC7FFC403008FFF8FFC7FFC401008FFF8FFC787C403008FFF8FFC781;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hC001008FFF8FFC7FFC202010FFF8FFC7FFC202010FFF8FFC7FFC203010FFF8FFC7FFC202010FFF8FFC7FFC200010FFF8FFC7FFC202010FFF8FFC7FFC202011FFF8FFE7FFE300011FFF8FFE7FFE100031FFF8FFE7FFE100021FFF8FFE7FFE103021FFF8FFE7FFE101021FFF9FFE7FFE102021FFF9FFE7FFE100021FFF9FFE7FFE001021FFF9FFE7FFE082061DFF9FFE7FFE082041DFF9FFE7FFE082043DFF9FFE7BFF080043DFF9FFE7BEF080043DFF9FFE7BEF0C00C3DFF1FFE3BEF0420C3FFF1FFE3BEF040083FFF1FFE3BEF040083FFF1FFE3BFF060183FF71FFE3FFF062187FF71FFE3FFF822187FF71FFE3FFF830107FF71FFE3FFF830307FF71FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h18307FF71FFF3FFF818607FFF1FFF3FFF81FE07FFF3FFF3FFF80FE0FFFF1FFF3FFFC0FC0FFFF3FFF3FFFC0FC0FFFF3FFF3FFFC0300FFFF3FFF3FF7C0300FBFF3FFF3FF7C0001FBFE3FFF1FFFC0001FBFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFFE3FFF1DFFF0003FFFE3FFF1DFBF0003FFFE3FFF9DFBF0007FFFE3FFF1DFFF8007FFEE3FFF9FFFF8007F7EE7FFF9FFFF800FF7EE7FFF9FFFF800FFFFE7FFF9FFFFC00FFFFC7FFF8FFFFC01FFFFC7FFF8FFDFE01FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFF07FEFFC7FFF8FFEFF07FEFFC7FFF8FFEFF07FFFFC7FFF8FFFFF0;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF8007FFFFFFFFFFFFF0003FFFFFFFFFFFFF0001FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000200FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFFC0703807FFFFFFFFFC0F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'hF80F03C07FFFFFFFFF80F03E07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF07F03F81FFFFFFFFF07F03F81FFFFFFFFE07F03F81FFFFFFFFE07F03FC1FFFFFFFFE0FF03FC1FFFFFFFFE0FF03FC0FFFFFFFFE0FF03FC0FFFFFFFFC0FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF87FFFFFFF87FF03FF87FFFFFFF87FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF07FF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'hFF03BFC3FFFFFFF0FEF03BFC3FFFFFFE0FFF03DFC1FFFFFFE0FFF03FFE1FFFFFFE1FBF03EFE1FFFFFFE1FFF03F7E1FFFFFFE1F7F03F7E1FFFFFFE1FFF03FFE1FFFFFFE1FFF03FBE1FFFFFFE1FFF03FFF0FFFFFFE3FFF03FDF0FFFFFFC3FFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC3FFF03FEF0FFFFFFC3BFF03FFF8FFFFFFC7FFF03FFF8FFFFFFC7FFF03FF787FFFFFC7FFF03FFF87FFFFF877FF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFB87FFFFF87FFF03FFBC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC7FFFFF8FFFF03FFFC3FFFFF8FFFF03FFDC3FFFFF0FFFF03FFDC3FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFE3FFFFF0FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF0FFFFC3FFFF03FFFF8FFFFE7FFFF03FFFB8FFFFC7FFFF03FFFB8FFFFC7FFFF03FFFF8FFFFC7FFFF03BFFF8FFFFC7FFFF039FFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FF7F03FFFF8FFFFC7FFFF03F7FF8FFFFC7FFFF03F7FFCFFFFC7FFFF03FFFFC7FFFCFFEFF03FBFDC7FFF8EFFFF03;
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout  = (\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  & (((\inst3|altsyncram_component|auto_generated|ram_block1a199~portadataout )) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst3|altsyncram_component|auto_generated|ram_block1a71~portadataout )))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49 .lut_mask = 16'hEA62;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[7] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [7] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [7]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [7]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [7]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[7] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[7] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [7] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [7])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout )))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_1 [7]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [7]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[7] .lut_mask = 16'hCCF0;
defparam \inst|oitoPixels_8bits_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\inst|estado_atual.espera_5~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [7]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [7]))))

	.dataa(\inst|estado_atual.espera_5~q ),
	.datab(\inst|oitoPixels_8bits_2 [7]),
	.datac(\inst|x [0]),
	.datad(\inst|oitoPixels_8bits_1 [7]),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'hA808;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[31] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [31] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout )) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst|oitoPixels_8bits_2 [31])))

	.dataa(\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout ),
	.datab(gnd),
	.datac(\inst|Selector5~12clkctrl_outclk ),
	.datad(\inst|oitoPixels_8bits_2 [31]),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [31]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[31] .lut_mask = 16'hAFA0;
defparam \inst|oitoPixels_8bits_2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h7FFFD8FFFF8FFEFF07FDFF8FFFF8FFFFF07FDFF8FFFF8FFF7F07FFFF8FFFF8FFF7F07FFFF8FFFF8EFFFF07FBFF8FFFF8EFFBF07FBFF8FFFFCEFFBF07FFFF8FFFFCFFFDF07F7FF8FFFFC7FFCF07F7FF8FFFFC7FFEF07FFFF1FFFFC7FFFF07EFFB0FFFFC7FFFF07DFFB1FFFFC7FFFF07DFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC77FFF07FFFF1FFFFC77FFF07FFFF1FFFFC3FFFF07FFFF1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFF61FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3BFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1FFFF07FFFC3FFFFE1FFFF07FFEC3FFFFF1FFFF07F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFC3FFFFF1DFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC7FFFFF1FFFF07FFFC7FFFFF0FFFF07FFDC7FFFFF0FFFF07FFD87FFFFF0EFFF07FFF87FFFFF0FFFF07FFF87FFFFF8FFFF07FFF87FFFFF8FFFF07FFB87FFFFF8F7FF07FFB8FFFFFF8F7FF07FFF8FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87BFF07FF70FFFFFFC7BFF07FF70FFFFFFC7FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC3DFF07FEF1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FFE1FFFFFFC3EFF07FDE1FFFFFFC3FFF07FFE1FFFFFFE3F7F07FBE1FFFFFFE1F7F07FBE1FFFFFFE1FBF07F7C1FFFFFFE1FBF07F7C1FFFFFFE1FDF07EFC1FFFFFFE1FDF07CFC3FFFFFFE1FEF07DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h3FFFFFFE0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF87FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE0FF07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07C07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFF81F07C0FFFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC070600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFF800007FFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0003FFFFFFFFFFFFE0003FFFFFFFFFFFFF0007FFFFFFFFFFFFF0007FFFFFFFFFFFFF800FFFFFFFFFFFFFF801FFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h80001A4C8460000FF800011488460000FF800011408460000FF800010408460000FF800015408460000FF80001FFF8460000FF80001FFF8460000FF80001FFFFC60000FF80001BFBCF60000FF800017BBA8E0000FF80001BBBCFE0000FF80001BFBAE60000FF80001DFFBEE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF80001FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'hFF1FFFFFC7FFCFF8FFF10000047FFCFF8FFF10000047FFCFF8FFF1007A047FFCFF8FFF1037A047FFCFF8FFF0037E047FFCFF8FFF1037F047FFCFF8FFF0037F047FFCFF8FFF003F7047FFCFF8FFF003F5047FFCFF8FFF801FF047FF8FF8FFF8817F047FF8FF8FFF8857F007FF8FF8FFF885FF007FF8FFCFFF885ED007FF8FFCFFF8856D00FFF8FFCFFF885E908FFF8FF8FFF885E908FFF8FFCFFF8804B08FFF8FFCFFF8800308FFF8FFCFFF8804308FFF8FFCFFF8004308FFF8FFCFFF8804208FFF8FFCFFF8000008FFF8FFCFFF8000008E078FFCFFF8400008E078FFCFFF8400010FFF8FFCFFF8403000FFF8FFCFFF8407000FFF8FFCF8F8407010FFF9FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h8407010FFF8FFCFFDC404010FFF9FFCFFFC005010FFF9FFCFFFC207011DFF9FFCFFFC203011DFF9FFCFFFC203011DFF9FFCFFFC203021DFF9FFCFFFC201001DFF9FFC7FFC202021DFF9FFC7FFC202021DFF9FFC7FFC206021DFF9FFC7FFC307021FFF9FFC7FFC105021FFF9FFC7FFE107001FFF1FFC7FFE105063FF71FFC7FFE105043FF71FFE7FFE105043FF71FFC7FFE107043FF71FFE7FFE105043FF71FFE7FFE084043FF71FFE7FFE085083FF71FFE7FFE085083FFF1FFE7FFF0C5083FFF1FFE7FFF0C5087FFF1FFE7FFF045087FFF3FFE7FFF045107FFF1FFE7FFF047107FFF3FFE7FFF067107FFF3FFE7FEF020307FFF3FFE3FEF030207FFF3FFE3FEF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h30607FFF3FFE3BFF83860FBFF3FFE3BFF81BC0FBFE3FFE3BF781FC0FBFE3FFE3BFF80F80FBFE3FFE3BFF80780FFFE3FFE3FFFC0781FFFE3FFE3FFFC0201FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0001FFFE3FFF3FF7E0001FFEE3FFF3FF7E0003FFEE3FFF3FFFE0003FFEE3FFF1FFFE0003FFFE7FFF1FFFE0003F7FE7FFF1FFFF0007F7FE7FFF1FFFF0007F7FC7FFF1FFFF0007FFFC7FFF1FFFF000FFFFC7FFF1FFBF800FFFFC7FFF1DFFF800FFFFC7FFF1DFFFC01FFFFC7FFF9DFFFC01FFFFC7FFF9DFFFC03FEFFC7FFF9FFFFE03FEFFC7FFF9FFDFE07FFFFC7FFF9FFFFF07FFFFC7FFF8FFFFF07FFFDCFFFF8FFFFF07FFFD87FFF8FFEFF0;
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'hFBFF8FFFF8FFFFF07FBFFCFFFF8FFFFF07FFFFCFFFF8FFFFF07FFFFCFFFF8FFFFF07FDFDC7FFF8FFFFF07FDFDC7FFF9FFFFE03FFFFC7FFF9FFFFE01FFFFC7FFF9FFFFC01FFFFC7FFF1DFFFC00FEFFC7FFF1FFBF800FEFFC7FFF1FFFF800FFFFC7FFF1FFFF8007FFFC7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0007FFFE7FFF1FFFF0003FFFE7FFF1FFFE0003F7FE7FFF3FFFE0003F7FE3FFF3FFFE0001FFFE3FFF3FFFE0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFF3FFFC0001FFEE3FFE3FFFC0300FFFE3FFF3FFFC0780FFFE3FFE3FFF80780FFFE3FFE3FFF80F80FBFE3FFE3BFF81FC0FBFF3FFE3BFF81FE0FBFF3FFE3FFF83FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'hFFF3FFE3FFF83FE07FFF3FFE3FFF83FE07FFF3FFE3FFF03FF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF3FFE7FFF07DF07FFF1FFE7FEF07DF83FFF3FFE7FEF0FDF83FFF1FFE7FFF0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDF83FFF1FFE7FFE0FDFC3FFF1FFE7FFE1FDFC3FFF1FFC7FFE1FDFC3FFF1FFC7FFE1FFFC3FFF1FFC7FFE1FFFC1DFF9FFC7FFE1FAFE1DFF9FFC7FFE1FEFE1DF79FFC7FFE1FEFE1DF79FFC7FFC3FAFE1DF79FFC7FFC3F8FE1DF79FFC7FFC3FBFE1DF79FFC7FFC3FFFE1FF79FFC7FFC3FFFE1FF79FFCFFFC3FFFF1FF79FFCFFFC3FFFF1FFF9FFCFFFC3FFFF0FFF9FFCFFFC3FFFF0FFF9FFCF7FC3FFFF1FFF9FFCF7FC7FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'hF9FFCF7FC7FFFF0FFF8FFCFFF87ED9F0E079FFCFFF87ED9F0FFF8FFCFFF87CC9F0FFF8FFCFFFC7D6FF0FFF8FFCF7F87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF8FD7FF8FFF8FFCFFF87D7FF8FFF8FFCFFF8FD7FF8FFF8FFCFFF8FD7FF8FFF8FFCFFF8FD7FF8FFF8FF8FFF8FD7FF87FF8FFCFFF8FC59F87FFCFFCFFF8FCD9F87FFCFF8FFF8FC59F87FFCFF8FFF8FD7FF87FFCFF8FFF8FD7FF87FFCFFCFFF8FD7FFC7FFCFF8FFF8FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF1FD6FFC7FFCFF8FFF0FD7FFC7FFCFF8FFF1FD7FFC7FFCFF8FFF1FDC9FC7FFCFF8FFF1FED9FC7FFCFF8FFF1FED9FC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFFFFC0000FF8FFF1FFBFFC0000FF80001FF4FFC0000FF80001FFEFFC0000FF80001FFA3FC0000FF80001FFDFFC0000FF80001FFFBFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFC0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001110FF60000FF800014408460000FF80001C688460000FF800011448460000FF;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFF801FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0007FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF80000FFFFFFFFFFFF800007FFFFFFFFFFF000007FFFFFFFFFFF000007FFFFFFFFFFE000003FFFFFFFFFFE000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000401FFFFFFFFFFC030601FFFFFFFFFFC070700FFFFFFFFFF8070780FFFFFFFFFF80F0780FFFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'hF80F07C0FFFFFFFFFF81F07C07FFFFFFFFF01F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07E07FFFFFFFFF03F07F07FFFFFFFFF07F07F03FFFFFFFFE07F07F03FFFFFFFFE07F07F83FFFFFFFFE0FF07F83FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFC0FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FC1FFFFFFFFC1FF07FE0FFFFFFFF81FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FE0FFFFFFFF83FF07FF07FFFFFFF83FF07FF0FFFFFFFF07FF07FF07FFFFFFF87FF07FF07FFFFFFF07FF07FF07FFFFFFF07FF07FF87FFFFFFF07FF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF0FFF07FFC3FFFFFFE0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'hFF07FFC3FFFFFFE0FEF07BFC3FFFFFFE1FFF079FC3FFFFFFE1FFF07DFC3FFFFFFE1FFF07EFC1FFFFFFE1FFF07EFE1FFFFFFE1FFF07F7E1FFFFFFE1FFF07F7E1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FBE1FFFFFFC3FFF07FFE1FFFFFFC3FFF07FDF1FFFFFFC3FFF07FDF1FFFFFFC3FFF07FFF0FFFFFFC7FFF07FFF0FFFFFFC7FFF07FEF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF0FFFFFF87FFF07FFF8FFFFFF87FFF07FF78FFFFFF8FFFF07FFF8FFFFFF8FFFF07FFF87FFFFF8FFFF07FFF87FFFFF0FFFF07FFB87FFFFF0FFFF07FFB87FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF0FFFF07FFFC7FFFFF1DFFF07FFDC7FFFFF1FFFF07FFDC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFC3FFFFF1FFFF07FFFE3FFFFE1FFFF07FFFE3FFFFE1BFFF07FFEE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE3FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFE1FFFFE3FFFF07FFFF1FFFFE3FFFF07FFF71FFFFC3FFFF07FFF71FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFEF07FFFF1FFFFC7FFFF07FFFF1FFFFC7FFFF07FFFF8FFFFC7FFBF07BFFF9FFFFC7FFFF07BFFB8FFFFC7FFFF07DFFB8FFFFCFFFFF07FFFF8FFFF8EFFFF07EFFF8FFFF8FFFFF07FFFF8FFFF8FFEFF07F7FF8FFFF8FFFFF07F7FF8FFFF8FFFFF07FFFF8FFFF8FFFFF07;
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a159~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~54_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55 .lut_mask = 16'hEC64;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[31] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [31] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst|oitoPixels_8bits_1 [31])) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout )))

	.dataa(\inst|oitoPixels_8bits_1 [31]),
	.datab(gnd),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[31]~55_combout ),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [31]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[31] .lut_mask = 16'hAAF0;
defparam \inst|oitoPixels_8bits_1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = (\inst|estado_atual.espera_3~q  & ((\inst|x [0] & ((\inst|oitoPixels_8bits_1 [31]))) # (!\inst|x [0] & (\inst|oitoPixels_8bits_2 [31]))))

	.dataa(\inst|estado_atual.espera_3~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_2 [31]),
	.datad(\inst|oitoPixels_8bits_1 [31]),
	.cin(gnd),
	.combout(\inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~3 .lut_mask = 16'hA820;
defparam \inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'hFBFFC7FFF8FFFFF03FFFDC7FFF8FFFFF03FFFDC7FFF8FFFFF03FDFFC7FFF8FFDFF03FFFFC7FFF8FFFFF03FFFFC7FFF8FFFFE03FFFFC7FFF8FFFFE01FFFFC7FFF9FFFFC01FEFFC7FFF9FFFFC00FFFFC7FFF9FFFFC00FFFFE7FFF9FFFF8007FFFE7FFF9FFBF8007FFFE7FFF1DFFF8007FFFE3FFF1FFFF0007FFFE7FFF1FFFF0003F7EE3FFF1FFFF0003FFEE3FFF1FFFF0003FFEE3FFF1FFFE0003FFEE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF3FFFC0001FFFE3FFF3FFFC0000FFFE3FFF3FF7C0300FBFF3FFF3FFFC0380FBFF3FFF3FFFC0F80FFFF3FFF3FFFC0FC0FFFF3FFE3FFF81FC0FFFF3FFF3FFF81FE07FFF3FFE3FFF81FE07;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'hFFF3FFE3FFF81FF07FFF1FFE3FFF83FF07FFF3FFE3FFF83FF07FFF1FFE3BFF83CF07FFF1FFE3BFF07CF03FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE3FFF07CF83FFF1FFE7FFF0FCF83DF71FFE7FFF0FCFC3DF71FFE7FFF0FCFC3DF79FFE7FFE0FCFC3DF79FFE7FFE0FCFC1DF79FFE7FEE0FCFC1FF79FFE7FFE1FFFC3FFF9FFE7FFE1FFFE1FFF9FFE7FFE1FFFE1FFF9FFE7FFE1F9FE1FFF9FFE7FFE1FCFE1FFF9FFC7FFE1FEFE1FFF9FFE7FFE1FAFE1FFF9FFC7FFE3FFFE1FFF9FFC7FFC1FFFE1FFF9FFC7FFC3FFFF0FFF8FFC7FFE3FFFF0FFF9FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FFF8FFC7FFC3FFFF0FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'hF8FFC7FFC3FFFF0FFF8FFC7FFC7EC9F8E078FFCFFFC7EC9F0EFF8FFCFFFC7EC9F8FFF8FFCFFFC7F7FF8FFF8FFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFF87F7FF8FFFCFFCFFFC7F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF87F7FF87FFCFFCFFF8FF7FF87FFCFFCFFF8FEC9F87FFCFFCFFF8FEC9FC7FFCFFCFFF8FE49FC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFF8FFF8FF7FFC7FFCFFCFFF8FF7FFC7FFCFFCFFF8FFC9FC7FFCFFCFFF9FEC9FC7FFCFF8FFF9FECDFC7FFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'hFF8FFF1FFFFFC7FFCFF8FFF0FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE0000FF8FFF1FFFFFC0000FF8FFF1FFFFFE0000FF8FFF1FF7BFE0000FF80001FFC7FE0000FF80001FF9FFE0000FF80001FF1BFE0000FF80001FFEFFE0000FF80001FFFBFE0000FF80001FFFBFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001FFFFFE0000FF80001F808420000FF800010028420000FF800010008420000FF80001E218420000FF;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFF800FFFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFE0003FFFFFFFFFFFFE0001FFFFFFFFFFFFE0001FFFFFFFFFFFFC0001FFFFFFFFFFFFC0000FFFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFC000001FFFFFFFFFFC000001FFFFFFFFFFC030300FFFFFFFFFFC030380FFFFFFFFFF8070380FFFFFFFFFF80F03C07FFFFFFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'hF80F03C07FFFFFFFFF81F03C07FFFFFFFFF81F03E07FFFFFFFFF01F03E03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFF03F03F03FFFFFFFFE07F03F83FFFFFFFFE07F03F83FFFFFFFFE07F03F81FFFFFFFFE0FF03F81FFFFFFFFE0FF03FC1FFFFFFFFC0FF03FC1FFFFFFFFE0FF03FC1FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC1FF03FE0FFFFFFFFC3FF03FE0FFFFFFFF83FF03FF0FFFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF83FF03FF07FFFFFFF87FF03FF87FFFFFFF87FF03FF87FFFFFFF07FF03FF87FFFFFFF07FF03FF83FFFFFFF07FF03FF83FFFFFFF0FFF03FFC3FFFFFFF0FFF03FFC3FFFFFFF0F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'hFF03FFC3FFFFFFE0FEF03BFC1FFFFFFE0FDF03DFC1FFFFFFE1FFF03DFC1FFFFFFE1FFF03EFE1FFFFFFE1FFF03FFE1FFFFFFE1FFF03F7E1FFFFFFE1FFF03FFE1FFFFFFE1EFF03FBE1FFFFFFE3FFF03FBE1FFFFFFC3FFF03FFF1FFFFFFC3DFF03FDF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FFF0FFFFFFC3FFF03FEF0FFFFFFC7FFF03FFF0FFFFFFC7FFF03FFF8FFFFFFC7FFF03FFF8FFFFFF87FFF03FF78FFFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF87FFF03FFF87FFFFF8FFFF03FFB87FFFFF8FFFF03FFFC7FFFFF8EFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFFC7FFFFF0FFFF03FFDC7FFFFF0FFFF03FFFC3FFFFF0FFFF03FFFC3FFFFF1FFFF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h03FFFC3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFFE3FFFFF1FFFF03FFEE3FFFFF1FFFF03FFEE3FFFFE1FFFF03FFFE3FFFFE1FFFF03FFFE1FFFFE1FFFF03FFFE3FFFFE3FFFF03FFFE1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFF71FFFFE3FFFF03FFF71FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFE3FFFF03FFFF1FFFFC3FFFF03FFFF1FFFFC7FFFF03FFFF0FFFFC7FFFF03FFFF9FFFFC7FFFF03FFFB8FFFFC7FFFF03FFFB8FFFFC7FFFF03BFFF8FFFFC7FFFF039FFF8FFFFC7FFFF03DFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03EFFF8FFFFC7FFFF03F7FF8FFFFCFFFFF03F7FF8FFFF8EFEFF03FFFFCFFFF8FFFFF03FBFFCFFFF8FFFFF03;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1038w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h7FFFFC7FFF8FFFFF07FFFDCFFFF8EFFFF07FDFD8FFFF8EFF7F07FDFD8FFFFCEFFFF07FFFF8FFFFCFFFBF07FFFF8FFFFC7FFBF07FBFF8FFFFC7FFDF07FBFF8FFFFC7FFDF07FFFF8FFFFC7FFEF07F7FF8FFFFC7FFE707F7FF8FFFFC7FFF707EFFF8FFFFC7FFF707CFFF8FFFFC7FFF707DFFB1FFFFC77FF707FFFB1FFFFC77FF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3FFF707FFFF1FFFFE3BFF707FFFF1FFFFE3BFF707FFFE1FFFFE3BFF707FFF61FFFFE3FFF707FFFE3FFFFE1FFF707FFFE1FFFFE1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1FFF707FFFE3FFFFF1DFF707FFFE3FFFFF1DFF707F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFEC3FFFFF1FFF707FFEC3FFFFF1FFF707FFFC3FFFFF0FFF707FFFC3FFFFF0FFF707FFFC7FFFFF0EFF707FFFC7FFFFF0EFF707FFFC7FFFFF8FFF707FFDC7FFFFF8FFF707FFF87FFFFF8FFF707FFF87FFFFF8F7F707FFF87FFFFF877F707FFF87FFFFF87FF707FFB87FFFFF87FF707FFF8FFFFFFC7BF707FFF8FFFFFFC7BF707FFF0FFFFFFC7FF707FF70FFFFFFC7FF707FF70FFFFFFC3DF707FFF0FFFFFFC3DF707FEF0FFFFFFC3FF707FEF0FFFFFFC3EF707FFE1FFFFFFE3EF707FDE1FFFFFFE3FF707FDE1FFFFFFE1F7707FFE1FFFFFFE1FF707FBE1FFFFFFE1FB707FBE1FFFFFFE1FB707F7C1FFFFFFE1FD707EFC1FFFFFFE1FE707EFC1FFFFFFE0FE707DFC;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h1FFFFFFF0FF707FFC3FFFFFFF0FF707FFC3FFFFFFF0FFF07FF83FFFFFFF0FFF07FF83FFFFFFF07FF07FF83FFFFFFF07FF07FF87FFFFFFF87FF07FF87FFFFFFF87FF07FF07FFFFFFF87FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FF07FFFFFFF83FF07FE0FFFFFFFFC3FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FE0FFFFFFFFC1FF07FC0FFFFFFFFC1FF07FC1FFFFFFFFC0FF07FC1FFFFFFFFE0FF07FC1FFFFFFFFE0FF07F81FFFFFFFFE0FF07F81FFFFFFFFE07F07F81FFFFFFFFE07F07F03FFFFFFFFF07F07F03FFFFFFFFF03F07F03FFFFFFFFF03F07E03FFFFFFFFF83F07E03FFFFFFFFF81F07E07FFFFFFFFF81F07C07FF;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFF81F07C07FFFFFFFFF80F07807FFFFFFFFF80F0780FFFFFFFFFFC070700FFFFFFFFFFC030600FFFFFFFFFFC030001FFFFFFFFFFC000001FFFFFFFFFFE000001FFFFFFFFFFE000001FFFFFFFFFFF000001FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF000003FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFF800007FFFFFFFFFFFC0000FFFFFFFFFFFFC0001FFFFFFFFFFFFC0001FFFFFFFFFFFFE0001FFFFFFFFFFFFF0001FFFFFFFFFFFFF0003FFFFFFFFFFFFF0003FFFFFFFFFFFFF8007FFFFFFFFFFFFFC00FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|clock_memory~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst3|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|address [12],\inst|address [11],\inst|address [10],\inst|address [9],\inst|address [8],\inst|address [7],\inst|address [6],\inst|address [5],\inst|address [4],\inst|address [3],\inst|address [2],\inst|address [1],\inst|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .init_file = "genius.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Memo:inst3|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 64;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h800010018420000FF80001E018420000FF80001A098420000FF800014008420000FF800010008420000FF80001FFF8420000FF80001FFF8420000FF800017FFFFE0000FF800013BDDFE0000FF800011BDCC20000FF800015BDCEE0000FF80001D99DF60000FF80001DFDED20000FF80001FFBFFA0000FF80001FFFFDA0000FF80001FFFFFE0000FF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF80001FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFC7FFCFF8FFF1FFFFFE7FFCFF8FFF1FFFFFE7FFCFF8FFF0FFFFFC7FFCFF8F;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hFF9FFFFFC7FFCFFCFFF90000007FFCFFCFFF90000007FFCFFCFFF80200007FFCFFCFFF802FB047FFCFF8FFF883F7047FFCFF8FFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883F7047FFCFFCFFF883FF047FFCFFCFFF883FE047FFCFFCFFF883FF047FFCFFCFFF881FF047FFCFFCFFF881FE047FFCFFCFFF883FC047FFCFFCFFF881DD007FFCFFCFFF881D1007FFCFFCFFF80041007FFCFFCFFF80041087FFCFFCFFF80041087FFCFFCFFF8004108FFFCFFCFFF8404108FFF8FFCFFF8404108FFF8FFCFFF8404008E078FFCFFF8400008E078FFCFFF8400008FFF8FFCFFFC402008FFF8FFCFFFC402000FFF8FFCF8FC403008FFF8FFCF81;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'hC000010FFF8FFC7FFC203010FFF8FFC7FFC202010FFF8FFC7FFC203010FFF8FFC7FFC203010FFF8FFC7FFC200010FFF8FFC7FFC203011FFF9FFC7FFC202011FFF8FFC7FFC203021FFF9FFC7FFC302021FFF9FFE7FFE101021FFF9FFC7FFE103021FFF9FFE7FFE103021FFF9FFE7FFE100021DFF9FFE7FFE100021DFF9FFE7FFE103001DFF9FFE7FFE181041DFF9FFE7FFE082043DFF9FFE7FFE080043DFF1FFE7FFE080043FFF1FFE7FFF082043FFF1FFE7FFF0C00C3FFF1FFE7FFF0C0083FF71FFE7BEF040083FF71FFE7BEF040083FF71FFE3BEF040187FF71FFE3BEF062107FF71FFE3BFF023107FF71FFE3BFF820307FFF1FFE3BFF830307FFF3FFE3FFF8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h18307FFF1FFE3FFF818E07FFF3FFF3FFF81DE0FFFF3FFE3FFF81FE0FFFF3FFF3FFF80FC0FFFF3FFF3FFFC0FC0FBFF3FFF3FFFC0300FBFE3FFF3FFFC0000FBFE3FFF3FF7C0001FFFE3FFF3FF7C0001FFFE3FFF3FF7E0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0001FFFE3FFF1FFFE0003FFFE3FFF1FFFE0003FFFE3FFF1FFFF0003FFEE3FFF1FFFF0003FFEE3FFF1DFFF0007FFEE7FFF1DFBF0007F7EE3FFF9DFBF8007F7FE7FFF9DFFF800FFFFC7FFF9FFFF800FFFFC7FFF9FFFFC00FFFFC7FFF9FFFFC01FFFFC7FFF9FFDFE01FFFFC7FFF8FFDFE03FFFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FEFFC7FFF8FFFFF07FFFFC7FFF8FFEFF07FFFFC7FFF8FFEFF0;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst3|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50 .lut_mask = 16'hDC98;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51 (
// Equation(s):
// \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout  = (\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout  & 
// ((\inst3|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (!\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout  & (\inst3|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (!\inst3|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst3|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datac(\inst3|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~50_combout ),
	.cin(gnd),
	.combout(\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51 .lut_mask = 16'hF588;
defparam \inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \inst|oitoPixels_8bits_1[15] (
// Equation(s):
// \inst|oitoPixels_8bits_1 [15] = (GLOBAL(\inst|Selector5~11clkctrl_outclk ) & ((\inst|oitoPixels_8bits_1 [15]))) # (!GLOBAL(\inst|Selector5~11clkctrl_outclk ) & (\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout ))

	.dataa(gnd),
	.datab(\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout ),
	.datac(\inst|oitoPixels_8bits_1 [15]),
	.datad(\inst|Selector5~11clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_1 [15]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_1[15] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \inst|oitoPixels_8bits_2[15] (
// Equation(s):
// \inst|oitoPixels_8bits_2 [15] = (GLOBAL(\inst|Selector5~12clkctrl_outclk ) & ((\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout ))) # (!GLOBAL(\inst|Selector5~12clkctrl_outclk ) & (\inst|oitoPixels_8bits_2 [15]))

	.dataa(gnd),
	.datab(\inst|oitoPixels_8bits_2 [15]),
	.datac(\inst3|altsyncram_component|auto_generated|mux2|result_node[15]~51_combout ),
	.datad(\inst|Selector5~12clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|oitoPixels_8bits_2 [15]),
	.cout());
// synopsys translate_off
defparam \inst|oitoPixels_8bits_2[15] .lut_mask = 16'hF0CC;
defparam \inst|oitoPixels_8bits_2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = (\inst|estado_atual.espera_4~q  & ((\inst|x [0] & (\inst|oitoPixels_8bits_1 [15])) # (!\inst|x [0] & ((\inst|oitoPixels_8bits_2 [15])))))

	.dataa(\inst|estado_atual.espera_4~q ),
	.datab(\inst|x [0]),
	.datac(\inst|oitoPixels_8bits_1 [15]),
	.datad(\inst|oitoPixels_8bits_2 [15]),
	.cin(gnd),
	.combout(\inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~1 .lut_mask = 16'hA280;
defparam \inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = (\inst|Selector12~2_combout ) # ((\inst|Selector12~0_combout ) # ((\inst|Selector12~3_combout ) # (\inst|Selector12~1_combout )))

	.dataa(\inst|Selector12~2_combout ),
	.datab(\inst|Selector12~0_combout ),
	.datac(\inst|Selector12~3_combout ),
	.datad(\inst|Selector12~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~4 .lut_mask = 16'hFFFE;
defparam \inst|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \inst|Selector12~10 (
// Equation(s):
// \inst|Selector12~10_combout  = (\inst|Selector12~8_combout ) # ((\inst|Selector12~9_combout ) # ((\inst|Selector12~7_combout ) # (\inst|Selector12~4_combout )))

	.dataa(\inst|Selector12~8_combout ),
	.datab(\inst|Selector12~9_combout ),
	.datac(\inst|Selector12~7_combout ),
	.datad(\inst|Selector12~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~10 .lut_mask = 16'hFFFE;
defparam \inst|Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \inst|cor_out[7] (
// Equation(s):
// \inst|cor_out [7] = (GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & ((\inst|Selector12~10_combout ))) # (!GLOBAL(\inst|estado_atual.inicio~clkctrl_outclk ) & (\inst|cor_out [7]))

	.dataa(gnd),
	.datab(\inst|cor_out [7]),
	.datac(\inst|Selector12~10_combout ),
	.datad(\inst|estado_atual.inicio~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|cor_out [7]),
	.cout());
// synopsys translate_off
defparam \inst|cor_out[7] .lut_mask = 16'hF0CC;
defparam \inst|cor_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N6
cycloneive_lcell_comb \inst9|Ram0~33 (
// Equation(s):
// \inst9|Ram0~33_combout  = (!\inst|cor_out [6] & (\inst1|new_cor[0]~2_combout  & (!\inst|cor_out [5] & !\inst|cor_out [7])))

	.dataa(\inst|cor_out [6]),
	.datab(\inst1|new_cor[0]~2_combout ),
	.datac(\inst|cor_out [5]),
	.datad(\inst|cor_out [7]),
	.cin(gnd),
	.combout(\inst9|Ram0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~33 .lut_mask = 16'h0004;
defparam \inst9|Ram0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N10
cycloneive_lcell_comb \inst9|Ram0~45 (
// Equation(s):
// \inst9|Ram0~45_combout  = (\inst9|Ram0~44_combout  & ((\inst9|Ram0~33_combout ) # ((\inst|cor_out [5] & \inst9|Ram0~14_combout )))) # (!\inst9|Ram0~44_combout  & (((\inst|cor_out [5] & \inst9|Ram0~14_combout ))))

	.dataa(\inst9|Ram0~44_combout ),
	.datab(\inst9|Ram0~33_combout ),
	.datac(\inst|cor_out [5]),
	.datad(\inst9|Ram0~14_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~45 .lut_mask = 16'hF888;
defparam \inst9|Ram0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N22
cycloneive_lcell_comb \inst9|Ram0~46 (
// Equation(s):
// \inst9|Ram0~46_combout  = (!\inst1|new_cor[1]~4_combout  & (\inst1|new_cor[3]~5_combout  & ((\inst1|new_cor[2]~8_combout ) # (\inst1|new_cor[0]~3_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[3]~5_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~46 .lut_mask = 16'h5400;
defparam \inst9|Ram0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N20
cycloneive_lcell_comb \inst9|Ram0~47 (
// Equation(s):
// \inst9|Ram0~47_combout  = (\inst1|new_cor[5]~7_combout  & ((\inst9|Ram0~15_combout ) # ((!\inst1|new_cor[4]~6_combout ) # (!\inst9|Ram0~46_combout ))))

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~46_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~47 .lut_mask = 16'h8CCC;
defparam \inst9|Ram0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N16
cycloneive_lcell_comb \inst9|Ram0~80 (
// Equation(s):
// \inst9|Ram0~80_combout  = (\inst9|Ram0~45_combout ) # ((\inst9|Ram0~47_combout  & ((\inst|cor_out [6]) # (!\inst1|new_cor[0]~2_combout ))))

	.dataa(\inst9|Ram0~45_combout ),
	.datab(\inst9|Ram0~47_combout ),
	.datac(\inst|cor_out [6]),
	.datad(\inst1|new_cor[0]~2_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~80 .lut_mask = 16'hEAEE;
defparam \inst9|Ram0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N14
cycloneive_lcell_comb \inst9|Ram0~49 (
// Equation(s):
// \inst9|Ram0~49_combout  = (\inst9|Ram0~48_combout  & \inst9|Ram0~23_combout )

	.dataa(\inst9|Ram0~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|Ram0~23_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~49 .lut_mask = 16'hAA00;
defparam \inst9|Ram0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N4
cycloneive_lcell_comb \inst9|Ram0~51 (
// Equation(s):
// \inst9|Ram0~51_combout  = (\inst1|new_cor[4]~6_combout  & (((\inst9|Ram0~15_combout ) # (!\inst1|new_cor[5]~7_combout )) # (!\inst9|Ram0~50_combout )))

	.dataa(\inst9|Ram0~50_combout ),
	.datab(\inst9|Ram0~15_combout ),
	.datac(\inst1|new_cor[5]~7_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~51 .lut_mask = 16'hDF00;
defparam \inst9|Ram0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N30
cycloneive_lcell_comb \inst9|Ram0~52 (
// Equation(s):
// \inst9|Ram0~52_combout  = (\inst9|Ram0~49_combout ) # ((\inst9|Ram0~14_combout  & (\inst|cor_out [4])) # (!\inst9|Ram0~14_combout  & ((\inst9|Ram0~51_combout ))))

	.dataa(\inst9|Ram0~49_combout ),
	.datab(\inst|cor_out [4]),
	.datac(\inst9|Ram0~51_combout ),
	.datad(\inst9|Ram0~14_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~52 .lut_mask = 16'hEEFA;
defparam \inst9|Ram0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N14
cycloneive_lcell_comb \inst9|Ram0~53 (
// Equation(s):
// \inst9|Ram0~53_combout  = (\inst1|new_cor[3]~5_combout  & (!\inst9|Ram0~24_combout  & ((\inst1|new_cor[2]~8_combout ) # (!\inst9|Ram0~23_combout ))))

	.dataa(\inst1|new_cor[3]~5_combout ),
	.datab(\inst9|Ram0~24_combout ),
	.datac(\inst9|Ram0~23_combout ),
	.datad(\inst1|new_cor[2]~8_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~53 .lut_mask = 16'h2202;
defparam \inst9|Ram0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N16
cycloneive_lcell_comb \inst9|Ram0~54 (
// Equation(s):
// \inst9|Ram0~54_combout  = (\inst9|Ram0~38_combout ) # ((\inst9|Ram0~53_combout ) # ((\inst1|new_cor[3]~5_combout  & \inst1|new_cor[1]~4_combout )))

	.dataa(\inst9|Ram0~38_combout ),
	.datab(\inst9|Ram0~53_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~54 .lut_mask = 16'hFEEE;
defparam \inst9|Ram0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N16
cycloneive_lcell_comb \inst9|Ram0~55 (
// Equation(s):
// \inst9|Ram0~55_combout  = (\inst1|new_cor[1]~4_combout  & ((\inst1|new_cor[3]~5_combout ) # ((\inst1|new_cor[2]~8_combout  & !\inst1|new_cor[0]~3_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~55 .lut_mask = 16'hA0A8;
defparam \inst9|Ram0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N26
cycloneive_lcell_comb \inst9|Ram0~56 (
// Equation(s):
// \inst9|Ram0~56_combout  = (\inst9|Ram0~42_combout  & (((\inst9|Ram0~55_combout  & \inst9|Ram0~24_combout )) # (!\inst1|new_cor[0]~3_combout ))) # (!\inst9|Ram0~42_combout  & (\inst9|Ram0~55_combout  & (\inst9|Ram0~24_combout )))

	.dataa(\inst9|Ram0~42_combout ),
	.datab(\inst9|Ram0~55_combout ),
	.datac(\inst9|Ram0~24_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~56 .lut_mask = 16'hC0EA;
defparam \inst9|Ram0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N2
cycloneive_lcell_comb \inst9|Ram0~57 (
// Equation(s):
// \inst9|Ram0~57_combout  = (\inst1|new_cor[1]~4_combout  & (((\inst9|Ram0~24_combout )))) # (!\inst1|new_cor[1]~4_combout  & (!\inst1|new_cor[2]~8_combout  & ((\inst9|Ram0~23_combout ))))

	.dataa(\inst1|new_cor[2]~8_combout ),
	.datab(\inst9|Ram0~24_combout ),
	.datac(\inst9|Ram0~23_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~57 .lut_mask = 16'hCC50;
defparam \inst9|Ram0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N4
cycloneive_lcell_comb \inst9|Ram0~58 (
// Equation(s):
// \inst9|Ram0~58_combout  = (\inst1|new_cor[3]~5_combout  & (\inst9|Ram0~57_combout )) # (!\inst1|new_cor[3]~5_combout  & (((!\inst1|new_cor[0]~3_combout  & \inst9|Ram0~38_combout ))))

	.dataa(\inst1|new_cor[3]~5_combout ),
	.datab(\inst9|Ram0~57_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst9|Ram0~38_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~58 .lut_mask = 16'h8D88;
defparam \inst9|Ram0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N18
cycloneive_lcell_comb \inst9|Ram0~59 (
// Equation(s):
// \inst9|Ram0~59_combout  = (\inst9|Ram0~78_combout  & (\inst9|Ram0~23_combout  & !\inst1|new_cor[2]~8_combout ))

	.dataa(\inst9|Ram0~78_combout ),
	.datab(gnd),
	.datac(\inst9|Ram0~23_combout ),
	.datad(\inst1|new_cor[2]~8_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~59 .lut_mask = 16'h00A0;
defparam \inst9|Ram0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N20
cycloneive_lcell_comb \inst9|Ram0~60 (
// Equation(s):
// \inst9|Ram0~60_combout  = (\inst9|Ram0~59_combout ) # ((\inst1|new_cor[1]~4_combout  & (\inst1|new_cor[3]~5_combout  & \inst9|Ram0~24_combout )))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst9|Ram0~59_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst9|Ram0~24_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~60 .lut_mask = 16'hECCC;
defparam \inst9|Ram0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N0
cycloneive_lcell_comb \inst9|Ram0~61 (
// Equation(s):
// \inst9|Ram0~61_combout  = (\inst9|Ram0~42_combout  & ((\inst1|new_cor[0]~3_combout ) # ((\inst9|Ram0~55_combout  & \inst9|Ram0~24_combout )))) # (!\inst9|Ram0~42_combout  & (\inst9|Ram0~55_combout  & (\inst9|Ram0~24_combout )))

	.dataa(\inst9|Ram0~42_combout ),
	.datab(\inst9|Ram0~55_combout ),
	.datac(\inst9|Ram0~24_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~61 .lut_mask = 16'hEAC0;
defparam \inst9|Ram0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N18
cycloneive_lcell_comb \inst9|Ram0~62 (
// Equation(s):
// \inst9|Ram0~62_combout  = (\inst9|Ram0~24_combout  & \inst9|Ram0~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|Ram0~24_combout ),
	.datad(\inst9|Ram0~55_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~62 .lut_mask = 16'hF000;
defparam \inst9|Ram0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N24
cycloneive_lcell_comb \inst9|Ram0~63 (
// Equation(s):
// \inst9|Ram0~63_combout  = (!\inst1|new_cor[4]~6_combout  & ((\inst1|new_cor[3]~5_combout  & (!\inst1|new_cor[2]~8_combout  & !\inst1|new_cor[1]~4_combout )) # (!\inst1|new_cor[3]~5_combout  & (\inst1|new_cor[2]~8_combout ))))

	.dataa(\inst1|new_cor[3]~5_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[1]~4_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~63 .lut_mask = 16'h0046;
defparam \inst9|Ram0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N26
cycloneive_lcell_comb \inst9|Ram0~64 (
// Equation(s):
// \inst9|Ram0~64_combout  = (\inst|cor_out [7] & ((\inst9|Ram0~14_combout ) # ((\inst9|Ram0~63_combout  & \inst9|Ram0~33_combout )))) # (!\inst|cor_out [7] & (\inst9|Ram0~63_combout  & (\inst9|Ram0~33_combout )))

	.dataa(\inst|cor_out [7]),
	.datab(\inst9|Ram0~63_combout ),
	.datac(\inst9|Ram0~33_combout ),
	.datad(\inst9|Ram0~14_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~64 .lut_mask = 16'hEAC0;
defparam \inst9|Ram0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N4
cycloneive_lcell_comb \inst9|Ram0~65 (
// Equation(s):
// \inst9|Ram0~65_combout  = (!\inst1|new_cor[2]~8_combout  & (\inst1|new_cor[3]~5_combout  & ((\inst1|new_cor[0]~3_combout ) # (\inst1|new_cor[1]~4_combout ))))

	.dataa(\inst1|new_cor[2]~8_combout ),
	.datab(\inst1|new_cor[3]~5_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~65 .lut_mask = 16'h4440;
defparam \inst9|Ram0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N10
cycloneive_lcell_comb \inst9|Ram0~66 (
// Equation(s):
// \inst9|Ram0~66_combout  = (\inst9|Ram0~64_combout ) # ((\inst9|Ram0~18_combout  & ((!\inst9|Ram0~30_combout ) # (!\inst9|Ram0~65_combout ))))

	.dataa(\inst9|Ram0~64_combout ),
	.datab(\inst9|Ram0~18_combout ),
	.datac(\inst9|Ram0~65_combout ),
	.datad(\inst9|Ram0~30_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~66 .lut_mask = 16'hAEEE;
defparam \inst9|Ram0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N8
cycloneive_lcell_comb \inst9|Ram0~67 (
// Equation(s):
// \inst9|Ram0~67_combout  = (\inst1|new_cor[2]~8_combout  & (!\inst1|new_cor[3]~5_combout  & (\inst1|new_cor[0]~3_combout  & \inst1|new_cor[1]~4_combout ))) # (!\inst1|new_cor[2]~8_combout  & (\inst1|new_cor[3]~5_combout ))

	.dataa(\inst1|new_cor[2]~8_combout ),
	.datab(\inst1|new_cor[3]~5_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst1|new_cor[1]~4_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~67 .lut_mask = 16'h6444;
defparam \inst9|Ram0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N30
cycloneive_lcell_comb \inst9|Ram0~68 (
// Equation(s):
// \inst9|Ram0~68_combout  = (\inst9|Ram0~18_combout  & ((!\inst9|Ram0~30_combout ) # (!\inst9|Ram0~67_combout )))

	.dataa(gnd),
	.datab(\inst9|Ram0~18_combout ),
	.datac(\inst9|Ram0~67_combout ),
	.datad(\inst9|Ram0~30_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~68 .lut_mask = 16'h0CCC;
defparam \inst9|Ram0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y70_N12
cycloneive_lcell_comb \inst9|Ram0~69 (
// Equation(s):
// \inst9|Ram0~69_combout  = (\inst9|Ram0~68_combout ) # ((\inst9|Ram0~49_combout ) # ((\inst|cor_out [6] & \inst9|Ram0~15_combout )))

	.dataa(\inst|cor_out [6]),
	.datab(\inst9|Ram0~15_combout ),
	.datac(\inst9|Ram0~68_combout ),
	.datad(\inst9|Ram0~49_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~69 .lut_mask = 16'hFFF8;
defparam \inst9|Ram0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N10
cycloneive_lcell_comb \inst9|Ram0~70 (
// Equation(s):
// \inst9|Ram0~70_combout  = (\inst1|new_cor[2]~8_combout  & (\inst1|new_cor[4]~6_combout  & ((\inst1|new_cor[1]~4_combout ) # (\inst1|new_cor[3]~5_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[3]~5_combout ),
	.datac(\inst1|new_cor[2]~8_combout ),
	.datad(\inst1|new_cor[4]~6_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~70 .lut_mask = 16'hE000;
defparam \inst9|Ram0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N12
cycloneive_lcell_comb \inst9|Ram0~71 (
// Equation(s):
// \inst9|Ram0~71_combout  = (!\inst9|Ram0~15_combout  & (\inst1|new_cor[5]~7_combout  & (!\inst9|Ram0~14_combout  & \inst9|Ram0~70_combout )))

	.dataa(\inst9|Ram0~15_combout ),
	.datab(\inst1|new_cor[5]~7_combout ),
	.datac(\inst9|Ram0~14_combout ),
	.datad(\inst9|Ram0~70_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~71 .lut_mask = 16'h0400;
defparam \inst9|Ram0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N24
cycloneive_lcell_comb \inst9|Ram0~72 (
// Equation(s):
// \inst9|Ram0~72_combout  = (\inst9|Ram0~71_combout ) # ((\inst9|Ram0~42_combout  & \inst1|new_cor[0]~3_combout ))

	.dataa(\inst9|Ram0~42_combout ),
	.datab(gnd),
	.datac(\inst9|Ram0~71_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~72 .lut_mask = 16'hFAF0;
defparam \inst9|Ram0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N22
cycloneive_lcell_comb \inst9|Ram0~73 (
// Equation(s):
// \inst9|Ram0~73_combout  = (\inst1|new_cor[2]~8_combout  & ((\inst1|new_cor[3]~5_combout ) # ((\inst1|new_cor[1]~4_combout  & !\inst1|new_cor[0]~3_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~73 .lut_mask = 16'hC0C8;
defparam \inst9|Ram0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y70_N26
cycloneive_lcell_comb \inst9|Ram0~74 (
// Equation(s):
// \inst9|Ram0~74_combout  = (\inst9|Ram0~24_combout  & ((\inst9|Ram0~73_combout ) # ((\inst9|Ram0~42_combout  & \inst1|new_cor[0]~3_combout )))) # (!\inst9|Ram0~24_combout  & (\inst9|Ram0~42_combout  & (\inst1|new_cor[0]~3_combout )))

	.dataa(\inst9|Ram0~24_combout ),
	.datab(\inst9|Ram0~42_combout ),
	.datac(\inst1|new_cor[0]~3_combout ),
	.datad(\inst9|Ram0~73_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~74 .lut_mask = 16'hEAC0;
defparam \inst9|Ram0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N12
cycloneive_lcell_comb \inst9|Ram0~75 (
// Equation(s):
// \inst9|Ram0~75_combout  = (\inst9|Ram0~18_combout  & (\inst9|Ram0~30_combout  & (\inst1|new_cor[2]~8_combout  & \inst1|new_cor[3]~5_combout )))

	.dataa(\inst9|Ram0~18_combout ),
	.datab(\inst9|Ram0~30_combout ),
	.datac(\inst1|new_cor[2]~8_combout ),
	.datad(\inst1|new_cor[3]~5_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~75 .lut_mask = 16'h8000;
defparam \inst9|Ram0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N20
cycloneive_lcell_comb \inst9|Ram0~76 (
// Equation(s):
// \inst9|Ram0~76_combout  = (\inst1|new_cor[2]~8_combout  & ((\inst1|new_cor[3]~5_combout ) # ((\inst1|new_cor[1]~4_combout  & \inst1|new_cor[0]~3_combout ))))

	.dataa(\inst1|new_cor[1]~4_combout ),
	.datab(\inst1|new_cor[2]~8_combout ),
	.datac(\inst1|new_cor[3]~5_combout ),
	.datad(\inst1|new_cor[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~76 .lut_mask = 16'hC8C0;
defparam \inst9|Ram0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y70_N10
cycloneive_lcell_comb \inst9|Ram0~77 (
// Equation(s):
// \inst9|Ram0~77_combout  = (\inst9|Ram0~24_combout  & \inst9|Ram0~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|Ram0~24_combout ),
	.datad(\inst9|Ram0~76_combout ),
	.cin(gnd),
	.combout(\inst9|Ram0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Ram0~77 .lut_mask = 16'hF000;
defparam \inst9|Ram0~77 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
