

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4'
================================================================
* Date:           Mon Mar 25 12:40:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_194_4  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      98|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      98|     119|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ni_3_fu_106_p2         |         +|   0|  0|  39|          32|          32|
    |icmp_ln194_fu_88_p2    |      icmp|   0|  0|  28|          63|           1|
    |select_ln196_fu_98_p3  |    select|   0|  0|  14|           1|          14|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  83|          97|          49|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |m_1_fu_36                |   9|          2|   64|        128|
    |ni_fu_40                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   97|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |m_1_fu_36                |  64|   0|   64|          0|
    |ni_fu_40                 |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  98|   0|   98|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4|  return value|
|p_read                  |   in|   64|     ap_none|                                                p_read|        scalar|
|ni_cast12_i_out         |  out|   31|      ap_vld|                                       ni_cast12_i_out|       pointer|
|ni_cast12_i_out_ap_vld  |  out|    1|      ap_vld|                                       ni_cast12_i_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------------------------+--------------+

