.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000010110000011000
010000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000111000111101011011000110000110010001000
000000010000000000100011100001010000110000110000000000
011000000000001111000111100111101110110000110000001000
000000000000001011100000000101110000110000110001000000
000000000000000000000011100001011000110000110000001000
000000000000001001000110011101000000110000110010000000
000000000000000011100011100111011110110000110000001000
000000000000000000100100001111000000110000110010000000
000000000000000101000000000011101010110000110010001000
000000000000001001000011110011010000110000110000000000
000000000000000001000010001011101100110000110000001000
000000000000000000000010010111110000110000110010000000
000000000000000001000111101111101000110000110000001000
000000000000000000100010101101110000110000110010000000
000000000000001101000010001001011010110000110000001001
000000000000001111000110011011100000110000110000000000

.logic_tile 1 1
000000000000000111100000001001111010100000010000000000
000000000000000000100011101111111011010100000010000000
000000000000000000000010001111101110100000010000000000
000000000000000111000111111001101010101000000001000000
000000000000101011100011111001111111100000000010000000
000000000000001011000011010001101111110000100000000000
000000000000001000000111001111101010101000000000000001
000000000000001011000011101001101000100000010000000000
000001000011010000000000000101011001100000010000000000
000000001010000000000000001001111111100000100010000000
000000000000000000000111101101111111101000000000000000
000000000000000000000100000101111001100100000010000000
000000000000000001000111000011111001100000010010000000
000000000100000000000000001111111111010000010000000000
000001000000000000000011111001111111111000000010000000
000010100000000111000111001001111111100000000000000000

.logic_tile 2 1
000000000000000011100011110111111101101000000000000001
000000000000001001000111110001111111011000000000000000
000000000000100011100111100111111010000010000000000000
000000000001010000100000000000110000000000000000000100
000001000000001000000000000011111001101000010010000000
000010000000001111000000001001101111001000000000000000
000000000000000000000011101011101110101000010000000000
000000000000000000000100001011101001000000100000100000
000000000000001000000000010011101110101000000010000000
000000000000001111000011100111101101100000010000000000
000000000000001000000010010011111111100000010010000000
000000000000000111000111000101011101010000010000000000
000000000000001011100000001001100000000000000000000001
000000000000001011000000001111100000000010000000000100
000000000000100000000111000011001111100000010000000000
000000000001010000000011110001001101010000010010000000

.logic_tile 3 1
000000000000000000000000000011011000000000000000000001
000010100001010000000000000000100000001000000000000000
000000000000100111100111101000000001000000000000000000
000000000001010000000010010001001011000010000000000100
000000000000000000000000000001101100000100000000000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000010000011001010000000000000000
000000000000000000000010110000011000000000000001000000
000000000000000000000010001001100000000000000000000000
000010001000000000000000001001000000000010000001000000
000000001100000000000000001000000001000000000000000000
000000000000000000000000001001001000000000100001000000
000000001000000000000000000001111010000010000000000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000001000000001000000100000000000
000000000000000000000000000001001001000000000001000000

.logic_tile 4 1
000001000000000111100000001001011110001001000100000011
000010000000000000100011110111010000001110001001000010
011000000000000111100111101101000001000001010100000000
000000000000000000000100001001001111000010111001000000
000000000000100101100110100111101010010100000110000010
000010000000011111100100000000101111101000011000000000
000000000000000111100111100101111011010100000100000010
000000001100000000100000000000011111101000011000000100
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001111100000001111100001000001010100000100
000000000000000111100000000111101111000001111000000001
000000000000000000000111100001111110001001000100000110
000000000000100000000000001001010000001101001010000000
110000000000001111100111101101000001000001110100000111
010000000000000101000110001111101100000000111000000000

.logic_tile 5 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000100001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000011000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001001110000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001011010000000000001000011100000000000000000001
000000000001101011000000001111000000000100000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000

.logic_tile 8 1
000000000000000101000010100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000001001101100000000000001011000000000000000000
000000000000000000000000000001001000001100111000000000
000000000001001101000010110000000000110011000000000000
000000000110000000000010100000001001001100111000000000
000000000000000000000111110000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000001000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001001001100111000000000
000010000000000000000000000000001011110011000000000000
000000000000100000000000000001101000001100110000000000
000000000001000000000000000000000000110011000000000000

.logic_tile 9 1
000000000000100000000000010000001010000100000100000000
000000000000000000000011100000000000000000000011000000
011000000000000000000000000000000001000000100101000000
000000001101010000000000000000001110000000000000000000
010000000100001101000111100000000000000000000101000000
010000100000000111100000001101000000000010000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001111000000000001000000
000000000000000101000000001011011100000010000000000000
000000001001000000100000001111000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000011011101100000000000000000000
000000000000000000000010001111001010000000100000000000
010000001001010000000110100111000000000000000100000000
000000000010101111000000000000000000000001000010000100

.logic_tile 10 1
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011010101100000000000110000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
010100000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000001000011111010100100000000000
000000000000000000000000001101011100010110100000100000
000010101000011000000000000000000000000000000000000000
000011000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100001000010000110000000
000010100001010000000010000000001001000000000000000000

.logic_tile 11 1
000000000110000000000110100000000000000000000000000000
000000001111010000000100000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000100100000000
000000001010000000000000000000001001000000000000000001
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 12 1
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000111100001000010100000000000
010000100001010000000000000000101111000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000101000000
000100000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000010000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000001000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001000000000000000000101101010010000000100000000
000000001100010111000000000000101100101001011001100000
000000000000100000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000001000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000100100000001
000010100000000000000000000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000111010000000000000000000000000000000100000000
000010000001110000000000001111000000000010000001000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000001110000100000100000001
000000000000000000000000000000000000000000000001000000
011000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000011100111011100001101000100000001
000000000000000000000100000011000000001000000000100000
011000000000000000000000000011011100000100000100000000
000000000001000000000000000000010000000000000010000000
010000001010000000000011100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000101001100000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000001100000010011001110010000100100000000
000000000000000000000010000000001100101000000001000000
000000000000001111100000000001000000000000000100000000
000010100000001111000000000011100000000001000001000000
010000001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
011000000110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
010000000000000000000011100011100000000000000100000000
110000000000000000000000000000100000000001000001000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramb_tile 19 1
000010100000100000000000000000000000000000
000001000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111101000011000010000000100000000
000000000000000000000000001011011110010110101000000001
000000000000101000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000011111111100000010000000000
000000000000000000000000001111111111010010100010000010
000000000000000000000000000011011101010000100000000000
000000000000000111000000000000101101101000010000000000
000000000000000001100000001111000000000000000000000000
000000000000000000000000000001000000000010000010000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010001101001100110000100000100000
000000000000001001000000001111011111010000000000000000
000000000000000000000111100111000001000000000000000000
000010000000000001000011110000001000000000010010000000
000010101000000000000110001011011100000010000000000000
000001000000000000000010011011100000000000000000000000

.logic_tile 22 1
000000000000000000000000001111111101010000110000000000
000000000000000000000000001101111110000000110000000100
000000000101010000000000001011111111011100000010000000
000000000000100000000000001111001101001100000000000000
000000000000000000000000000111000001000000000000000000
000000000000000000000000000000101110000000010010000000
000010100110111000000110101000000000000000100000000000
000001000001111111000000000111001111000000000001000000
000000000000000000000111101111111101000110100000000001
000000000000000000000000000111111011000001010000000000
000010100000000000000111101000011110000000000000000000
000001000000001111000011100101000000000100000010000000
000000000000000000000000001101100000000000000000000000
000000000000000000000011000111000000000001000000000010
000001000000001001000000001011111110000010100000000000
000000100000000011000011101011101101000011010000000100

.logic_tile 23 1
000000000000001111000011111011011100101000000010000000
000000001110000111000011101001101111011000000000000000
000000000000000000000000010011101111100000010000000000
000000000000001111000011110001011100010000010001000000
000000000000000000000000000011111110101000000010000000
000000000000000000000000001111011110100000010000000000
000000000000001000000000001111101111100001010000000000
000000000000001011000000000011011010010000000001000000
000001000000000011110111000011011101100000000000000000
000010000000000000100100001111001000111000000000000100
000000000000100111100000001111001000101000000000000000
000000001101010111100010010011111111010000100000000100
000000000000001001000011011001011100101000000000000000
000000000000000111100111011011101111100100000010000000
000010100000000111000000000001001111100000010000000000
000101000000000000000010000111011100100000100000000100

.logic_tile 24 1
000000000010100000000000000111101011101000000000000000
000000000000000000000000000101001011011000000001000000
000000000000000111100111101011011010100000010010000000
000000000000000000000000001001111010010000010000000000
000000000110001111100000001101001011111000000000000000
000010000000011011000011100011101110010000000000100000
000000000000000011100111000101111010100000000000000000
000000000000000000100100001111101010110000100001000000
000000000000010001000000000101011111101000010010000000
000000000000111001100010011111011011001000000000000000
000000000000000000000010001111111010100000010000000000
000000000000000001000100001011111010010000010000000100
000000000000000001000011101101001100101000000000000000
000000000000010000100111101101001110100000010000000100
000000000000000001000010000011011011100001010000000000
000000000000001001100110010101011000010000000010000000

.ipcon_tile 25 1
000000010000001111100000000011011010110000110000001000
000000010000011011100011101101100000110000110001000000
011000100000000011100111010101111010110000110000001000
000000000000000111100111110101010000110000110001000000
000000000000001111000011101001001100110000110010001000
000000000000001111000011110111000000110000110000000000
000000000000001111100111111111101110110000110000001000
000000001000000111100011101111100000110000110001000000
000000000001000101000010100001101010110000110010001000
000000000000100000100100000001010000110000110000000000
000000000000100000000111111001001010110000110010001000
000000000001000000000111011101100000110000110000000000
000000000000000111100000001111011100110000110010001000
000000000000001101100000001011010000110000110000000000
000000000000000101000111001001111000110000110000001000
000000000000000000100011111001010000110000110001000000

.ipcon_tile 0 2
000000000000000000000111110011111110110000110000001000
000001000010000111000011110001100000110000110000000010
011000000000000000000011100011111000110000110000001001
000000000000000000000110011001110000110000110000000000
000000000000001000000010000101011010110000110010001000
000000000000001111000011101001000000110000110000000000
000000000000000000000000011011101110110000110000001000
000000000000001111000011111001010000110000110000000010
000000000000001000000011110111111010110000110000001000
000000000010000011000011001101110000110000110000000010
000000000000000011100111011011011110110000110000001000
000000000000000001100011010011000000110000110000000010
000001000000000111100110100101001110110000110010001000
000000000000010000000010101011110000110000110000000000
000000000000001101000010000111101110110000110010001000
000000000000000101000010001011100000110000110000000000

.logic_tile 1 2
000000100001000000000000000111001011101000010000000000
000000000000000000000000001011111100001000000010000000
000000000001010000000000000011100000000000000000000000
000000000000100000000000000111000000000010000000000000
000000000000000000000000001000000001000000000000000000
000001000000000000000011101011001100000000100000000000
000000000000011000000000000000011101010000000000000000
000000000000101111000000000000001010000000000000000000
000000000000000000000000011000001110000000000000000000
000000000000000000010011000011000000000100000000000000
000000000000000000000010010011111100000000000000000000
000000000000000001000011100000100000000001000000000000
000000000000001111100000011101100000000000000000000000
000000000000001011000011100011000000000001000000000100
000000000000000011100000001111101110110000010001000000
000000000000000000000000001011001111100000000000000000

.logic_tile 2 2
000010100000000000000000001000000000000000000000000000
000001000000000000000011101011001001000000100001000000
000000000000000000000000000001011100000100000010000000
000000000000000000000000000000100000000000000000000000
000000001110000000000000000111100000000000000010000000
000000001100000000000000000000001001000000010000000000
000000000000000000000000000001000000000001000000000000
000010100000000000000000000011100000000000000010000000
000000000000000111000000000000011110000100000010000000
000000000000000000100000001001000000000000000000000000
000000000000000000000000000001000000000000100010000000
000000000000000111000011110000101100000000000000000000
000000000000100000000000000000000001000000100000000000
000000000001000000000000001001001101000000000000000001
000101000000001000000000000001011100000000000000000000
000110000000000011000000000000100000001000000001000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000001010000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000100000000000111101111000000000001010100000010
000000000000000000000100001001101100000001111000100000
000000000000000001000010001101001100001001000100000001
000000000000000000000000001101000000001110001001000000
000000000110000111100000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000
000000000000000000000111100011011100010100000100000001
000000000000010000000000000000101000101000011000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000010010000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001011010000010100000000000000000000000000000000
000000100001000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000100000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000010000000000000000000000
011000000000100000000000000111111111010100000000000000
000000000000010000000000000000011011100000010010000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000011000000000010000010000000
000000000000000000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100111000111100000000000000000100100000000
000010100001000000100000000000001111000000000000100000

.logic_tile 8 2
000000000000000000000010100000011101010000000100000000
000000000000000111000010110000011010000000000000000010
011000000000110000000111010000000001000000000100000000
000000000000110101000010011101001101000000100000000000
010000000000000000000000000000011101010000000110000000
010000000000000000000010100000011000000000000000000000
000000000110000101000010100001111101010100100100000000
000000000001010000000010100000111001000000000000000001
000000001010000000000110000011100001000000000100000000
000010000010000000000000000000101011000000010000000000
000000000000000000000110111000000000000000000100000000
000010100001000000000010001011001001000000100000000000
000000000000000000000000000000001100001100110000000000
000000000000000000000000000000011000110011000000000000
010010100000010000000000001000000001000000000100000000
000001000000100000000000001101001101000000100000000000

.logic_tile 9 2
000000000000001000000000011101011010010000000000000000
000000000000001111000010101101001001000000000000000000
011000000001010111000000000101000000000001000000000000
000000100000100101100010100111100000000000000000000000
000000000010001001100110100000000001000010100000000000
000000000000010101000011100101001000000010000001000000
000010101100101001100110101011000000000001010101000000
000001100001010101000011010001101011000001111000000101
000001001110000000000000011000011011000000100000000000
000000000000000000000011111101001010000000000000000000
000001000000000101100000000001101010000000000000000000
000010100000000000000000000000010000000001000000000000
000000000000001000000000000001111010001101000100000100
000000000000000001000000000001010000001100001000000100
110000001010000111000000001000011000000010000000000000
110011101100000000000000000011010000000000000000000000

.logic_tile 10 2
000000000000001000000011010000001110000100000100000000
000000001100000101000011110000010000000000000000000000
011000000000101101100000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
110000000000001111100000000001000000000000000100000000
110000000000000001100010000000100000000001000000100000
000000000000000000000000000001000001000010100010000000
000000000001010000000000001101001000000001000000000000
000000000000001000000000001000011110000000000001000100
000000100000000101000000000001001001000100000010000000
000000000000000000000000000001101001000000000010000100
000000000000000000000000000000011110000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100110101000000000000101001100010100000000000000
000000000001001111000000000000001010100000010000000000

.logic_tile 11 2
000000000001000011100000011000011001000100000100000000
000000000000000000100010000001011011010100100001000000
011000001000000111000110100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000001010100000000110000000011111010000000000000000
000000000000010000000000001101001100010110000000000000
000000000000000000000011100101101000001101000100000000
000000000000000000000000000111110000000100000000000001
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000001000000101111000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000101000000000001000011010010000000100000001
000000000100011011000000000001011000010010100001000000

.logic_tile 12 2
000000000000000000000000000001100001000001000000000001
000000000000001101000010110011001001000001010000000000
011000001000000001100000010101011100000001000000000000
000000000000000000000010001111110000000110000000000000
110000000000000000000011110000000000000000000100000000
110000000000001111000011111001000000000010000000000000
000001000000000000000111100001000000000000000100000000
000010000001010000000000000000000000000001000000000000
000000000000001000000000000011100000000000000100000000
000000000000000011000010100000100000000001000000000000
000000000000100000000010100101111100000110100000000000
000001000000010000010010010101111011001111110000000000
000000000110000000000111110000000000000000000100000000
000000000000000000000110101011000000000010000000000000
010001000110000000000000001000000000000000000100000000
100010000000001101000000000111000000000010000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000001000100000000000000000011100000010000000000000
000010100000010111000000000101000000000000000000000000
000000000000010111100000011011001010010111100000000000
000000000000101111100010100011111010000111010000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011000011101111101110000100000000
000000100000000000000100000111011000101000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
010001001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000001011100000000000010000000000
000000000000001101010000000001101011000001110000000000
000000000000000000010000000101101111010000100110000000
000000000000000000000000000000011001101000000000000100
000000001000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000000000000000110000011111010001001000100000000
000010000000000000000010111111100000001010000010000000
000001000001110000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 15 2
000001000000000000000111000001000000000000000100000000
000010100000000000000000000000100000000001000001000000
011000001000100111000111100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000001000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000000000000001000000100100000001
000000100000010000000000000000001001000000000000000000
000000000000000000000011100000011000000100000100100000
000000000000000000000000000000000000000000000000000000
000001101000110000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000101000010100011111111010111100000000000
000000000000000000100100000111001001001011100000000000
011100001010001111100000011000000000000000000100000010
000100000000001111000011100101000000000010000000000000
110000000000000000000011100001000000000000000100000000
110000000000000000010100000000100000000001000000000000
000010101100100101000000010011000001000001000010000001
000001000000000111100010000111001011000001010000000000
000000100000001000000110101000000000000000100010000000
000000000000000001000000000001001011000010100000000001
000000001100000001000000000101100000000000000100000000
000010100000000000100000000000000000000001000000000000
000000000000101101100111100001000000000000000100000000
000000000000001011000100000000000000000001000000000000
010000000000000111100000001111100000000001110000000000
100010001000000111000000000001001101000000100000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010101000110100111101110010000000100000000
000000000000100101000000000000101110101001000010000000
000000000000000001100000000011001111000000100110000000
000000000000000000000000000000101100101000010000000000
000000001000001000000011000000001101010000100100000000
000000000000000101000000000111011001010100000001000000
000000000000010011100010111011001110001101000000000000
000000000000100000100111010001010000000100000000000000
000000001010001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000001110001101000000011000011010000100000010000101
000000000000001111100010001101000000000110000010000010
000000000110000000000110000000001011010100000000000000
000000000001010000000000000011001000010000100000000000

.logic_tile 18 2
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000100000000111101011111000001001000110000000
000000000001011111000111101011100000001010000000000100
110000001001010111100000000000000000000000000000000000
010000000001110000100000000000000000000000000000000000
000000000000000000000011100001111001000000100100000000
000000000000000001000100000000101110101000010010000000
000010100000000000000000000101111001000100000100000000
000001000000000000000010000000011000101000010001000000
000000001010000000000110010111011001000000100110000000
000010100001010000000010110000001111101000010000000001
000000000000000111000000001111000001000001110101000000
000000000000000000000010010001101011000000010000000000
010000000000001000000000010101011000000000100100000000
000000000000000001000010000000001000101000010000000100

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000010001110000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 2
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000011000010000100110000010
000000000000001111000000000111001000010100101001000000
000000000000000000000000001000011101010000000100000010
000000000000000000000000001111001000010110101000000000
000001000000100011100000000001111100001001000100000001
000010100001010000100000000011010000001110001001000000
000000001100000111000000001111000001000001110110000000
000000001110000000000000000001101010000000111000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001011001000000000010000000000000000000000000000
000000000001100101000010100000000000000000000000000000
110000001100000001000111000000000000000000000000000000
110000000000000000100100000000000000000000000000000000

.logic_tile 21 2
000000000010001001100000010111001100000000100100000000
000000000000000001000011110000001011101000010000000000
011000000000000011100000011111011010001101000100000000
000000000000000000100011110001010000000100000000000000
010000000000000000000110000011000001000000010100000000
010000000000001001000011100001001111000010110001000000
000000001100000000000111101000001110010000000100000000
000000000000000000000100000111001010010010100000000000
000000000000000111100000000001001010010000000100000000
000010000000000000100000000000011110101001000000000000
000000000000000000000000000111011000010000000100000000
000000000000000000000000000000111100101001000001000000
000000100000001111100111100000000000000000000000000000
000001000000000111100100000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
000000000001010001000000000000000000000000000000000000

.logic_tile 22 2
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000001000010000000
000000000000000000000000001111000000000000000000000000
110000000010010000000000000011001000000010000000000000
010000000001100000000000000000110000001001000000000000
000000000000000111000000000000000000000000000000000000
000100001000000000100000000000000000000000000000000000
000000100010000000000111110000000000000000000000000000
000011000000010000000110000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000001111000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000100000000000000111000000000000000100000000
000000000001010000000000000000000000000001000010000000

.logic_tile 23 2
000000000000001000000000000000001100000100000000000000
000010000010001111000000000000011000000000000001000000
000000001100000111000000001001000000000001000000000000
000000000000000000000000001011000000000000000001000000
000000000000000000000000010000011000000100000000000000
000000001000000000000011110001000000000000000000000001
000000000000000000000000000001000001000000000000000000
000000000000000000000000000000001000000000010000000001
000000000000000000000111000101000000000000000010000000
000001000000000000000100000000101000000001000000000000
000000000000100000000011100001000000000001000000000000
000000000001010000000000001011000000000000000000000001
000000000010100000000000000000001010010000000000000000
000000000001000000000000000000011000000000000000000001
000000000000100000000000000001000001000000100000000000
000000000001010000000000000000001101000000000000000001

.logic_tile 24 2
000001100001100000000000000011000001000000000000000000
000000000000110000000000000000101110000000010000000000
000000000000000000000000000011111110000000000000000000
000000000000000000000000000000000000001000000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000000001011001110000010000000000000
000000000000000000000000000111111100000000000000000000
000000000000000000000000000000010000001000000000000000
000000000000000000000111101111100000000001000000000000
000000000110000000000100000111000000000000000000000010
000000000000000000000000000011111110000000000000000000
000000000000001111000011110000000000000001000000000000
000000000000000000000000001000001100000100000000000000
000000000000100000000000000111010000000000000000000000
000001000000001111000000000000011111000000100000000000
000000000000000111100000000000001110000000000000000000

.ipcon_tile 25 2
000010100001010000000000000001101010110000110000001000
000010000010101111000000000101010000110000110001000000
011000000000001011100111111001111010110000110010001000
000000000000001011100011011011000000110000110000000000
000000000000000111000011110111001100110000110000001000
000000001110000111000010100011100000110000110000100000
000000000000001111100110110111111110110000110010001000
000000000000001011000010100101010000110000110000000000
000010100000000111000010100001101100110000110000001000
000001001100001111000100000001110000110000110010000000
000000000000000111100111001011101110110000110000001000
000000000000000000100011100011110000110000110000000100
000000000000000000000111111111111010110000110010001000
000000000000000000000011101001110000110000110000000000
000000000000000011100010111101011010110000110010001000
000000000000000000000111010101110000110000110000000000

.ipcon_tile 0 3
000000000000001111100111100011011010110000110000001000
000000000000001111100000000101000000110000110000100000
000000000000000000000111110011111010110000110000001000
000000000000000000000111100001010000110000110000000010
000000000001000111100000000011111110110000110000001000
000000000000001111100011111011110000110000110000100000
000000000000001011100011010011011010110000110010001000
000000000000001111100011101111000000110000110000000000
000000000000001001000000011001001010110000110010001000
000000000010000011000011101001110000110000110000000000
000000000000001111100010001001011110110000110010001000
000000000000000111000100001101010000110000110000000000
000000000000000111100011110011101010110000110000001001
000000000000000000000011100111000000110000110000000000
000000000000000111100111111111101110110000110000001000
000000000000000000000111101001010000110000110000000010

.logic_tile 1 3
000000000000000000000000000000011010000000000000100000
000000000010000000000000000011000000000100000000000000
000001001000001000000000000111001100000000000000100000
000000100000001011000000000000100000000001000000000000
000100000000000000000000000101000000000000000000000000
000000000000001111000000000000001100000000010000000000
000001000000001000000000000011000000000000000000000000
000010100000000111000000000101000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000011001111000000100000100000
000000000000000000000000000001101100000000000000000000
000000000000000000000000000000000000001000000000000000
000000000001010000000010000101100000000000000000000001
000000000100000000000000000000001100000001000000000000
000000001100000000000000000011011000000100000000000000
000000000000000000000000000000000000000000000000100000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000001
011001000111000000000000000101000000000000000110000000
000000100001110000000000000000000000000001000000000000
110000000010100101000010100000000000000000100100000000
110000000000000000100100000000001011000000000000000001
000000000000000000000010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 5 3
000000000100000111100000000000000000000000000000000000
000000000000010000000010110000000000000000000000000000
011100000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110100000000000101000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001001110000000000000010011100000000000000100000000
000000000000000000000011100101000000000001000001000000
000000000000100001000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000101000000000000001000000000000000100000000
000000000001001011000000000000001001000001000010000000
000000000000000000000000000000000000000000100101000000
000000000000000000000000000111001010000000000000000000

.ramb_tile 6 3
000000100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000001111010010100000100000000
000010100000000000000000000000011011100000010001100000
011000000000110111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000010110101001111100001101000100000010
000010100000000000000100001111000000000100000000000001
000000000001000000000000000000000000000000000000000000
000000001100000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010001100000000000100000000000000000000000000000000

.logic_tile 8 3
000000000010000000000000010000011100000100000100000000
000000000000000000000011011101000000000000000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
010001001100000000000010111011100000000011110000000000
010000000000100000000110100011101100000010110000000000
000000000000000000000110001011000000000000000100000000
000000000000000000000010111101100000000010000000000000
000000000010100011100000000111101110000100000100000000
000010001110010111100010110000000000000000000000000000
000000000000000111000111000111000001000001010000000000
000010100000010011100100001101001111000010010000000000
000000000000001111100010010000011001000000100100000000
000000101111000101000011010000001011000000000010000000
000001001010000000000000000001101110111000110000000000
000010100000001101000010010011111111111110110000000000

.logic_tile 9 3
000000001000000000000010001011011101111101010000000000
000000000000000000000100000001101101111110010000000000
011000000000000000000000010001111110010000100100000000
000000000000001001000011000000101111101000011001000010
000000000000000101100111000111111101111100010000100000
000000000000010111100100001011101010111110110000000000
000000001001110011000010000101001010000000100000000000
000000000000010000000000000000101110101000010001000000
000000001000000011100010001101011101111101110000000000
000000100001000000000111101011001011111100010001000000
000000000000001011100000010111011110001001000110000000
000000000000000011000011000011100000001110001000000001
000111101010010111000010010001000001000001010110000000
000000000000100001000011010111101111000001111000000000
110000001100000011100011110000000000000000000000000000
010010000000000000100011000000000000000000000000000000

.logic_tile 10 3
000000000001010011000000010000011110000100000100000000
000000000100100000100011000000000000000000000010000000
011000000000100101100011100000000001000000100100000000
000000000000010000100000000000001001000000000010000000
110000000110000000000010100000001110000110000000000000
110000100000000000000000001101010000000010000000000001
000000001010000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001100000000000000110000000
000000001000000000000000000000000000000001000000000000
000000101100001000000000000000000000000000000100000000
000001000000000111000000000001000000000010000010000000
000000000000000000000010010000000001000000100100000000
000000000000000000000010010000001100000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000

.logic_tile 11 3
000001000000000111100010101011001001000110100000000000
000010000000000000000000001001111110001111110000000000
011000000000001000000000010000000001000000100100000000
000000000000000111000010100000001110000000000010000100
110000000000000000000000000000011110000100000110000001
100000100000000101000000000000010000000000000010100001
000000000000000000000000000011100000000000000100000001
000000000001001011000000000000000000000001000010000000
000010100000000001000010001001001101010100110010000000
000001000001010000100000001111001000011000110000000000
000000001010001111000000001000000000000000000110000000
000010100000001101000000000101000000000010000000000100
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010111000110100000000001000000000000000000
000000000000100101000011110101001100000000100000000000

.logic_tile 12 3
000010100001001101000010111111101101000101010000000000
000001000000000111000011000001101101101101010000000000
011000000001001000000110101000000000000000000100000000
000000000001001111000000000101000000000010000000000000
010000000000001001000011110111101101011101010001000000
110000000000000101100111010001001000000110100000000000
000000000000001011100000000001000000000000000100000000
000000000001000101100000000000100000000001000011000000
000010101010000011100000000001011100000000000001000000
000001000000000000100011010000001010001001010000000000
000000100001001111100000011011101100000000000000000000
000000001000000101100010001001011011001001010000000000
000100000000100001100000010101001001000000000000000000
000000001110010000000011010000011010001001010000000010
010000001000001001100000000111101110000001000000000000
100000000000000001000011111111000000001001000000000010

.logic_tile 13 3
000010101000001111000111111011001010010111100000000000
000000000000000001000011110011101111001011100000000000
011000000000011000000000010101000000000000000101000000
000000000000100111000010001111100000000001000000000000
010010100000001001000010110101101010010101000000000000
010001100000000011000110110101011100111101000000000000
000010001000001111000000010000011110000100000100000001
000000000000100111100010010000001000000000000000000000
000000001011011101100011101101001001000110100000000000
000010100001111001000111101111011010001111110000000000
000010100000001000000010001011101100111100010000000000
000001001010001001000010001111111100111101110000000000
000010100110000011100111000000011010000000000000000001
000000000000000000000010110001011110000110100000000000
000000000001000001100110011001111001001001000000000000
000001000000100001000111001011011110010111110000100000

.logic_tile 14 3
000000100001010000000000010000000000000000100100000000
000000001000000000000011000000001011000000000000000010
011000000010000000000111100000000001000000100100000000
000000000000000000000100000000001010000000000010000000
010011001000000000000010100101011001000110000000000000
010011000000001101000111000000111111000001010000000000
000100000000100000000000010111000000000000000100000000
000100000000011101000010110000000000000001000000000001
000000000000000000000111100011001110000000000011000100
000010100000000000000000000000100000001000000001000100
000001000100100000000000000000000000000000000100000000
000010100000010000000000000101000000000010000000100000
000000001010000001000000000000011010000100000100000000
000000100000001001000000000000010000000000000000100000
000000000000100000000110101000000000000000000100100010
000000000000010000000010101111000000000010000000000100

.logic_tile 15 3
000010100000000111100000011101101111010111100000000000
000001100000000000000010100011111101000111010000000000
011000000000000001100000011111000000000001000010000001
000000000000001001100011001111000000000000000000000000
000000000000000000000011111001011110001101000000000000
000000000000000000000110000101000000001000000000000000
000000000000001011000000011001101010001011000000000000
000000000000000101000011101111010000000011000001000000
000000100001010000000000000101011011010000000110000000
000001000000100000000000000000101001100001010000000000
000000000001010101100110001011111111000110100000000000
000000000000000011000010011011001000001111110000000000
001000000100100001000000010000000000000000000000000000
000000000000010000100011000000000000000000000000000000
000001101011101001000000011001000001000010110100000000
000010000000010001000011110101101100000000100000100000

.logic_tile 16 3
000000000000001111100111100011111010000000000000000000
000000100000000101000110100000100000001000000000000000
011000000110000001100111100011011111011100100000000000
000001000001001111000110011001101111101100100000000000
010000000000000000000110110001100000000000000100000000
110000000000001001000010000000000000000001000000000000
000000000000100111100000000111011101010001100000000000
000000000000001101000000001001001100110001110000000000
000000000000001011100000000001000000000001000000000100
000010100001010001100010000001001001000010100000000000
000000000000101011000110000111001101010001100000000000
000001000000010001100011111001001001110001110000000000
000110000000000011100000001101001101000110100000000000
000000000000000000000000001011001000001111110000000000
010001001110001011100000010001111011010111100000000000
100000100000000011100011001101101110000111010000000000

.logic_tile 17 3
000001001000001000000010101001011110010111100000000000
000000000000000001000000000001101100001011100000000000
011000000000101000000111001111111100010111100000000000
000000000011001111000000001011111110000111010000000000
110000100000000001100111000000011001000000000000000000
110001000000001111000000000001011101000110100010000000
000000001010100101000110010101001011000000000010000000
000000000001010000100010100000011111001001010000000000
000000000000001000000010101000000000000000000100000000
000000101100001011000000000101000000000010000000000000
000000000001000000000110111101100000000001000000000000
000000000000000000000011001101101010000010100000000100
000000000000001101000011100000000000000000000100000000
000000000000001011000000000111000000000010000000000000
010000000000101000000111110000000000000000100100000000
100000000001010001000110000000001101000000000000000000

.logic_tile 18 3
000001000000000101000000010000000000000000000000000000
000000100000000000100011110000000000000000000000000000
011000001100000000000000000001000001000001110000000000
000000000000100000000000001101101111000000010000000000
000000001000000001100010100101101011000000100000000000
000000000000000000000111010000111111101000010000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000010000000000000111000000000001110110000000
000000000000101111000000001101001010000000100000000010
000000000000000000000110010011000000000001010100000100
000001000000000000000010000001101110000001100000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 3
000000100000000000000111110000001000000100000100000000
000000000000000000000011110000010000000000000001000000
011000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
010000000000000000000000000000011110000100000110000000
010000000000000000000000000000010000000000000000000000
000000000000100000000000011000000000000000000100000000
000000000011010000000011011101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000001000000
000000000010000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000001001000000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000

.logic_tile 21 3
000010100000000101000010100001000001000001010100000010
000001000000000000000000001101101111000010111001000000
011000000000000000000000000000000000000000000000000000
000000001010000101000000000000000000000000000000000000
000100000110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000000000000011100000001001001100001101000110000000
000000101110000000100000001111000000001100001001000000
000000000000100000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000010001111111000001001000101000100
010000000000000000000100000101100000001110001000000000

.logic_tile 22 3
000000000000100000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100010001100000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000100000
000001001000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011000100000000000000
000000000000000000000000000000001010000000000000000001
000100100000001111100000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011010000000000000001
000000000000000000000000000000001010000000000000000000
000000100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000111000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000001111000000000001000000000000
000000000000000000000000001111000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001110000000000000000000
000000000000000000000000000000000000001000000001000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001111001110000010000000000000
000010000000000111100000000111001110000000000000000000
000000100000000000000000000000100000001000000000000001
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001111000000100000000001
000000000000001111000011110000001111000000000000000000
000000000000000000000111000000000000000000100000000000
000010000000000000000000000111001100000000000000000000

.ipcon_tile 25 3
000010100000000000000111100101111110110000110000001000
000010101010000000000111100011110000110000110000000100
000000000000001000000011100011101100110000110000001000
000000000000001011000100000111110000110000110001000000
000010100001010111100011101111001010110000110000001000
000000001100101111000011010111110000110000110000100000
000000000000001000000011111101011110110000110000001000
000000000000001011000110110011110000110000110000100000
000010000010001000000111110101101000110000110000001000
000001001110000011000111111111010000110000110000100000
000000000000000111100011110001101010110000110000001000
000000000000000000100111101011000000110000110000100000
000001000000001111000111100001101010110000110010001000
000010000000000011100111100111100000110000110000000000
000000000000000111100111001101101000110000110010001000
000000000000000000100011101011110000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000001110110000110000001001
000000000000100000000000000000010000110000110000000000
000000000000000000000000000000001100110000110000001001
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110000000010
000000000000000000000000000000001100110000110000001001
000000000000000000000000000000010000110000110000000000
000000010000000000000000010000011100110000110000001000
000000010010000000000011100000000000110000110000000010
000000010000000001000000000000001110110000110000001000
000000010000000000100000000000000000110000110000100000
000000010000000001000000010000000000110000110000001000
000000010000000000100011100000000000110000110000000010
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011101000000100000000001
000000000000000000000000000000011010000000000000000000
000000000001010101100010001000011010000000000000100000
000000000000100000100000001011010000000100000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000101100001000000000000000000
000000010000000000000100000000101101000001000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000001101100000000001000000000000
000000010000000000000000001011000000000000000000100000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001100000100000100100001
000000000000000000000000000000010000000000000000100100
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000001011110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000111100011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
011000000000000111100000000001000000000000000100000000
000000001110000000000000001101100000000001000000000000
110000000001000000000011011101101100000001000000000000
110000000000001111000010000011001101101001000000000000
000000000000011011100000011000000001000000100100000000
000000000000001011100011110111001011000000000000000000
000000010000000111100000000001011101000000100000000000
000000010000000000000011100111001010010000110000000000
000000010000000001010000001011101010111011110000000000
000000010110001111100010000001111010010111100000000100
000000010000000111100111000000000000000000000000000000
000000010000010000000100000000000000000000000000000000
000001010001011000000000001000000000000000100100000000
000000011010000001000010011111001001000000000000000000

.logic_tile 5 4
000000000000100111000010001011011001011101000000000010
000000000000000000000110110111011000111101010001000001
011000000000001101100111111011011100000001000000000000
000000000100000001100010111111001101010110000000000000
110000000000000111100111100101111110000100000000000000
110000000000000000100100001001111101101100000000000000
000100000000000000000110100101000000000000000100000000
000100000000000000000110000000100000000001000000000010
000001010100001111100111010001001111001111100000000000
000000010000001011000111000101011011011111110000000000
000000010000001000000000000101011011111110000000000000
000000010000001111000000001001011000111111010000000000
000000010010100000000010011000000000000000000100000000
000000010001010111000011011001000000000010000010000000
000000110000000001100000000000000000000000100100000000
000001010000010000000010000000001110000000000000000010

.ramt_tile 6 4
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001110000000000000000000000000000000000
000011010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000001010000000000000000000000000000000000
000010110001010000000000000000000000000000

.logic_tile 7 4
000000001010000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001000000
011001001110000000000000000000000001000000100100000000
000010000000000000000000000000001101000000000000100010
110110000000000101000000000101101110001001000000000000
000001000000000101100000001011111010000001010000000000
000010101010000111100010100101111111111000110000000000
000001000000000000000111100111101011111110110001000000
000001010000000000000011100101111101001001000000000000
000010010000000000000111111011101010000001010000000000
000000011110000011100010000000000000000000000000000000
000010110000000000000011110000000000000000000000000000
000000010000101000000000000101001101010000000000000000
000000010001011011000010000000011101100001010000000000
000000010000000001000000000000000000000000000000000000
000010011111010000000000000000000000000000000000000000

.logic_tile 8 4
000000001000000000000011101000000000000000000100000000
000000000000000111000000001011000000000010000000000010
011010000000001000000011110000000000000000100110000000
000001100001000111000011010000001010000000000000000000
010000000000000001100111101111011111001001000000000000
110010000000000101100100001001011100000010100000000000
000000101001010011100000010101111111010000100000000000
000000000110100000100010010011011001100000100000000000
000001010000000001000000000101100000000010100000000001
000000010000000000000000000101101111000010010000100000
000000010110000000000010110111011111010000100000000000
000010110000001101000110101111011001010000010000000000
000001010000001111100110111011101001111101010000000000
000010110000000111000011111001111000110110110000000000
000001010110001000000111101001011111010000100000000000
000010010000100011000010010111011001010000010000000000

.logic_tile 9 4
000000001100000101000111001001101000100110110001000000
000000000000000000000111101011011101010000110001000000
011000000000001101100110100011011110000100000100000000
000000000000001111100000000000010000000000000001000000
010000000001000111100000011001011011001001100000000000
010010100000000111000010100011011101010110110000000000
000001000000000000000010000011111100000100000010000001
000010100100000000000110100000100000000000000000000000
000000110010001000000000010011100000000000000100000000
000011110000000101000010000111100000000010000000000000
000000010000001111100110010000000000000000000100000001
000000010000100101100010101111001011000010000000000000
000110110010010101100000000001100000000000000100000000
000000010000100000000011110101100000000010000000000000
000000010000000000000110100101111001000000010000000000
000000011000000000000000000101101100000110100000000000

.logic_tile 10 4
000000000000000000000000010101101011010000100000000000
000001001011010000000010110111101101010000010000000000
011010101110000000000011111101111100111101010000000000
000001000000000000000111010011011101111110010000000000
000100000000001111000000001001100001000001000000000000
000000000000100111100000001101101110000010100000000000
000001000001000011100010111011111000111001010000000000
000010000000001111100111110111111110111011110001000000
000000010000000111000011100000000000000000100110100001
000000010001000000100100000000001010000000000000000100
000100011011010001000000000011101001111001110000000100
000100010000000000100010001011111001111101010000000000
000000010000001111000000000011000000000000000110000000
000000011000000111000000000000000000000001000001100000
000001010000001111000000011011111001101001110000000000
000000110000000011000011011111111010111101110000000000

.logic_tile 11 4
000000000100101000000000011011101111100001010000000000
000000000000011001000010001111111011100000000000000000
011100000000100000000000000001100000000000000100000000
000100000000010101000000000000000000000001000000100000
110001000000000000000110110000000000000000000100000000
010010100000000000000110011101000000000010000000000000
000000001000000111000010000001000000000000000100000000
000000000000000000100000000000000000000001000000100000
000011011000000000000000001111011100111000000000000000
000001010000000000000011110101111001010000000000000000
000100010000000000000011100000000000000000100100000000
000100010000000000000100000000001110000000000001000000
000000010000001011100000010101000000000000000100000000
000000010000000111100011100000100000000001000000000000
000000010000000000000110000111000000000000000100000000
000000010000000000000000000000000000000001000000000000

.logic_tile 12 4
000000000000100001000010000001001000010000100000000000
000001000101010000100100000000011101000000010000000000
011000000000100111100111101001111111100001010000000000
000000000000001001000100000101011000100000000000000000
110000000001000111000000001011001100010100000000000000
000000000000101101100000000101101100100100000000000000
000010000000010011100111111101001110111001110010000000
000001001010101111000010100111011100111010110000000000
000000010000001101000111100000001010000100000110000001
000000010000000111000110110000000000000000000000000000
000000010000001000000111101001111011101000000000000000
000000010001001101000100001011011011100000010000000000
000000010000000000000010001001101100111101010000000000
000000110001010000000000000011101111111110010001000000
000000010100000011100111100000011110000100000110000000
000000010000000111000100000000000000000000000000000010

.logic_tile 13 4
000000000110001101010011100101000000000000000100000000
000000000000000111100011100000100000000001000000100000
011000000000001111000111101001011100100001010000000000
000010101001010001000100000111001110010000000000000000
010000000000000101000011100011111100001001000000100000
010000000000000000100010100101011110000010100000000000
000000100000000000000000000011001010111001110000000000
000001000000000000000000000011011000110101110000000000
000000010000000111100000000000011001000010100000000000
000000010000001001000010011111011101000110000000000000
000000010001011111100111101001111111101010000000000001
000000010000111011100011111001001000010110000000000000
000001010110001001000011100000011110000100000100000000
000010010001010111000100000000010000000000000000000001
000000010000001001000011100011011110111000110000000000
000000010111010011000010001001111000111101110001000000

.logic_tile 14 4
000000000001010000000000000101100000000000000100000010
000000000000001001000000000000100000000001000000000010
011000000100000000000111100011101111100000010000000000
000000000000000000000100001011111001010000010000100000
110010000000000111000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000011
000000001100000111100000010000001100000100000100000000
000000000000010000000011000000000000000000000010000000
000010110000001111100111010111100001000001100000000000
000000010000000011000111100001101100000001010000000000
000000011100001001100000000011011010000111000000000000
000000010000000111010011111111100000000010000000000000
000000111100000000000011001011111110100010110000000100
000000010000000000000111111111001101010000100000000000
000010110110000000000010000000000000000000000100000101
000001010000000001000010100011000000000010000000000000

.logic_tile 15 4
000100001000001000000010010111000000000001110100000000
000000000000000001000010001101001001000000010000000000
011000000000000000000000000101011000010000100100000000
000000100000000000000011110000111101101000000000100000
010000000000001111000011100000001110010000100100000000
000000000010001001100000001101011100010100000000000000
000000001000100000000000010001000000000010000000000000
000000001011000000000011110000000000000000000001000000
001000010000000111000011010000000000000010000000000000
000000010000000011100111101001000000000000000001000000
000100010000000000000000011001001010001001000110000000
000100010000010000000010101101010000000101000000000000
000000010110000000000000000101011110000100000000000000
000000010000001001000011100101010000001110000000000000
000000010110000000000000000011101100101000000000000000
000000110000000000000011001001111100011000000000100000

.logic_tile 16 4
000001000000000001000000001001011100100000000000000000
000010100000000000100010001111011001110100000000100000
011001000110000000000000000000011010000100000100000000
000000100000100000000000000000000000000000000000000010
110001000000000101000010100000011010000100000100000000
110000100000000000000000000000010000000000000010000000
000000001000000101000111110000000000000000000100000000
000000000010000000000111101111000000000010000010000000
000000010101011111000000000111101101010000100000000000
000000010000000101100010101011001110000000010000000000
000000010000100001000111101011011011010111100000000000
000000110000010000000100000011011110001011100000000000
000000010000000000000111100000000000000000100100000000
000000010000000000000110010000001011000000000000000000
000000011100001001100110000000001010000100000100000000
000000010000000011100000000000000000000000000000000000

.logic_tile 17 4
000000100000001000000000010000011000000000100100000000
000001000000000011000010000111001011010100100000000000
011011100001000111100000011000001100000000000000000010
000011000000000000000010001011010000000100000000000000
000000000000000111100110001011101111101011010100000000
000010000001010001000010100101011001000001001001000000
000000101100001111100110000001011010111000100000000000
000000100000000001000000001111011110010100000000000000
000000010000000000000000011111000000000010100000000000
000000010000000000000010011101001000000001100000000000
000001010000001001100111000011101010000101010000000100
000000110000011011100011010101101011101101010000100000
000010010000001011100000010000000000000010000000000000
000000010000000001000011011001001000000000000000000000
010000010000000000000000001011111010101010110100000100
100000010000100000000000000101001111101001110000000000

.logic_tile 18 4
000011100110000000000000000000000000000000000100000000
000010000000000000000000000101000000000010000000000001
011000000000001011100000001111011001011101010000000000
000000000000001111100000000001101100000110100000000000
010000000000100111000011100000000000000000000000000000
110000000001000000100000000000000000000000000000000000
000001001100000000000000001111111001011101010000000000
000010100000000000000000000111001100000110100001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000001000000000000000000000000000000000000
000001010000000000100000000000000000000000000000000000
000000011100000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000100001100000000000000000000000000000000000
000000010001000001100000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010010000000010000000000000000000000
000000010000000000000000000000000000000000
000101011100000000000000000000000000000000
000100110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000000110001000000000000000000000000000000

.logic_tile 20 4
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000001001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100011100000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001010000000000000000001001000000000000100010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100001000000010100100000
000000010000000000000000000101001000000010110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001011100000000011000110100000
000000010000000000000000001111100000000001001000000000
010001010000000000000010000000000000000000000000000000
110000110010000000000000000000000000000000000000000000

.logic_tile 22 4
000010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000111000000000001100000000011000101000000
000000000000000000000000001111000000000010001000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000000000000000000111000000000010100101000000
110000010010000000000000000000101010000000011000000010

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000011110110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011100110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110010001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000011100110000110000001000
000000010000000000000000000000010000110000110000100000
000000010000000111000111000000011110110000110000001000
000000010000000000000100000000010000110000110000100000
000000010000000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000
000000010000000111000111000000000000110000110000001000
000000010000000000000100000000000000110000110010000000

.dsp0_tile 0 5
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000010000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100011100000000000000000000000000000000000000000000

.logic_tile 2 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010001111110000000000000000000
000000000000000000000011100000110000001000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000000010001010000000110000000000000000000100100000000
000000011100100000000000000000001110000000000000000001

.logic_tile 3 5
000000000000001000000110011000011010000110000000000000
000000001010000001000010001111011110000010100000000000
000010100000001000000110000011101000111110100010000011
000001000000000001000000001111111001011110100001000101
000000000000000101100000000111100000000001010000000000
000000000000000000000000000001001010000001000000000000
000000000000011000000110010111001010000100000000000000
000000000000100001000010000000001110000000000000000000
000000010100000101000000000111100001000010000010000110
000000010000000101000010100000101110000000000000000100
000000010000000000000010110011011001000000010000000000
000000010000000000000010100011101001100000110000000000
000000010000001101100000000011011011010000000000000000
000000010000000101000010111011001011000000000000000000
000010010000010101000110101011000000000001000000000000
000001010000101001000010101011000000000000000000000000

.logic_tile 4 5
000010100000000111100000000000011010000100000110000000
000001001000001101100010110000010000000000000010000100
011010100000011101000010100101100000000000000101000000
000001001110100011100100000000000000000001000001100000
110000000000001101000000011000000000000000000100000000
000000000000000001100011100001000000000010000000000001
000010000001010111100010110000000000000000100100000010
000001001110100000100111010000001000000000000001000000
000000010000000000000000001111011110001001000000000001
000000010000000000000000000111000000001010000000000100
000000010000000001100010001001001001010100100000000000
000010110000000000000100001001011000111111110000000000
000000010000000000000000000101011100000000000000000000
000000010000001011000000000000110000000001000001100000
000000010000000111000000001101101010111011010000000000
000000011100000001000000000011101010111011100000000000

.logic_tile 5 5
000001000110001000000000000000000000000000100111000000
000000000010000101000000000000001111000000000000000001
011000000000001000000110000111000000000000000110000010
000000000000000111000000000000000000000001000010000000
110000000000000101100000000101100000000000000101000000
000001000000000000000010110000000000000001000001000000
000000000000010101100010000101111011101011110000000100
000000000000101111100000000111101111011111100000000000
000000010010000101000010101011101011000000010000000000
000000010000000000100100000001011101000110100000100000
000010010000000111100010100001000001000000100001000000
000001010000000000000110010011001101000000000000000000
000001010000000101100111100011011001000100000000000000
000000110000000001000000000000111110001000010001000000
000100010000010001100000001001001010101101010000000000
000101010000100000000010001011001100000100000000000100

.ramb_tile 6 5
000001000000001001000000000000000000000000
000010010000000011000000001111000000000000
011000000001010000000000010011000000000000
000000001010101111000010110001000000000000
010000000000000000000010001000000000000000
110000000000000000000000001011000000000000
000000000000000011100000001001100000000010
000000001011000000100000000111000000000000
000000010001010000000000001000000000000000
000000010000000001000000001111000000000000
000000010000000000000010000001000000000000
000000011000000000000110101111000000010000
000000011000000000000011101000000000000000
000010110000000101000010100111000000000000
010100010001010101000010101001100000000000
110100011010000101000000001011101110000100

.logic_tile 7 5
000010101110000101000110100101100000000000000111000000
000000000000000000100100000000100000000001000000000001
011000101010000011000000000000000000000000100110000000
000001000100000000000011110000001010000000000000000000
110010000000001000000010101011001001101101010000000000
000010100000001101000100001001111011111110110000000100
000000001110000111000110001101111111110111110000000000
000000000000000000100011001111011100110010110001000000
000000010000000000000011100000000000000000100100000010
000000010000000000000000000000001111000000000010000000
000000110000100001000000000000011100000100000100000010
000000110001010000100010000000010000000000000010000001
000000010001000000000010000001100000000000000100000000
000000010000000000000000000000000000000001000010100000
000001010000001000000111011000001010000000000010000000
000010010001001101000011010111011000010000000011100001

.logic_tile 8 5
000010000001000111100010011001001101100000010000000000
000001000000000000100110110111111000010100000000000000
011010000110010011100011100111111111100000000000000000
000001000000100111100111111001101000111000000000000000
010000100000010000000000011111101001101000010000000000
010000000001100011000011110111011101000000100000000000
000100000000000000000000001111101100101000010000000000
000100001110000000000000001001001000000000010000000000
000000010001100000000010000101001110010000100000000000
000001011100101001000000000000011111000000010000000000
000001010000000101100010011011011110111000000000000000
000010010000000000000011011011001011010000000000000000
000000110000010000000111101111011100000100000000000000
000000011000000000000010101001100000001100000000000000
000000011000000101000110001000000000000000000100000000
000000010000000001000011001111000000000010000000000000

.logic_tile 9 5
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000100000000000000000001000
011000100001000000000000000001000001000000001000000000
000000000000000000000000000000101101000000000000000000
110001000000000000000000000011101001001100111000000000
100010000110100000000000000000101110110011000000000000
000001000111111111000000011000001001001100110000000000
000000000000010111000010001101001101110011000000000000
000010010000010000010011000011100000000000000110000000
000001111110000000000110010000000000000001000010000100
000000010000100111100010001011101110010111100000000000
000000010011001001010010010111011111000111010000000000
000001010000000000000010111011101100000001000000000001
000010010000000000000011111011010000000000000000000100
010000010001000011100000001111001101010111100000000000
110000011101000101100011100111111010000111010001000000

.logic_tile 10 5
000000000000000111100010101101101110000001000000000000
000000000000000111100100001001110000000110000000000000
011000100001000111000000010000011110010100000000000000
000000001011001101100010001111001010000100000000000000
010011000110000000000011001101101001000110100000000000
100011100000001001000000001101011101001111110000000000
000100000110000001000011001101000000000001010100000000
000101000000101101000010001111101000000001100000100000
000000011100000001000000010111011000010000100000000000
000000010000000011000010000000101101000000010010000000
000000110000001000000000000011111011010111100000000000
000000010011010111000011001001001010001011100000000000
000010011000000000000000001011001001000110100000000000
000001010000100000000010110001011111001111110000000000
000000110000000001100011011001001100000110100000000000
000001010110000000000010110101001001001111110000000000

.logic_tile 11 5
000000000010100001100011100000011100000100000101000010
000100000001000101100000000000000000000000000000000010
011000000000000000000011110011111110000110100000000000
000000000010001011000011101001001011001111110000000000
110001101111111101100000001111001011010111100000000000
110010000000000111000011101001011100000111010000000000
000000100010000111100000000001011110101110000100000011
000000001111010101100000001111011101111101010001000000
000000010010001000000010111111101011010111100000000000
000001010000001011000010010011111000000111010000000000
000000010100000111100010000011001101110011110110000000
000010111010001101100000000001101101110010101000000010
000010110000000011000010010111001010111111010100000010
000001010000000111100111000111101010010110000001000000
010000010000000011100111001101101101101010110100100000
100100010001000000000011101001001010010110110000000100

.logic_tile 12 5
000000000000000101100011110001000000000000000100100000
000000000000000000000011100000100000000001000000000000
011000001101011101000000001000011110000000000000000000
000000100001000111100010110101011100000110100000000000
110010000000000001100111000101001110101010110100000000
110000000001000101100011101101011010010110110001100000
000000001000001101000111001111011000111111000111100000
000000000000000101000011100001001111110110000000000000
000000010000001111100000001111011011101110000110000010
000000010100000101000000000101011001111110100000000100
000000010011010000000000001000011110010000100000000000
000000110000000000000000001111011000000000100000000000
000000010000001001100011111000001110000010000100000000
000001010000001011000011001101011100010110000000100100
010000010110010001100010000001011110101011010100100000
100000010000000000000011111101101111011011100001100000

.logic_tile 13 5
000100000000000011100000011001111100010000100000000000
000010000100000000100010001101101001000000010000000000
011000000000010011100011101111100000000010100010000010
000000000000100111100011101101001100000001000011100010
110010100000100111100000000011111111010111100000000000
100000000000000000000011010111101001001011100000000000
000010100110101111100010010001111011010010100110000000
000000000000011001100011000000001010100000000000000000
000011010000010101100000011011000000000001000010000000
000011011000100000000010100111001101000000000000000000
000000010000000101000010000000001010010000000000000000
000000010000000000000100000000001000000000000010000000
000000110000100001000011000001111010000110000100000100
000001010000010000000000000000001111101000000010000000
000000011000000001100000000000000000000000000101000000
000001010110000001000000001101000000000010000010000010

.logic_tile 14 5
000001000000001111100011100111000000000000001000000000
000000100000000111000011100000101010000000000000000000
011000001000000001000000000001001000001100111100000000
000000000001000000100000000000001000110011000000000000
110000000000000101100000000011101000001100111101000000
010010001100010000100000000000001100110011000000000000
000000000000000111100000010011101001001100111100000101
000000000001000000100011100000101011110011000000000000
000000010000001000000011010001101001001100111110100000
000000010000001111000111010000001010110011000000000000
000001010001000001000000000001001000001100111110000000
000000111000100000100010010000101110110011000000100000
000100011000001000000110110001001000001100111110100000
000000010000000101000010100000101111110011000000000000
000001010000100101100000000111101000001100111110000000
000000110001010000000000000000001101110011000000000000

.logic_tile 15 5
000010100001001001000011101000001100000000000000000000
000000001110100011100000000011010000000010000000000000
011000000000000000000110001111011000001110000100000010
000001000000100000000010100011110000001000000010000000
110000000000000000000010000000000001000000000000000000
100010000000000000000000000001001010000000100000000000
000010100000010111000010100011000000000000000000000000
000000000000100000100100000000101101000001000000000000
000011010000000000000110110111011001010000000000000000
000010010000000000000010110000011010101001000000000000
000101010001000111000000000000000000000000000000000000
000110010000010001100000001111001101000010000000000000
000010110000001000000011001001011111001001110000000000
000011010011011011000011101101001110001111110000000000
000000110000000101100000000001101010001001000100000100
000010110000001111100000001001110000001010000000000000

.logic_tile 16 5
000010100000001000000000010101001100001101000000000000
000000001000010011000011111001010000000100000001000000
011000000000001111100000000101000001000000010100000000
000000000000000001100000000111001101000010110000100000
010010000000001111000111111000011110000000000000100000
100000000000001111100110000011001100010000000000000000
000000000000001101000111100101000000000000000000000100
000000000000001111000100000101100000000001000000000100
000001110100001011100011100111111011001000000000000000
000010010000011011000100000001001011000000000000000000
000000110000000001000110110001100001000000000010100001
000000010001000011010111000000001100000000010011000101
000010110000000001000111100000001100010000100011000000
000000010000000111000100000111001111010100000000000100
000000010010000000000000000011111011000100000000000000
000010110010100001000000001101101000001100000000000000

.logic_tile 17 5
000010000000000101000110000000000001000000000000000000
000001000000000000000000000111001110000010000001000000
011100001010000011100000001000001100000000000100000000
000000000000000000100000000001010000000100000000000000
000001000000000000000000000101000001000000000000000000
000010100000000101000011100000101110000001000000000000
000001001100000111100011100011100001000010000000000000
000010100000000000000011000011001110000011100000000000
000010110000111001000000001000011011010000000000000000
000001010001011011100010110011011111000110100000000000
000000010000100000000000011011111010101000010000000000
000000010011011111000011011111111111000000010000000100
000000010100000001100111111001000000000010000000000000
000000010000000000000010100101101111000010100001000000
110000010000000101000011100011001110100000010000100010
110010110000100001100110000001001010110000100000000001

.logic_tile 18 5
000010100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000000000011101000001110010110000000000000
000000000000000000000000001101001111000010000000000000
110000100000000000000000000001000000000000000100000000
010001001100000000000000000000000000000001000000000000
000000000001001000000000001011000001000001110010000000
000000000000000101000010111001001100000000100000000010
000110010000000001100000010000011110010000000010100101
000000010000000001000011100000011110000000000011100100
000000010000011111000000000111001111010100000000000000
000000010010100001000000000000101010100001010000000010
000000010000000011100111100000000000000000000000000000
000000010000000000100111110000000000000000000000000000
000000010000000000000000000011101110100010110000000000
000000011000000000000011110011011111100000010000100000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010010000000000000000000000000000000
000010010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000011101000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000100000000000011101000000000000000000100000000
000000000100000000000100001111000000000010000000100000
011000001100000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000000000000111101011011001100100110100000000
110010100000000000000100000101111001111000110001000000
000000000000000011100000000000000000000000100100100000
000000000000000000100000000000001100000000000000000000
000000010000000111000011000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000111100000000000000000100100000000
000000010000000000000100000000001001000000000000000100

.logic_tile 21 5
000000000000000000000000000001101011101001010100000000
000000000000000000000011101011011000010101100000000001
011000000000001111000000000000000000000000100100000100
000000000010000111100000000000001100000000000001000000
010000000000100000000000000000001100000100000100100100
100000000000000000000011100000010000000000000000000000
000000000000100000000000000001101110111000000100000000
000001000001010000000000000011001011111110000000000010
000000011010100111000111101011001110101111110000000000
000000010001000000000111110001101001010110110000000000
000000010000000001000000001001100001000011010100000000
000000010000000000100000001111001110000011000000000100
000000010000001011100000001011001110111000000100000000
000000010001000011100000000001101001111101000000100000
000000010000001000000000011000000000000000000100000000
000000010000000001000011010011000000000010000000000010

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100000000101000000000010100101000000
000000000001010000100000000000101100000000011000000000
001000010000010001000000001000000001000010000100000000
000000010000000000000000001001001101000010101001000000
000001010000000000000000000000000000000000000000000000
000000110000000000000010000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000101000010100001100001000000001000000000
000000000000000000100100000000001011000000000000000000
011000000000000101000110000000001001001100111000000000
000000000000000000100000000000001011110011000000000000
000010000000000001100111100001101000001100111000000000
000000000000001101000000000000100000110011000000000000
000000000000000000000011110000001001001100111000000000
000000000000001101000010000000001010110011000000000000
000010110000000001000000010101001000001100111000000000
000000010000000000100010000000000000110011000000000000
000000010000000000000000000000001000001100110000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000011001000000000000100000000
000000011100010000000000000101010000000010000000000000
010000010000000000000000000101001100000100000100000000
100000010000000000000000001001110000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000001000000110000001100001000000100000000000
000000000000000111000000000001001101000000000000000000
011000000001010101000000000011011110111000000000000000
000000000000100000100000000101101101110000000000000000
010010000000000001100111011011101000000001000000000000
110000000000001101000011110011111010000000000000000000
000000000000000000000000000011000001000000010000000000
000000001110000000000000000101001111000000110000000000
000000000000001000000110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000001000000001001000010100000000000000000000000000000
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000000
010000000000000101100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 3 6
000000000000001000000111111011001000000011000000000000
000000000000000001000110000111011100000000000000000000
011000001010000101000000001000000000000000000100000000
000000000000000000100000001011000000000010000000100000
110000000000000000000111100000000001000010000000000000
110000000000000000000100001101001101000000000000000000
000010100001010101000000000000000000000000000000000000
000001000000100000000000000111001100000010000001000000
000000000000001101100000010111001100010000100000000000
000010000000000101000010101011001001010000110000000000
000000100000010000000011110111101100000010000000000000
000000001100100000000110100000010000000000000000000000
000000000000001000010010000000001001000000000000000000
000000000000000101000000001011011111000000100000000000
000010100000001101100010101001011011000010000000000000
000001000000000001000000000001001110000000000000000000

.logic_tile 4 6
000001000010000101000000000000011100000100000110100000
000010100000000000000000000000010000000000000001000000
011010000001010000000111100000000000000000000111000010
000001000100100000000100001011000000000010000001100001
110100100000000111100000000000000000000000000111000010
000000000000000000100000000101000000000010000010100010
000000100001000000000000011000000000000000000110000000
000001000000100000000011011101000000000010000000000001
000001001100001000000011100001000000000011000000000010
000010000000000001000100000011000000000001000010000000
000000000000000000010111000000011110000100000111000110
000000000000000000000100000000000000000000000000000010
000000000000010111100000000000000000000000000101000011
000010000000100000000000000111000000000010000010000000
000000100001010111000000001000000000000000000110000101
000000000000110000000000001001000000000010000010000010

.logic_tile 5 6
000000000111011000000000000000001010000100000100000000
000000100001010011000000000000000000000000000000000100
011000000001010000000110100000000001000000100100000000
000000000001010000000000000000001011000000000000000001
110000000000001101100000000111000000000000000100000000
000000001110010111000000000000000000000001000011000000
000110100000001000000111110000011010000100000100100000
000100001110000011000011110000010000000000000000000000
000000000100001001110000001000000000000000000100000000
000000000000001001100000001101000000000010000001100000
000000001110000000000000000101001101110000000000000000
000000000000000000000010010011001001110010000010000000
000000000000100000000000001101111110100001010000000000
000001000001010111000000001011011000010000000000000100
000000000000000000000000000000000000000000000100000001
000000000000000000000011000101000000000010000010000000

.ramt_tile 6 6
000000000000001000000000001000000000000000
000000010110001101000011000001000000000000
011010000000001111100000000111000000100000
000001011100001011000000000011100000000000
010000001011100000000011100000000000000000
110000000000011001000000000011000000000000
000001000000000101100111110011000000000001
000000000100000000100011100101100000000000
000000000000101111100011100000000000000000
000000100010010011000010010111000000000000
000000000001010000000000000001000000000000
000000001100100000000000001011100000000001
000000000000000111000010001000000000000000
000010100000000000100100001101000000000000
010111000000010000000000001001000001000001
110110100110100000000000000001001011000000

.logic_tile 7 6
000000000000000001100110011001011111101011010000100000
000000000000001111100111100101011101011011100000000110
011010000000010001100110100000011000000100000100000000
000000001110100000100111100000010000000000000000000000
010000000110011001000011111011101010110110110000000001
110000000000101001100010011011111010111000100000100000
000000001110001111000010010000000001000000100110000010
000000000100001001100110010000001001000000000000000000
000000001000000101100110101101101000110110110001000100
000000000000101001000000001011011000111000100000000000
000010000000000000000110100001011100101010110001000100
000001000000010000000010001111111101101001110000000001
000001000000000000000000011101111001110110110000000100
000010000001000000000010101011101011111000100000000001
000000000101010000010000010011011100101011010000000100
000000000000000000000010100101011100101011100000000010

.logic_tile 8 6
000000000000000111000011100111000000000000000100000000
000000000001010000000011100000000000000001000000000000
011000000000001000000111100111111100010100000000000000
000001000001010111000000000000111111001000000000000000
010000001010010000000000001000011010000000000000000000
010001001100000000000000000011011101000110100000000000
000100000000000000000111111101111110100001010000000000
000100000001000000000011101011101001100000000000000000
000000100100000101100110111001111110101000000000100000
000000000001010000000010100111101111100000010000000000
000000000000001011100110110000000000000000000100000000
000000000000000101100010100001000000000010000000000000
000000000110000000000010010011000001000001000000000000
000010000111010001000010101011101000000001010000000000
000000000000011001000111000011000001000001000000000000
000000000001010111000100000011101100000010100000000000

.logic_tile 9 6
000010000100000000000111101111111000100000000000000000
000010100000000000000011100101101100111000000000000000
011000000000000001100000001101101010000110100000000000
000000000000000000000011110111111101001111110000000000
010000000000000111100111101001011110000000000000000001
010010100111000000000010011111101111000010000010100000
000001100000000111000010010001101011010111100000000000
000010100000000000000111111101111110001011100000000000
000010101010000000000010100111101110000110100000000000
000000000010000001000000000111011011001111110000000000
000000100000000000000000000111011111000010000011000010
000011000001000101000000001001111110001001000010000100
000000000000000011100111000111111011010111100000000000
000000000000000000000110101101011100000111010000000000
000100000000001000000011110101000000000000000100000000
000110100000100101000011010000000000000001000000000000

.logic_tile 10 6
000001000100011011100110011011001010000001000000000000
000010001010101111000010101001101001000010100000000000
011001001011001101100110010001111100010111100000000000
000000000000000001000010000001011001000111010000000000
110001001011001000000110011001111000101000010000000000
010100101110000101000011100011011000001000000000000000
000000000000001011100000000111000001000000100010000000
000000000000100001100000000000101111000000000000000010
000000000111010001100010001111000000000000000000000000
000000001010000011000011100101100000000010000010000000
000010001010000000000000000000001000010000100000000000
000000000000100001000010011101011100000000100000000000
000001000000001111100110010111011010010111100000000000
000010000000000011000110011101001100000111010000000000
000010001001010000000000010111000000000000000100000000
000000000000100000000010010000000000000001000000000000

.logic_tile 11 6
000000000000101111000110100000001110000100000100000000
000010000000010101000010000000010000000000000001000001
011001001000000111000011011111101000010111100000000000
000000100000000111000111010101111001001011100000000000
010000001000000000000111111000011000000010000101100010
110000000000000011000110101001001000010110000000000010
000000100000101101100111000101111011101010110100000001
000001100101000101000100000001011001010110110001000000
000000000010000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000001000101
000010000000001000000000000101111100111110100100100010
000011000001001011000010000111111011111000100000000000
000010100110001000000111101001011011000110100000000000
000100100000101001000010000001101110001111110000000000
010000001100000111100111001011101111000110100000000000
100000000000100000000011100101011111001111110000000000

.logic_tile 12 6
000101000110011000000011100000000001000000100100000010
000100100001001111000110000000001001000000000000000000
011001101110001000000000001000001000000000000000000000
000011001010001011000011111101011100000110100000000000
110000001010000101100010001000000000000000000100000001
010010100000000000000000001001000000000010000000000000
000000000000000001000110110000011000010000100000000000
000000000010000111000010100011001111000000100000000000
000000000110001111100000001101101100000001000000000010
000000000110000011100011111101000000000110000000000000
000000100000000001000111101011101011100000010000000000
000011000000000001000100001011011100010100000000000000
000000001001001000000000000011000000000000100000000000
000000000000101011000010110001001010000000110000000000
000000000000000000000000000011011010101011110010000001
000000000000000000000000001001001110001011110000000100

.logic_tile 13 6
000000100000100000000011100011111100000110100000000000
000001000000000111000011000111011011001111110000000000
011000000000101111100111011000011000000010100000100000
000000000000010001000111110001011101000110000000000000
110000100110010001000111011111001010101011010000000000
110011101110001001000111001001011000000010000000000000
000000100000001011100011101000001010010000000000000000
000000000000001011100100001111001110010110000000000010
000001000111011011100111000000001011000000000000000000
000010000001110001000111100011001011000110100000000000
000100000000001111100011101111101000100000000000000000
000110000000000111100100000101011001111000000000000000
000010100000010001000111101111101100000110100000000000
000000001110100001100110000101001101001111110000000100
010000000000001001000000010011111001111011110110000100
100010101010101011000011001111001001100001010001000000

.logic_tile 14 6
000000000000101000000111000011101000001100111100000001
000011101011000111000010010000101111110011000000010000
011000000000001000000000000111101000001100111100000001
000000000001011001000000000000001110110011000000000010
010000001010000000000011100111101001001100111100000000
110100101100000000000000000000001111110011000001000100
000000000000110000000000000001101000001100111110000000
000000000000000111000011000000001100110011000000000000
000010001000001101100000000111001000001100111100000000
000000100000000111000000000000101000110011000001100000
000000000000000000000111000011001001001100111100000000
000000000000100000000100000000001010110011000000100000
000000100000001011100110100101101000001100111101000100
000000100000001011000010010000101001110011000000000000
001010101110001101100011000111001000001100111100000100
000001000000100101000100000000001001110011000000000000

.logic_tile 15 6
000010101110001011100111101001001101000010110100000000
000000000000000011100000000111001001000000010010000000
011010000000010000000111110001111101111100010000000000
000001000000100111000011111101011001011100000000000000
110000001100011000000110000111011111010000100000000000
010000000001011111000110000000011010101000000000000000
000010000000001011100000000000001010000000000000000000
000011000000001011100000001111010000000010000000000000
000110100111100101100000000000011100000100000000000000
000011100000100000000010001101010000000000000000000000
000000000000000111010010011101000000000000000000000000
000000000000010000000110000101100000000010000000000000
000001001010000111000000000011101001000100000000000000
000100000000010111000010000111011000010100100000000000
000000000000100011100000000001000000000000000000000000
000000000111000000100010010000001010000000010000000000

.logic_tile 16 6
000010101001000111100110010111001000000100000100000001
000000101010100000100011100000010000000001000000000100
011000000000001000000010100001001011001000000000000000
000000000000101111000011101111101100000110100000000000
110000000000001001000011101101111101011100100000000000
110000001010001111100100001011011001011100010001100000
000000000000010111100000000000000000000010000101000001
000000000000001111110000000000001001000000000000000000
000100000110000111000011001101001110010100000000000000
000000000000000000000100000101011010100100000000000000
000100000000100111000111110000011110010110100000000000
000000101000010000000010000011011101000110100000000000
000000001000101011000111000001111111001001010000000001
000000000000000001100110010111101110000000000000000000
010001000000100001000011000001101010111000110000000000
000010100001001101100000000001011111111101110000000000

.logic_tile 17 6
000011100000000001100011110111011011000000100010000000
000001001100000000000011110000001001101000010000000000
011000000000001101100011001011101101100000010000000000
000000000010000101100010011001011000101000010000000000
010000000000000000000000000111001000000000000000000000
010000001100000000000000000000110000001000000000000000
000000100000001011000110111000011110010000100000000010
000000000000001001000011110111011000010010100000000100
000001000000000000000000011000000001000000100000000100
000010000100000000000010001111001010000000000000000000
000000000001001101000010101111011101100010010010000000
000000000000000001100111101101011010010010100000000000
000010000000100101100000010011111100000000000101000000
000000000110000001000011110000010000000001000000000000
000000000000001000000010000101111000000000000100000001
000000000000001111000100000000100000000001000000000000

.logic_tile 18 6
000000000010001000000000000000001100000010100000000000
000000000000001111000000000011011000000110000000000000
011100000000000001000000010011001110000110000000000000
000100000000000101100011100000001101000001010000000000
110000000000000000000000000001101110000100000000000000
100000000000001111000000000000010000000001000000000100
000000000000100111100000000000011000010100100100000000
000000000000010000000000000000011010000000000001000000
000000000001010000000111110011111000000100000000000000
000000000000001111000011110000100000000001000000000000
000010100000000000000111000101100001000000100000000001
000001001000010000000100000000001000000001000000000000
000011100100001001000111100000000000000000100110100110
000000000010000001100010010000001101000000000010100110
000000000000100000000000000001101111101110000000100000
000000000001010000000010010111011111101000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 6
000010000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000001000000000000000000000001101000000000000000000001
000000100000000000000000001011010000000111000001000000
000000000001000111000111101000000000000000100010000000
000000000000000000100100000001001001000000000000000000
000000100000001000000000000000001010000100000100000000
000000100000001011010011100000010000000000000000000100
000010000001000000000010001101011111001000000000000000
000000001010100000000100001011001100010100100000000000
000000000000001000000000000011111000101000000000000000
000000000000000111000000000011111010011101000000000000

.logic_tile 21 6
000000000010000111100000000111011011110000010100000000
000000100000000001000000000001101010110010110000000010
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000111010000000000000000000000000000000000000000
100000000110101111000010010000000000000000000000000000
000000000000100111000000000111011110101101010100100000
000000000001001111000000000101011000010100100000000000
000000000000000111000000000011011011110000010100000000
000000001110000000000000000111001100110001110000100000
000000000000000000000000000111100000000000000100000000
000000000000001011000000000000100000000001000000000110
000000000000000011100000000000000000000000000000000000
000010100000000000100011100000000000000000000000000000
000100000000010000000111000111011000111000000100000000
000000000000000000010100001101011000111110000000000010

.logic_tile 22 6
000000000000000000000000000101011110000110000101000000
000000000000000000000000000000000000001000001010000000
011000000000110000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100011001000011110000110000100100100
000000000000000000100110000011010000000100001000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
110000000000000111000010000000011101010110000100000100
110000001000000001000000000000011101000000001000100000

.logic_tile 23 6
001000000001000000000110001000001000000000000100000000
000000000110100000000000000001011111000010000000000000
011000000000000000000010100101101110000000000100000000
000000000000000101000010101001010000000001000000000000
000010100000010000000010110111001101000100000000000000
000000000000000000000010000000001100000000000000000000
000000000000000101000011100111111011000000000000000000
000000000000000000000100000000011111100000000000000000
000000000010000001100000000001000000000000000100000000
000000000110000000000000001101101111000010000000000000
000000000000001000000000000111101110000000000100000100
000000000000000001000000001001110000000001000000000000
000000000000001000000011101101011000000000000000000000
000000000110000001000000001001110000000001000000000001
010000000000000001100110010101111110001100110000000000
100000000000000000000010000000100000110011000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000010100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100010000000000000000000000000000000000000000000
100000000100000000000011110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000001000001000010000000100000000
000000000000000000000000000011011011000000000000000010

.logic_tile 2 7
000000000000000000000011000111111101000000000000000000
000000000000000000000000001101101111000000010000000000
011010000000000000000000000000000000000000100110000000
000001001100000000000000000000001001000000000010000000
110000000000000111000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000110101010000000000011100000000000000000100111000100
000100000000000000000000000000001010000000000010000000
000000000001000001100000000000000000000000000100000001
000000000000000000000000001111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000110000000011110000000000000000100100000001
000100000001110000000110100000001101000000000010000001

.logic_tile 3 7
000000000000001101000110000000000001000000100100000010
000000000000001001100100000000001101000000000010000000
011000000111010101100011100000001010000100000101000000
000000001100100000000100000000010000000000000001000000
110000100000010001100111110001100000000000000100000010
000000000000000000100010010000100000000001000010100000
000000000000000011100110000101111010010000000000000000
000000001110010000000100001101011100000000000000000000
000000000000001001100000010001101110000000000000000000
000000000000000001000010000101001000000000100000000000
000000100001010000000000000111000001000000010000000000
000000000000100000010010000001001111000000000000000000
000000000000011101110000000001001100000010000000000000
000000000000000001000000000011101101000000000000000000
000100000000000011100000010000011110000100000100000000
000100000000000000100010100000000000000000000001000000

.logic_tile 4 7
000001000000100101000010100001111001010000000001000000
000000000000010000000000000000101110100001010000000000
011000000000010001100110100000000000000000000001000000
000000000000000000100010100001001011000010000000000000
010001100000010000000010000000000001000000100100000000
110010000000100000000110000000001011000000000000000000
000100000001110101000111000111101111000100000000000000
000000000001110000000100000000111000101000010010000000
000000100000001011100111111011011110001101000000000000
000000000000000101100111011011100000000100000001000010
000000000100110000000000000111001101000100000000000000
000000000100010000000011010011011001101100000000000010
000101000000000101000010000000001000000010000000000000
000000100000000000000100000000011100000000000000000000
010000000000000111100011100101111000000100000000000000
100010001110001111000100000000010000000000000010000000

.logic_tile 5 7
000000000010000011000000010000001100000100000100100001
000000000000000000000011110000010000000000000010000000
011001000000100000000000000111100000000000000101000010
000000100000000000000000000000000000000001000011000000
110000001000000000000000001011101110001000000001000000
000010100000010011000010000101100000001101000000000000
000010100000000101000000000011011110001001000000000100
000000000000000000000000001101010000000101000000000000
000000000000000000000110100000001010000100000101000000
000010100000000111000000000000000000000000000010000000
000000000000000000000110000000000000000000000110000000
000000001100000000000000000001000000000010000000000000
000000000010000000000010000000000000000000100101000101
000000000001010001000100000000001001000000000001000000
000000000000000101000010000000001110000100000100000000
000000100000000000000000000000010000000000000001100000

.ramb_tile 6 7
000000000000000000000000001000000000000000
000010011011000001000000001011000000000000
011010101000000000000000011011000000100000
000001001100000000000010010111100000000000
010001001110001000000010011000000000000000
110010100000001001000110011001000000000000
000000001110001001100110001111000000000000
000000000100001001100100000101000000000000
000010000000010101000000001000000000000000
000000000001000000000010001101000000000000
000000000000001000000000000011100000100000
000000000000000011000010101101000000000000
000000001001000011100000001000000000000000
000000000110100000000000000101000000000000
110010000000000111000000000001000000100000
110001000000000101000000000011001010000000

.logic_tile 7 7
000100000000000111100110010000011100000000000100000000
000000000110000000100011000111010000000100000000100000
011000100010010000000000010000001110000100000010000000
000001000000000000000011110001011010000000000010000010
010001000000001000000010000001000000000000000100000000
110010000000001111000100000000101110000000010000100000
000000000000000011100010110101101101000000000100000000
000000000100000000000111010111111111000000010000100000
000001100110000111000000000101111101111110000000000000
000010000000100000100011011001101001111111010001000000
000000000000000001000110000101101110000110100000000001
000000000001010000000000000000101111101001010000000000
000000001010001101000010101111101101101000000000000000
000000000000111011000011101111001010010000100000000000
010000000000000000000111000000011010000100000100000000
100000001010001111000110000000010000000000000000000000

.logic_tile 8 7
000000000000001101000000000101001100010100000000000000
000000001010000101100011110000111010001000000000000000
011000100110001001100000001111101010101001000000000000
000001000010001111100010010001011110010000000000000000
110000000000000111100111011001101110101000010000000000
110000000111010101100110011001001001000000010000000000
000000001001010101000000000001000000000000000100000000
000000000000100000000000000000001000000000010000000001
000001100000000011100110111011101010000001000000000000
000010001111011111000010000011011101001001000000000000
000000001000000101100000000001101110000001000000000000
000000000011011011000000001111001011000010100000000000
000001000001010001100011011001101010100000010001000000
000010000000000001000010101111001100101000000000000000
010000000000000101000111100101111111100000010001000000
100000000001010000000100000011011000010000010000000000

.logic_tile 9 7
000000000110001011100110001111001001010111100000000000
000000101010000001100111100001111010000111010000000000
011100000000001000000011000001111101010111100000000000
000100000000001001000000001001011001001011100000000000
010000001010000001100110101111101000000110100000000000
010000100000000011000100000001111100001111110000000000
000000000000000111100000000001111110000110100000000000
000000000100001001100000000101011001001111110000000000
000000101011000101100000000001000000000001000000000000
000001101100100101010000000001001011000010100010000000
000000001011010000000111000111011000010111100000000000
000000000000100000000110100011101001000111010000000000
000000001011010101000010000000011100010000000100000000
000000000010100000100010010000011110000000000000000100
010000000000000000000110101000001010010100000001000000
100000100000000000000010000101001000000100000000000000

.logic_tile 10 7
000000000000000000000011000111100001000000001000000000
000011101011000111000000000000101111000000000000000000
000000001011000011000000000001101000001100111000000000
000000000010101011100011110000001010110011000000000000
000000100010000101100000000111101001001100111000000000
000011101110001001100011100000001011110011000000000000
000000000000100000000011000111001000001100111000000000
000001000000000111000100000000001011110011000000000000
000000001000000000000000000001101000001100111000000000
000010100000000000000000000000001000110011000000000000
000001000000010000000000010001101001001100111000000000
000000000010100000000011100000101010110011000000100000
000000000100001111100000000111001001001100111000000000
000110000000000011000000000000001101110011000000100000
000000000000000000000010000101001000001100111000000000
000010100001000001000010110000001001110011000000000000

.logic_tile 11 7
000000100000010000000000010101101010100010110110000000
000010001001100000000011010101111101110110110000000001
011000001101010011000000010011111110000110100000000000
000010100000100000000011100101001101001111110000000000
110010000000010111000000001101101101010111100000000000
110000000110011011000011001111011100001011100000000000
000000001000001111000111011001101101100010110100000100
000000000000001111000111101111101101110110110001000000
000000000001011000000110011011011110010111100000000000
000000001010100111000111010011101001000111010000000000
000000000000001000000110100001111101111110100110000010
000000000001001001000110011111111000111000100001000000
000001100110000000000010010000000001000000100100100001
000111001101010000000010100000001011000000000000000000
010001100000010111000010100000011010000100000100000000
100011001000000111000110000000000000000000000001000100

.logic_tile 12 7
000000001010001101000010101101001100000001000000000000
000000000010001111000100000001100000000110000000000000
011010001010111000000011110000000001000000100100000000
000000100001110101000011100000001100000000000000000100
010010000000001101100011100000001101000000000000000000
110000000000000001000011100101001001000110100000000000
000000001010000000000111111000000000000000000100000000
000000000100000011000011001101000000000010000000000000
000000000000001001000000000000000000000000000100000000
000000000000000011000000000011000000000010000000000000
000000000000000001000110101011111010101010110100100100
000001000000000111000100001011011001101001110000000001
000000100010100000000011101001011010110110110101000010
000100000000000000000100001101001000111000100001100000
010010000110000101100000001111101110101011010100100010
100001000100000000000000001001011010010111011000000100

.logic_tile 13 7
000010000000000011100111000001111011100010110101000000
000000101101010000100111101011001001111001110001000100
011000000000000101000111111101100000000001000000000000
000000001100000000000111110111101000000001010000000000
010000001000000001000111000001101110101110010110000000
010000000100000000000010000111101101101101010001000001
000010000001011001000110010101101100010000100000000000
000001000001100001000010000000001001101000000000000000
000000000000101111100000000101111100000001000000000000
000010100001000011100011111101110000001001000000000000
000000000001000111000010111011101010101000000000000000
000000001000001001000011010011101011100000010000000000
000000000000000001100000001111011111010111100000000000
000000001000000001000011100111111111000111010000000000
010000100000000001000111101111111100010111100000000000
100001001011010101100011101111001100000111010000000000

.logic_tile 14 7
000000100001000000000110110001001000001100111100000000
000001000110100000000010010000101110110011000001010000
011010000000001000000000000011101001001100111100000000
000001000000001111000000000000001101110011000000100000
010000000001000111100011100011101000001100111101000001
110010000000000000000100000000001101110011000000000000
000000000000000000000000000101001001001100111110000000
000000001110001111000000000000001110110011000001000000
000010100000000011000000010011001001001100111110000000
000010101100000000100010010000001101110011000000000100
000100000000100111100010010011101001001100111100000000
000100000000010001000110100000101010110011000001000000
000000000000100101100000000111101001001100111110000000
000000001101000000000000000000101000110011000000000000
000000000000101000000000010001001001001100111100000000
000000000000011101000010100000101111110011000000100100

.logic_tile 15 7
000000000010000111000000000101000001000000010110000000
000000001010000000100010111001001011000010110000100000
011010001101000000000000000111011011110010100000000000
000000000000100000000011010111101111110000000000000000
000010100001110011100000011111101111101011010010000000
000010000000000001100010010101101111000001000000000000
000000100100000111100111001001101010000110000000000000
000000000010000000000100001111100000000101000000000000
000100000000001000000000000101001010001001000100000000
000000001000000101000000000011100000001010000011000000
000001000000000011010000001000000000000000000100000010
000000000000000000000010000011000000000010000000000000
000000000000001000000110001000011110000100000000000000
000000100000001011000000001011010000000000000000000000
000000000000000000000110001101000000000011100000000000
000000000000000000000010011111001000000001000000000000

.logic_tile 16 7
000000000000000111000000010111111001010100000000000000
000000001010000000000010000000001111100000010000000000
011000000000000111100010000000001000001100110000000000
000000001111000011100100000000010000110011000000000000
110000000111001000000011101000000000000000000100000010
000000000000001111000000000111000000000010000000000000
000000100000000011000010000000011000000100000100000101
000001000000001101000100000000000000000000000000000100
000000000001010000000111100011111110000000000000000000
000000000000001111000011101011111111000001000000000000
000000100010000101110010001101011010111101010000000000
000000000000000001100000000011111000111101100000000000
000000000000000000000111100101101100000100000010000000
000000000110100000000100000000011100101000010000000000
000000000000000111100011001101111100001000000000000000
000000000000000001100010001001001010000110100000000000

.logic_tile 17 7
000010000000000111100000010000001101000010000000000010
000000000000000000100010000000011101000000000000000000
011000001000000011000111000001101110000000000110000010
000000001010100101000100000000001000000000010011100000
110001000000010111100011100001111000001000000000000000
100010000000000000100111001101101101000000000000000000
000001000000001000000111000001111010000000000000000000
000000001001010101000100000000011111001000000000000000
000010100000000000000110000101111110000001010100000000
000001000001010000000010010101011111000000100000000001
000000000000010000000000010101001001001110000110000000
000000001010100000000010000111011111001100000000000000
000000000000001111100110000001101011000000000000000000
000000000000000001000010011011011011000000010000000000
000001000111000000000000010001100001000000000100000000
000010100000000000000011010001001111000000010000000111

.logic_tile 18 7
000000000000000111100011100111000000000000001000000000
000000000000000000000111110000001001000000000000000000
000001000000010000000000010101101000001100111000000000
000000000000000101000011110000000000110011000000000010
000000000000000000000111100001001000001100111000000000
000000000000101111000000000000000000110011000000100000
000000000000000101100000000001101000001100111000000000
000000000000000000100000000000000000110011000000100000
000000001110000000000000000001001000001100111010000000
000000100000000000000000000000100000110011000000000000
000000000001010000000000000000001000001100111000000000
000000000001000000000000000000001010110011000001000000
000100000000000000000000000000001001001100111000000000
000000000000000001000000000000001001110011000000100000
000000001000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000100000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000100100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000001001000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000110001011101101011001000000000000
000010100000000000000011100011101010110001110000000000
011010100000000111000000010000011100010000000100000101
000000000001000000000011101111011001010010100011000100
010010000000010000000000001101000001000000010100000000
000000000000000111000000001011001001000001110000000000
000000000000000101100000010111101000001100110000000000
000000000000000000100011010000010000110011000000000000
000000000000010011100000000000000000000000100010000000
000000000000000000000000001001001110000010000000000000
000000000000001000000011100001000001000000100010000000
000000000000000101010111110000101011000001000000000000
000000000000000001000000010000001110000010000000000000
000000000000000000000010000000010000000000000000100000
000010100000100001100000001001000000000000000000000000
000000000001010000000000000001100000000011000001000000

.logic_tile 21 7
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000100000111100000000011000000000000000001000000
000000001010100000000000000111000000000011000000000000
110000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000100000000000000000000001000001100000100000000000000
000000000000000000000000001011000000000010000001000000
000000100001001000010000010001100000000000000100000101
000001000000101011000011000000000000000001000000000100
000000001010000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000100000000000000000000000000000100000000000
000001000000001111000000000011001101000010000001000000
000001000000001000000000000000001101000100100000000000
000010100000000011000000000000001110000000000001000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000001000000100100000000
010000000000000000000000000000001101000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000011101000010100000000000
000000000000000000000010111001001011010000100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000010100001
000001000000000000000000000000000000000000000000000101
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010001100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010001000000010000000000000000000000000000
000000000000100000100010000000000000000000000000000000
000000000100000000000000000000011100000100000100000000
000000000110000000000000000000000000000000001100000000
110000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 2 8
000000000000100000000000000000011000000100000100000001
000000001011000011000011101111000000000000000000000000
011000000001010011000111111001000000000000000100000000
000000000000101001100011100101000000000001000000000000
010000100000000101000111011000001010000000000100000000
010001000000010111000111101111010000000010000000000000
000010000000001001000111111101011011000000100000000000
000001001100000001100011011001001100010000110000000000
000000000000000000000000001101011101010100000000000000
000000000000000000000010000001001011011000000000000000
000010100000000001000110001000000001000000000100000100
000001000000000000000000001101001101000010000000000000
000000000000000000000110001011111110000010100100000000
000000001010000000000000001101001101100010110001000000
000000000000001000000110101101011001000000100000000000
000000000000000101000000001001111100010000110000000000

.logic_tile 3 8
000001000100000000000011100001111111010110110100000010
000010000000000101000010001111011100111001110000000000
011000000001010011100111010001001011000010000000000000
000000000000000101000110011101001100000000000000000000
110011000000000101000010101001111011100000000000000000
100010100000000111000010101001111000000000000000000000
000000000000000001100000000000001001000010100000000000
000000001100000000000010110101011111000110000000000000
000000000000000000000011101000001110000100000000000000
000010000000000000000000001011000000000000000000000000
000000000000000001100111000101000000000000000000000000
000000001010001111100110011011101001000001000000000000
000000000000000001000110011111000001000011100000000000
000000000000000001000010000101101110000011110000100000
110000000001000101100111100111101111111101110000000000
110000000000100000000010000111101101111100010000000000

.logic_tile 4 8
000000001110000111000010100000000000000000000110100001
000000100000100000000110000011000000000010000000000100
011011000000101101000110000101111000000000010000000000
000010100111011001100100000001001100000110100001000000
110100100000100101000000000000000000000000100100100000
110000000001010001100000000000001001000000000001000000
000010000000001101000110000011100000000001000011000001
000001001010001011100000001111000000000000000010000001
000010000001000101100000000000001010000100000110000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000001101100001000000000000000000
000100001010000001000000000101101000000001000000000000
000000000000100000000110100000001000000100000110000000
000001000000000000000011110000010000000000000000000110
000100000000000000000110001101011110000010000000000000
000000000100000000000100001001010000000000000000000000

.logic_tile 5 8
000000001000000000000000001000001011010000000100000000
000000000000000000000000001111001010010110000000000010
011000000000000111100111101111001100100000000000100000
000000000101000000100000001011011110000000000010100110
010001000000100000000000000111011100000000000010000000
100010100001011011000000000111111101000000100001000100
000001000010000111000000000111001100000001000000000010
000000000100000000000000000111010000000000000011000001
000000100000001000000000000000000001000000100101000000
000001000001011011000010110000001110000000000000000000
000000000000000000000010100111000000000000000110000000
000000000000000000000111100000100000000001000000000000
000000001000101111100011011001100001000001010100000000
000000000000000111000010011011001010000001100000000010
000110100000000001000011100000001101000110100000000000
000000000000000000000100000000001001000000000000100000

.ramt_tile 6 8
000010000000000000000011101000000000000000
000001010000010000000000001111000000000000
011000000000000000000000010111000000100000
000000010000000000000011101101000000000000
110001000100111000000011100000000000000000
110010000001110111000111111101000000000000
000000000001000111100111100101100000000000
000001000000000000000100001011000000000001
000000100000001000000111100000000000000000
000000000000001111000100000011000000000000
000010000000000000000000000111100000000000
000001001101011001000000001001000000000000
000000001110000111000011111000000000000000
000010100110000000100011001101000000000000
110000100000010111000011100001100000000100
010000000000100000100000001111101010000000

.logic_tile 7 8
000110100010000101000010101001011100001111000000000000
000001100000000001000110011101010000000111000000000001
011000000000000111000000001101001010011010100010100000
000000001000000011000010100101101110011001010010000000
010000000000101101000110000111011010110000010000100000
010000100001001001000010101111111101100000000000000000
000010100010001001100110000111111011000000000101000000
000001000110101001100010010011011000001000000000000000
000000001010000011000110111001001011100010110000000100
000001000000000000100011001001001000110110110010000000
000000101010100000000111011001000000000000100000000000
000001000010010000000011111111001101000000000000000000
000000001110000111100111100001000001000011010010000100
000000000000001001000010000111001010000010000010000000
010001000000000111100010000111111100010000110000000001
100000000010100000000011111101111001100000010000100001

.logic_tile 8 8
000000000000000111100000000101100000000000000100000010
000000001000000000100011110000100000000001000011000001
011010100001010001000000000101101110000001000000000000
000000000111001001100000001111000000001001000010000000
110000000000000111000000011000000000000000000110000000
110000000000000000000011010111000000000010000000100000
000001000001010101100000000000011110000010000000000000
000010000000100000000011000000011101000000000000000000
000000000001000000000010000111011000000110100000000010
000000101000000001000000000000001001101001010000000000
000000000001010000000111001001000001000011110000000000
000000000001000000000100001011101000000011100001000000
000000000100000001000111110001001011111001010000100000
000010000000000101100111010101011000110111110000000000
000000000001000111000010000000001100000100000110000000
000001000000000000100000000000000000000000000000000000

.logic_tile 9 8
000010100000000000000010001111001111110000010010000000
000011101000000000000000001001011101010000000000000000
011100000000000001000111110111011010000100000000000000
000010100000001001100111000000101101101000010000000000
010000001101110000000111110000000001000000100100000000
110001000000110000000011010000001110000000000000000000
000000000000000011100000000000011011010100000000000000
000000000000100000100000001011001000010000100000000000
000010000000000000000111000011001011010000100000000000
000000001101000000000000000000111010101000000000000000
000000000001010000000000011000000000000000000100000000
000000001100100000000010111001000000000010000000000000
000000000101010000000111011011011110001101000000000010
000110100000000111000110000001110000000100000000000000
000001000001000011100000000000000000000000100100000000
000110000000000000100010000000001001000000000000100000

.logic_tile 10 8
000000000000000000000111100001001001001100111000000000
000000000000000000000000000000101101110011000000010000
000010000000001000000011110001101000001100111000100000
000000100000000011000110110000001010110011000000000000
000010100000001101100110100011001001001100111000000000
000001001110001011000000000000001011110011000000000010
000000000000001000000111000001101001001100111000000000
000000001110000101000100000000101010110011000000000010
000101100110000101000000000111001000001100111000000000
000010000010000000100000000000001011110011000010000000
000000000000000000000000010101001001001100111000000000
000000000000000000000011100000001111110011000000000010
000000100000001111000000000111101001001100111000000000
000000000010101011000000000000001110110011000000000000
000010000000001101000000010111001001001100111000000000
000001000001011011100011010000001001110011000000000000

.logic_tile 11 8
000000000001011001100110000001100001000000001000000000
000010001110110011100100000000101001000000000000000000
000000000000001000000010100001101000001100111000000000
000000001110001001000011010000000000110011000000000100
000000000110000000000000000001001000001100111000000000
000010101110000000000000000000100000110011000001000000
000000000110000000000000000000001000001100111000000000
000000000000000000000010100000001100110011000001000000
000000100001010001000011000000001000001100111000000000
000001000001110000000000000000001000110011000000000100
000000000000000000000000000000001000001100111000000000
000000100000000000000000000000001101110011000001000000
000000000000000000000000000101101000001100111000100000
000001000010000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111010000000
000000001101000000000000000000001000110011000000000000

.logic_tile 12 8
000000100000000101000010100111100000000000000110000001
000001000000000000100000000000000000000001000000000000
011010100000000111000000000000001110000100000101100000
000001000110000101000000000000010000000000000001000000
110000000100000111000010001000000000000000000110000000
000000000001010000000100000001000000000010000001000000
000010000000000000000000000101001101100001010000000000
000000000000001001000000000001101010100000000000000000
000000000011010000000000000000011110000100000110000000
000000000010101001000000000000010000000000000000000000
000000000000100000000000000000000000000000100110000000
000000001011000000000000000000001001000000000010000000
000001000001010000000110100000000000000000000110000000
000010000100100000000100000101000000000010000000100000
000000000000100000000000001000000000000000000100100000
000000000000010011000010000001000000000010000000000000

.logic_tile 13 8
000010001011001000000110111001100000000001110100000000
000001000000011011000110001111001001000000010000000000
011000000000000101100111010001000000000010000000000000
000000000000010111100111100000000000000000000001000000
010001001010000000000010001101000001000000010100000000
000000000001011101000100001111001011000001110000000000
000000000000000000000110100001011110010000000110000000
000010100000000000000111110000011100100001010000000000
000000100000001001000010000000001110010000000001000010
000001000000000001000000000000011011000000000001000000
000010001000000000000110101001111001111001110000100000
000001001010000000000000001011101001111010110000000000
000000001001000000000000001101101100001000000100100000
000000000000100000000010001111110000001101000000000000
000000000001010000000010000011011110010000000101000000
000000000101000000000100000000011001100001010000000000

.logic_tile 14 8
000000000001010000000010100001101001001100111100100000
000000000111110000000100000000001001110011000000010001
011000001110000101100000010001101000001100111100000000
000000000000000000100010010000101111110011000000000001
110000000000000000000000000111101001001100111110100000
110000000000100000000000000000001001110011000000000000
000010100000000000000000010011001001001100111100000001
000011100000000000000010010000101011110011000000000100
000010000001010111000000000011101001001100111110000000
000000000000000000100010000000101001110011000000000000
000000000000010000010111000111101001001100111110000000
000000000000100000000100000000001011110011000001000000
000000000001000000000010000011001001001100111100000000
000000001110000000000011000000001001110011000000000100
000000000000101111000000000001101000001100110100000000
000010101111000101000000001001100000110011000000000000

.logic_tile 15 8
000000000010010000000011100101001010111101110000100000
000110100010100101000011000011101011110100110000000000
011000000011000101100111100000011010010000000100000000
000001000010100000100100001011001001010110000000000000
010000100000000000000010000011100000000001110000000000
000000000000001111000010001011101000000000010000000000
000000000000000111100000011001000000000001010100000000
000001000100000000000011100001101001000001100000000000
000000000000001000000110000001111110010000100000000000
000000000100000111000011110000111111101000000000000000
000001000000000000000110100011101010000000010000000000
000000100000001111000100001101011111000001110010000000
001000000000000001100110100000001100000010000000000000
000001000000000000000010010000010000000000000000100000
000000000000100000000000001111000000000001010110000000
000001000001010000000011001101001001000001100000000000

.logic_tile 16 8
000010000000000000000010111000000000000000000110000010
000100000000010000000011000001000000000010000001000000
011000001101001000000011100111000000000000000100000010
000000000000000111000000000000000000000001000000100000
110000001000010000000010101111000001000001110010000000
100100000000000000000100001101101110000000100000000000
000001100000001001100111110000000000000000100100000010
000010000100001001100011010000001001000000000000000000
000010100000100101100000000000011010000010000100000010
000001001100000001100010011101011101010110000000000100
000000000000100001000111100000000001000000100100000000
000000100000000000000100000000001001000000000010000000
000000000001010001000000011011111010001001000000000100
000000100001100000100011100101100000001000000000000000
000000000000000001100000000011001001000000100000000000
000000001100000000000000000011011100101000010000000010

.logic_tile 17 8
000000000000000111000000011101011000001101000000000000
000000001100001001100011110111000000001000000001000000
011010000000000101000010101001011110001001000001000000
000000000000000000100111111101000000001010000000000000
110000000000001000000111000000011110000100000100100000
110000000001001111000000000000000000000000000001000001
000000000000011111000000001111111100001000000000000000
000000000000001011000010111001010000001110000000000100
000001000000010000000010110001011100110000010000000000
000010000000000000000111001011011011100000000001000000
000000001110100000000011110000011000000100000100000000
000000000101010000000111000000010000000000000001000000
000000101010000000000010000011000000000000000100000100
000001000000000000000100000000100000000001000000000010
000000000000000001000000001001011010000110100000000000
000000001110010011000000000101101000001111110000000001

.logic_tile 18 8
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000010010000
000000000000001000000000010000001000001100111001000000
000000100110001011000011110000001011110011000000000000
000000000000001000000010010000001000001100111001000000
000000000000000111000011100000001011110011000000000000
000001000101000111000000010001101000001100111001000000
000000000000100000100011100000000000110011000000000000
000000000011010000000000000000001001001100111000100000
000000000000100000000000000000001010110011000000000000
001010100001010000000000000000001000001100111000000000
000010000000100000010000000000001010110011000000000100
000000000000000111100000000101101000001100111000000000
000000000001000000100000000000100000110011000000000010
000000100010000000000000000001101000001100111000000000
000011000000000000000000000000100000110011000000100000

.ramt_tile 19 8
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000011010000100100000000000
000000000000000000000011100000001111000000000001000000
011001000001001000000000000000001001000100100000000000
000000100000000001000000000000011010000000000001000000
000010100101110000000000011000011111010000000100000000
000000001100110000000010000001011100010110000001000000
000000000000100111000000001000000001000000100000000000
000000100001011111100000000111001010000010000001000000
000000000000010000000000001011101010001101000000000000
000000001010100001000000000101110000000100000000000000
000000000011000000000111101000011110000100000010000000
000010000000000111000100000101010000000010000000000000
000000000000000000000010000111011010000100000000000000
000000000100001001000100000000000000000001000010000000
000100000000000000000011100000001101000100100000000000
000000000000001001000111100000001010000000000001000000

.logic_tile 21 8
000000000000100111100110010011011010010101110100000000
000000000001001011100010001001001000010110110000000000
011000000001010000000000001111101110010100100100000000
000000000000000000000000000101111010111110110000000000
110000100000000001100010000101101110010001110100000000
010001000100001011000000000001011011010111110000000000
000000001010000000000011100101101101010100100100000000
000000000000001001000000000101101010011000100000000000
000000000000001011100000000001011100000100000000000000
000000000000000001000010000000000000000001000001000000
000010100000000011100111001001001011010100100100000000
000000001100101111100010001011001010100100010000000000
000010000000001000000110011111011111010111100000000000
000000000000000001000011000111011100001011100000000010
010000000000000001000011100011111111010111100000000000
000100000010001111100011001001101110000111010000000010

.logic_tile 22 8
000000100001010001000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010101100000010000000000000000100100000001
000000000000100000000010100000001001000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000111101011010111100000000100
000000000000000000100000000111111110001011100000000000
010000000000010111000000001111001010010111100000000001
100000000000100000000010010011001000000111010000000000

.logic_tile 23 8
000000000000000000000000001000011110010100000000000000
000000000000000000000011100111001001010110000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000100100000000
110000000000000000000100000000001100000000000000000101
000000000000000000000000000111101000000001000000000100
000000000000000000000000001111010000000000000001100100
000000000000011000000000000000000000000000000000000000
000000001010100011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000011101000000001000000100100000010
010000000000000000000100000011001011000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000001000000000000000100100000000
000000000000000000000000000111001011000000000000000100
000000000000001000000000000111100001000000100100000010
000000000000000101000000000000101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 9
000010100000000000000111000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000101000101000000000000000000000000000100000000
010001000000000111000000000101000000000010000000100000
000000000000000111100000000001000000000000000110000000
000000000000000000000000000000100000000001000000000000
000110000000000001000111011011001011000001010000000000
000110000000000000000011010101001100001001000000000000
000000000000101000000000000111111010001000000000000000
000000001101011111000000000011101101000110100000000000
000000001100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000010000111111010010000100000000000
000000001010000000100100001001001100100000100000000000

.logic_tile 3 9
000000000101010000000011101101101111000110000000000000
000000000000000000000011101001001011000111000000000000
011000000001000011000000010011111010000011110000000000
000000000000100111000011011001011101000001110000000000
110001001100000000000000000001101011000000000000000000
100000100000000101000000000000001010100000000000000000
000001000001010001100111111011111001000001000101000000
000000100000000111000111011101001101000000000000100000
000001100000100001100010001101011000000000000000000100
000011000000001101000010110101000000001000000000000000
000100000000001000000010000011101000000110000100000000
000100000000000011000010000011110000001101000000000000
000000000000001000000000000111111110000000100000000000
000000001010001101000000000011011101000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000001101000010100000000000000000000000000000

.logic_tile 4 9
000001000000001111000111000011001001000110100000000000
000000000000001111100100000000111110000000000000000000
011000000000001000000011100000000001000000100100000001
000000000001001111000000000000001001000000000000000000
110000000000000000000011101000000000000000000100000000
000000000000000000000000000101001110000000100010000000
000110000000010101000000000000000000000000100100000000
000001000000000111100000000000001000000000000000000000
000000001101010000000110100011100000000000000110000000
000000000000100000000100000000000000000001000011000100
000010100101010011100000000101000000000000000110000010
000000000110000111000000000000100000000001000000000000
000000000000100111100000001101111110000110100000000000
000001000001000000000000000001011000001111110000000000
000000000001010011000000010011100000000000000100000100
000000001100000000000011110000000000000001000000000000

.logic_tile 5 9
000000000000001000000011111111000001000000010100000000
000000001110000001000111000011101101000001110000100100
011000100000000000000000010000011110000010100000000000
000011001100000000000010100111011010000110000010000100
000000000000000111000000010101111100001001000000000000
000000000000001111000010001111110000001010000000000000
000010100000010000000000001000011100000000100100000000
000011100100101111000011100101001011010100100010000000
000000000001100011100010000111100000000001010000000000
000000000000000001100010001001101010000010010000000001
000000001010000001000010010001011001010100000000000001
000000000110000001000110000000011110001000000000000000
000000001100000001000110010011001001000101010000000000
000000000000001111000010110011011110101101010000100000
000000100010011001100011111011001110101011110000000000
000001001000100111000011110011101101011111100000000100

.ramb_tile 6 9
000000000000000001100000001000000000000000
000000010000000000100010001001000000000000
011010101001010000000000011001100000100001
000001001100101001000010010101000000000000
010000001000100000000010001000000000000000
110001000000011001000000001111000000000000
000001000001001111000011101001000000000010
000010001010101001000000001011100000000000
000010000000000000000000011000000000000000
000001000000100000000011111011000000000000
000000000011010001000111110101100000000000
000000000000100000000111110101100000010000
000000000000100001000000000000000000000000
000000000001010000010000001011000000000000
010001000000010000000111100111000001000000
110010101010000000000000000001001100000100

.logic_tile 7 9
000000000000000011100000000000000000000000100100000000
000000000000001001000000000000001000000000000000000000
011001100001010000000111100111100001000011010101000000
000011000110110000000100001011001010000011000000000000
010100000110000111100011100111000000000000000000100100
100100000000000000000000000000101010000000010000100000
000000000000101000000000011011011111000000000000000011
000000000000011101000011010011011011010000000001000000
000000000110010000000011100000000001000000100110000000
000000100000100101000100000000001100000000000000000000
000000100101010101000000001101001110111111100000000010
000001000000100001000000001001111000111101000000000000
000000000000000000000011100000000000000000000000000000
000010000001010000000011100000000000000000000000000000
000010000010110011000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 9
000101000000101000000110101111101010001101000010000000
000010100100010111000010001011000000001000000000000000
011000101010001011100111100001101000111001010001000000
000001000000000011100000000011011101111111010000000000
110001001011010001000010100111011100001111000000000000
010010000000000001000010000011000000000111000000000000
000000000000001000000000001101001110010111100000000010
000000001111110011000000001001011011000111010000000000
000001001000001011100010010011011010111101110010000000
000000000110000101000010000001101110111100100000000000
000000000000000001100000000001101010000000000010000100
000000000000000111000010000000010000001000000000000000
000000000001010111100111001011001111111001110000100000
000000001110000001000011010001111111111110100000000000
010000000000000000000011101101011100000000000100100010
100100100000001111000100000001101001100000000001100001

.logic_tile 9 9
000001000000000111100000000111001101010000000000000000
000000000010000000000000000000011110000000000001000000
011000000001010000000111010001111111010000100000000000
000000000110000000000011010000111001101000000000000000
000000001010101011000000001000001011000100000000000000
000000000001010011000000000011001001010100100000000000
000001001100101000000000001000000000000000100000000000
000000100000010011000010101101001000000010000000000000
000010000000010001100011101101000000000000010000000000
000011100000000000100100001001001110000001110000000000
000000001000000000000110001000011000000000100000000000
000000000000001111000100001111011010010100100000000000
000000001010000111000000000011111110000110000000000000
000000000000001101000000000101100000001010000010000000
010010100000010101000111000000000001000000000100000000
100011100000101011100111110011001010000000100000000100

.logic_tile 10 9
000000000000000000000000010001101000001100111000000100
000000000000000000000010100000101100110011000000010000
000010001000001000000111010001001001001100111000000000
000000000000001101000111000000101110110011000000100000
000000000000000001000111100101101000001100111000000001
000000001000000000000000000000001011110011000000000000
000011000001011011100010000101101001001100111000000100
000010000000000101000000000000001111110011000000000000
000000000000001000000000000111101001001100111000000000
000000000000001111000000000000101011110011000000000010
000000000110110000000000000101001001001100111000000000
000010001110110000000000000000001111110011000000000010
000000001011010000000000000111101001001100111000000001
000000000001100000000000000000101001110011000000000000
000011000110000000000000000001101001001100111000000000
000011000100001111000010000000001111110011000000000010

.logic_tile 11 9
000001100001110000000000000000001000001100111000000000
000010100000110001000000000000001100110011000000110000
000000100110100000000000000000001001001100111000000000
000000000000011001000000000000001100110011000000000010
000001000001000000000000000000001000001100111000000001
000000000000100000000010000000001000110011000000000000
000001000001010000000000000001101000001100111000000000
000000100100100000000000000000000000110011000000000010
000000000000000001000010000101001000001100111000000000
000000000000000001000000000000100000110011000000100000
000010000000010001000000000000001000001100111000000000
000001000000100000000011000000001100110011000000100000
000100000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000100
000010000000000000000000000000001000001100111000000000
000001001110000000000000000000001101110011000000000010

.logic_tile 12 9
000010000000001000000110000000011100000100000100000000
000001000000001111000100000000010000000000000000000100
011000000000000001000110000011100000000000000100000000
000000001100100000100110010000000000000001000000000000
010000000110100000000010000001100000000010000010000000
110000100000010111000000000000100000000000000000000000
000000000001110000000000010001011000000000000010000110
000000000000100000000010010000011101100000000001000010
000000001000001000000011100000001000000010000000000100
000000000000001111000100000000010000000000000000000000
000010000000000000000111001111101100111001010000000000
000000000001001001000000000001101010111011110001000000
000001001100000000000000000000001110000100000100000000
000010000000001001000000000000000000000000000000000010
000001100100000000000010000000000001000010000000000100
000011000000000000000000000000001011000000000000000000

.logic_tile 13 9
000010000000000000000000000111001100000000100100000000
000010000010000000000011000000111101101000010000000000
011000000010100000000000000101011110000100000100000000
000000000000010000000000000000101101101000010000000000
010000001001000111000010000011001100010000100100000000
000000000000100101100010100000101110101000000000000000
000010000000000000000000000000000000000010000010000000
000001000100000000000000001101000000000000000000000000
000010101100000111000011110000000000000010000000000000
000001100000000000100110001111000000000000000000000001
000010100000000000000000000111101010010000000100000000
000000000001000000000000000000101101101001000000000100
000000001000000001100011100000001010000010000010000000
000000000000000000000010000000000000000000000000000000
000000000001100001100111100000001000000010000000000000
000010000000010000000000000000010000000000000000000010

.logic_tile 14 9
000101000000000000000000000011101100001101000000000010
000000000000000000000000000101100000001000000000000000
011001001010101011100000000101101110010000100000100000
000000100000011111100000000000001110101000000000000000
110000000001000111000000000101100000000000000101100001
000101000000100000100000000000100000000001000010000000
000001000010000001000000000101011000001000000000000000
000010000111010000000011101111000000001110000000000000
000000000000000001000000010000011000000100000100100000
000010100000000000000011100000000000000000000000000000
000000001000000111110111001000000000000000000110000100
000010000001000000000100000011000000000010000001000000
000100000010000111100000000000011000000100000100000001
000000000000001111000010000000000000000000000000100001
000000000000000000000000000000001100000100000110000100
000000100000000000000000000000010000000000000000000000

.logic_tile 15 9
000000000100000101000011100000011011000000000010000100
000000000000010000000100000111001010000000100001100010
011000001010001101100000000000011001000000100100000000
000000000000001011100011111001011100010100100000000000
010000000010000111100111010001000000000010000000000000
000000001010000000000011100000000000000000000001000000
000100000001110111100000001000011001000000100111000000
000000000001011111000011110001011111010100100000000000
000001000000000001100000001000011011000000100100000010
000011001000010000000000000111011000010100100000000000
000010000000000111000000000101001011010000000110000000
000011000011010000100000000000101011101001000000000000
000000000000010101000000000101001101000100000100000000
000000000000100000000000000000101001101000010000000000
000000001110000001000000010000001010000010000000000000
000000000110000000000010000000010000000000000000000100

.logic_tile 16 9
000000000001000101000000000001011010000000000000000100
000010100000000111100000000000001010000000010001000000
011000000000000101000000000000000001000000100100000000
000010000000001101100000000000001111000000000000000100
010010000100001111100000001001111100000000000000100100
100001100001000001100010111111010000001000000000000000
000110100000001000000111100001000000000010000000000000
000001000000100111000000001011001011000011100000000000
000101001001010000000111100101100000000010000000000010
000000100000100000000100000000001010000000000000000100
000000000000101011100010001111101110000110100000000010
000000000001000011100100000011011010001111110000000000
000010100000000000000011101001111111100000000000000001
000000000000000000000000000011001000000000000000100000
000000100000011101100111000000011010000100000100100000
000001000000000001100010010000010000000000000000000000

.logic_tile 17 9
000010000000000000000110100000000001000010000000000000
000001001111010111000000000000001101000000000000000001
011100001010010111000000000000001110000000000000000000
000100000010101011000000001111011010000100000000000000
110000000000001001100000000000000000000000000110000010
100000000110001111000000000011000000000010000000000001
000001000000101011100000000001000000000010110100000000
000000001001001011000000001011001001000000010000100001
000000000000011000000010000000011001000000000100000000
000000000000101011000000000101001010000000100010000001
000010000000000000000000001000000000000000000100000010
000000000010000000000011110101000000000010000000100000
000010001000000111100111000000000000000000100100000001
000000000000000000100110000000001110000000000000000010
000000000000100000000000000001100000000000000100000001
000000101010010000000000000000000000000001000000000000

.logic_tile 18 9
000000000000000000000000010000001001001100111010000000
000000000000111111000011110000001000110011000000010000
000000100010001000000000010101101000001100111001000000
000001000000000111000011100000000000110011000000000000
000001000000000000000000000101101000001100111000000000
000010101010000000000000000000000000110011000000000010
000011100000000111000000010001001000001100111000000000
000000000110001111100011110000000000110011000001000000
000010000000000000010000000000001000001100111000000000
000010100000000000010000000000001001110011000000000000
000000001001000111000000000000001001001100111000000000
000000000000100000000000000000001100110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001001110011000001000000
000001000001000000000000000000001001001100111000000000
000000000100000000000000000000001011110011000000000001

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010001100000000010000000000000000000000
000001100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000001110010000000000000000000000000000
000000000010000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000010000011011010100000100000000
000000001011010000000011101001011101010000100000000100
011000100000000000000000001001000001000011010100000000
000000001010000000000000001011101111000011000000100000
010000000000000000000000001000001100000100000000000000
100000000000000000000011110011000000000010000001000000
000010000000000000000111010000011010000100100000000000
000001001000000000000111110000011100000000000001000000
000000000100000111000000000111001100000100000010000000
000000000101010000000000000000100000000001000000000000
001000000001001000000011010000011110000100000000000000
000000000000000011000011010011010000000010000001000000
000000000100000001000000010011000000000000000010000000
000000000000000000000011010111000000000011000000000000
000000000001000000000010010000000000000000100000000000
000000000000000000000010101101001100000010000001000000

.logic_tile 21 9
000000000011010001100110011011001011110111110001000000
000010000000001111000010000011111011110010110000000000
011011000000000101000111100111011111000010000000000000
000010000100001111000100001101101010000000000000000000
010000000101000111010111010011101100000010000000000000
110000000100100000100011110001101101000000000000000000
000000000000000111100111101111111100000010000000000000
000000000000001111100111001101111110000000000000000000
000010100000010011100111100000000000000000100000000000
000001000110001101100011100101001000000010000001000000
000000000000001000010011011111011011010001110100000001
000000000000001111000011001111001000000001010000000000
000000000000011001000111101001111101101111010000000000
000000001100000011000100000011111000101011110000000000
010001000000000011100011100001001100100000000000000001
000010100000000000000110010001101001000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001111011110000110100000000000
000000000100000000000000000011001110001111110000000010
110000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000001111000000000010000000000100
001010000001000000000000010000000000000000000000000000
000001000000100000000011010000000000000000000000000000
000000000100000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000110001011000011100000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000001001110000000100000000000000000000000000000000000

.logic_tile 23 9
000000000000001000000000010000000000000010000100000011
000000000000000001000011100001000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000111100000001100110110000000
000000000000000000000000000000101000110011000000000100
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000100000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100010000000000000000000001001000000000010000000000100
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000011110000100000100000000
000100000110000000000000000000010000000000000010000100
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000

.logic_tile 2 10
000000000000100111000000010001000000000000000100000000
000000000000000000000010100000000000000001000010100110
011010000000001000000000000111000000000000100000000000
000001001100001111000000000000001010000000000000000000
110000100000001000000111100000000000000000000101000100
000000000001010001000000001101000000000010000010000000
000100000001001000000111000000000000000000000000000000
000100000000100101000100000000000000000000000000000000
000000000000000001100000001000000000000000000110000010
000000000000000000000000001101000000000010000000000101
000000000000001101010000000000000000000000100100000000
000000001010000001100000000000001111000000000000000000
000000000000000101000010100011011101010010000000000100
000000000000010000100011101111001000000000000000000000
000011000000000000000000000011101001100010000000000000
000001001100000000000000000101011010000100010000000001

.logic_tile 3 10
000000100000000000000000000101101100000010000000000000
000000000000000101000010100000000000001000000000000000
011000000000000001100010111001101010010110100010000000
000000000000000101000110100001101101001001010000000000
110000001110101101000000000000011110010000000010000000
110000000101010001100000000000011001000000000000100001
000010100000001000000110100011000000000000000100000000
000001000000000111000010110000100000000001000000000001
000000000000001111100010110011111010100000000011000000
000000000000000001000111000011111001000000000010000101
000000000000010000000011100101111001100000000000000000
000000000000000000000000000101101011000000000000000000
000000000010000000000111001111011000000010110000000000
000000000000001011000010000111111000000000110000000000
000000000000000001000000010000000000000000000100000000
000000000100000000000011000111000000000010000000100000

.logic_tile 4 10
000001000000101001100111000111111011100000000000000000
000000000000000001000111001111011010000000000000000000
011000000000001111100011111101001001100010100000000000
000000000000001011000110101001011000101000100000000000
110001001100000111000111100001000000000000000100000000
000010000000000101000100000000100000000001000000100000
000000100001011101000010001011111000001000000010000000
000001001011110001100110011011100000000000000000100010
000000000000000101100000001000001011010010100000000000
000001000000000000000000001101001111000000000000000000
000000000001000000000010010001000000000000010000000000
000000000000100001000011110001001100000000000000000000
000000000000000000000110110000000000000000100101000000
000000001000000000000011110000001011000000000011000011
000000000001010000000011101011111000010000110000000000
000000000000100101000100000101011111010000100010000000

.logic_tile 5 10
000010000000000001000010010001100000000000000100000000
000000100000000001100111110000000000000001000000000100
011000000110001111100011101001011111110011000000000000
000000001000100001100100000101011101000000000000000000
110000000000000111000000000001100000000011100001000001
000000100000010000000000000101101111000001000010000010
000110100001011000000010000001111101100000000000000000
000101000000000111000000000001011000001000000000000000
000000000000000000000000001001001110100010000000000000
000010100000100101000010101101101100001000100000000000
000001001100000111100010110111100000000000000100000010
000000000000000000100010000000100000000001000000000000
000000000001100101000011100111111100101110000000000000
000000000000111001000011101001001101011110100000000000
000000000001010111100011101111101110111111000000000000
000000000100000001100000000111001111010110000000000100

.ramt_tile 6 10
000001001010010001000111101000000000000000
000010010000110000000100001101000000000000
011000001010000000000111111111100000100000
000000011010000000000011100111100000000000
010000001000000111000011111000000000000000
110000000000000000000011000111000000000000
000000000001010001000011100011000000000000
000000001010000000100000000001100000001000
000000000000000000000000001000000000000000
000000000000000000000011000101000000000000
000010000000100000000000000101000000100000
000001000001000001000011101001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
110000000110010011100010000011100001000000
010000000000001111000000001101101001010000

.logic_tile 7 10
000000000000100011100000010111000000000000000110000001
000010100000010101000011100000100000000001000000000100
011001000000000111100000001111101110000001000000000000
000000100000001011000000000111110000001001000001000000
110010001010000000000000001101111100000001000010000000
100011000001000000000000001101010000000000000000000010
000000000000000000000111100000000000000000100110000000
000000000000000011000000000000001110000000000000000100
000000000000001111000010000001000000000000000100000000
000010100110000011000000000000000000000001000001000000
000001100001010111000111100011111111000010000100000000
000010000110000000000010100000101000100001010000000101
000100000000000000000010000011000000000000010000000010
000100000000001001000010000011001000000010110001000000
000010000000001111100110001001101000000110100000000000
000000100000000101000000000011011101001111110000000000

.logic_tile 8 10
000000000001000000000011110000001010000100000000000000
000000000110100000000011100000011001000000000000000000
011000001000000000000111100000000001000000100100000000
000000000000000111000110010000001010000000000000000000
110000001110000101100110001001011000010111100000000000
010000000110000000000011111001111011001011100000000000
000000000000000000000000010011000000000000000100000000
000100001100001101000010000000000000000001000000000000
000001100000000000000011100000011010000100000100000000
000011000000000101000110000000010000000000000000000000
000000101000000000000011100001101111100010110000000000
000001000001010000000010011011011111101001110000000000
000000000000000111000111011111011100010101000000000000
000000000000001011100110001011011010111110000010000000
010000000000000000000000001000001110010000100000100000
100000000001011001000010000111001111000000100000000000

.logic_tile 9 10
000010000000000000000111100101000000000000000101000000
000000000100001001000000000000100000000001000000000000
011100000000000111010000000111001100000010100000000000
000000000000010000100000000000101010001001000010000000
000001001000000101000110111111011100010111100000000000
000010000110101111100111100011111011000111010000000000
000000000001000000000010100101100000000010000100000000
000000000000000111000110100000100000000000001000100000
000000001011111000000000000111111110111110000000000100
000000000000010011000011110101011000111111010000000000
000010001110100001110111011011000001000011010000000101
000000000000010111100111100101101000000011000001100001
000000000000100001100011011000011101000000000000000000
000000000000000000000111101111001101010000000000000000
010000000000000101000010011111101110100000000000000000
100100100000001001100011011101001001000000000010000000

.logic_tile 10 10
000000100000000000000000000011001000001100111000000100
000001001000000000000011100000101100110011000000010000
011000000000000000000000000101101000001100111000000001
000000000000000000000011110000001101110011000000000000
010001101000100011100010000011001001001100111000000100
110011001100000000100000000000101110110011000000000000
000001000000000011000000010001101000001100111000000000
000000100000000000000010110000101101110011000000100000
000000001010001000000010000011001001001100111000000000
000000000000000011000000000000101111110011000000000010
000010000001010000000000010011101001001100111000000000
000010100000100000000011110000101011110011000000100000
000100000000000000000000000011001000001100110000000000
000000100000000000000000000000101001110011000010000000
010000000000010111100010000101000000000000000100000100
000000000000000000000000000000000000000001000000000000

.logic_tile 11 10
000000000000000000000000000000001000001100111000000100
000010101100000000000000000000001110110011000000010000
000000000000000000000000010000001001001100111000000000
000000001110000000000011000000001100110011000000000010
000000000010000000000000000101101000001100111000000100
000100000001000000000000000000000000110011000000000000
000010000001010000000000000000001000001100111000000100
000001000000100111000010000000001101110011000000000000
000000000000000000000110100111101000001100111000000000
000000000100000000000100000000100000110011000000000010
000000000000010101100000000000001001001100111000000000
000100000000100011100000000000001011110011000000000010
000001000000000101100000000000001001001100111000000000
000010000000000000100000000000001001110011000010000000
000000101000100000000000000011101000001100111000000000
000010000000000000000011110000000000110011000000100000

.logic_tile 12 10
000000000000000001100011100000001010000010000000000000
000000000000000000100000000000010000000000000010000000
011011000100101000000110100000000000000010000010000000
000001001100010011000100000000001000000000000000000000
110000000000011000000000010000011011010000000000000000
100000000000001001000010010000001011000000000000000000
000000000000001000000111000000000000000010000000000000
000000000000001011000100000101000000000000000000000100
000000000000000000000000000001000000000000000110000000
000000100000000000000000000000100000000001000000000000
000000000100010000000000000000011000000100000100000001
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000010000100
000000000111010001000000000000000001000010000000000000
000000000000100000000000000000001001000000000010000000

.logic_tile 13 10
000100000011010001100000011000000000000010000000000000
000010101000000000000010001101000000000000000001000000
011110100000001000000000000111001000001101000000000000
000111101010000001000010111101010000000100000000000000
000000000000010111000000011001000001000001010100100000
000010100000000000000010111001001010000001100000000000
000000000000100001000111100000011100000010000000000000
000000000001000111000000000000010000000000000000100000
000000001010011111100110011011001100010111100000000000
000000001111101111000111101111011010001011100000000000
000101000000000001000000001011101100010111100000000000
000100000000001111000011110101011101001011100000000000
000010101010000011100000010000011101000000100000000001
000001000001010000100010000011001110010100100000000000
000000001110000111100110100001101100000000000000000000
000000100000000000000000000000011111001001010010000000

.logic_tile 14 10
000000000000100001000011101000000000000010000000000000
000000000000000000000100001001000000000000000001000000
011000000000101011100000010001100000000010000000000000
000000000000011001100010010000000000000000000000100000
110010100000000011100000000101000000000000000101000000
010011100000010001100000000000000000000001000000000000
000000000001000000000000001000011111010000100000100000
000001001000001111000000000001001110010100000000000000
000001000000000000000000001001101000001101000000000000
000010001000000000000011101011010000000100000000000100
000000000000000000000000011000001110000000000000000000
000010001000000000000011010101010000000100000000000000
000000000000000000000010100001000000000000000110000000
000000000000000000000100000000000000000001000000000000
000100001000001111000000000101000000000000000100000000
000000000110001101000000000000000000000001000000000000

.logic_tile 15 10
000000000000000101000010110000000000000000100100000000
000100100010001101000111010000001001000000000000000001
011000000001001101000000000001011010010100100000000100
000001000000100111000000001111001001111110110000000000
110000000000000111000000000001000000000010000000000000
110000000100000000100000000000000000000000000001000000
000000000000000101100000001101011110000000000010000010
000000000000000000000000000011000000000100000010100001
000000100000000001000000000001100000000010000000000000
000001001110000000000000000000000000000000000001000000
000010100000000001000000001001111100110100100000000000
000011000000000001100000001111001110100000100000000000
000000000000000000000111000000000001000000100100000010
000010100000001101000111010000001111000000000000000000
000010000011010011000010000000000000000000100101000000
000001000011010000000110100000001100000000000000000000

.logic_tile 16 10
000000000000000000000010000111100000000010000000000000
000000000000000000000110110000100000000000000000100000
011010000000100101100010100001011111000000000000000001
000000000000011111000100000000101010100000000001000000
110100000010001101000000011001111000001110000000000000
010000000100001001100010010001010000000100000000000000
000010100001000101000000000000001110000010000000000000
000000000000101101100000000000000000000000000000100000
000001000000000101000000001011001001000010000000000000
000010000000100000100010010101011111000000000000000010
000000001110001101000110101011101010000000000000000000
000101000000001011100000000011001011000100000000000000
000000000001000101100000000000001010000100000100000000
000001001010100000000000000000000000000000000010000000
000000100000100001100010110000000001000010000000000000
000000000001000000000110100000001101000000000010000000

.logic_tile 17 10
000000100111110001100110001011000000000001010100000000
000001000000110000000000001001001110000010010001000000
011000000001000001100000010111011110010000100100000000
000000000000100000000010000000001011101000000000000000
010000000001010000000000010011111110010000000100000010
000000000000100000000010000000111110101001000000000000
000000001000001001100000000111000001000000010110000000
000001000000001001100000000001001110000010110000000000
000000001000000101100110111000011010010000000100100100
000001001011010000000010101111001110010110000000000000
000001000000000000000110100111000000000000010100000000
000010000000000000000000001001001101000010110010000000
000000000000100001000000000000011000000100000100000000
000000000101000000000011101011001110010100100000000000
000000000000001101100110010111011010001000000100000000
000000100000000101000010101111000000001110000000000000

.logic_tile 18 10
000000000000000000000000000000001000001100111000000000
000000001010001101000000000000001000110011000001010000
011000000111010000000000000011001000001100111000000000
000000000000000111000011100000000000110011000000000000
010000000000110000000000000011001000001100111000000000
000000000000110000000011110000000000110011000000000000
000010101000000000000000000001101000001100111000000000
000000000100001101000011110000100000110011000000000000
000000000000000111000000010101101000001100111000000000
000000000000001111100011110000000000110011000000000000
000000000010000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000001001101000000000000000101101000001100111000000000
000010000000100000000000000000100000110011000000000000
010000000001000000000000000000001000001100110100000000
010000000000000000000000001101000000110011000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000001010000000000000001111011000010000000000000
000000000000000000000000001011101101000000000000000000
011000001101011000000011101000000001000000100010000000
000010100000001011000000000111001100000010000000000000
000000100000000000000000001111100000000000000000000000
000001000000001001000000000101000000000011000010000000
000000000000000011000000000001111100000100000100000000
000000000000000001100000000000000000000000000001000000
000000000001000000000110001000001100001100110000000000
000000000000000000000010000111010000110011000000000000
000000000000001011100000010000000000000000000010000000
000000000000000001000011110111001111000010000000000000
000000000000001000000000000111100001000000000100000100
000001000000001111000010100000101000000001000000000000
010001000001001111000000010000000001000000100010000000
100000100000000011100010110101001110000010000000000000

.logic_tile 21 10
000001000111010000000000000000000000000000100100100000
000000001100101111000000000000001110000000000000000000
011000000000000111000000001000000000000000000100000000
000000001100100000000000000111000000000010000000000000
010000000000000001100000000011000000000000000100000000
100000000000000000000000000000100000000001000010000000
000000001000100000000000000000001100000100000100000000
000000000001000000000000000000000000000000000000000000
000001000000000000000111100000011001000100000000000000
000010101100000001000000001111001110010100100010100000
000001000000000011100000000001000000000000000100000000
000000100110000000000000000000000000000001000000000000
001000000000000011100110010011100000000000000100000000
000000000000000000000011010000000000000001000000000000
000001000000000001000000000111101010001000000000000000
000010000000000111100000001111000000001110000010100010

.logic_tile 22 10
000001000000000000000000000000000000000000000000000000
000010000000010000000011110000000000000000000000000000
011000000000001101000000010000000000000000000000000000
000000001010001011100010100000000000000000000000000000
010000100001000000000000000011111011010100000010000011
010001000000100000000000000000001010100000010000000010
000000101110010101100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000010100000110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000111010000000001111001010000000000100011
000001000000000000000000000000011100101001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000010
000000000000100000000000000001000000000010000000000000

.logic_tile 23 10
000000000000010000000000000001100000000000000111100010
000100000100100000000000000000000000000001000000100001
011000000000001111100000000000011000000000100000000001
000000000000001011100000000101001101010100100000000000
000000000000000000000000000000000000000000000000000000
000000000100011101000000000000000000000000000000000000
000000000000000111000000011000000000000010000100000000
000000000000000000100010011111000000000000000000000000
000000000000000000000110010000011011010000100000000100
000000000000000000000011001011011010010100100000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000011110000010000100100000
000000000000000000000000000000010000000000000001000100
010000000000100000000000010000000000000000000000000000
000001000001010000000010000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
110010000000000000000110000000001000001100111100000000
010000000000000000000000000000001001110011000000000100
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011101000011110001100110100000100
000000001010000000000000001111000000110011000000000100
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011010000000010000000000000000001000000100000100000000
000000000000100000000000000000010000000000000000100000
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000001000000100000100000000
000001000110000000000011100000010000000000000000000100
000000000000000000000000000011100000000000000100000001
000000000000001001000000000000000000000001000000000000
000000100000000000000000000000011010000100000100000001
000011000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000001000100000101100000001000000000000000000110000000
000000000000100101000000001101000000000010000000100000
011000000000000101000111010011111001111111000000000000
000000000000000101100110100111001011010110000000000000
010000000000000001100011100001100000000000000100000000
110000100010000000000110100000000000000001000000100001
000010100000011101000010110001001011110000000000000000
000010101010100101000110100001001100100000000000000001
000001000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000100
000000000000000001100000000001111001100110000000000000
000000001100000101000010101101011010011000100000000000
000000000100001000000000011111011111110011000000000000
000000000000000101000010010111101101000000000000000000
000000000000001101010000000000000001000000100110000100
000000000000001001000000000000001001000000000000000000

.logic_tile 3 11
000000000000000000000010110111000000000000000110000000
000000000000000000000111100000100000000001000000000000
011000100001010000000000001000011101000000000000000000
000001000100101101000000001011001100000000100000000000
010001000000010001100011010000000000000000000100000001
010000000000000111000010111101000000000010000001000000
000000000000000000000000000000011000000000100000000000
000000001110000000000000000000001110000000000000000000
000000000000000000000000010111100000000000000100000000
000000000000001101000010010000100000000001000000000100
000000000000011001100010000111000000000000000100000100
000000000000000001000000000000100000000001000000000001
000001000001011000000011000101011111100010000000000000
000010100000010001000010011011101000000100010000000000
000110001000000000000000000101001100010111100000000000
000100000000000111000010010101001001000111010000000000

.logic_tile 4 11
000000000000000111000110000011101010000000000000000000
000000001001011111000000001111101010010000000000100000
011000000000001111100000000000000000000000000110000000
000000001010001011000000000111000000000010000000000000
110000000000001001000010001000000000000000000100000000
000001001000001011000010010101000000000010000000000000
000100000001000011100000001101011000010111110000000000
000000000110100000000000000111101000011011110000000000
000000000000000000000111010001100000000000000100000000
000010100000001111000110100000000000000001000000000001
000000000000001000000111000001001101100000000000000000
000000000000000111000000001101011000000100000000000000
000100000000001011100110100011001000010001110000000100
000110100000001011000100000111111100110110110000000000
000010000001010000000000000000011100000100000101000000
000000000000100001000000000000000000000000000000000000

.logic_tile 5 11
000000000000100111000110010011111101101010000000000000
000000000001000000100011111011101011000101010000000000
011000001000010011000000001000000000000000000100000100
000000001010000000000000001111000000000010000000000000
110001000000110001000010101001111011100010000000000000
110000000010000000000100001011001111000100010000000000
000000000000000001100011110111111101110011000000000000
000000001110000011000111110001001011000000000000000000
000000000000100101000010100001001111100000000000000000
000000000000010000000010101101101010000000000000000000
000000100000000011000111000001001010110011000000000000
000011100100000111000010011011101100000000000000000000
000010000001001101000011100111000000000000000101000000
000001000000000001100110110000100000000001000000000000
000000100000100101100010000111000000000000000100000000
000001001111010000000110000000000000000001000000100000

.ramb_tile 6 11
000000000000101000000000000111011010000000
000000010001000111000000000000100000000000
011000000000101000000000000011111000000000
000000000001001011000000000000100000010000
110001000110000001000011100111111010000001
010000100000001111100000000111100000000000
000000000000001001000000001101011000001000
000000000000001011000000001011100000000000
000010000000000001000010011101011010000000
000011100110001101100111100101000000010000
000000000011011101000111100001011000000000
000000000110000111100011110011000000000000
000000000000100001000000000011111010000000
000000001000010000000011110101000000010000
110000000000100000000000010011011000000000
010000001100000000000011111011000000000000

.logic_tile 7 11
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000000000000000000000001000
000011001101000000000000000001100000000000001000000000
000010000000111111000000000000001110000000000000000000
000000000100000000000000000011001001001100111000000000
000010100001010000000000000000001000110011000000000100
000000000001010000000000000001101001001100111000000000
000000000000001111000011110000001101110011000000000100
000001100000000011000000000011101001001100111000000100
000000001000000000100000000000001000110011000000000000
000000000000000111100011000001101000001100111000000000
000000000001010000100000000000001111110011000010000000
000000000000100000000010010101101000001100111000000000
000000000001011111000011010000001111110011000010000000
000000000110010000000000000001101001001100111000000010
000000001100100011000000000000001011110011000000000000

.logic_tile 8 11
000000000000000101000010101000000000000000000100000000
000000000000101001000100001001000000000010000001000000
011000001100000111000000001000000000000000000101000000
000000000000000000100011000011000000000010000001000000
110010100000001001000000010011011110010111100000000000
010000000000000111000010000001011110000111010000000000
000100100000000101100000010101100000000000100000000000
000111100001010000100011100001001011000000110000000001
000000000000000001000011100011101010010100110001000000
000001000000000000100111111111101010011000110000100000
000000000111110011100011000011100000000011100001000000
000000000001111001100000000111001001000001000000000000
000010101110001011100110001001101101000110110000100000
000000000000100001000000000111011111000000110000000000
000100000100000101100111101000000000000000000100000000
000101000001010000000011111101000000000010000001100000

.logic_tile 9 11
000000000000000111100000000011011100010001100000100000
000000001010000000000010011001111101110001110000000000
011001000010000000000011101011000001000010110100000000
000010101110000000000110100101001011000000010010000000
110010000000010011000110000000000000000000100110000001
100001000000100000000010100000001110000000000000000000
000110001000000000000011011101101110000111000000000000
000101000000000111000010100111110000000010000010000000
000000000000000111000111010000001010010000000000000000
000000000001000111000011110000011010000000000001000001
000000000000001000000110010011101010101000000000000000
000010100010001011000111010011111000100000010000000000
000000100000001001000010010011001111010001100000000000
000000000000001111000011011001101111110001110010000100
000000101110001000000010000011111001111100110000000000
000001000000001111000000001111011001011100100000000001

.logic_tile 10 11
000000100000000111100011000101001000010111100010000000
000001000000000000100011101011011100001011100000000000
011001000000001000000000010001101101000110100001000000
000000100000000001000010100001001100001111110000000000
010000000001100000000000000000011010000100000100000000
010000001101100111000000000000010000000000000000000000
000010000001000001000000000000011100000100000100000000
000001001100101111100011110000010000000000000000000000
000100000000001000000010010000000001000000100100000000
000000000000001011000110000000001001000000000000000000
000010101111010001000111000111011111000010100010000111
000001000000100000000111001011011111000000010011100001
000000000000001001000110000011111010000000000000000000
000010100001001111000000000000100000001000000010000000
010000000001000000000111100101101110000110100000000000
100010100000100000000010110111011000001111110000000010

.logic_tile 11 11
000000000000000000000000000111001000001100111000100000
000000001110000000000000000000100000110011000000010000
011000001111100111000000000111001000001100111000000000
000110101110110000100010010000000000110011000000000010
010000000000000111100011110011001000001100111000000000
110000000000010000100011000000000000110011000000000010
000000000000000000000000000001101000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000000001000000000000001000001100111000000000
000000000110010000000010000000001101110011000000100000
000010000000000000000000000000001000001100110000000000
000101000000000000000000001101000000110011000000000010
000000001100001101100000000000011000010000000000000000
000000000000000011100010000000001010000000000000000000
000011100000000000000000000000000000000000000100000100
000001000000000000000000000111000000000010000000000000

.logic_tile 12 11
000000000110000001100000000001000000000000001000000000
000000000110000000000010100000001110000000000000000000
011000000000001000000110010011001001001100111110000000
000000000000000001000010000000101011110011000000000000
010000000000100000000000000011001001001100111110000000
000000000000011101000000000000101111110011000000000000
000000000100100001100000010001101001001100111100000000
000010001100010000000010100000001110110011000001000000
000000000000000000000110010011101001001100111110000000
000000001110000000000010000000001010110011000000000000
000000001000000111100011110001101001001100111110000000
000000100011000000000011110000101101110011000000000000
000000000000000001000000000001101000001100111100000000
000000100000000000000000000000101001110011000000000010
110000000000001000000010000011101000001100111100000000
100000001101000111000100000000101010110011000000000010

.logic_tile 13 11
000100101110000001000000010101000001000000000000000000
000101000000001101000011010000001010000000010010000000
011001000001000111100010100001101010010000000100000110
000000100100100000100110110000111101101001000000000100
000000000000101111100010110111111101100000000000000000
000000001000010111000110000101111111110100000000000000
000000001000001101000010100111101100010000000010000000
000000000000000001000011100000001100101001000000000000
000000000000101001000111110001011100000010100000000000
000001000000011011100010101011011110000001000000000000
000000001100000000000111001111001001000111010000000000
000000000000000000000110001001111010000001010000000001
000001000000100011100111001001101111010101000010000000
000010000000011111000100001011001011111101000000100000
110001000111110011100110100001001111001110100001000000
100010100111010000000011101101011011001100000000000000

.logic_tile 14 11
000101000000010111000011110011011101010100000000000000
000010000000000000100111100000011100100000010000000001
011110101010001000000000011000000000000000000100000001
000000000000001101000011011101000000000010000000000000
010000000001011111100111101001011110000001000000000000
010000000000000101000010011111111101010000100000000000
000011100100000101100010110001101010011100100000100100
000000000000000000000110000101101110011100010000000010
000000001010110011100000011001000000000001110000000000
000000000000010000100010101101001111000000100000000010
000101000000000001100011000000011010000100000100000000
000000000000000111000010000000000000000000000000000100
000000101000011000000011101000011111000000100000000000
000011001100000111000100000001001101000110100000000000
000000000000001000000111100101000001000011100001000000
000000001000000011000010101101101100000001000000000000

.logic_tile 15 11
000000000100000000000111001000011001010000000000000000
000100001010000000000000000101001110010110000000000000
011011100001001011100011101000000000000000000100000010
000011000001000001100010010101000000000010000001100000
110100000000000000000010000101111000001111000000000000
100000000000000000000111111011110000000100000000000000
000000100001001011000000000001111000010000000000000000
000010100110100011000010111011101011100000100000000000
000000000000010000000011111001100001000011010000000000
000000000000100000000111000011101001000001100000000000
000011100001010000000000000000000000000000000110000100
000001000000000011000000001001000000000010000000100000
000000000000000000000000000000011110000100000011100000
000000000000000000000000001101000000000000000000000110
000000000000100111000111000000011110000100000100000010
000000000000000101000000000000010000000000000000000000

.logic_tile 16 11
000001001011000101100011010111000000000001110000000000
000010100000010000000011101101101111000000010000000001
011000000000000101000010100000000000000000000100000110
000000001001010000100100001101000000000010000000100001
110100000100000000000111100011011000000010000000100000
100000000001010000000110000000010000000000000000000000
000001000011010000000110111011101111000010100000000000
000000100000000000000011100001101101000010000010000000
000000000000001101000010001001011101000000100000000010
000000000110000111000000000011001011000000000000000000
000001101100000001100111000000000000000000100100000100
000011000001000101000111100000001101000000000000000000
000000000000000101100010101001001110011100010000000000
000100000000001001000010010111101001101011000000000000
000000000010000101100000001011000001000001110000000000
000000000010000000100010011111001011000000010000000000

.logic_tile 17 11
000010100000100111100010100011000000000001010000000000
000000100000010000100100001011101111000010010000000100
011000000000000000000000000111101011000000010000000000
000000000100100000000011000011101011001000010000000000
010000000000000111000010000001011011010000000010000000
110000000001000000100000000101001111100000100000000000
000000100000001000000111110111000001000011110010000000
000010101000100001000011110011001110000000010000000000
000000000000000101000110100001011111010110000000000000
000000000000000000100011010000001011100000010000000000
000001100110000001000000000000000000000000000100000000
000000000100001101000000001001000000000010000000100000
000000000000000111000010001000000000000000000100000000
000000000000000000100100001001000000000010000000100000
000010000000000000000010001000011100000100000000100000
000000000100000101000000000011000000000000000010000000

.logic_tile 18 11
000000001110001000000000000111100000000000100000000000
000000000000000011000000000000001101000001000000000000
011000000010011101100010100000000001000000100100000011
000000000000101011100100000000001101000000000011000001
110000100000000000000010000111011000000110100000000000
100000001110000000000011100000111000001000000010000100
000001100000101000000010100000001011010010100000000000
000010100001011111000000001101011001000010000001000000
000000001000000000000000000101111110000100000000000000
000011100001011111000011100000000000000001000000000000
000010100001000111000111000101100000000010000000000000
000000000100100000100100000000100000000000000001000000
000000001000000000000000011001111110001001010100000010
000000000000100111000011000111011100000111010000000000
001000000000100001000000000000011001000000100000000001
000000000111000001100010010111001100010100100000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000010000000000000000000000000000
000011101011110000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000111100000010000000000000000000000000000
000111100000100000000000000000000000000000

.logic_tile 20 11
000000000000000001000111100111111110001001000000000000
000000001100000000100011011001010000001010000000000000
011010000000000001000000000101101110001000000000000000
000000000000000000100000000001011110001000010000000000
110010000001001001100011100101001000000100000000000000
010001001010100001000010110000110000000001000000000100
000100100000000111100000000101011101010010000000000000
000100000000000000100010110000101000100001010000000000
000000000000000101100010110101001101011101100000100000
000000000000000000000011100101011111011110100000000000
000000100000101000000000000000000000000000100100000100
000100000001010011000010000000001100000000000010000010
000000000001100111000110000000000000000000000100000100
000010100100101111100011000111000000000010000000000000
000000000000000000000010000011100001000011100000100000
000000000000001111000110011111101011000001000000000000

.logic_tile 21 11
000010000100001111000011101001001111000010000000000000
000000000000000001000010110011011101000000000000000000
011000001110010111000111001000001001010010100000000000
000100000000000011000000001001011000000010000000000000
110000000010010011100000000000000000000000100100000000
100000000000100000000000000000001010000000000000000000
000000001111000000000010000111101111000110000100100000
000000001110000000000011110000101101101000000000100100
000001000001010001100000000111101111000000000000000000
000000000000100000000010110001001011000000100000000000
000000001100000000000011010111011000000010100110000000
000000000000000001000111000000101100100000010010000010
000010000000000001100010010000001000000100000110100110
000000001100001111000111000000010000000000000000000010
000000000000000000000111001011000000000000000000000000
000010100000000001000100001101100000000011000001000000

.logic_tile 22 11
000000000000100000000000000000000000000000000000000000
000000001111000000000011100000000000000000000000000000
011001000001010000010000000000000000000000000000000000
000010100010100000000000000000000000000000000000000000
110000000000100111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000100000000001100000000101100000000000000100000010
000001000000000000000000000000000000000001000001000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010001000000001000001000000010000000000100
000000000010100000100000000011010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101000000000000000100000000
000000001100000000000000000000000000000001000001000100

.logic_tile 23 11
000001100000000011100000000000011110000100000100000010
000001000000000101000000000000000000000000000000000010
011000000001011000000011000001100000000001110000000100
000000000000000001000000000001001010000000010000000000
110000000000001000000000001000011000000100000000000000
110000000000001111000000000111010000000110000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000001
000001100000000000000000000011000000000000000100000000
000011100001010000000000000000000000000001000010000010
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000011100000000000000101000011
000000000000000000000000000000100000000001000011000001
011010000000000000000000000000000000000000100101000100
000000000100000000000000000000001101000000000011000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100001010000000010000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010000000000000000000000111000000000000000100000000
000001000000000000000011110000100000000001000000000100
010000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000001000000000000000000000000000010000101000000
000000000000000000000000000000001111000000001000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000110100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000001000000000000101101011100001000000000000
000000000000000101000010111011111110000000000000000000
011010100011010000000000001101001001000010000000000001
000000000000000000000000000011011111000000000000000000
110000000110101101000000001111111110100010000000000000
000000000000001001100010111011011010000100010000000000
000100000000000000000000010001011101000000000000000110
000000000000000001000010000000001010000001000000100000
000000000000100111000010010011001110001111000000000000
000000001010000000000110001111110000001110000000000010
000000100000000101100010010000000000000000000100000000
000001000000000011000010010011000000000010000000000000
000001000000100001100110011011101010100010000000000000
000000101001010000110011101111001110000100010000000000
000000100000001001100110110000000001000000100100000000
000001000000001001100010100000001101000000000000000000

.logic_tile 3 12
000000000000000111000011100000001100000100000100000010
000010100110000000100110110000010000000000000000000000
011000000000000111100000001000000000000000000100000010
000000000000010000000000001111000000000010000000000000
110010100000000000000000000000011110000100000100000000
000000000001000000000000000000000000000000000001000000
000010101110000000000000000011101000100000000000100000
000000000000010000000000000001111111001000000000000000
000000000010000000000111000000000000000000000110100100
000000000000000000000000001111000000000010000000100000
000000000001010000000000010000000000000000000110000100
000000000000100000000010011001000000000010000000100000
000001000000000000000010000000011000000100000101000000
000000000000010000000110110000000000000000000000100100
000000000000011000000010000000011110000100000100000000
000000000000001011000011000000010000000000000000100001

.logic_tile 4 12
000000001111110000000011111101111011000001000000000000
000000000001110101000010110111101010000000000000000000
011010100000000111000011000011100000000000000100000000
000000001110000000100000000000100000000001000000000000
110000000000001111100111100111100000000000000100000000
010000000000000001100000000000100000000001000000000000
000000100000000111100000010001001010000000000000100000
000001000000000111100010001001001010000000100000000000
000000000000001000000000000000000000000000100100000000
000000000000000111000011100000001011000000000000000000
000010100000000000000111100000000001000000100100000000
000000000001000000000111100000001101000000000000000000
000000100010000000000000000001111000000001000000000000
000010100000000001000000001001011100000000000000000000
000100000011010111000000000000000000000000100100000000
000000000000000000100011010000001110000000000000000000

.logic_tile 5 12
000000000000100000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000000
011010100000001101100111110000011011000000000000000000
000000000100001111000110111011001000000100000001000000
010001001000001000000010000000000001000000100100000000
110000000000001011000010010000001000000000000000000001
000100000000011111100000010011111101100010000000000000
000000000001111011100011011101101011001000100000000000
000000000100000000000010010101100000000000000100000000
000000000111010000000110010000000000000001000000000001
000000000000000000000000000000001100000100000100000000
000000000000000011000010010000010000000000000000100000
000000001011000000000000001000011001010000100001000000
000000000000110000000000001111011001010100000000000000
000000000000000000000111110000000000000000100110000000
000010100000000000000010110000001010000000000000000000

.ramt_tile 6 12
000000000000110111100011100011011000000000
000010100110010000100011100000100000001000
011001100000100111000000010101011010000000
000011100001001111100011110000000000000000
010000000010100111100000001101011000000000
010010000000000000000011111001100000000000
000000000000000111000110101111011010000000
000000000000000000100000000111000000000000
000000000000100000000011111001011000000000
000010000000000000000111111011100000000100
000000000000000111100000011101111010000000
000000000100001001000011110011100000000100
000000000000000111000000000001011000000000
000000100000000001100000001011000000010000
110000001000000000000000000001111010000000
010000000000000111000000000111000000000100

.logic_tile 7 12
000011100000000000000000000011001000001100111000000000
000011000000000000000000000000001110110011000000010001
000000000011000011000110100011101001001100111010000000
000000001101110000000100000000001001110011000000000000
000000000000100000000000000011001001001100111000000010
000000000001010000000000000000101100110011000000000000
000001001100000000000010000011101001001100111000000000
000100100000100000000100000000001100110011000000000100
000000001100100111000011000011001001001100111000000001
000000000001010000000100000000001011110011000000000000
000010000000101001000000000011101001001100111000000000
000000001011001011100000000000001111110011000000000100
000000001000000001000000000001101001001100111000000000
000000000000000000100000000000001100110011000010000000
000100000001011000000000000011101001001100111000000000
000100000100000011000011010000001110110011000000000001

.logic_tile 8 12
000000000000000000000000001000001011000010000000000010
000000000000000000000011101111011011010110000000000000
011000000000001111000000000011011101000000100100000000
000010100000001111000011110000011111101000010001000000
010000000000000000000000001101100001000010110100000000
100000000100001111000011101011101110000010100001000000
000001100000011000000010011000000000000000000100000000
000001000001011101000010110001000000000010000000000000
000110100000100000000000001101100000000010010000000100
000001000001010001000000000001001001000001010000000000
000000001000100001000011001000000000000000000100000000
000000000101000000100010000011000000000010000000000100
000000001010000000000000001111001010001110000100000000
000000000100000001010000001011000000000110000001000000
000010100001000011000110101001111100001110000100000000
000000000001110000100010011011110000000110000000100000

.logic_tile 9 12
000010000001010000000000000011011001101001000000000001
000001000000101001000011111111101100010000000000000000
011000000001000001100111101111011100100001010000000010
000000000110100011000110110001101011100000000000000000
000000100000100000000000000111000000000000000110000000
000011101110010101000011000000100000000001000000000000
000100000000000101000000010001011000001101000101100000
000100001111011111100011110101000000000100000000000000
000000000000000001000110101111101100001011000000000100
000000000000000000000011110111000000000001000000000000
000000000000001111000011111011000001000011100000000000
000000101110000011000111110011101001000001000000000000
000010100000000000000111011011111011000000000000000000
000001000000000000000011011001101010000100000000000000
000000000001001111100000001011101000000010000000000000
000000000100000101100000001101110000001011000000000000

.logic_tile 10 12
000000001001110000000110110000011101000010100001000000
000000000111110000000111110101001110000110000000000000
011000000000000111100111011000001100010110000000000000
000000000000001111000110101001011011010000000000000000
010101000001000011100011110000011000000010100000000000
110010000000110000000011000101001001000110000000000000
000000000000000000000011111000011010000010100000000000
000000000000000000000110111101011001000110000000000010
000010000000001000000011111011000000000010100000000000
000001000110001011000010000011101010000010010000000000
000010100000010111000111101001101101111110000010000100
000001000000100001000100001111101101111101010000000000
000000000111011000000011000111000000000000000100000000
000000001011010011000010000000000000000001000000100000
010000000001110111000000000001101110010000000000000000
100000000001010000100010000000011111100001010000000010

.logic_tile 11 12
000000000000001111100000010001100001000000001000000000
000001000000001101000011010000001110000000000000001000
000000000000001111000000000001001000001100111000000000
000000000001001111100000000000001010110011000000000100
000001100000000001000010010001001001001100111000000000
000011001110000001000011100000001010110011000010000000
000000000001001001000000000001001000001100111000000000
000000000000101011000000000000101011110011000000000001
000000100010000000000010000101101000001100111000000000
000001000000000000000000000000001011110011000010000000
000000000000000000000000000101001000001100111000000001
000010000000000000000000000000001110110011000000000000
000010100000101000000111100011001000001100111000000010
000000000000011111000000000000101111110011000000000000
000001000000000111000000010001101001001100111010000000
000010000010000000000011110000001111110011000000000000

.logic_tile 12 12
000000000001000001100000000001001001001100111100000000
000000000000101101000000000000001100110011000001010000
011000000000001001100000010011001000001100111100000000
000010100000100001000010000000101011110011000000100000
010001000000000000000110010011101000001100111100000000
000000000000000000000010000000001011110011000001000000
000001000110001000000000010001101001001100111100000000
000010000001001101000011000000001011110011000000100000
000010100000000000000000000001101001001100111110000000
000010000000100000000011010000001101110011000000000000
000000001000000111010111000001101001001100111100000000
000010100000001011100011110000101010110011000000000100
000010000000100000000000000111101001001100111100000000
000001000000010000000000000000101111110011000010000000
110000000000100000000110010001001001001100111100000001
100000000001010000000011000000001101110011000000000000

.logic_tile 13 12
000000000000000000000010001111101111000010100000000000
000000000000000000000000001001011100000010000000000000
011001000000100011000010111000000000000000000110000000
000000000000000000000111101101000000000010000010000000
110001000001001101000111101001011100001011000100000001
100100100111101101000100001101110000000010000000000000
000010101110000001100010111101001100001000000000000000
000000000000001111000011111111100000001110000000000000
000001000000000000000111000101000000000000000100000001
000010000000000011000111000000000000000001000000100000
000110101010000000000110101000001111010010100000100000
000101000000000001000100000101011000000010000000000000
000010100010000000000010010001100000000000010000000000
000000000000000000000111000101101101000010110000000000
000100000100001101100000000111111010110000010000000000
000000100001000101000010001011001111100000000000000000

.logic_tile 14 12
000000000000111101000000001011111010001010000100000000
000000000000011111000011111011110000001001000001100000
011100000000000001000111100101111010111011110000000000
000000000000000000100110101111011011101011010001000000
110000000000100111000010110000011011010010100100000001
100000000000011111100111011011011001010000000010000010
000000001010000111100011100111001011010000000000000100
000000001110000000100010010000101001100001010000000000
000000101100001000000111010111001011000000000000000000
000011100000000101000011110011001111011100000000000000
000001001100010001100110010000001011010010100010000000
000010100000000000100111100001011000000010000000000000
000000000000000000000111000011111010001010000100000000
000010100001010111000111010001010000001001000010000000
000110100001010000000110100001011000010110000100000010
000111000000000000000000000000111101100000000000000000

.logic_tile 15 12
000000000000000001000000001001101010001010000000000000
000010100000010000100000000101110000001110000000000000
011001000000101001100110010001111101101111100000000000
000000100000010011100010100001101000011110000000000000
010001000100001101000011110000000000000000000101000001
110010100000000101000011100111000000000010000000000000
000000000001001111000010100000000000000000100100000001
000000000001110001100000000000001101000000000000000000
000000000000000001100110101001001011110010110000000000
000000000001001001000000001101001100101011010000000000
000001100000000101000010001101001100000000000000000000
000100000000000111100100000011001110001000000000000000
000000000101000101000011100011101100010100000000000000
000000000010101101100100000000101111001000000001000001
000001000110000000000000001000011001010000100000000000
000010000000100000000000001011001010000000100010000000

.logic_tile 16 12
000000000000000111100111000011100000000000000100000010
000000001000000001100000000000100000000001000001000000
011110100110000101000110000111000000000000100000000000
000110001010000000000000001111001010000000110001000010
110001000001100101000000010011011001000000000000000000
100000000000111101000010000101011110000000100000000000
000100001011000101100000010000000000000000000100000000
000000000001110000000010001001000000000010000000000100
000010100010010101100000000101011011000000000000000000
000000100000100000000000000000111010100000000000000010
000010100001010000000011111001000000000000010000000000
000001000000000000000111001111001000000001110000000010
000000000000100011000000000111111001000000100000000000
000000000000000000000011000000001111000000000000000000
000000000000001001100110000011100000000000000100000100
000001000000000101100110100000100000000001000000000000

.logic_tile 17 12
000000000000001111000000011111001011101000010000000000
000000000000000001100011100101001001001000000000000000
011001000000000011100111000000001010000100000100100000
000000000000100000000110010000000000000000000000000000
110000000110001111000010000001111000010110000000000100
100000000000001111000000000001011100010101000000000000
000010001101010001100000000000001110000100000100000000
000000001010000001000011110000010000000000000000000000
000010100000101000000010001000000000000000000100000000
000000100000000101000000001011000000000010000000100000
000100000000000000000110111000001011000010100000000000
000100000101010000000011111011011011000110000000000000
000000001010001001000011100000001100010000100000000000
000010100000001011000100000111011001010100000010000000
000100000000100000000000001000000000000000000001000000
000010100001000000000000000101001000000000100000000100

.logic_tile 18 12
000000000000000101000000000101101010000110000000000000
000010100000000000000010000111001011000010000000000000
011010000100001111100111110000011011010010100000000000
000010100110001111100011111011011110010100000000000000
010011000000000001100110000111100001000001110000000000
010000000000001001000011101111101110000000100000000010
000000000001010111000111000011101010010000000000000000
000000000000001001100111101011001100010000010000000000
000000000110000001000011100001000001000000000010000000
000000100010000000100100000000001010000001000011000100
000010000001000000000000000001111000111011110001000000
000000000000000111000000001101101110010111100000000000
000000000000011111000111100001100000000010000000000001
000000101000001101000100000000100000000000000001000000
010000000000001111100000001000000001000000100100100101
100000000010000001000011110001001011000000000011000000

.ramt_tile 19 12
000000000001000000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010100000000000000000000000000000
000010001011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000010001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001100000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000101000000000000000000000000000000000000

.logic_tile 20 12
000010000000100000000010110011011101100000000000000000
000000000000011101000110010101111000000000000000000100
011000000000001101000010101011111100000010000000000000
000100000000001001100111101101011011000000000000000000
110010000001010001100000000000000000000000000010100001
110000000000100001000011111001001100000000100001000000
000100000001000000000111111101111000000010000000000000
000000000000100000000011111111111111000000000000000000
000010100000000000000110000001000000000000000100000100
000001001100000011000000000000100000000001000000000100
000000000000110000000110000000000001000000100110000100
000000000001011001000011100000001001000000000000100000
000000000000010000000011110000000000000000000100000000
000000000000000000000011010001000000000010000010000100
000001001000000000000000011001001100000000000000000000
000010000110000000000011000001101010000001000000000000

.logic_tile 21 12
000010000000001111100010000011101001100000100000000000
000000000100001101100000000101111100100001110000000000
011001000000100000000000010111111100000100000000000000
000010100000000000000011110000111101101000010000000000
110110000001010101000000000111001110000010100000000000
110001001100000000100000000000101110100000010000000000
000000000000000000000000000000001101010000000000000000
000001000000000000000000000000011111000000000000000000
000000000100001000000111000001000000000000000100000000
000000000000000111000110010000000000000001000000000001
000000000001000000000111000001000000000000000100000000
000000000000001101000111000000000000000001000010000000
000000100000001001100011111000000000000000000100000000
000001000000000001000111011001000000000010000010000000
010000000000110000000110000000001100000100000110000000
000000000000100000000110110000000000000000000000000000

.logic_tile 22 12
000000000000000000000010110000000000000000000000000000
000000001110000000000111110000000000000000000000000000
011010000000000101000000000000000001000010000000000000
000000000000001001100000000000001000000000000001000000
010000000000000000000000000000011010000010000001000000
010000000000000000000000000000010000000000000000000000
000000001100010101000000000101100000000000000110000010
000001000000010000000010110000000000000001000000000000
000010100000000000000010000000000000000000000000000000
000001000100000111000100000000000000000000000000000000
000000000000001011100000000000000000000010000000100000
000001000000100011100000001001000000000000000000000000
000010100000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000010000001
000000001111010000000000001001101100010111100000000000
000001000110000000000000000011001101000111010000000010

.logic_tile 23 12
000000000001010001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000001010000100000100000000
010000000000001001000000000000000000000000000000000100
000010000000000000000000000000000000000000100100000100
000000000000000000000000000000001000000000000000000001
000000000000010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000101111000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000010000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000100000000000000000000001010000000000000000001
000001000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000010001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000010000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000001100000000000011000000100000100000001
000000000000000000100000000000000000000000000001000100
011010000000001011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000011100000000000001111000000000100000001
100000000000000000100000000101011010010000000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011100111000000000000000100100100
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000011000010110100100000000
000000000000000000000000000001001101010010100000100000

.logic_tile 2 13
000001000000100000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
011000000000000000000000000000001010000100000100100001
000000000000000000000000000000010000000000000000000000
110000000000000000000011100000011100000100000100100010
000000000001010000000111110000000000000000000010000100
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100001000001000111000000011110010000000000000000
000000000110100000100100001101001111010110000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000010011100000000000001101010100000000000000
000000000000100000100000001111011101010000100000100001

.logic_tile 3 13
000000000000101101100000000000011010000100000100000000
000000000000001111000000000000000000000000000001000000
011010100000000000000111000101000001000000100100000000
000000000110000111000100000000101110000000000000000000
000000000100001000000010001001001111100010000000000000
000000000000000011000000001101011000000100010000000000
000011000000001111100010100000001101010000000010000011
000001000000001001100011010000001100000000000000000001
000000000000001001100000010000001101010000000000000000
000000000110001001000010111011001010010000100010100000
000010100000001001100000000000001110000000000000000000
000001001100000011000000000111011010010000000000000000
000000000010100000000010000000011011000100000101000000
000000000000011111000010000000011100000000000000000000
010000000000001001100000000001011111000000000010000010
100000000000000001000000000000001001100000000000000001

.logic_tile 4 13
000000000000000101000111101000000000000000000100000100
000000001010000001100000000011000000000010000000000000
011000000000010000000111101000000000000010000000000001
000010001100100000000100001001000000000000000001000000
010000000000000111100000000001011100000100000001000100
100000000000001011100000000000000000000000000000000000
000000000000001000000110100101101110010100000000000000
000000000100000111000000000000101001001001000000000001
000001001000100011000000001000011111010000000100000010
000010100001010000000000001111001101010110000000000000
000110000001000111000000010000000000000000000100000010
000100000100100111000011100011000000000010000000000000
000000101110001111000000001101101110100000000001000001
000000000000001011000000000111001010000000000000000011
000110000000000111100011100001011100001110000110000000
000001000000001001100100000101010000001001000000000000

.logic_tile 5 13
000000000000001011100011010101100001000010000000000000
000100000000001111100011100000001010000000000000000000
011010100000000101100110001001001110100010000000100000
000010100000001011100000001111011001001000100000000000
110000000000101001000000000001001011010100000100000010
010000000001010011000011110000001110101000010000000000
000010000001010111100011110001101010000001000000000000
000001100000100101000011011111000000000110000010000000
000110101000001111100000000001111000000000000100000000
000100000000000001000010000000010000000001000000000001
000010100001000000000000011111001100011100100000000000
000001001110000000000010111101001110001100000000000000
000000000000000111000010100000000001000000000001000001
000000000000001111000010111001001111000000100011000011
000010000001000001100110000011111010001000000000000000
000001000000000000100110100011111011000110100000000000

.ramb_tile 6 13
000001000110000000000000000000011010000000
000010010000001001000010010000000000000000
011000001001010001000000000000011000000000
000000001110101001100000000000000000000000
110000000000000001000000001000011010000000
110000000000000001000000000111000000000000
000001000001000000000000001000011000000000
000000101010101001010000000001000000000000
000010100000000000000010000000011010000000
000001001110000000000000000001000000000000
000000000111110000000000000000001000000000
000000001010000000000000000101010000000000
000000000000000000000111100000011010000000
000000000000010000000100000101000000000000
010000000000000001000000000000001000000000
010000001100100000000000001011010000000000

.logic_tile 7 13
000000000000000101000010100011101000001100111010000000
000000000000000000100110110000001110110011000000010000
011000101000000000000000000111001001001100111001000000
000111100010000000000010110000001111110011000000000000
110000000000100111100011110111101001001100111000000000
110000001000110000000111000000001100110011000000000001
000011100001000000000110000101101001001100110000000000
000001001010000000000011100000101110110011000000000001
000000000000000111100000000001001001000010000000000000
000000000000000000100000001001011001000000000000000000
000001001001011101100000000101001011111111110000000000
000000000110100101000000000011011011111111100000000001
000000000000000011100010000101001111000000000110000110
000000000111000000000110010000111110100000000001000001
010000100000001111000010010000011110000010000000000000
100001100110000011110010100000010000000000000000000000

.logic_tile 8 13
000000000000000000000000011000000000000000000100000000
000000000110000011000010110011000000000010000001000000
011101000000100111100111001000000000000000000100100000
000100000000000000100000000111000000000010000000000000
000000000000000000000010000111011000000010000000000000
000000000000010000000000000000111110101001000000000100
000000001100100000000000000101001111010001100000000010
000000000000010000000000001011111000110001110000100000
000000001001000000000011000000011110000010000000000000
000000001110000000000000000000010000000000000000000000
000000100000000000000000000001000000000010000000000000
000000001010100101000000000000000000000000000000000000
000010101001010011100111110000000000000010000000000000
000000100110001001100110100000001001000000000000000000
010000100001100000000000010000000000000000000100000000
100001001000011001000011000111000000000010000001000000

.logic_tile 9 13
000100000000101000000111101000001100000010000000000000
000011100000000001000100000111011010000000000000000000
011000100100100111100000010101101010000000000100000000
000011001100010000000011000000100000000001000000000000
000000000000000001100000001001100000000010100000000000
000001000000000000000000001001001111000010010000000000
000010100000000001000011001111111010001011000000000010
000000101000000000000100000011100000000001000000000000
000010001000000000000010000001011110001000000011000000
000000100000000000000010111011100000000000000000100000
000000000000011111100011011001001100001001010010000000
000000000000100101000110000111011001101001010001100000
000000000000000011100011000111100001000001010111000010
000000000000000000000000000111101101000000110001100100
010011101111010111000110111000011101000110000000000000
000001001010101101000011110011001101010100000000000000

.logic_tile 10 13
000001000000000111100000000001011000100110100000000101
000000000000101101100000000101001110101001010001000000
011000000000001111100000001001101100001001000000000000
000000000000001011000000001111000000001010000000000001
110000000000001101000111001000011110010010100110000000
100000000000000011000000001111001000010000000010000000
000010101001010111000111111011001011111001110001000000
000000000100000001100111111011111010111010110000000000
000000000000100000000011100111000001000011100000000000
000010000000010011000010011111001010000001000000000000
000000000001000000000010001000000000000000000100000000
000011101110000000000000001101000000000010000001000000
000000000000000111000111100101000000000000000110000000
000000100000000111000000000000000000000001000000000010
000010100100000000000011110101100000000010000000000000
000000000000000001000111110111101101000011100000000000

.logic_tile 11 13
000000000000000011100111110001101000001100111000000000
000000000010000000100111010000001010110011000001010000
000010100010001111100000010001101000001100111000000100
000001000000001011000011000000101001110011000000000000
000001000000001001000010010001001001001100111000000010
000010000000001111000011110000001111110011000000000000
000001000000000001000000000001001000001100111010000000
000000000000000000000000000000101010110011000000000000
000000000010000000000000000111001001001100111000000000
000000000100000000000010000000101010110011000000000001
000010100001100001000000000101001000001100111000000010
000001000000110000000000000000101011110011000000000000
000001000111000000000000010011101000001100111000000000
000010100000000000000011100000001101110011000000000001
000000000001010000000011000001101001001100111000000100
000010001110000111000000000000001110110011000000000000

.logic_tile 12 13
000001001010000001100000000001001001001100111100000010
000010000000001101000000000000001101110011000000010000
011000000000000000000111110001101000001100111100000000
000110000000010111000010000000001111110011000001000000
010100001000001000000000010101001000001100111100000000
000000000000011101000011110000001111110011000001000000
000011100001001001100000000011101001001100111100000010
000011101110100111000000000000001110110011000000000000
000000000000000001000000000101101001001100111100000000
000010100000000000000000000000001010110011000001000000
000101000000011000000000000001101000001100111101000000
000110000000101101000010000000101011110011000000000000
000000000000000000000110010001101001001100111100000000
000000000000000000000010000000101111110011000000000000
110000000000101000000110000001001000001100111100000000
100000000000000001000000000000001100110011000000000100

.logic_tile 13 13
000011100000010000000000000001100001000000001000000000
000110000110101101000000000000101010000000000000000000
000000000000000000000110010001101000001100111001000000
000000001100000000000011110000100000110011000000000000
000000001101110000000000000000001001001100111000000010
000000000001011101000000000000001101110011000000000000
000000001110000011100000000000001001001100111000000000
000010100000001011100010110000001011110011000000000000
000000000000001000000000000000001000001100111000000000
000000101100101101000000000000001000110011000000000000
000000000000000000000000010011001000001100110000100000
000000001100000000000011000000000000110011000000000000
000000100110000000000000001101101010000000100000000000
000001000000000000000000001011101100000000000000000000
000000000101010000000000011001111011110000110010000000
000000000000010000000010001111101010110000010000000011

.logic_tile 14 13
000001000000101111100011100000000001000000100100100000
000110001000001111100100000000001011000000000001000010
011000001010100111100010100001001011000111010000000000
000000000000001001100000001111011011000001010000000000
110000101010000111000111101111111011110000010000000000
100001000000000000000100001111101110010000000000000000
000010100000101000000010011001111101101000100010000000
000001000111010001000111100011001001000000010000000100
000100000000000000000110100001101110000110000000000000
000000000100000111000011011011000000001010000010000000
000000001110000111000000000000001010000100000110100000
000000000000001001100000000000000000000000000000000010
000000000000010000000000010001000000000000000100000010
000101001110100001000010000000000000000001000000000000
000000000000000101000010110011011110000010000000000000
000000001100000000000111111001001101000011000010000000

.logic_tile 15 13
000001000001110000000111111011011000001000000000000001
000000000001010000000011111111111100001101000000000001
011000001010101001100110001011011100100111110000000000
000010101011001011000100000011101011010010110000000000
010000100000100000000010000101100001000010000100000000
010001100000000000000010110000001000000000010000000000
000000100100100011100110011101101111000001010000000000
000100001111011101000011111101101000000100000000000000
000100000000001001000010011101001101101011110000000000
000000000000001111000010110111101100001111000000000000
000000000000100101000010100101100001000000100000000100
000000000001000101000100001111001111000000110000000000
000001000000100111100010000101011101110010110000000000
000010000000000000000110011101111110101011010000000000
000000000000100101000111011000001110010110000000000000
000001001110010000000110000001011001010000100000000000

.logic_tile 16 13
000010000000000000000110010111111001111110000000000000
000001000110000000000111101011101010010111100000000000
000100000000010101000111101111101100101011100010000000
000100000110000000100000000011111100101001000001000000
000000000100100001100010100001111100100110110000100000
000000000001000101100000001011111001010000110001000001
000001000000001001000010101011011100100110110000000000
000010000000001001100000000111111110100000110000000100
000110100000100011100110100001101001000001010000000000
000000100000010000000010111011011011101111010000000100
000000000001010111100111101011001011000001010000000000
000000000010101101000110000001111010011111100010000000
000000000000001000000000011111001101000010000000000000
000010100000000011000010100011111110000000000000100001
000000100110011101100110001101001100011101010000000000
000010100001000101000011000001011010000110100000000000

.logic_tile 17 13
000000000000100000000111111101101101001001000000000010
000000100000010000000110100111011010001010000000000110
011100000000001000000110000001100001000010010100000000
000100001010001111000100001101001111000010100001100000
110000000110001101100110100111011000001010000000000000
100000000000001111000010100101110000001001000000000000
000000000000000111100000000011101001000010000000000000
000000001010000101100000000000011001100001010000000000
000000000000001000000011100101001000001010000100000011
000000000000000011000010000011110000001001000010000010
000000001001111000000110000101001111010110000000000000
000000000111110101000010000000111001100000000000000000
000000000000000011000110110011111110001011000100000101
000000000001000000000010100111100000001001000001100000
000101100000001001000000000011011100000000000000000000
000011000000001101000010000101110000001000000000000000

.logic_tile 18 13
000000000000011001000111010000000001000000001000000000
000010100000100011100110100000001000000000000000001000
011010101000000101100000000011100000000000001000000000
000001000000100111000010010000001000000000000000000000
110000001010000000000110100001001000001100111100000000
110000000001010000000011110000001001110011000000000000
000000000000101101000000010011001001001100111100000000
000010100000011111100010110000101000110011000000000000
000000100000001000000000000001001000001100110100000000
000001000011010111000010011101000000110011000000000000
000000101100000000000010001011001111010000100010000001
000001000000001111000100001011001011010100000010000000
000000000000000001100111100101101011111110000000100000
000000000000000000100100000001011111111111100000000000
000000000001000000000111100101111000000110100000000000
000000001101110000000000000000011001101001010000000010

.ramb_tile 19 13
000000000000000000000000000000000000000000
000100100111000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000101011010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000101000000100000000000000000000000000000
000100101101010000000000000000000000000000
001000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000

.logic_tile 20 13
000000000000001000000000010111001100000100000000000000
000000000000000011000011101001010000001101000000000000
011000000100001111100010100000011111000110000101100001
000000100100001111100100000101011111010100000000000000
110001000000001000000000001000000000000010000000000000
100010100000011011000000000011000000000000000010000000
000010000001000000000000000000001101010000100000000000
000000000000100000000011100111001001000010100000000000
000000000000001000000010101000011001010000000000000000
000100001010000011000000000001001110010110000000000010
000000000110010000000111100001000000000000000110000001
000000000010000001000010100000000000000001000001100111
000000000000000111000000000000011101010000000000000000
000000000000000111000000000111011110010110000000000010
000000000001000111000110001000011100010100100000000000
000000000001010000100011011101011110000100000000000000

.logic_tile 21 13
000000000011011000000111101001101111101011000000000000
000100000000100111000100001011111000000101110000000000
011010000000010000000010001101001101000101110000000000
000000000000100111000111111001001010110001010000000000
010010000011010111000010001001001110101101010100000100
100000000100100000000000000101101011101000010000000000
000000000000000101100000000011000000000000000110000000
000000000000000111000000000000100000000001000000000000
000010100000001001000000001111101100111111010000000000
000011000101000111000011110101001000010111100000000000
000001000000001000000000000101111101000010100100100000
000000100000000001000010010000001111100001010000000000
000000000000000000000000010000000001000000100100000000
000000001110001111000011100000001010000000000000000010
000010100000000000000000010000011000000100000100000000
000010100000001111000011000000010000000000000000000010

.logic_tile 22 13
000010000001011011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
011000001111010001100000011000011110010000000000000000
000000001010000000000010000111001110010110000000000000
110000000001010000000000010011000000000000000101000000
010000000000100000000010000000001000000001000000000000
000001000000000000000000000011100000000000000100000000
000010101000100000000000000011000000000010000000000000
000000000000010011100011101101011000100000000010000000
000000000001110000100010011001101111000000000000000000
000000001100000000000000000000001110000000000100000000
000010000000100111000000000011000000000010000000000000
000000000000000011100110000011001100000000000100000000
000000000000001001000000000000010000000001000000000000
000000000000000111000000000000000000000000100101000000
000000001000001001100000000001001100000000000000000010

.logic_tile 23 13
000000001010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000001011100000000001110101000000
000000000000000000100000000001101111000000010010000100
000000000000000000000000000101001100010000100000000000
000001001100100000000000000000001111101000000000000000
000000000000001000000000000000011101010100000000000000
000000000000001111000000000101001100010000100000000000
000000000100000001100011101001100000000000010110000000
000000000000001111000000000111001000000010110000000001
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100100000000000001000000000000000000000000000000000000

.logic_tile 24 13
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000101000000000000000100000100
000000001010110000000000000000000000000001000000000000
010000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000010000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001011011100000000000011010000100000100000001
000000000000000111100000000000000000000000000000000000
000000010000100101100011001000000000000000000100000000
000000011000000000100010011011000000000010000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010001010000000000000000001100000100000101000000
000000010110000000000000000000000000000000000000000000
000000010001000000000000000000000001000000100101000000
000000010000100000000000000000001010000000000000000000

.logic_tile 2 14
000000000000110101000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000010000011100000100000100000000
010000000000000000000010110000010000000000000000000010
000110000001010000000111100000000000000000000101000000
000001000000000000000100000111000000000010000000000000
000000110100100000000000001001001010011100000000000000
000000010000011101000000001101011100000100000000000000
000000010001010000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011110101000000000000000000000000000000000000000
000010110001000111000000000000000000000000000000000000
010100010000000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000010111001011010000110000000000
000000000000000000000010111111111010000000010000000000
011010100000001111000010001011011011000100000000000000
000010000000000101000100000001101101101100000000000000
010000001010001000000010010000000000000000000100000000
110010000000001011000011011001001100000010000001000000
000000000001000101100011101000011101010110100100000000
000000000000000001100000000111011010010000000000100000
000001010000001001100000011011000000000000000100000010
000010110000010001000011101111000000000010000000000000
000010010000100000000110101001100000000000000110000000
000000010001000001000110001111000000000010000000000000
000100010000001000000110111001101011101001110000000000
000101010000101011000111100101101100111110110000000000
000000010000001000000110010101111010111101110000000000
000000010000000011000010000101101110111100010000000000

.logic_tile 4 14
000011100000000000000011100101000001000000000000000100
000000000000000000000110110000001001000000010000000100
011000000000000001000111011101001110000101000010100000
000000000000001111110110001001000000000110000000000000
110000000000000011000111101101011110000110100000000000
110000000000001101100011011111101100001111110000000000
000000000001010011100011100001001010000001000000000000
000000000000000000000100001111110000001001000000000010
000001010000001000000111101001011001000100000110000000
000000010010000111000000001101101110100001010010000001
000000010000100001100000000011101110010110000000000000
000000010000010001000010100000101101000001000000000000
000100011100000111100011101011111111000000000000000000
000100010000000000100111110011011010010000000000000000
000010010001000001000010010000011000000100000110000001
000000010100101001100010100000000000000000000000000000

.logic_tile 5 14
000000000000000101100010100011011001000100000000000000
000000000000000000000111100000011110001001010010000000
011000000001011101100111101111011011010111100000000000
000001000000101101000100001101011110000111010001000000
010000001100000111000111100000000000000000100110000000
010000000000000000100000000000001011000000000000000000
000000000111001101000010000011100000000000000000000000
000000000000101101000011000001000000000001000010100000
000000011010010011000000001111001110001000000010000000
000000010000100000000000000101100000000000000000000010
000000011111000011000000001101011000100000010010000000
000000010110101001100000000001001001010100000000000000
000100011010000001000000000101101001010000110000000000
000101010000011101100011110101011010000000100000000000
000010110100000111000000001000000000000000000100000000
000000010000010111100000000011000000000010000000100000

.ramt_tile 6 14
000001000000100111000000010000011110000000
000000100000000001000011110000000000000000
011000001110001111000000000101101110000000
000001000110001011100000000000000000001000
010000000010000111000011111011011100000000
010010000001010000100011100001100000010000
000000000001010011100000001101001110000000
000010100100100111100000000101000000000000
000000010000000000000010000001011100000000
000010110000010000000100000001000000000100
000010010000000011100000011101001110000000
000000010000000001000011100001100000000100
000001010110000111100000001101011100000000
000010010000000000100000001011100000000000
110010110000000001000000001111101110000000
010000010000000001000011111111000000000100

.logic_tile 7 14
000000000000000011100111001011000000000001000100000001
000000000001010000000011101011000000000000000000000000
011000000000000000000000010000011100000000000100000010
000000000000000000000011011101010000000100000000000000
010001000100000001000000011000000001000000000100100000
010010100000000000000011001011001111000000100000000000
000000100001000011100000000011101010000000000100000000
000000000001010000000000000000100000001000000000000010
000000011100000001000000001000001000000000000100000010
000000010000000000000000001011010000000100000000000000
000000010001010000000000000011100000000000000100000010
000000011000100000000011110000101000000000010000000000
000000010000110000000000001000000001000000000100000000
000000010110010000000000001001001101000000100000000010
010100110000100000000010000101111100000000000100000000
000011110001000000000000000000010000001000000000000010

.logic_tile 8 14
000000000000001011000010100000001110000100000100100000
000000000000001111100100000000010000000000000000000000
011000000000010101000110111111011011000010000000000000
000000000011010000100011111001101010000000000000000000
110011100001010111000000000001101000001000000000000000
000011000000000000100000000001011101000000000000000000
000001001010101101100000010001101011000110100000000000
000000100101010101000010010000101011000000010000100000
000000010001000000000000000111100001000000010000000000
000000010000100000000010110111001100000000000000000000
000100011000001000000010010011100001000010100000000000
000100010000001001000010100111101011000010010000000010
000000010000001001100010100011111110000010000000000000
000000011010000111000011100000110000000000000000100000
000000010000010000000000010000000000000000000100000000
000000011000011101000010010001000000000010000000000000

.logic_tile 9 14
000010000000100111000000001101000000000010100010000000
000000000000000000100011100101101001000001100000000000
011000000100000001100110101000001110000000000000000000
000000000000001111000011111101011111000000100000000010
110000101000000000000000010001100000000000000101000000
010000000010000000000011000000100000000001000001000000
000000100000000101000010111001111101111101010001000000
000000001110001001100011101011111110111001110000000000
000000010000010000000000010001011011101111000000000101
000000010001010000000011000111001011001011000000000000
000000010000000111100011101111100000000010100000000000
000000011101010000000110001111101110000001100000000000
000000010000000111000010110000000001000000100100000000
000000010010000011000011010000001000000000000000000010
000000110000010101100010001000011111000010100000000000
000001010000101111000011100011001000010000100000000100

.logic_tile 10 14
000011000000011001000000000001011011001001000000000000
000010000010001101100000000001001000001011100001000000
011000000000001000000011000000001010000000000000000000
000000000000000011000111111111000000000100000001000000
110000001111111111000000000111000000000000000000000010
110000000000010111000000000000001010000000010000000000
000000000001010000000000001011111111010111100000000100
000000000000100011000011101001101011001011100000000000
000000010110000000000111100000011110000000000000000000
000000010000011001000000000101010000000100000000000100
000000010100010111000000011000000000000000000110000000
000000010100000000100011010011000000000010000010000000
000011110000000000000111110011001011010100000010000010
000011010000001111000111010011101001010000100000100000
000000010000000001000111000111101010000000000000000000
000000010000010000100111100000100000001000000010000000

.logic_tile 11 14
000000000000000111000011100111101000001100111000000000
000000000000101111000000000000101000110011000000110000
000000001000000000000111100011101001001100111000000010
000000000000000000000000000000001011110011000000000000
000000001110000001000111000001101000001100111000000001
000000100000000000000000000000101100110011000000000000
000000000001010011100000010101001001001100111010000000
000000001111001011000011100000001010110011000000000000
000001010000000000000010000001001000001100111000000100
000010110100000001000011000000001011110011000000000000
000001010001110000010000000101101001001100111001000000
000000010001010001000000000000001110110011000000000000
000000010000100111100000000011001000001100111000000000
000000010000010000000000000000101110110011000000000010
000110010001001000000000000011001000001100111000000001
000011010000101111000011010000101001110011000000000000

.logic_tile 12 14
000000000000000000000000000011101000001100111100000001
000000000000000000000000000000001010110011000000010000
011001001000000001100110010011001000001100111110000000
000000100000000000000011110000101111110011000000000000
010000001000100001100000000011001000001100111100000100
000000000000111101000000000000001111110011000000000000
000010000000001000000000000001101001001100111100000010
000001001000000001000000000000101010110011000000000000
000010011010100001000000000001101001001100111100000000
000000010111010000100011100000001100110011000000000100
000000011010001001000111010011101001001100111100000000
000110110000001011100110000000101101110011000001000000
000011010000000000000110010001101001001100111100000000
000010111100000000000010000000101111110011000000000001
110001010000100101100110100111101000001100111100000001
100010010001010000000100000000001010110011000000000000

.logic_tile 13 14
000000000100000111000010101000000001000000100100000000
000000000000100000100000001111001000000000000000000000
011100001110000000000011100000001110000100000101000010
000000100000000101000000000000000000000000000000100100
000010001010110111100000010111111110000110100000000010
000001000100010000000011110000101010001000000000000000
000010100000100000000011100011011010100100010000100000
000000000001000000000100001011011011000100000000000101
000001010001011000000111100001100000000010000010000000
000000010000000011000100000000100000000000000000000000
000000010000010001000000000000011101010000000000000000
000110010000100001000000000000001100000000000000000000
000000010000001111100000000001000001000000000100000000
000000010110100111110000000000101111000001000000000000
010000011010001001000010010000011110010010100000000000
100000111101000011100010010001001110000010000000100000

.logic_tile 14 14
000010000000001101000000010011011100001001000000000100
000001100000001111000011100001100000000101000000000000
011000000001100111000000000000000000000000100100000010
000000000111010000100011110000001011000000000001100010
110000000000000111100111000000000001000000100101000010
100000000000010001100011010000001010000000000011000000
000000100000000011000000011000011001010100000000000100
000010000000000000100011000011011000010000100000000000
000000011100000000000111101000000000000000000110000000
000000010000000000000100001011000000000010000000000000
000000010000001001000000000101011100000010100100000000
000010010000001101000010000000101000100000010000000100
000000110111010000000000000101100000000011010100000010
000011010000100000000000001101101010000001000001000000
001010110001010000000000000001000000000010010100000010
000001010110000000000000000001101010000010100010000000

.logic_tile 15 14
000000000000000101000110000000011011010100000000000001
000000000110000111000110100111001010000100000001000000
011000100001100000000000001101101100001001100000000000
000000000000100000000000001011101111101001110000000000
110000000001000001100010010000000000000000100100000000
100000000100001111100010010000001011000000000010100000
000010100000000111000111101011011011010101000000000000
000000000001000101000000001111111100111101000000000000
000000010111001000000000011101000000000010110000000000
000000010000001001000010001111001001000000010000000001
000000010001010001100110110111111100010000100011000110
000000010001010000100010000000011110000000010010000011
000000010000000101000000011101001000100000000000000000
000000010001010001000010001111111010000000000000000000
000010011010000101000010110001001110000001000000000000
000000010100000000100110010001000000000110000000000001

.logic_tile 16 14
000100000000000101000000011111111010110010110000000000
000000000000100000100010100111001001010111100000000000
011100100000011001100011101001011110111110000000000000
000101000010100111000100000111101011101011010000000000
110000000000000111000111100001000000000000100000000000
100000000000000000100110001101001110000000110000000011
000001000001001011100000011101001001101111100000000000
000010000100001101000010110001011110011110000000000000
000000010000000000000000000000000001000000100100000110
000000010000000000000000000000001000000000000000100000
000001010001011000000000000101111101010000100110000000
000010010000001011000000000000001001100001010000100000
000000011110000001100000000101111111100111110000000000
000000110000000000000000001001101110010010110000000000
000000110001111001100110100000011110000100000110000000
000000011010110001000100000000010000000000000000000001

.logic_tile 17 14
000010100000000000000011100101101100000000000100000010
000001000000000000000111101001010000001000000001000001
011000000000001101100000010101011110000001000000000000
000000100000000101000010100011100000001001000010000000
000000000000100000000110100011011111010100000000000000
000000001010010000000000000000011010001000000010000000
001000100001011001000000000000011000010100000010000000
000000001010101011100011101111011100000100000001000100
000000010001010101000111100011101100000001000000000100
000000010000100000100000000111100000001001000010000000
000010010100000000000110000000000001000010000010000000
000000010000101111000000000000001110000000000000000000
000011111010000101100000001001011001110110100000000000
000001011010100000100010000001101100111010010000000000
010001010000000001000000011011111001100111110000000000
000010010001000011000010001101001000100001110000000000

.logic_tile 18 14
000000000000001101100000001101111000000111000000000010
000000000000000001000000001111100000000001000000000000
011000000000000001000011110000001100010010100010000000
000001000000000000100011010001001010010100000000000000
110000000001001011100110000001111010000110000000000000
110000000000000011000000001011110000000101000010000000
000000100000001011100000000000000001000000000010100010
000001001110000011100011100111001010000010000011000001
000000010000001000000000010111011011111110110000000000
000000010010101001000011100001001100010110110000000000
000010110000011000000111101000011000000000000000000100
000001011000101011000100001011010000000100000000000101
000010010000100000000011100011111110101000000001000000
000001011111000001000000001101111010100000010000000000
000000110000000000000010100101100000000000000100000001
000001010000000000000111000000000000000001000000000000

.ramt_tile 19 14
000001100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000010000000000000000000000000000000
000000100100100000000000000000000000000000
000011101111000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000010110001000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000001010000010000000000000000000000000000
000010010000000000000000000000000000000000
000001011000000000000000000000000000000000

.logic_tile 20 14
000000000000000001100000000000001100000010000100000000
000100000000000101000010111101001111010010100001000000
011011100110010011000010101011011110001001000000000000
000010000001100111000000000101111111000000100000000000
110000000000000000000010101101001010001010000101000100
100000000000001101000010000001010000001001000000000010
000001000000001000000111101000011101000010100101100001
000000100001011111000100001111001001010000100000000000
000000010000100011100000010011100000000010110110000000
000000010000000000000011111111101000000000100000000000
000000010010101000000111000101001111000100000110000000
000001010000001111000100000000101111101000010010100100
000000010000000011100111101111100000000010110100000000
000000010001000000100010001101101000000000010000000011
000000010000000101100111101001011110010001110000000000
000001011010000000000011100001101000101011110000000000

.logic_tile 21 14
000100000000000001100010101001011000010110110000000000
000000000000000000000100001011011011100101110000000000
011000100000000111000111001111101010110011110000000000
000011000000001101000110111101101111001000010000000000
010000000000000011100010001011000000000000010000000000
100000001100000000100000001001101110000010110000000000
000001100000000111100110011001101100010001110000000000
000000000010100000100011111111011001101011110000000000
000000010000000111100111110000000001000000100100100000
000000010000000000100110000000001101000000000000000000
000001010000000000000000001111000000000000010000000000
000000110000100000000010110001101100000010110000000000
000000010000011001000111100111101111000010100000000000
000000011100100001100110000000101011100000010000000000
000010010000000000000010000000011010000110100000000000
000000010110000000000111110011001101000000100000000000

.logic_tile 22 14
000000000000000011100111001111101110001000000000000000
000000000000000000000100000101110000001101000000000000
011100000000010101000111010101111010001001000000000000
000100000000100000100110001011100000000101000000000000
110000000000000011000111000001000000000000000100000010
110000001010000000100000000000100000000001000000000001
000010000000000001000110001000000000000000000100000000
000000000010000000100000001001000000000010000000000100
000000010001011000000011001111011000111101110001000000
000000010000001111000100001001001010111100110000000000
000000010000000000000010001101000000000011000010000100
000000010000000000000000001011100000000000000001100100
000000110000001000000010010001011100000100000000000100
000001010000001001000110100000010000000000000001000111
010010010010000000000010010111101100001100110000000000
000001011010000000000011101011100000110011000000000000

.logic_tile 23 14
000010000000001101100011100000011100000000000000000000
000001000110000101000110101111010000000100000000000000
011000000000101101000111010011001010111000110000000000
000000001000000001100010001101011001110000110000000010
000001000001011011100111100001000001000001110110000010
000010001100000001100010010101001010000000010000000000
000000000000000001100000001011011100010110100000000100
000000000000000000000000000011001010101111110000000000
000010010000001000000000011000001110010000000000000000
000000010000000011000010001001001001010010100000000000
000000010000000001000111010011011000010000000000000000
000000010000000001000011010000111110101001000000000000
000000010000110000000110101001100000000000010100000000
000000010100110111000100000001101000000010110001000100
110000010000001000000000001011100001000001000000000000
100000010000001011000000000111101000000001010000000100

.logic_tile 24 14
000000000000000000000110000000000000000000001000000000
000000000000000000000011100000001001000000000000001000
011000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000001010000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000001
000000000000001000000111000000001000001100111100000000
000000000100000001000000000000001001110011000000000001
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000100
000000010000000000000000010111101000001100111110000000
000000010000000000000010000000000000110011000000000000
000000110000000000000111010000001001001100111100000100
000001010000000000000010000000001101110011000000000000
010000010000000001100110000111101000001100111100000000
000000011010000000000000000000100000110011000000000010

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000001000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010000000000000000000000000000110000110000001000
000010111110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000111000001100000000000000100000100
000000001010000000000000000000100000000001000000000010
011000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000000000000000000001000000100000100000000
000001010000000000000000000000010000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010001000000000000000011100000000000000100000000
000000010000000000000000000000000000000001000000000000
000010010001000000000000000000000000000000000100000000
000000010000100000000000001101000000000010000000000000

.logic_tile 2 15
000010100000110000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000011000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000010011100001000000000000000000000000000000000000000
000010010000000101000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000100
000000010000000000000000000000001010000000000000000000
000000010000000000000000000101100000000000000110000000
000000010000000000000000000000100000000001000000000000
000100010000000000000000001000001100010000100000000000
000000011010000000000011101111001011010100000000000011

.logic_tile 3 15
000001000000000000000000010000001100000100000110000000
000000100000000000000011110000000000000000000000100000
011000000000000111100000000101100000000010000000000000
000000000000000000100000000000001010000000000000000000
010010000000101000000000001001100001000001100000000000
010000000001010101000000000111001111000010100000100000
000000000001011101100000001000000000000000000100100000
000000000100001011000000000011000000000010000000000100
000000011100001001000011000000001100000100000100000000
000010010000001011000000000000010000000000000010000000
000000010001000011000010001011011100001000000000000000
000000010000100000000010000111010000001101000000000101
000000010000100011000011000001111100000101000001000000
000000010111010000100100001111010000000110000000000000
000000010000001011000010001111000001000001010000000000
000000011010001011100000000101001110000010010010000000

.logic_tile 4 15
000001000001010111000110000111011101000000000000000000
000010000000010000100000000000111011100000000000000000
011010101000001000000111101001101100001001000000000001
000000001010000101000111101111110000001010000001000000
000000001110001111100111100111101010010111100000000000
000000000000001011100000000101001110001011100000000000
000010000000010101000110011101111001100000010000000000
000001000000100001000010010101001001101000000000000000
000000010110001011100000001001001101000000000101000000
000001011110000111100011110011001101100000000001100100
000000010001000000000010110011000000000000000100000000
000000010010001111000111000000000000000001000000000000
000000011000000011100000010101101001000000000000000000
000000010000000000100010100000111111100000000010000000
010000010010000000000010101101011001001001000000000000
100000010100001101000111110101101001000001010000000000

.logic_tile 5 15
000000000100000011000000001111000001000001010000000100
000001000000010001000000000011001000000001100000000001
011010100000011111100000000000011110000100000100000000
000001000000000011100000000000010000000000000000000100
010000001000100000000000010101000001000010100001000000
100000000001010000000011110001101000000010010000000000
000000000011010000000110101000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000010000101000000000001000000000000000000100000000
000000010000011111000000001101000000000010000000000000
000010010000001000000110000011011001010000000001000000
000010111100000001000000000000001101100001010010000000
000000010000001000000000000000000001000000100100000000
000000010000000011000000000000001110000000000000000000
000000010000000001000011100000000000000000000100000000
000000010101000000100000000001000000000010000000000000

.ramb_tile 6 15
000000000110000000000000001000000000000000
000000011000000001000010010101000000000000
011000000000001000000000000011000000000000
000000000000001111000000001011000000001010
010000000000100000000111100000000000000000
010000000001000001000111100001000000000000
000010101000000001000010001011100000000001
000000000000101001000100000101000000000000
000010110000000000000010011000000000000000
000001010000001111000011101101000000000000
000000010000010000000000010101000000000101
000000010001000001000010110101100000000000
000010110000110000000000001000000000000000
000011010001010000000010001011000000000000
010000010000000000000000000011000000000001
010000010100000000000000001101101111010000

.logic_tile 7 15
000000001010000000000110010011111010111101110000000001
000000000100001101000011011011101011111001110000000000
011000000000000000000000000001000000000001000000000100
000000000000000000000000001111000000000000000000000000
110001000110000000000010111000000001000000000100000100
110010001010000101000110000111001011000000100000000000
000000001011000001100110000111100001000000000100100000
000000000000101111000000000000001111000000010000000000
000100011000010000000000001001001011000010000000000000
000000010100110000000011100101101101000000000000000000
000000010001010000000011110001011110000000000100000000
000000010000100000000110000000100000001000000000000100
000011110100000111100011101000000001000000000100000010
000010010001000000000110000111001111000000100000000000
010000011110000111000011010111000000001100110000000000
000000010000000000100010111101000000110011000000000000

.logic_tile 8 15
000000000100000101000000011001001100100010110000000000
000000000000000011100010100001011111000011110001000000
011000000010000011100111000011100000000000000000000000
000000000000001001100110100111000000000010000001000000
010100000000000001100111110111101101010000000000000000
110000000000000000000110001011001111000000000000000000
000011000000011111100000001000001010000100000100100000
000001000001001111100000000001000000000000000000000000
000000010110100001000011010000000000000010100000100000
000000010110001101000010111001001010000010000000000000
000010110000100000000110001101000000000000000100000100
000001010001010011000000001001000000000001000000000000
000000011010101000000010001101111100111101010010000000
000000010001001111000110110101011000111101110000000110
000100010000100000000010100001101100000000000000000001
000100010000001101000100001111101011000000010000000000

.logic_tile 9 15
000000100111010000000111000000001000010010100010000000
000010100000100000000010110011011001000010000000000000
011001000000000000000000011001001110000010000000000000
000010100000000000000010000111100000001011000000000000
010001000000000001100011001111000000000010110000000000
110000000000001111000100000101001101000000010000000100
000001000000000001000110010111000000000000000100100000
000010100000000000000010010101100000000010000000000000
000100010000000111000010110111001110000010100000000000
000000010000101001000010100000011010100000010000000000
000000011111000111100000000000011000010110000000000000
000000110100100000000000001011011100010000000000000000
000000011011011011100110011111100001000000010000000000
000010110010011111000010111111101011000010110000000000
010001010000100111000010101111100001000010100001000000
000000110000010001000011101101001100000001100000000000

.logic_tile 10 15
000000000011000000000010001111111010010100000010000001
000000000000100101000000000011101110010000100000000001
011000000000000000000111100011000000000000000100000000
000010101110000000000100000000100000000001000000000010
110000000000000111100000000101001110000110000000000000
100000000000000111100000000000011010000001010000000000
000010100000001000000000001111111110000000000000000000
000000001100000001000000000011101101111100010000000010
000000010000001111000010110001100001000010010101000001
000010110000001001100011110011101101000010100000000000
000000010000000011100011110011000000000010010110000010
000000011010000101000111100011001110000001010000000000
000010010100000001100000000011100000000000000100000000
000000110111001001000010000000100000000001000000000010
000000010000000101000111000001011100001010000100000001
000000010000000000000010101001010000001001000000000001

.logic_tile 11 15
000000100000100011100011100101001001001100111000000100
000011100000001001100011110000101001110011000000010000
000000000000101000000000010001001000001100111000000001
000000000000000111000011100000001111110011000000000000
000000000110000000000000000001001000001100111000000000
000110000110000000000011100000101101110011000000000100
000100000000010000000000000001001001001100111000000000
000000001010001001000010010000101010110011000000000000
000101011011010111100000000111101001001100111000000000
000000010000010000100010000000101000110011000000000010
000001010000000000000000010011101000001100111000000000
000010010000000000000011010000101100110011000000000010
000000011000000111000000000101101000001100111000000010
000000010000000000000011110000101110110011000000000000
000000010000000001000000000111101000001100111000000000
000000010000000000100011100000001000110011000000000000

.logic_tile 12 15
000101000110100000000111100001001000001100111100000000
000010101011000000000100000000101110110011000000010000
011000000000000000000010100111001000001100110100000000
000010000000000000000100001001000000110011000000000000
010000001011000101100110000011111110000000000000000000
000000000000110000100111000000010000001000000000000010
000010100101010000000110100011011110001100110000000000
000000100000101101000010110000111101110011000000000000
000101011010001000000010111111000001000001110010000000
000100010000000111000010100111001011000000100000000000
000000010001010111000000000101001101000000100010000000
000000010110000000100000000000101010101000010001000000
000000011010000001100000000000011010000100000000100001
000010010000001101000000000101011100010100100000000000
110010010001000111000010100011000001000001110000100000
100000010000100000000110001101001001000000100000100000

.logic_tile 13 15
000011000000100000000010100111101000000010000000000000
000110000000000000000100000000010000001000000000000000
011000000000100111100000000000000000000010000000000000
000000000000000000100000000011001001000000100000000000
010000000110001111000111000001011100000010000000000000
110000100000000101000100000000100000001000000000000000
000000000100000000000000010011111101010010100000000010
000000001110100000000010000000011011100000000000000000
000010111010000011100000000001000000000010000000000000
000000010000000000000010010000101101000000010000000000
000010010000110101100000010000011110000100000100000000
000011011110110001000011110000010000000000000000000010
000010110000000000000010000000001010010010100000000000
000000010000000000000000001111001010000010000000000000
000010010001010000000111100000000001000010000000000000
000001010000100001000100001001001000000000100000000000

.logic_tile 14 15
000000000001110101000110010001011110000000000010000001
000000001010000011100110010000010000001000000000000010
000000000000000101000111000000011010000000000000000000
000000001110000011100010110001000000000100000000100001
000000000001000001100000001000001100000010000010000000
000000000010000001100010101101010000000100000000000000
000111001001000101000110000000000001000000000011100001
000001001100010101000100000001001110000000100000000000
000000010000000000000010101101011010001101000000000000
000000110000000000000100000001000000000100000000100000
000000010110100000000000001101001001101010000000000110
000000010000011001000000001001011000101011010000000000
000010011010000000000000000000001011000000100000000010
000000110000000000000000000001001100010100100000000000
000000010000001000000000000001011000101011110000000000
000000010000100011000010001001111011000110000001000000

.logic_tile 15 15
000000000010100000000000000001101011101111100000000000
000000000000010000000000001011011000101101000000000000
000010000000011001100000000011101110000001000010000000
000001000010001001100000000101000000000110000000000000
000000000000001000000000001001101011111110000000000000
000000000000001001000010100001011111101011010000000000
000000000000000001100000010101111001101111010000000000
000000001100000111100011011101001010000011110000000000
000100010110000101000000001101011101110010110000000000
000000011101010000100011100001111010101011010000000000
000010010000000000000011010101111001101111010000000000
000000010000000111000110011101001011000011110000000000
000001011000100101100000001101011111110010110000000000
000000110100010000000000000001101010101011010000000000
000000010001011000000111100011100000000001000001000000
000000010000100111000100000011100000000000000001000100

.logic_tile 16 15
000001001000000000000111100000011010000100000110000000
000010000000000000000000000000010000000000000000000000
011000100000000101000000000000000001000000000000100100
000001000000000101000000001111001000000000100000100001
110000001000100111000010001111011000111110000000000000
100010100000010011000000000001101101101011010000000000
000000000001000101000000000011111001100111110000000000
000010100000000000000010001111101000010010110000000001
000000010000000000000000011101001111101111100000000000
000100011010000000000011110101011000011110000000000000
000010110000100000000000010101011001100111110000000000
000000011100000000000011011111001000010010110000000000
000001011000100000000000011111011110101011110000000000
000010010000000000000010010101111011001111000000000000
000000110000000000000000010001111010111110000000000000
000001010010000000000011101111001001010111100000000000

.logic_tile 17 15
000010000000100101000011100011100000000000000100000010
000001000001011111000010100000100000000001000000000000
011000101000001000000000001111111000110010110000000000
000001000000001011000000000111001100101011010000000000
010000001000100111100010011011011110101111010000000000
110000000000010000100111000111001000000011110000000000
000010000001011011000000000001011110000010000000000000
000001000000001111000000000000110000001000000010000000
000100011000000111100010001001000000000011000010000000
000100010000000000000000001111000000000000000000000000
000010110000100000000011101111000000000010100001000000
000000111010000000000100000101101101000010010000000000
000000010000000001000111101011001010101111010000000000
000000010000100000000000000111011010000011110000000000
000010011000001001100111100101101111000000010000000000
000001010010101001100000001001001110000001110001000101

.logic_tile 18 15
000000100000000111000000000000011100000100000100000000
000001000000000000000000000000000000000000000011000000
011000100000010001100111111000000000000010000000000000
000010100110000101000011010001001111000000100000000000
000000000000000001000000000111101011000000000000000000
000000001111011001100010000111001001000100100000000000
000000000011100111100000010001111111000000100000000000
000000101000101101100011100000011010101000010010000000
000000011110100001100000001000011110000010000000000000
000000010000001111100010110011010000000100000000000000
000010010000001111100000000011011010010000100001000001
000000010110001001100011100001001011101000000010000000
000001110000100001000000010001011010010100000000000001
000110010001010000000010010011011010010000100010000001
010000010001011000000010011011101100010001000000000000
000000010000000001000110001001111100000100010000000000

.ramb_tile 19 15
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100101010000000000000000000000000000
000001000110000000000000000000000000000000
000010110000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000010000000000000000000000000000
000000010010100000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000001010000000000010101111100001000010100000000000
000000101100001111000100000101101011000010010000000000
011000000000011000000111101001011101000000010000000100
000000000000000111000000000101011001000010110000000100
110000000000001000000011101000011100000000000000000000
100000000000010001000011100011010000000100000000000000
000010100000000001000011100000001100000010000100000000
000000000000000101000000001001001011010110000001100000
000000010001001101000111000011001100000110000100100000
000000010001101011000100000000101011101000000000000010
000110010011000000000111000111101100010010100100100101
000100011110101001000111100000001010100000000000000000
000010010000011000000111101000001110000100000000000000
000000011101111111000000001111001111010100100000000000
000000010001010111000111000000011000000100000100000001
000000010000000000100011111001001101010100100001100000

.logic_tile 21 15
000000000000000101100010101111001101011101000100000000
000000001110000000000111001111011001000110000000000000
011001000000010001100110011000001000000110100000000000
000000001000001111100011111101011100000000100000000100
010000000010000000000010001101101110000000100100000000
110000000000010000000000001111001100010110110000000010
000000000000000111000111111001101111010000000000000000
000000001000001011000110110011001001011000000000000000
000110110000011111000010001001100000000001000000000000
000000010110000001000000000011000000000000000000000000
000000110000000111100111110011101000011111100001000000
000000010000011101100111010011111001010111110000000000
000000010001010001000000001000011101000010100000000000
000000010000000001000000000101011011000110000000000000
010000011000000001000010000111100001000011010000000000
000010010000000000000000000001001100000001100000000000

.logic_tile 22 15
000010000000001000000000000000000000000000000000000000
000001100000000101000000000000000000000000000000000000
011000000000000101000000010001111110000100000010000100
000000001010000000000010000000101110101000010000000010
010000001110000000000111010011111010010111100000000100
100000000000001111000111100011011000001011100000000000
000000001110000000000000000000000000000000000100000100
000010000100000000000011111101000000000010000000000001
000011110010001111100000000011000000000000000100000100
000000010000000111100010110000000000000001000000000010
000000010000001001000000000000001101010000000000000000
000000010100001111100000000000011000000000000000000000
000010010110001000000000000000000000000000100100000000
000001010000001011000000000000001101000000000000000000
000000010001000111000000001011101010010111100000000000
000000010000100000100000000011011010001011100000000100

.logic_tile 23 15
000000000000001111100110010011011111100000000000000000
000000000000000001100111110011001011000000000000000000
011000000001011000000110000000001000000100000100000100
000000000100001001000100000000010000000000000000000100
110000000000000000000000011011001111100000000000000000
110000000000000000000010010111111100000000000000000000
000010000000001001100010010000000000000000000100000010
000000000100000001100010010001000000000010000000000001
000000010000001101100110111101001001100000000000000000
000000010000000101000010001011111111000000000000000000
000000010001101000000110011001001101100000000000000000
000000010000100101000010101011011010000000000000000000
000000010000010000000111010111100000000000000100000000
000000010100000000000110100000100000000001000000000001
010101010000001101100110111101111001100000000000000000
000000110000001101000011011001001011000000000000000000

.logic_tile 24 15
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010100
011000000001010001100000000111001000001100111100000001
000000000110000000000000000000000000110011000000000000
110000000000001000000110000000001000001100111100000000
110000000000000001000000000000001101110011000000000000
000000000000001000000000000101001000001100111100000000
000000000110000001000000000000100000110011000000000100
000000010000000000000000010101101000001100111100000100
000000010000000000000010000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000100
000000010000000001100010100111101000001100111100000000
000000010000000000000100000000100000110011000000000000
010000010100000000000110010111101000001100111100000000
000000010110000000000010000000100000110011000000000010

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000010001000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000100000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000011010000010000110000000
000001000000000000000000000000000000000000000010100100
000001000001100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000001000000000000000000001111011010001011000000000000
000000000000000000000000001111100000000011000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000001000111100011100000000000000000000000000000
110010100010100000100000000000000000000000000000000000
000000000000000000000000000011100000000010000000000000
000000001010001001000000000000000000000000000000000100
000100000000010000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000100100000100
000000001000000000000010010000001010000000000000000000
110000000000000111010010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 3 16
000001100000000101000010000011011110000000000010000000
000010100110000011000011000000010000001000000000100100
011000000000000000000000000001100000000000000110000100
000000000000000000000011010000100000000001000000000000
010000000000100001000011101001011011111110100000100000
010000000000010000000000001111101110111110010000000000
000000000000001000000000000001000000000010000010000000
000000000000001011000000000000000000000000000010100101
000000000000000011100111110011100000000000000100000000
000000001010001001000011100000100000000001000010000000
000000000000000000000011100000001010000100000100000000
000000000110000000000100000000000000000000000000000100
000000001000000111000000000111001100011111110000000000
000010000000000001100011101011111110111111110000000000
000010101111010001000111010011001010010100110000000000
000001000000000000000010000111011000000000110000000000

.logic_tile 4 16
000000001010100000000000010000000000000000000100000000
000000000001000000000011001101000000000010000010000000
011000000001010000000011110001111100000001000000000000
000000000000000000000011011101100000001011000000000010
110100000000010000000011111000011010010010100000000000
110100001010000000000111011101001100010000000000000000
000000100000001101000010001101101100001001010010000010
000001001100001011000000001001011111101111110001000000
000001000000000011100000000011000000000000000100000000
000010100110000111000011100000000000000001000010000000
000110100001010000000110100000000001000000100100000000
000100001100001111000000000000001101000000000000000000
000000001100000000000010011111100000000001100000000000
000001000000000000000010100011001001000001010000000100
010000000000000000000010100000011110000100000100000000
100000001110000011000000000000010000000000000000000000

.logic_tile 5 16
000000001100001000000000001011101011010111100000000000
000000000000001111000011001001101011001011100010000000
011000000001001101100111101001100001000001100000000000
000000000000001011000110010111001001000001010000000001
010000000000001111100111100011001110011111110000000000
010000000100000011100110111101011010001111100000000000
000110000001010111000110110000011011000000100010000000
000001000000100111100011011011001111000110100000000000
000000001010001111000111000000000000000010100100000000
000000000000000011100111101011001000000010000010000000
000001000001010001100011111011001110000110100000000000
000010100000101111000010000101001011001111110000000000
000000100001000001000000000001111101010100000000000000
000001000000000001000010000000001111001000000000000100
010010000000011000000011101011111100011100000000000000
000001001110100111000010001101101110101110100000000100

.ramt_tile 6 16
000000000001100000000011101000000000000000
000000011111110000000100001111000000000000
011000001000001000000000010001100000000000
000000010000000111000011110101000000000011
110011001100011000000111010000000000000000
110011000000100011000011111101000000000000
000000001010000000000011100101100000000001
000000000000001011000000000111100000001000
000000001000001000000000000000000000000000
000000000000001111000010001011000000000000
000000000000000000000000000111000000100100
000000000000001001000000001001000000000000
000000000001000111000011100000000000000000
000000000110110111100000000011000000000000
110000000000000000000011100001100001000000
010000000000000000000000001101101010001100

.logic_tile 7 16
000010000000000001100011100101101101101001000100000000
000001000000000000000100000101001011101110000000000000
011000100100000000000000010111011001000010000000000000
000001000000000000000011011101111011000110000000000000
000100000000101101000011111001000000000001010100100000
000110000001001111000010001101001010000001110000000000
000000000111001001000011110101011010000100000001000000
000010100010101011000010010000100000001001000000000000
000000000000001011000000000101101011000000000100100000
000000100000010101000000001111111001010110000000100100
000010000000000000000000000000000000000000100110000010
000000001100100000000000000000001001000000000000000000
000000001000000000000010000000000000000000000110000000
000000100000000000000100000011000000000010000000000000
010010000000000000000000000000000000000000100110000000
100100000000000000000000000000001010000000000000000000

.logic_tile 8 16
000000000000001011100110010001011000110110100000000000
000000000000001011000011100001001010010110000001000000
011000000000000001000000000000000000000000000111000010
000100000010100000100000001111000000000010000011000010
110001000100001001100011110111011100010100100001000000
110010000000010111000111110000001001001000000000000000
000010000011111111100000000111001010000000000000000000
000010000000001001000000000000011010001001010000000000
000000001010001000000000001101101010100110100000000000
000000000000000011000011111111011000010110100001000010
000000001010011001000011101011011010010101000000000100
000000000110000101100100000111001001111110000000100000
000000001010000011000011101000011100000010000000000000
000000000000000001000011000011011101010010100001000000
000000000001000000000111101000000000000000000110000000
000000101000100001000100000111000000000010000000000101

.logic_tile 9 16
000000001100001000000000001111111001010111100000000000
000000000000001111000000000111001010000111010000000000
011000000000011111100110100001111110000010000001000000
000000001110100011100000000011011111010111100000000000
110101000000010000000000010000011000000010000001000110
010010000000010000000010000001010000000000000010000011
000011000000001011100111000111000000000010100010000000
000000000000000111100000000111101011000010010000000000
000100000000010011000111010111101010000110000000000000
000100000000100001000011100011110000000101000000000000
000000000000010000000000000111000000000000000100000000
000000001100100000000000000000000000000001000000000000
000000000100000111100010000011000000000000000100000010
000000000000000111100011000000100000000001000000000000
000000101110010001100010001000011010010010100000000000
000001000001000001000011100101011011000010000000000000

.logic_tile 10 16
000000000000010000000110011101001110011100000000000100
000000000000000111000111111011111000011101010000000010
011000000100000000000000000000011011010100000000000000
000000000000000000000010101011001011000100000000000100
010010100000000111100111001111101101000100000010000000
110001001110001001000111101001101100010100100001000000
000000000000110001000000011101001001110100100000000000
000000000000111111000011010101011110010000010000000000
000000000000001011100011110001011100001000000000000100
000000001000000101100010110011110000001101000000000000
000000000000001001100010010000000000000000000100000000
000101000000000101000110000111000000000010000000000000
000010101000001111000000011000011100010000100000000010
000000001011000001000010101111001101000000100000000000
010101000001000000000010010111000000000011100000000100
100010000000000101000010101111001010000001000000000000

.logic_tile 11 16
000000001001010000000110001000001001001100110010000010
000000000001110000000100001111001010110011000011010010
011010100001000101000011011001101011101001000010000000
000010100000100000100010001011101110101111000000000000
110010100000000111000011001011111111010000000000000000
100001000000000000000000001001001110100001010000000101
000000000001010111100110001011100000000001010000000010
000000000000100000000000000001001111000001100010000000
000010000000000000000000010111011000111000100111000001
000000000110000000000010110111011101010000100010100001
000000000000000111000110000101100000000001010001100000
000100000000001001100100001001101111000010010000000010
000010001110000111000000000111011000101001000100000001
000000100000000001100011111011011110100110000010000010
000000000000001001000011111001101011100100010011000000
000000000010000001000010011111111110000100000000000000

.logic_tile 12 16
000000000000000001100000010001100000000000001000000000
000000000000000000100010010000100000000000000000001000
000000001100010000000110110001000000000000001000000000
000000000000000000000011100000101101000000000000000000
000000001000011101100000000111101001001100111000000000
000000000000001001000000000000101110110011000000000100
000110100000001000000110000101001001001100111000000000
000000000100001001000100000000001010110011000010000000
000000001000000000000110100011101001001100111000000000
000000000000000000000000000000101101110011000000000000
000010000001010000000110100111001000001100111000000000
000000000011000000000010000000101000110011000010000000
000000000000000000000011100111001001001100111000000000
000000000100000111000100000000001011110011000000000000
000010100001000101000000010001101000001100111000000000
000000100000100000100010100000101010110011000000000000

.logic_tile 13 16
000110000000000001100110000001111000010000100010000000
000001100110000000100011100000011011000000010000000000
011000000000010111100111010001001010010101000000100001
000000000001100000100111101011101110111101000000000000
110000000000010111000111000001000001000001010010000000
100000001101110000100000001111001101000010010000000010
000010100000000000000110001000000000000000000110000000
000000001000000001000111101101000000000010000000000001
000000000001010000000010000011101000000010000000000000
000010100001000000000000000000110000001000000000000000
000000001000000000000011100000000001000010000000000000
000000001100000000000110001001001010000000100000000000
000001100010011000000010101001000000000011000000000000
000011000001010001000100001101100000000000000000000000
000000000000000000000000000000011000000010000000000000
000001000000010000000000001001010000000100000000000000

.logic_tile 14 16
000010000000101000000010000101101100000001000000000000
000100000010011001000100000011000000001001000010100000
011001000000010000000000000001111110000010000000000000
000010101011011111000000000000000000000000000000000000
110000000110000111100111101111011010000100000000000000
100010100000000000100111110011010000001100000000100000
000001000110001000000000010111000001000010000000000000
000000001100101001000010010000001101000000010000000000
000010000000000011100111000011001010001011000100100000
000000000000001111000110101011110000000010000000000100
000000000000000011100111100000001101000110000110000000
000010101100000001100100001001011100010100000010000000
000000000000000101100000010001000000000011010100000000
000000000000001111000011000101101011000010000000000011
000001000001000111100000000001001100000000000000000000
000010101000100000100000000000001111001001010001000000

.logic_tile 15 16
000001000001010001100110100000001111010000100100100000
000010000011111111100010100001001101010100000000000000
011000000000000000000111000001000000000001000000000000
000000000110000000000011000001101100000001010000000000
110001100000001101000010111011001000000010000000000000
010011000000011001100010101101111010000000000010000000
000000101100000101000110010111000001000010000000000000
000110000000000000000011010000001001000000010000000000
000000000101010011100110011001001010000001000000000110
000100100001100000000011100101000000000110000000000000
000010000100001001100000001011111110010001000000000000
000000000000101011100010001111001011001000100010000000
000010000000001001100000000001011010010000100000000100
000010100000000101100000000000011011000000010000000000
000000000000010101100000000000011001010010000000000000
000000000000100000000010110000011100000000000000000000

.logic_tile 16 16
000000000000010101000011100000001010000100000100000000
000010100001110000000100000000000000000000000000000000
011010100000000000000010101000000000000010000000000000
000011000000000101000010101011001001000000100000000000
010001000000101011100010001001011100000001000000000000
110010100111000011000110100101000000000110000000000100
000001000000010101000011100011000000000001000010000000
000000000010000111000000001101001000000010100000000001
000001001000101000000000000001011001010100000000000000
000000100000011101000000000000011101001000000000000001
000000000000100011100110011000011000010100000000000000
000000001110000001000110110101011000000100000000000000
000001001001000000000000000001000001000000100001000000
000010100110101101000000000101001000000000110000000001
110010100000000000000000000101100000000010000000000000
010000000000000000000000000000101110000000010000000000

.logic_tile 17 16
000000000000001101000111010011011001010000100000000000
000000000010000011000011000000011001000000010000000000
000000101001000111000010001001011011010001000000000000
000001000000010111100110100001001100000100010000000100
000001000000001000000110000001001100000001000000000000
000010100000000001000010101001000000001001000010000100
000000001110000111000000000111100000000011000000000000
000000000000100000000011000101000000000000000000000000
000010101010000001100110101000000000000010000000000000
000001000000000001100010001011001100000000100000000000
000000000101000111000000001001101110010110110000000000
000000000000100000000011101101001101111100010000000000
001000000001100101100000010011001010000100000000000000
000000001100010000100011011011010000001100000000000001
000100000000000001000011100111101010000000000000000000
000001000000000000000000001001111111000000110000000000

.logic_tile 18 16
000000000110000000000011100000011000010010000000000000
000010100000001101000110100000011110000000000000000000
011000000100000011100111010000000000000000000100000000
000000000100000000100110000101000000000010000000000011
010011000000000101000000000011111001000011100000000100
100011001100000111000011110001001001000011110000000000
000000000001010111000010100011111111101010010000000100
000001001010101111100010001011101101011001010000000000
000001000000000111100110101101101011001011100000000000
000010000000000000100100001011011111010111100000000000
000001000011010101000110001101011010010000000000000000
000000001101000000100110110111011001000100000000000000
000001000000000111100000000000001100000000000000000000
000000100000100000000000001001000000000100000000000000
000010000000001011100110001101111111100011100000000000
000000001100001111100000001011001011010100110000000000

.ramt_tile 19 16
000000000001010000000000000000000000000000
000001001000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000101011110000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000001010100000000011100000000000000000000110100000
000000001010010101000000000001000000000010000001000000
011010100010000000000010110000001110000100000100000100
000001000000000000000111110000000000000000000001000001
110000000000100101000011010011101111000001110000000000
110000001110010000000111011101001100000000010001100010
000000000000000000000000001111100000000001100000000000
000000000000000000000000000111001011000001010000000000
000010100000000101100110000001011110010000000000000000
000001001101000000000000000000111010100001010000000010
000000000000001001000000011011111000001001000000000000
000000000000000101000011001001110000000101000000000000
000010100000000101000011100011000000000000000100000000
000000000000001111000000000000000000000001000010000100
000000000000000101000000010000000000000000000100100001
000000000000000001000011101011000000000010000000000000

.logic_tile 21 16
000000000000000001100111010000011100000010000100100000
000100001010000111000010100101011101010010100010000000
011000100000001000000000001101111000010101000000000000
000000001100000111000010100011001110010110000000000000
110000000000001101000111110101001100010000000000000000
100000000000001111100010100000011011101001000000000000
000000000000110111100011010000001001000010100000000100
000000000000101001100010101001011011000110000000000000
000000000000001111100111110001011010001010000110000000
000000001010000011000111010001000000001001000000000000
000001000000000001100011100111111001010110110000000000
000000100111010000000100001111011110011111110000000000
000000000000001000000011110101001101100111000000000000
000000000001010101000111000011101011101100010000000000
000000100000001011100000001101001110001011000100000001
000000000000100011000000000101010000000001000001000000

.logic_tile 22 16
000001000000000001000000001001011011000110100000000000
000010001100000000000000000101001001000000000000000000
011000000001101000000000010000000000000000000000000000
000000000000101111000010100000000000000000000000000000
110000000000000000000000000000001111010000000000000000
110000000000010000000011100000001011000000000000000001
000000000100001001100111100001111101011110100000000000
000000000000010011000000001111011101011101000000000100
000000000000000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000000000010000000000010011000000000000000000000000000
000000000000000000000010001111001011000000100000000000
000000000000000000000111100000000000000000100100000000
000000000000001001000110010000001101000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000

.logic_tile 23 16
000000100001010001100011100101011111010111100000000000
000001000000001101000111101011111011000111010000000100
011000000000000111100010110011001110100000000000000000
000000000100001001000110011011101110000000000000000000
000000000001011000000000011111001010110000100100000000
000010000000101111000010010001101100010000100000100000
000010000000000001100111010000001111010100100000000000
000000000000000000000111000000011011000000000001000010
000000000000011001000110111001001100000110100000000000
000000000110000111000010101001101001001111110000000000
000000000000000101100000011111111101100000000000000000
000000000110000000000010100011111110000000000000000000
000000000000001101100111010001011001100000000000000000
000000000000000101000110110001011010000000000000100000
010100000000001111100110100111101111111100010000000001
000000000000000101000010000101011000111100000000000100

.logic_tile 24 16
000000000001010000000000000101001000001100111100000001
000000000000000000000000000000000000110011000000010000
011011000000000001100110000000001000001100111100000000
000010100000100000000000000000001100110011000000000000
010010000000001000000110100111001000001100111100000000
110001001010000001000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000001000001000000000000010000001001001100111100000000
000000000000100000000010000000001000110011000000000000
000000000001010000000000010000001001001100111100000000
000000000000000000000010000000001101110011000001000000
010010100001001000000000000000001001001100111100000100
000000000100100001000000000000001001110011000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000101110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000100001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000001000000000000000000010011100000000000001000000000
000000100001010000000010000000100000000000000000001000
011000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000001100110100000000
010000000000000000000000001001000000110011000000100111
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000001001100110100000100
100000000000000000000000001111001101110011000000100010

.logic_tile 2 17
000000000001000000000000000000001100000100000100000000
000000000000110000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000111100010000000011010000100000100000010
000000000110000000000100000000000000000000000000000101
000000000000000101100000000000011110000100000100000111
000000000000000000000000000000010000000000000010000001
000000000000000000000000000111011010000110000000000000
000000000000000000000000000000010000001000000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001010000000000010000000000000000000000000000000

.logic_tile 3 17
000000000000001111000000011101100000000001000000000000
000000000000000101000010011111001110000011010010000000
011010000000001000000000001101101000100011110000000000
000000000000000001000010100111111100000011010000000000
110000000100001000000110000011111110010001110010000010
010000000010000111000000000011111000111001110000000001
000010100000000001100111110001100000000000000100000000
000000000000000111000011000000100000000001000000000000
000000000001001001000000000111000000000000000000000000
000000000000100101000011110000001011000001000000000000
000000100000000111000111110000011000000110000000000000
000001000110000000000110110001010000000010000000000010
000000000100000001100000001000011100010100000000000000
000000000000001101000000001011001110000110000001000000
010000000000000000000010001101111000101101010010000000
100000000000000111000010001101001010101001010000000000

.logic_tile 4 17
000001000000000011100000001011111101010111110000000000
000000100000001001000000001101101111100111110000000000
011010000000011000000000001111011111011111110000000000
000000000000000101000000000011011110000111110000000000
010010000001010000000111000000011010000100000100000000
110000000000100000000111100000000000000000000000000001
000000000110001000000010000111000000000001010000000000
000000000000001111000011111011101111000010010000000000
000100000000001101000110100111000001000000010000000000
000100000000001111100011100011101110000010110010000000
000000001000000111000010010000011100010100000000000000
000000001010000000000010101111011100010000100000000000
000000000000000011000010100001011110001011000000000100
000000001000000000100110011011010000000010000000000000
000010001000000101000011101001011000000010000010000000
000000001011000011100011101101001011000000000001000100

.logic_tile 5 17
000001000000000111100110111101011110000100000000000000
000000000110000000000011101001101100101000010000000100
011000000000000111100010101011101110001001000100000000
000000000000000011110010110001000000001010000010000001
000000001100100000000000000001111010001101000110000000
000000000001010101000011100111100000001000000000000000
000000001010101101100000000001101110001001000100000001
000000000000010001000000001001000000001010000010000000
000000000010000000000000010000011111010000000000000000
000000000000000001000010001011011101010010100000000000
000000000001001111100110000011011001000000010010000000
000000000100100111000011110111011100000010110000000000
000000000000000001000000000011100001000001110100000000
000000000001000001000000000111101010000000010000100000
000000100000010000000111100001011110011001110000000010
000000000000000001000110010101111000001001010000000000

.ramb_tile 6 17
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101011000000000000000000000000000000
000011000010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000100001000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 17
000000000110000111100000010000001011000010000000000000
000010100000000000000011101111001010000000000001000001
011000000000001111000000001000011110000000100000000000
000000000000101101000000000101001000010100100000000100
010001000100001000000110000011101111000100000001000000
100010000000001011000000000000101010101000010001000100
000000000000001011100000010000011000000100000100000000
000000000000001001000011010000000000000000000000000000
000010100000001000000000001000011010010100000000000000
000000000000001111000000000011011001000100000000000100
000001000000100000000010000101101011010000100001000000
000010100000001001000000000000011000101000000001000000
000001000000000000000111100000000000000000100100000000
000000000000001111000000000000001100000000000000000100
000101000000100111000111000111100000000000000100000000
000010000001000000100100000000100000000001000001000000

.logic_tile 8 17
000000100000001111110011010001001110001110000100000000
000001001000101011100011011001010000000100000010000100
011000000000000111100111110000001101000000000010000000
000000000000000000000111001101001101000110100000000100
110011100001000001100111010001101010010111100000000000
100011100000100001100110000001101110001011100000000000
000000000001101000000110000011100000000000000110000000
000000000001010111000100000000000000000001000000000000
000000000000001000000000000111000000000010010111000000
000000000000000111000000001111101011000001010000000000
000010000000000000000111100101001001000010000111000001
000000100110001111000000000000011010101001000000000000
000000000000000101100011011000001001000010100000000000
000000000000000000000110101001011011010000100000000100
000000001110000000000000000101001011000110000111000000
000000001110000000000000000000101000101000000000000010

.logic_tile 9 17
000000000001000011100000011011101010001000000001000000
000010000000100000100011010011110000001110000000000000
011010100000001111000011100001100000000000000100000000
000000000000000001100011110000000000000001000000000000
010001001000000111100010011111111010001011100010000000
010000100000000101000010011101101111001001000000000000
000000000000000001000110011111101101110100100000000000
000000000100000001000011110001001110011000000000000000
000010000000000000000000001001011001011100000000000010
000000000000000101000000001111011010011101010001000000
000000000000010000000111010101001010010000100010000000
000000000000000001000111100000011010000000010000000000
000001000110101001000110000001001111001001000000100000
000010000000010111000111110111011010010111110000000010
010101000110001111000011111011111000000110000000000000
100100001010001011100110111101111110000001000000000000

.logic_tile 10 17
000010000001010101000011101101000000000000010000000000
000000101011000000000010100011001111000010110000000000
000000000001011111000111010011111011011001110000000100
000000000000100111100010010001101001001001010000000100
000000000000001111100110100111011011001001110000000010
000000000000001001000100001101011111011011000000000000
000000000001001011100111101001001011100011010000000000
000000100000001001000110001101111000001110010000100000
000000001010000000000010010101111100001100110000000000
000000000000000000000110011101101010010010110001000000
000000000110000001100111001001111010010100000010000001
000000000000010001000010010101111001010000100000000000
000000000001010000000010011111000000000010100010000000
000000001000001001000111100001101101000001100000000000
000000000011000000000110100000000001000000000000000000
000000000000000000000100001011001101000000100000000010

.logic_tile 11 17
000000000000000011100010100000011010000100000100000000
000000000000000000000100000000010000000000000001000000
011010000001000111100000000101011110000000000000100000
000000000000100101100010100000100000001000000000000000
110010000000000101100010001000000001000000100000000000
110001000010000101100000001011001111000010000000000100
000000000000000011100000010000001010010000100000000010
000000000000000000000011110101001101010100000000000000
000000000000000000000110100011111001000000100000000000
000000000000000000000100000000001100101000010000000010
000011100000010011100010011001111000101000100000000000
000011000011110101100011101011011001000000100011000000
000001000000001000000011100101001111010000100000000000
000000100001001011000100000000001010101000000010000000
010000000100010111000010000111100000000000100000000010
100000000000000000000000000000101000000001000000000000

.logic_tile 12 17
000100000001010011000110100001101001001100111000000000
000000000110001111000110010000001000110011000000010000
000000001000010111000000000101101000001100111000000001
000000000000101111100011110000001101110011000000000000
000000000000001111100111110101001001001100111000000000
000000000000001111100111110000001101110011000000000000
000010000000001001100000000101001001001100111000000000
000000000000001001100010010000001010110011000000000000
000010101000000000000010000001001000001100111000000000
000000001011010000000100000000101001110011000000000010
000001000000000000000000000001101000001100111000000000
000010000010000000000011110000101011110011000010000000
000000000001000000000000000101101000001100111000000000
000000100000100000000000000000101011110011000010000000
000000001100000000000000000001001000001100111000100000
000000000001000000000000000000001000110011000000000000

.logic_tile 13 17
000000100001111000000010110001101000000010000000000000
000101000000111001000010010000010000001000000000000000
011010100010000111000000000001000000000011000000000000
000001000000000000100000001001000000000000000000000000
110001000000001000000010010111101010000100000000000000
010110001110000101000010100000101011101000010010000000
000000000000001000000110000000001000000010000000000000
000000001001011111000100001001010000000100000000000000
000100100000000000000000000001000001000010000000000000
000001000000000000000011110000101011000000010000000000
000000001000001000000000000101011100001000000000100000
000010100000000101000000001101100000001110000010000000
000000000000000000000000000101100000000000000100100000
000100000101010000000000000000000000000001000010100000
000000000000000000000000010000000001000010000000000000
000000000000000001000010101001001110000000100000000000

.logic_tile 14 17
000010001000000001100000011001101100000001110000000000
000001000110000000100010100111001111000000010010000100
011010000000000111100011101101101001000110100000000000
000001000000000011000110010011111001000000000010000000
010000000000100101000000001000000000000000000100000000
100010100000010000000011011011000000000010000010000000
000000001000100000000010000011011001001101100000000000
000010100000001001000000000001111110110110000000000100
000000000000000111000110000000000001000000000000000000
000000001100000000000110000101001000000000100011100001
000010000000000101100000000000000000000010000010000000
000000101010010000000010111011001000000000100000000000
000000000001100000000010000000001010010000000010000010
000000000000100000000000000000011010000000000000000000
000001001010001001000000001111000001000001110000000000
000000000000011111100011100101101111000000010000000100

.logic_tile 15 17
000000001111000000000000000011000001000000000001000100
000010000000100000000000000000001100000000010001000000
000000000000001001100110011101100000000011000000000000
000010000000011111100010100101100000000000000000000000
000000000111010000000000000000001111010100100000000000
000000000000000000000000001111001101000000100000000000
000010000010000001100010111111000000000011000001000000
000000100100000101100110011101000000000000000000000000
000000001010000001100000000001100000000011000000000000
000000000000100000100000000111000000000000000001000000
000000001011011001000000010001111011000001000000000000
000000100001101011100010101111001001100000010000000000
000000001000000001000010000111100001000010000000000000
000000000000001001100110000000001111000000010000000000
000000000000000000000110001001100001000011010000000000
000000000000000001000100000011101000000010010000000000

.logic_tile 16 17
000001000000001101000000010011000000000010000000000000
000010100000001001000011100000001010000000010000000100
000001000001010001100010110011101111010001000000000000
000010001110000000100110010101111001000100010001000000
000010101010000001000011101001011011000010000000000000
000000000000000001100010100101011011000000000000000000
000111100001001101000010110001100000000011000010000000
000110100110100111100010100011100000000000000000000000
000000001000100111000010000101000000000010000000000000
000010100001010000000000000000101110000000010000000000
000001000000000000000010010101000001000000100000000000
000010000000000000000010011011101101000000110000000000
000000000000000101000010100001111010010010100000000000
000000000000000000100100000000001001100001000000000000
000000000000010000000000000001000000000011000010000000
000000000001000000000000000011000000000000000000000000

.logic_tile 17 17
000000000001111111000111000101111111000010000000000000
000000000000110001000010111001011000000000000000000000
011000000000000000000010110111011110000010000000000000
000010000000100101000011000000100000001000000000000000
010000000000000111100010010001011110010001000000000000
110000000000000101000110100011101101001000100000000000
000000100000111000000110000101011010000001000010000000
000001000100100101000000000011011010010100000000000000
000000000110000001000000000000000000000000100100000000
000000000000001111000010000000001110000000000010000000
000011101101011111100000001001011100100000000000000000
000000000000100101100010001001001011000000000000000000
000000000000000111100110000001001111000010100000000000
000000000001010000000111100000011001001001000000000000
000011000000001111100000010000011101010110000000000000
000000000000101001000010100101011100010000100000000000

.logic_tile 18 17
000000001000000101100110011000011010000000000000000000
000000000110000101000010100101001001010000000000000000
011010100001000101000010000011001011000110000000000000
000001000000100000100100001101011000000111010001000000
110010000000010000000010100000001111010010000000000000
110001001110100000000110000000001011000000000000000000
000000000000001101000011101111100000000011000000000000
000000000000000011000000001001100000000000000000000000
000000000000010000000011110001001000000010000000000000
000100000000101111000110001011011000000000000000000000
000000001001010011100110001000000000000000000110000000
000000000000100000100000001011000000000010000010000000
000000000000001000000011100111101100000010000000000000
000101000001000011000000000000110000001000000000000000
011000000000000000000111111000000000000000000100000000
000000100000000000000110010011000000000010000010000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000110000000000000000000000000000
000001001100100000000000000000000000000000
000001000000000000000000000000000000000000
000010101100000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000100000000000000000000000000000
000001100000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101000000000000000000000000000000000

.logic_tile 20 17
000000000001000000000110011000011010000000100110100000
000010100000100000000010001011001111010100100000000000
011000000000000000000000001000011010010000100100000001
000000000000000111000000000101001001010100000000000100
000000001010000111100010101011011010001001000000000000
000000001100000111100110000111110000001010000000000000
000010000000000101000000010000001111000100000000000000
000010001110001111000011100101001011010100100000000000
000010000000000111000111100111101011010000100000000000
000001000000000000100000000000111000101000000000000000
000010000001001000000000010001011101010000000110100000
000001000010100001000010000000101010101001000000000011
000000000000000001100110100111100001000001110000000000
000000000000000000000000000101101111000000100000000000
110011100000000001100111001000001010010100000110100000
100000000000000000000010010101011100010000100000100000

.logic_tile 21 17
000000000000001101000000010000000001000000000000000000
000000001110000001100011001011001011000000100000000000
011000000000001111000000010011111110000001000000000000
000100000000001111000011010001100000000111000000000000
110000000001011011000010110111111000001011000010000000
110000001110100101100111010111100000000101000000000000
000000000000000001000010000001000000000001010000000000
000000000000010000000011110101101101000010010000000000
000000100000000101000011100111011001000001000000000000
000011000000000000000110111101001000100000010000000000
000000000001000000000000011001011000110001010000000000
000000000000000000000010110111011011110011110000000000
000000000000101011100010010000001111010000000000000000
000000000000010111000010010101011010010110000000000010
000001000000001011100000000000000001000010000100000000
000010100000000001100010010011001011000000000000000000

.logic_tile 22 17
000010100110000101000000010000011100000100000100000011
000000000000010000100011110000000000000000000000000100
011000000000001001100000010001111110100000010000000000
000000000000001001000011110011011111000000010000000000
110000000000000011100000000001000000000000000101000000
110000000000000000000011110000000000000001000001000100
000010000001001111100110101101101000001111110000000000
000000000000101111000000001011111011001001010000000000
000000000000000101100000001111111100100000010000000000
000000000000000000100000001001111110000000010000000100
000000000100001101000111111011101010000110100000000000
000000001110000101100111110101101011001111110000000000
000001000000000101100111111011111001001000000000000100
000000000000000000000110100011101110010100000000000000
010001000000000011100111110101100000000001000000000000
000000000000000000000110101101000000000000000000000000

.logic_tile 23 17
000000000001100001100111101011111111100000000000000000
000000000000100000100011110011111110000000000000000000
011001000000001001100000001101101010010111100000000000
000000000000011111100000000001101001000111010000000000
010000000100000111100000001111101101010111100000000000
010000000000000000000010000001101010001011100000000000
000000000100000001000010001111011100010111100000000000
000000000000001111000100000111011000000111010001000000
000000100000000001000110110101101111010111100000000000
000001001010000001000010100011011111000111010000000000
000011100000101011100110100111000000000000000110000000
000010100000000101000011100000100000000001000000000000
000000000001111101100110101101011101010111100000000000
000010000000000101000111110101101110000111010000000000
010000000000100101100011110111001100100000000000000000
000000000001000111000010100111011101000000000000000000

.logic_tile 24 17
000010000000000000000110000111001000001100111100000000
000001000000000000000000000000000000110011000000010100
011010100000001001100000000101001000001100111100000000
000001000000000001000000000000000000110011000000000000
110001000000010001100000000111001000001100111100000000
110000100000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000100000000000000000000001001110011000000000000
000000100000000000000000000000001001001100111100000000
000001000100000000000000000000001000110011000000000000
000000000001000000000000010000001001001100111100000000
000010000000000000000010000000001000110011000000000000
000000000000011000000110010000001001001100111100000000
000000000000000001000110000000001101110011000000000000
010010100100000000000110000111101000001100110100000000
000001000000000000000000000000100000110011000000000100

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000010001010000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000100001000010000000000000000000100110000000
110100000001010000100000000000001010000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000000000000

.logic_tile 2 18
000000000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000100
011000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000001110000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000001010000100000100000000
000000000110000000000000000000000000000000000001000000
011010000000000101000000000000000000000000000100000000
000000000000001011100000001101000000000010000000000000
110000000000000111100000010000011010000100000110000000
010000000010001101000011000000000000000000000000000000
000000001000000101000000001000000000000000000100000000
000000000001001101000000000001000000000010000000000000
000001000110000000000000000011100001000000000000000000
000000100010000000000011100000101110000000010000000001
000000000001000000000111100000011000000100000100000000
000000000000100000000000000000000000000000000000000000
000011100001010000000011100000000000000000000100000001
000010000000100000000100000101000000000010000000000000
000000100000000111000000000101101110000100000000000000
000001000000000000100000000000010000001001000010000000

.logic_tile 4 18
000000000000000000000111101111100001000010000100100100
000000001000000000000100000101001111000000000000000000
011010100000100000000000000000000000000000000100000100
000001001010010000000000001001000000000010000011000000
110010100000000000010111100111001010000010000100000100
100001000000000000000010110000011101100001010000100000
000000000000000011100000010011100001000011010100000000
000000000000001101100011010111101010000010000000000001
000000000001000000000110100011000000000001000000000100
000000001010100001000111101101100000000000000000000000
000000000001000000000000000000000001000000100110000010
000000000000100000000011110000001011000000000010000000
000000000000001000000000000000000000000000100100000000
000000000000000101000010010000001100000000000010000000
000010000000000000000011100101000000000001000000000000
000000000100001111000000001111100000000000000001000000

.logic_tile 5 18
000000000000000111100111101000001000000010100000000000
000000000000000000000010111101011010000110000000000000
011100000001010000000000010011001001011101000000000010
000100000110100000000010000011011100111101010011000000
110000001100000011100111110001011010000000010000000000
110000000000000000100111000111011101000001110000000100
000001000000000011100111010111100001000000000000000000
000000000010000000100110000000001111000000010000000100
000100000000001001100000011111001010000100000000000000
000000000000000111100011001001111110101000010010000000
000000000001010101100000011101100000000001000000000000
000000000000100000100011111111000000000000000000000001
000000000010011001000011100000001110000010000010000001
000000000010001011100011101101000000000000000000000001
000000000000000001000000000011100000000000000101000000
000000000000000000000010010000100000000001000000000000

.ramt_tile 6 18
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000001010000000000000000000000000000

.logic_tile 7 18
000000001000001001000000010000000001000000000100000000
000000000000001111100011100001001100000000100010000000
011000000001011011100000010011101000000000000110000000
000000001011001111000010110000010000001000000000000000
000000000000000000000000001101011011010001100000000000
000000000010000001000011111011001001110010110011000010
000000100001000000000011100111111100000000000110000000
000000000000110101000100000000100000001000000000000000
000000000000000000000110010000011000000100000111000000
000000000000000001000011110000000000000000000010000000
000000000000101000000000000001101100010100100001000000
000001001001001011000010000000001000001000000000000000
000000000000010000000010001000001010000010000000000000
000000000000000000000100001101011111010010100000000000
010010000000100000000110000000001100001100110000000000
000000000001000000000000001011010000110011000000000000

.logic_tile 8 18
000001000010001000000000000111000000000001000100000000
000010100001001001000000001011100000000000000000000000
011000000000001000000000010011101100000000000100000000
000000000000001111000010000000110000001000000000000000
000000101110000000000110001101111011000110000000000010
000000000000000000000100000011011001000010000000000000
000000000000000111000000010000001100010000000100000000
000000001110010001100011100000011101000000000000000000
000100001111000000000110110000011100010000000100000000
000010100000100000000011100000001101000000000000000000
000011101010000101100000010111101100000000000100000000
000010001010001111000010100000110000001000000000000000
000100000000000000000000011000000000000000000000000000
000001000000000000000010100101001000000000100000000000
010000000000000000000110100101011001010110000000000000
000000000011010000000000000000101010100000000001000000

.logic_tile 9 18
000010000000001001000000000111100001000000001000000000
000001000000000111110000000000101001000000000000000000
000000000000000101100111010001001000001100111000000000
000000000000001001000111110000001111110011000001000000
000100000001001101110110100101001000001100111000000000
000100000000000101000000000000001101110011000000000000
000010100000001101100000000101001000001100111000000000
000000000101000101100000000000101000110011000000000000
000000100001000000000000010111001001001100111000000000
000010100000100000000010110000001010110011000001000000
000000000000000000000000000011101001001100111000000000
000010001100000000000011110000101010110011000000000000
000000000000000000000000010001101000001100111000000000
000000001000001111000011110000101010110011000000000000
000001100001000000000000010001101001001100111000000000
000000000000000000000011110000001000110011000000000000

.logic_tile 10 18
000000000001001101000011111000011000010000100010000000
000000000010101011100111100001001001010100000000000000
011001000000011101000010101101000000000011100010000000
000010000000101111000100000101001110000010000000000000
000010000000000101100000000011111100001101000000000000
000000000010000101100011110011010000000100000000000000
000100000010011011100000001000000000000000100000000000
000110100000001011100000001111001011000010000000000000
000010000000001111000111000001001101011000110000000000
000001000000001011000100001111001111001101100000000001
000000000000000001000110000101101110000010100000000000
000000000100000000100000000000001001001001000001000000
000010100000001001000111011001101101011000000000000100
000000000000000011000110001111111110100111110000000000
110010001110000001000011100001000000000000010100000001
100011100100000000100111101111001010000010110000000011

.logic_tile 11 18
000000101000000011100110001011001110011100010010000000
000001000000000000100011100111111011000101110000000000
011000000000101101100111101000000000000000100000000000
000000000000011011100000000001001011000010000000000000
110001100000000000000010011011100000000001010010000000
100001000000000000000011010001001110000001100000000000
000101000000010111100000000011101001010010100100000100
000110000110100001000000000000011110100000000000000000
000000000110000000000010100001011000000100000000000000
000000000101000000000100000000000000000001000000000000
000000000000001101100000000000000001000000100000000000
000010100000000111000000001001001001000010000000000000
000000000000000111100110110000011010010000000000000100
000000000000000000000011111111001110010110000001000000
000101000000100111100000001101100000000000000000000000
000010000001001111000000001001000000000011000000000000

.logic_tile 12 18
000010001100011000000110010011001000001100111000000000
000010100000101001000110110000001010110011000001010000
000000000000001000000110000011001000001100111000000000
000000000000001001000100000000101001110011000001000000
000000000000000001100000000111001000001100111010000000
000000000000000000100000000000101000110011000000000000
000001000000101011100000000001101001001100111000000000
000000101110010011100011000000001010110011000000000000
000010000001000001000000000111001001001100111000000000
000000100000100000100011100000001111110011000000000000
000000000000000000000000000101101001001100111000000000
000000001000000111000000000000001110110011000000000000
000010100000110000000000000101101000001100111000100000
000000001001010001000010000000101001110011000000000000
000110101000100000000111000011101001001100111000000000
000101001100011111000100000000001001110011000000000010

.logic_tile 13 18
000010100001001001000111010101011110010010100000000000
000011000000101011100011010000011011100000000000000100
011001001100001111000000000001000001000010000000000000
000000100000000001000000000000001101000000010000000000
010000000000001111000110001001011100110110100000100000
010110100000101111000000000001001111101001000001000000
000000001010001000000000011011000000000010000000000000
000000000000001111000011010111001001000011100000000000
000000000000000000000000010101111111010010100000000000
000000001010001001000011000000111100100000000000000000
000010000001110011000010001111001100001001000000000000
000001000001110011100000000001010000000101000011000000
000001100000000101000011100111011010010000000010000000
000000000000001101100000000000001101101001000000000000
000001001010001000000000000101000000000000000100000000
000000000000000011000010000000000000000001000000000001

.logic_tile 14 18
000000001110000000000010010001100000000000000100000010
000100000000000000000010100000100000000001000001000000
011001000000011000000110111011011110101001010011000000
000000000001101111000111110011111011110110100011000000
110000000000000111000111001101100000000010010000100000
110000000000000000000010000111001010000001010000000010
000011101000000000000000010000000001000000100101000010
000011001010001101000011010000001011000000000000000001
000000000001000000000000001011101010000001010000000000
000001000000100000000010001001111101011110100001000000
000010100000000011000011100101001010000110000000000000
000000000000000000000110010000011001000001010000000000
000000001100000001000010001111000000000010100000000000
000100000000001111000100000001001001000001000010000000
010000000000000101100011111111011100001101000000000010
000000000011000000100111101111010000000100000000000000

.logic_tile 15 18
000001000000000111000111001001011110001000000000000100
000010001100000000000010101001000000001110000000000000
011001000000000000000111000011111101001101000001000000
000010000000000011000111101001011111000100000000100101
110000001010000001000000000011011001010010100000000000
110000001100010000100000000000111000000001000000000001
000000100000000000000000001011011101001001000010000000
000001000000000000000011111101101111001010000001000000
000011000000000000000010000000000000000000000100000000
000010001010000000000010001001000000000010000010000000
000000000001011000000000000111011101001001000010000100
000010101000100111000010001111001111001010000000000000
000000000000000101100010000000000000000000000100100000
000000000000000000100011010101000000000010000000000000
000000000110101101100000011011111111001000000000100000
000000000000011011100011110111001111001110000000000010

.logic_tile 16 18
000000000000001000000110000000000001000000100100000000
000000000000001011000011110000001110000000000010000000
011010000000101101000011110011111100000010000001000000
000000001100001111000011100000100000001000000000000000
110010100110000000000111100001101001010000000001000000
110000000000000000000000001001011000100000100000000000
000010000000010101000000000000011011010010000000000000
000001001011111111000000000111001001010010100000000000
000110000000000000000000001011111100000010000000000000
000001000010000000000000001001010000000111000010000000
000010001001001001000110000000011011010010000000000000
000001000000100011000010010000001001000000000000000000
000000001110001000000011101000000001000010000010000000
000000000001000111000000000101001100000000100000000000
000000000000000111100000011001001011000001010010100010
000010001000000000000011011111011010000001100000000000

.logic_tile 17 18
000000000110001111100010000111011110010100110000000000
000000000100001011100011110111001001111010000000000000
011000000000001001000111111101111000001000000000000000
000000000000000001100111111011000000001110000001000000
010000001100000000000011100000011000010010000000000000
110000000000000001000111010000011000000000000000000000
000000000100110011100110000000000000000000000100000000
000000000001010000000000001011000000000010000001000000
000001000000001000000111101101001110000110000000000000
000010001110000111000000000111110000000101000010000000
000000000000100000000110101111011000000001010000000100
000010101001010000000000000001111000000010010010000010
000010000000000011100110100001001111110001010000000000
000000000000000001100110000111111011110001100000000000
010100000000001011100000000101101100101000000000000000
000100000000010111000000001111001010111001110000000000

.logic_tile 18 18
000001000110000001100111101001001100100100000000000000
000000000000000000000111100011011110011110000000000000
011001000000001101100000010101111111001101010000000000
000010001110100011000011111111011100100011100000000000
010000000000001011100110110001001110010010100000000000
110000100000000101100111110000101010000001000010000000
000000000000000111100000000001011111000010100000000100
000000000000000000000000000000111110001001000000000000
000000000000000001000010001000011000010010100000000100
000100000000000001000100001001001001000010000000000000
000000000000000101100000000000000000000000100000000000
000000000000010001100000000101001100000000000000000000
000000000010000011100000001000000000000000000100000101
000000000000000011000010000001000000000010000000000011
010000100001000000000010000011001000000110000010000000
000001100000100001000100001101010000001010000000000000

.ramt_tile 19 18
000010001100000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000101100000000000000000000000000000
001001000000010000000000000000000000000000
000010001100110000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001100000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000010000000000000000000000000000
000100000001100000000000000000000000000000

.logic_tile 20 18
000000000000000101000000000000000001000000100100000000
000000000000000000100010010000001110000000000000000100
011010100110100000000010111001011110111010000000000000
000001001100010000000011101101111010001110100000000000
110000000001010101000010001000001100010000000010000000
010000000000000001000110111001001111010010100000000000
000010000000000000000000000101001111000000100000000000
000011001110010000000011100000001001101000010000000000
000000000000010111100000010000000000000000100100000100
000000000001110000100011100000001011000000000000000000
000010000100000000000000000000000000000000000100000000
000001000100000000000000001111000000000010000000000100
000000000000010111000010000101000000000010000000000000
000000000000100000100011100000100000000000000000000100
010000000000000001000111100000000000000010000000000000
000010000000000000100100000001000000000000000000000100

.logic_tile 21 18
000000000001010111000000011101111111110000110001000000
000000001100101101000010000001101110110100110000000000
011001000001011000000111000011001000000010100000000000
000000000000011111000100000000111100100000010000000000
000000000100101101100010000011011000000111110000000000
000000000000000011000000001101111010011110100000000000
000001000000000000000000010000000000000000100010000001
000000100000001111000010001111001010000000000000100100
000000000100001111100010110111111010111111110100000000
000000000000000101100111100011101000111111100000000001
000000000100000000000000000000001110000100000110100010
000000000000000000000000000000000000000000000010000101
000000000000000101100110100001000000000000000100000101
000000000000000000100110000000000000000001000010000001
010000000000100111000000000000001110000100000100000011
000000001000001001100010010000010000000000000010000011

.logic_tile 22 18
000000000000000000000110001101001000101001010100000000
000000000100000000000000001101011100001001010000000000
011000000000001011100000010000000000000000100101000010
000000000000000111000011010000001011000000000001000110
000001000000000101000010101011011111111011110100000000
000010000000001001000010000101001100111111110000000010
000000000001000001100010101001111101010000000000000000
000000000000101001000011110011011011110000000000000000
000011100000000101000111100111011011000000000100000000
000001000000010001100100000000001110100000000000000000
000000000001001111100000010101001110000100000100000000
000000000100000001100010101111110000001100000000000000
000000000000001000000111011101001100101001000100000000
000000000000000011000010101001011010101001010000000001
010001000000001101100000000000000001000000100111000010
000000000000000011000000000000001000000000000011000100

.logic_tile 23 18
000010000000000101100110011111111111000110100000000000
000001000000001101000110010011011101001111110000000000
011000000000001111100000000101111111010010100000000000
000100000000001001100000001111001100110011110000000000
110000000000000000000010000111001000000000010000000000
010000000000000001000011011111011100010000100000000000
000100000100000001000000001101000000000001000000000000
000000000000000000000000000001101111000010100000000000
000000000000001000000011011111001011010110000000000000
000000000000000001000011110001011111111111000000000000
000000100000000111100000000000000000000000100100000000
000000000000001001100010000000001000000000000000000000
000010000001010001100110011011001110000110100000000000
000001000100101001000011011111101001001111110000000000
010000000000000111000011101001001110001000000000000000
000000000000000001100111101111001010101000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
110000000000000000000000000000100000000001000001000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010100101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010001000001000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000010000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000001000000000000000000000001100000000000000100100000
000000100000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100100000
000000000000001111000000000000001100000000000010000010
000000000001000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000010000000000010000000000000000100100000000
000000000000000000000011100000001011000000000000000000
011000000000000000000000010111011100000001000000000000
000000001010000000000010010011110000000111000000000100
010001000000100001000011101000000000000000000100000010
010000100001000000100000001001000000000010000000000000
000000000100000000000000001011000000000001000000000000
000000000110000001000000000011000000000000000000000100
000000000110000101000111000111100000000000000100000000
000000000000000001100000000000100000000001000000000000
000000000000010001000000010000000000000000100100000000
000000000000000000100010100000001101000000000000000000
000000001110100000000010000111000001000001000000000000
000000000001010000000011000101101101000011100000000100
000000000001010000000000011000000001000000000000000010
000000000000000000000011000011001010000000100000000000

.logic_tile 4 19
000001000000101000000011110001011000000001000000000000
000000000001001001000011111111100000000111000000000010
011000000000000111000000000011111011001001010000000010
000000000000001101100000000111001101011111110001000000
010001000000000111000010100101101000000101000000000000
010000000000000000000100001101010000000110000000000000
000000000000000001100111010001000000000000000100000000
000000000000001101000111010000000000000001000010100000
000000000000000101000111001011001101010010100000000000
000000000000000000100100000001011111100010010000000000
000010100000000111100111101101101011000111110000000000
000000000000000001100110001101101111011111110000000000
000000000000001011100010111111111100110110100010000000
000000000000000101100110111011001110010110000000000000
000010100000000011100011100000011110010000000000000000
000000100000000001100010000000001111000000000001000000

.logic_tile 5 19
000000000000100000000000010000001010000100000100000000
000000000001000000000011110000010000000000000000000000
011000000000000000000000010111011010000101000000000001
000000000000001111000011001101000000001001000000000000
000000000000000000000011110000000000000000000100000000
000000000001011101000111101001000000000010000000000000
000000000000000001000000000000001010010000100010000000
000000000000001001100010101011011010000010100000000000
000000000000000000000111001101111011000000100000000000
000000100000001101000100001001101000010100100000000000
000001000000010000000010000000000001000000100100000000
000010100001010000000100000000001101000000000000000000
000010100000000101000111000000001010010000100000000000
000000000000100000100110001111011100000010100001000000
010000000010000000000000000101101000010000100000000000
100000000000100000000000000000011111000001010000000010

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 19
000000001010001000000000000011011101000100000000000000
000000001010000111000011100000011000001001010000000001
011000000000001001100000001001011111110110100000000000
000000000110000001000010111101101110100001010001000000
110000100000000111100011100111011101010000100000000010
110001000000001001000011101011001101101000000000000000
000000000001000001000000000001000000000000000110000000
000001000000100111000010100000000000000001000000000000
000000001010001111000000000101001011100110100000100000
000000001010000111000011100011011110101001010001000000
000010000001010111100010001111011010100011110000000000
000001000000000000000010010101001011000011010001000000
000000000000000111100010000111011110011111110000000000
000000000000000001000010000101111011001111010000000000
010000000001000001000010011111111000000100000000000000
000000000000100001000011100001110000001101000000100000

.logic_tile 8 19
000100100001000000000000000000001010010000000100000000
000001001010000000000000000000001111000000000000000000
011000000000000000000000000000000000000000000100000000
000000001010000000000000000101001100000000100000000000
000000000000001000000000000111101010000000000100000000
000000000000000011000000000000000000001000000000000000
000010100001010000000000000000000000000000000100000000
000000000000100000000000000111001010000000100000000000
000000001010000101100000010011101010000000000100000000
000000100000000000000010100000100000001000000000000000
000000000000000000000110110011100000000001000100000000
000000001010000000000010100101100000000000000000000000
000000001010011000000110101000001010000000000100000000
000000000000000101000000000111000000000100000000000000
010001000000001101100000000000001100000000000100000000
000000000000000101000000000101010000000100000000000000

.logic_tile 9 19
000010101011001001000110100001001001001100111000000000
000001000000000101000000000000101111110011000000010000
000000000000001101100110110101001000001100111000000000
000000100000000101000010100000001000110011000000000000
000000001111000101100000010001101000001100111000000000
000000000000100000000010100000101110110011000000000000
000000000100000000000000000001001001001100111000000000
000000100000000000000000000000001110110011000000000000
000110100000000000000111100101001001001100111000000000
000100000000000000000011110000101110110011000000000000
000000000000100001000000000001101001001100111000000000
000000000100000000100000000000101100110011000000000000
000000101011000011100000000001101000001100111000000000
000001000000100000100000000000001101110011000000000000
000001000000100001000111000001101000001100111000000000
000010000000011111100100000000001101110011000000000000

.logic_tile 10 19
000001000001000000000110000101101010000010000110000000
000000100000100000000010000000101111100001010000000100
011010100000000000000000000001011111010000100100000000
000000000110000000000000000000101110101000000000100000
010000000000000001100111010111001000010100000100000000
110000100000000111000010000000111101100000010010000000
000010000000000000000110010011000000000000010100000000
000010000000000000000110001111001100000001110001000000
000000001101001101100110110011101111010000000100000000
000001000000100001000010100000111100100001010010000000
000000100001111000000110000101000001000000010110000000
000001000100110101000000001111001111000001110010000000
000010000000000000000011101000000001001100110000000000
000000100001000000000111101101001111110011000000000000
000000000000001101100111010001000000000001110100000100
000000000000000001000110101011101011000000100000000000

.logic_tile 11 19
000000100000000111000011100001100001000000001000000000
000001000000000000100100000000101111000000000000000000
000000100000100101000010100000001001001100111000000000
000000000110010000000000000000001000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000010101110000000000000000000001000001100111000000000
000001001100000101000000000000001001110011000000000000
000110000000010000000000000011101000001100111000000000
000000001110000000000000000000100000110011000000000000
000000000000000000000011100000001001001100111000000000
000000101011000000000100000000001010110011000000000000
000010100000010000000110000001001000001100111000000000
000001000110000000000100000000000000110011000000000000
000001000000100000000010000111001000001100111000000000
000010000001010000000100000000100000110011000000000000

.logic_tile 12 19
000000000000010111000000000001101000001100111000000000
000000000000100000100000000000001010110011000000010000
000000100001000111000000000011001000001100111000000000
000001001110100000100000000000001010110011000000000000
000000000000001001100000010011001001001100111000000000
000010100000001111100011110000101100110011000000000000
000011100001010000000011100111101001001100111000000000
000000000110100000000100000000001110110011000000000000
000010000000000111000110110111101001001100111000000000
000001000000000001100010100000101011110011000000000100
000000100001010000000000000011001000001100111010000000
000001000000100111000000000000101100110011000000000000
000000001000000101100010000101001000001100111000000000
000000001010000000000100000000101110110011000000000000
000001000000101001000000010111001000001100111000000000
000000101110010101100010100000101000110011000001000000

.logic_tile 13 19
000000001000000000000111100001100001000000000000100000
000000000110000000000111110000001110000000010000000000
000001000000000111100000000000000000000010000000000000
000010100000001111000000001101001001000000100000000000
000000100000000001000000000000001010000010000000000000
000000000000000000000010001001010000000100000000000000
000001000000000000000000000011000000000010000000000000
000000101000000000000000000000101011000000010000000000
000000000000000000000000000101000001000010000000000000
000010100000000000000011110000101000000000010000000000
000001001000000000000000000000001010010010000000000000
000010100001010000000000000000001011000000000000000000
000000000000000111100000010101001110000010000000000000
000000001011000000100011100000110000001000000000000000
000000100001010111100000000111000001000000000000000100
000000100010100000100000000000001000000000010000000000

.logic_tile 14 19
000001000000101000000000000000011001000110100010000000
000011000000011011000011101101001000000000100000000000
011010100010001001000111000101001110000100000010000000
000001000110000011100100000000000000000001000000000000
010100000000000101000110000011100000000000100000000000
010100000000000000000110100000101010000001000001000000
000000000001000111100011101101000000000000000000000000
000001000001001001100110000101000000000011000001000000
000000000000100001000000000101000001001100110100000000
000000000001000000000000000000101010110011000000000000
000001000000000000000111001101101010110011000010000000
000000101000100000000000001101111100101101000000000000
000000100000000101100000000000011000000100100010000000
000001000110000000100000000000011010000000000000000000
000000100000000000000000001001011011111111000000000100
000000001000000000000010001111011011001000010000000000

.logic_tile 15 19
000000000000000101000110010000011100000100000000000000
000000000000000000000011111111001100010100100000100000
011000000000000101000010110101001001000000110000000000
000000000000011101000011000001011011111011010000000100
000000000000100001000000001011000001000000010100000000
000000000001010000000000000001001110000010110000000000
000000000110001001100000011111111010001101000000000000
000000001110011001000011001011100000000100000000000000
000000000000001001000110101001101100100011100000000100
000000000000001011000111101001111001101000110000000000
000001000100000001100010000011000000000001110100100000
000010001101001111100100000011101001000000010000100000
000100000000000101100010000101111100101001000000000100
000100000000000000100100000111001100010000000000000000
000001000010000101100010001011101001111111000000000100
000010000001000000000000000001011011000100100000000000

.logic_tile 16 19
000000000000001111100000000000000001000000100100000010
000010000000001111110000000000001110000000000000000000
011000000011011000000111000000011010000100000100000000
000010101100101101000000000000000000000000000000000100
110010000000000000000110000000000000000000100110100000
110000000000000000000000000000001011000000000000000000
000000000000000001000010100011111010000000100000000001
000000000000010111100100000000111101001001010000000001
000001000000000000000111101000000000000000000100000000
000010000000000000000100000001000000000010000000000001
000000000011100000000000011111011010001001000000000000
000010000000110000000010101001011000101011110000000000
000000000000010011100111100101100000000000000100000000
000000000000000000000000000000000000000001000000000001
000010000000000111000000000001000000000000000100000010
000001001001010000000000000000000000000001000000000000

.logic_tile 17 19
000000000000001011100110010001111010000100000010000000
000010000000001001100010001001110000001100000000000000
011001000001111101100111001000011001000110100000000100
000010100000000111100010100111001010000000100000000100
110000000110001000000000010001000000000000000100000000
110000000000000001000011110000100000000001000000000000
000000000100000101100111000011111110011100100010000000
000000001110000001000110000101001011011100010001000000
000000001010100000000010101101001101001001000000000000
000000000000010000000111101101111100010111110000000100
000000000000000000000000000000011010000100000100000000
000000000001011111000000000000000000000000000000000001
000001000000000000000111001000011000000000100000000000
000000000000000000000100001001001000010100100000000000
010000000011011111100000000000001100000100000010000000
100010101100001101100000000001010000000010000000000000

.logic_tile 18 19
000000000000000000000111100001100000000000000100000000
000000000000000000000100000000100000000001000010000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000100000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100001000000001011100000000000000000000000
000000000001000000000000001011000000000011000000100000
000000001110000000000010000001000000000000000101000000
000000000000000000000000000000100000000001000010000000
000010000010000000000111000000000000000010000000100000
000011001110000111000100000000001101000000000001000000
000010100010000000000000001000000000000010000000000000
000001000000000000000000000101000000000000000010000100
000010100000100000000000000000001010000100000100000000
000001001110000000000000000000010000000000000010000000

.ramb_tile 19 19
000001000001000000000000000000000000000000
000000100000100000000000000000000000000000
000010100100000000000000000000000000000000
000001001100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001101000000000000000000000000000000
000010000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 19
000010000000000000000010100011000001000010000100000000
000001000000000000000100000000001001000000000000000000
011010100010000101000110000101100000000010000100000000
000001001110000000100010110000101100000000000000000000
110001000011011000000000000001101100000010000100000000
110000000000100001000000000000000000000000000000000000
000000000110010000000010100000011111010000000000000001
000010000000101101000100001111011101010110000000000000
000000000000000111100000010011001000000010000100000100
000000000000000000100010000000010000000000000000000100
000000000010000000000011100111001101100000000000000000
000000000000010000000100000101011001000000000000000100
000001000000000001100010010000001010000010000000000001
000011000000000000000111110000000000000000000000000000
000001000000000000000010000000000001000010000100000000
000010000000000000000100000011001010000000000000000000

.logic_tile 21 19
000010000000000000000111100001111011111111110000000000
000011000000000000000000001101101110001111110000000000
011000000000000000000110101101011111000000000000000000
000000000000000000000100001001101010100000000000000000
110010100000000000000111100101111001000000000000000000
110001000000000000000000001101011110101000010000000000
000000000000000000000110000111100001000011000000000100
000000001000001111000100001001001111000011010000000000
000000000100010000000000001000000000000000000100000001
000000000000100000000000001101000000000010000000000000
000001000001010111100000000111100000000000000110000000
000010000000100000100000000000100000000001000000000100
000000000000000000000111001101111100000001000000000000
000000000101010000000100000111000000001001000000000000
010000001010000111100010011111101011000000000000000000
000000000000000000000110000101011001000100100000000000

.logic_tile 22 19
000000000000001101100111110011111111001001010100000000
000000000000001111000110100111011101101001010010000000
011010100010000001000000010101111111000010100000000000
000000000000000000100011110101011110000001000000000000
000000000000010111100000000111000001000010100100000001
000000000000100001100000000000001011000000010000000000
000001100011010111100110111001101011110110110100100000
000011000000100000000010100001101011111101110000000000
000000000000000011100000000001001000010010100100000000
000010000000001101100000000000011001101001010000000010
000000000000000001000010010001101101000010100100000000
000010000000001111000010000000101011100001010000000010
000000000000000001100000000011000001000000100000000000
000000000000001001000000000001001100000000110000000000
010000000000100000000110111000000000000000000110000100
000000000001000111000010101011000000000010000010000000

.logic_tile 23 19
000000000000000000000111001011011100100000010000000000
000000000000000000000000000001011010000000100000000000
011000000100000000000010101101011111010010100000000000
000001000000000101000000000011111111110011110000000000
000000000001000001100111100001100000000000100100000000
000000000000100000000100000000101110000000000000000100
000000000000001001000000001111000000000000010110000000
000000000000000011100010000101101110000000000000000000
000000000000001011100111000111000000000000010100000000
000000000110001101000100001111001100000000000001000000
000000000010110001000111010000000000000000000110000100
000010100010000000000111111001000000000010000011000000
000000000000000101000010101101101111010111100000000000
000000001110001101000010000111111010001011100000000000
010000001000100111000011110000011100010000000000000000
000000000001010000000111100000011101000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100100000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000111000000011010000100000100000000
000000000110100000000100000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000111100000000101111110000000100000000000
000000000000000000000000000000011100001001010000000000
000001000000000111000000000000011110000100000100000001
000000100000000000000000000000000000000000000010000001
000000000000000101000000011000000000000000000100000000
000000000000000000100011010001000000000010000011000000
000000000000000101000000000000000000000000000110000000
000000001010000000000000000101000000000010000010000100
000010000000000000000000001000000000000000000110000000
000001001010000000000000001101000000000010000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110100000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 3 20
000000000000000101000111000001011001010000100000000000
000000000000000001110100000000011011000001010000000010
011000000000010101000111000111000000000001000000000000
000000000000001101100010111101100000000000000000000000
010000001101010000000000000000000000000000000000000000
100000000000000001000010111011001000000000100000000000
000010100001000101100010100011011000000100000000000000
000000000100100000100100000001010000001110000000000000
000000100000000000000111111001001010000001000000000000
000000000000001001000011100001000000000111000000100000
000000000001000000000000001000001110000000100000000010
000000000000000000000000000001001000000110100000000000
000100000000000111100010001000000000000000000100000001
000100000000000000000000000101000000000010000000000000
000000000000000001100000000000011110010100000000000011
000000000000000000100000001011001001000110000000000100

.logic_tile 4 20
000000000000100011100010100011001000000100000000000000
000000000001000000100100000101010000001101000000000000
011000000000000000000011100111101010010000100000000000
000000000000000000000100000000101101000001010000000000
110000000000000101000010000001100001000001100000000100
010000000000000000000111010111101111000001010000000000
000000000001000111100000000000011110010100000000000000
000000000000000111000010110011001111000110000000000000
000000000010000101000111001001011011100110100000000000
000000000000000000100111110011001010010110100000000000
000000000000001000000000001000001010000010100010000000
000000000010001011000000000111011011010010100000000000
000000000000000101100000000111100000000010000101000000
000000000000000000010010110000100000000000000000000110
010000100000000111000010011000001110000000100000000000
100001000000000001000010001101001100000110100000100000

.logic_tile 5 20
000000000000000111000000001001000000000001000000000000
000000000010001101000011111111001000000011100000000000
011000000000001111000111110001101010111001110000000000
000000000000001011100010000101011011110100010000000101
010000000000001000000010110111111000000000000000000000
010000000100000111000111010000110000001000000000000001
000000000000000101000011100011101111010100000100000000
000000000000000101000000000000011101100000010010000000
000010000000001000000000001001101110010110000000000000
000000000010000011000000001001001100010101000000000001
000000000000010000000110100000011101010000000000000100
000000000000100001000110000000011111000000000000000000
000000000000000000000111101000000000000000000000000000
000000000000000001000000001101001000000000100000000000
000000100010100000000011100101011011111101010010000001
000000000000010000000010000101101010111000100000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 20
000001001101001000000111100111000001000000000000000111
000000100000001111000000000000001111000000010001100100
011010100000001111000000000011111010001001000000000000
000010000110000111000010101011001010001010000000000000
110000000000001000000010000000000001000000100100000001
010000000000001111000000000000001011000000000010000001
000000000000000001000011111000000000000000000100000000
000000000000000000000111111101000000000010000010000001
000000000000001000000011110000000000000010000000000001
000000000000000001000011101101001000000000000000000000
000100000000010011000000001001101100010100110000000100
000101000000000001000010000011101001111100110010000001
000000000000000000000111001001100000000001000000000000
000000001010000001000000001011001111000011100000000000
010100100000100000000111000001100000000000000100000000
000000001101000000000100000000000000000001000010100000

.logic_tile 8 20
000010000000000000000000000111001100000000000100000000
000001000000000000000000000000000000001000000000000000
011001000001000000000000000000000001000000000100000000
000010101010100000000000000111001100000000100000000000
000000001110000111000000000101000000000000100000100000
000000000000000000100011000101101110000001110000000000
000010000001000000000000000000001100010000000100000000
000001000110100000000000000000001110000000000000000000
000000000000101101100000000111000001000000000100000000
000001000001000101000000000000001101000000010000000000
000000000000001101100000010111100000000000000100000000
000000000110000101000010100000101110000000010000000000
000000000000100101000000010111001110000000000100000000
000001000000001111100010100000100000001000000000000000
010000000000000000000110100000011100000000000100000000
000000000000000000000000000111000000000100000000000000

.logic_tile 9 20
000101100000001101100011100011001000001100111000000000
000011100000000111110100000000001011110011000000010000
000000100001101101100000000011101000001100111000000000
000001000000110101000000000000101010110011000000000000
000100000000011101100110100101101000001100111000000000
000000001100100101000000000000101000110011000000000000
000010100110100000000110110111001001001100111000000000
000000000000010000000010100000001111110011000000000100
000011000000000111000000000111001001001100111000000000
000001000000000000000000000000001011110011000000000000
000000000000010000000000010101001000001100111000000000
000000000000001111000011100000001000110011000000000000
000000000000001001000000000001001001001100111000000000
000000000100010111100000000000101000110011000000000000
000100001001010000000000000011101001001100111000000000
000000000000000000000011110000001000110011000000000000

.logic_tile 10 20
000010000000010000000000010011111001010000100110000000
000000000100100000000010000000111010101000000000000000
011001000111010000000110001011000000000001110110000000
000010000000000000000100001011001110000000010000000000
110000000000000001100000000011101100010000100110000000
110000001000000111000000000000101010101000000000000000
000000000110011101000110001011100001000001010100000000
000000001000000001000000000101001101000010010010000000
000000000000011101100110110011101101010000100100000000
000000000000000101000011000000111011101000000011000000
000010100000001000000111000000001100000100000000000000
000001001100000101000000000101010000000010000000000000
000000000000101011100011110000000000000000100000000000
000000000011000001000010101011001110000010000000000000
000000100000000000000000000000001001000100000100000000
000001000001010000000000001111011101010100100000100100

.logic_tile 11 20
000100000000000011100000000001001000001100111000000000
000000100000000000000000000000000000110011000000010000
000000000000000101100111100000001001001100111000000000
000000001010000000000011110000001000110011000000000000
000000000000100000000000010000001001001100111000000000
000001000000000000000010110000001111110011000000000000
000000000000000000000000010001101000001100111000000000
000000001110000000000010100000100000110011000000000000
000000101101110000000000000001101000001100111000000000
000000000000010000000000000000100000110011000000000000
000000001010100000000000010011101000001100111000000000
000000000101010000000011010000100000110011000000000000
000000100001010000000000000101001000001100111000000000
000011100000000000000000000000100000110011000000000000
000001000000100000000010000000001001001100111000000000
000000100111000000000100000000001011110011000000000000

.logic_tile 12 20
000000001110100000000010111011101000001100110000000000
000010100100010000000011000101000000110011000000010010
011000001010000101100000000101011100000000000000000100
000011000000000000000010100000000000001000000000000000
010000000001000011000000000111000000000000000000000100
010000000000100000000010100000101010000000010000000000
000000000000000001100000000011001110010000100000000000
000000100100001111100000000000101011101000000000100000
000001000000000000000011100001101101000000100110000000
000000100000001001000010000000011101101000010000000100
000001100000011001000000000000001010000000000000000000
000011000000001111000011110111000000000100000000100000
000100000010101011100000010000011011010000100000000100
000100000000010111100011111011001001010100000000000000
000010000000010000000000000011001100001001000000100100
000000100110000000000000001001010000001010000000000000

.logic_tile 13 20
000000101100000111000000011101011011110110100010000000
000000000000000000000011110001011100010010100000100000
011000101111001111100000000111001011010001110000000000
000000000001110111100011100001011101101110000010000000
010001001101011111000010000001001010001100110110000000
010010000000101011000111110000010000110011000000000000
000011000001011000000000011001111001100110100000000000
000010000100101011000011110011101011101001010010000100
000010000000001101100000001001011011010000010000000000
000000000000000111100000001111001101011111010000000000
000000000000001011000011110101011101000001100000000000
000000000001001011000011111111011110111101100000000000
000001000001010111000000001001011001010001110000000000
000010000010100000000011111011001110011101000000000000
000100001000000001000010000011011100011001100000000001
000001001010001001100100000011011000100101100000000000

.logic_tile 14 20
000000000010000001000110010001111010000000000000100000
000000000000000000000010000000010000001000000000000000
011010000100101011000110010101100001000000000010000000
000001000100010001000010000000101000000000010000000000
000000000000000011100000000001011001010000100100000000
000100000000000000000000000000011001101000000001100000
000000001010000011100111000001100001000000010110100010
000000100011010000000111110001001110000001110000000000
000000000001000001100000001001000000000001010000000000
000000100000100000000000000111101010000001100000000000
000000000110000000000000000000011100001100110000000000
000001001100001001000000000000001100110011000000000000
000000000000000011100000010111000000000001010000000000
000000000000000000100011111001101010000010010000000000
110001000111011001100000000111011011000000100000000000
100010100100101011000011110000001111101000010000000000

.logic_tile 15 20
000001100000000001000000000111000000000010000010000000
000011000000001001100010100000100000000000000001000000
011000000000000111000000001000000000000000100001000000
000001000001000000100000000001001000000010000000000000
110000000000000011100000010000000000000000000100000000
010000000000000000000010010001000000000010000010000000
000010100110000011100000010101000000000000000000000000
000011000000000000100011000001000000000011000010000000
000000000110100111100000010000001100010000000000000000
000000000100010000000011101001001110010010100000000000
000000000000000001000000001101100001000010100000000000
000000100000000000000000001101001110000001100000000000
000010100010000001000110110000000000000000000000000000
000000000000000000100110001111001001000000100000000000
000000000010000000000111001000011110000010000000000000
000000000001011111000100000011011011010110000000000000

.logic_tile 16 20
000000000000010000000000010000000001000000001000000000
000000000000001001000011110000001110000000000000001000
011000000000000000000000010000000001000000001000000000
000101001000000000000010100000001010000000000000000000
010000000000000011000000000000001000001100110100000100
010000000000000000000000001011000000110011000000100000
000001000010001000000000000111001111010000100000100000
000010000000001101000000000000011111000000010000000000
000000000101010101100110111011001110000110100000000000
000000000000100000000110001001001010000000000000000000
000000100100111000000010010000011110001100110100100100
000000000000110001000011101111000000110011000000000001
000000000010001111000110100011100000000011000000000000
000000001100000011100110010001100000000001000010000000
010010000000000001100000010011111100000001000000000000
100001001110000000000010101011010000001001000000000000

.logic_tile 17 20
000000000000001111000010000101111010000000000100000000
000000000000000001000111000000100000001000000000000000
011001000001010101000110001001101100100000010000000000
000010000000101111000000000001001010000000100000000000
110000000100001000000010010011101011110000000000000000
010000000000001011000110000011101100100000000000000000
000000000000011000000000010001000001000001010100000000
000000000000111011000011101011001010000001100000000000
000010100000000000000111010101101000010000100100000000
000000001110000001000011100000011111101000000000000000
000010000001010000000010001101000001000001110100000000
000000000000100001000100000101101110000000010010000000
000000000000001000000110001101011000000010100000000000
000000000000000011000000001111111001000010000000000000
010000000110011000000110100000000000000000000000000000
000000000000100001000100000001001110000000100000000000

.logic_tile 18 20
000000100000000000000111100101101010101001010000000001
000000000000000000000011100101111110111001010001000011
011000000000000000000000000000000000000000000000000000
000010000100000000000010110000000000000000000000000000
010000000000000011100111110000000000000000000000000000
010000000000000000100111100000000000000000000000000000
000000000101010000000111100000000000000000100100000000
000000100000000000000010110000001001000000000000000001
000000100000000000000000010111001011111000110010000100
000001000000000000000011010101011001110000110000000110
000010101010000000000000000101000000000010000000100000
000000000001010000000000000000100000000000000000000001
000001000000000001000000000000000000000000000100000001
000000100000000001100000001011000000000010000010000000
010001000001110000000000000000011010000100000100000000
000010000000100000000000000000010000000000000010000000

.ramt_tile 19 20
000000000001010000000000000000000000000000
000010100000110000000000000000000000000000
000010100000000000000000000000000000000000
000000000111010000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000001010000000000000000000000000000
000000101110110000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000001000000000
000010001110000001000000000000001000000000000000001000
000000000001010000000000000111000000000000001000000000
000000001110100000000000000000101111000000000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000011100000001111110011000000000001
000001000110000000000000010111001001001100111000000000
000000100000011101000011000000101010110011000000000000
000000000000100000000000000011101000001100111000000000
000000000001000000000000000000101111110011000000000000
000010000001010000000110100111001000001100111000000000
000101000000100000000000000000101011110011000000000000
000000001110000000000010010111001000001100111000000000
000000001100000001000111000000001111110011000000000000
000001000000000000000000000111001001001100111000000000
000010000110000111000000000000101011110011000000000000

.logic_tile 21 20
000000001000000000000000000101011101000000000000000000
000110000000000000000010101001101101000001000000000000
011000000000100000000110000101000000000000000110000000
000000000000000000000100000000000000000001000001000000
110000100000000111000000001111011000111110110000000000
010000001010001111000011100111011100101001110000000100
000000100001110000000111000101100000000010000000000000
000000000000100000000000000000100000000000000010000001
000000000000000000000000000000001010000100000100000100
000000000000001111000011110000000000000000000000000000
000000001111101001000110010011100000000000000100000000
000010000000010001000110100000000000000001000011000000
000000000000000000000000000111000000000000000110000100
000000000000000001000010000000100000000001000000000000
010001000000100111000000000000000001000010000000000000
000010000001000000000000000000001101000000000000000000

.logic_tile 22 20
000000000000000000000000000000011001000010000010100010
000000000000000000000000000000011010000000000000000001
011001000000000000000010101101111111111111100000000000
000010000110000000000000001111001001110110100000000000
000000100000000011100000010000000000000000000000000000
000000000110000000100011100000000000000000000000000000
000000000001100001100000000000011011010000000010000000
000010001111110000100000000000001001000000000000000000
000000000000001000000000000001100001000000000000000000
000000000000001101000000000000101010000001000001000110
000010100000000000000000001000011010000100000010000100
000010000100000000000000001001000000000000000000000010
000000000000000101100000000111001010111100000100000000
000000000000001111000000000111011010011100000000000000
010000001000000101100000010011000000000000000110000100
000001000000010000100010110000000000000001000001000000

.logic_tile 23 20
000000100001010000000110100000000000000000000000000000
000000000000100000000010110000000000000000000000000000
011000000000000000000110100001001110000000000000000000
000000000000000000000000000000100000001000000000000000
110001000000000000000000000000011010000100000110000000
110000100010000000000000000000010000000000000000100000
000010100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000110100000000000000000000000000000
000000001010000000100100000000000000000000000000000000
010000000000000001000011100111111111100000110000000000
000000000000000000000100001001101001000000110000000010

.logic_tile 24 20
000000000000001111000000001111000000000000000000000000
000000000110000001000000001001101011000001000000000000
011000000011000011100000010001001010000000000010000000
000000000000100000100010000001000000000001000001000001
000010100000000101000010100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010101000001000000100010100000
000000000000000000000011101111101110000000000000000010
000000000000000000000000000001000001000010000000000000
000000001010000000000000000101001001000000000000000000
000010100000010001100000000000001010000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000010000000000000000000000000000000
010010000001001000000000000001000001000000000100000000
000000000000100001000000000000001100000000010000000001

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100010000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000001000011100000000000010000001
000000000000000000000000001011000000000100000010000100
011000000000000101000000010101001011100010000000000000
000000001010000101000011011011011000001000100000000000
000000000000000111000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001111111110011000000000000
000000000000001101000000000101011111000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000111000000011111011000000010000000000000
000001000000000000100010000101110000001011000000000000
000000000000010000000010100000000001000000100100000000
000001000000000000000000000000001110000000000000000000
000000000000000001000110100000000000000000000000000000
000000000000000000000111000000000000000000000000000000

.logic_tile 3 21
000000000000000101100010100111001011000100000000000000
000000000000000000000110100000101100100000000000000000
011000000000001111000000000011001010001000000010100001
000000001100001001100011110001010000000000000001000001
000000000001001000000110100011011001101101010000000000
000000000000100101000000001001101111011101010011000100
000000000000001000000011100001100000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000000101000000110011011101000000110000000000000
000000000001010001000011011001110000000101000000000000
000000000000001101000010000111111100000010000000000000
000000000000000011100010001001010000000111000000000000
000000000000000000000000010011101001010110000000000000
000000000000000000000010010000011011000001000000000000
010010100001000011100010101000001100000110100000000000
100000000000100000000000000101011001000000100000000000

.logic_tile 4 21
000000000100100101000010011101011011101101010000000000
000000000110000000100011110101101011011101010001000000
011010100000000000000111110001000000000011100000000000
000000000000000000000111111011101000000010000000000000
000000000000000101100010110000001100010100000000000000
000000000000000000000111000101001110000110000000000010
000100000000000011100010100000001101000110000000000000
000000000000011111000111111011001001000010100000000000
000000101100000001100010100000000000000000100100000000
000001000000000011000100000000001111000000000010000000
000000100000000000000000001000000000000000000100000000
000000000100000000000000001101000000000010000000000000
000000000001001101100010000011001001000110000000000000
000000000000100001000000000000111001000001010000000000
010000000000000000000000000101001010010010100000000000
100000000000000000000000000000101110000000000010000000

.logic_tile 5 21
000000001010001011000110000011111100111001110000000000
000000000000001011000010001101011000010001110000000001
011000001000001101100111100011011011111001010000000000
000000001110001011000000001001111100111001100000000001
010000000000000111100111000001101101000010100010000000
010000001110000000100000000000111101001001000000000000
000000100000000011000111000011011111000000000010000000
000000000000000000100110000000011000000001000000000001
000000000000100000000010100011111010111000100000000000
000001000001010001000010000101111111110110110000000001
000000100000000111000010110000000000000000000110000000
000000000000000000100111000111000000000010000000000000
000000000010100000000110101001011001000000100000000000
000010000111000001000100000001001010000000000000000000
000000000000001011100011001000011111000110100000000000
000000000010000101100000000111001001000000100010000000

.ramb_tile 6 21
000000000000000000000000000001111000000000
000000010000000000000000000000010000010000
011000101100000111000111100111001100000000
000000000000001001100100000000100000000000
110000000000000101100000000101111000100000
010000000000000000000000000000010000000000
000000100001011000000000001011101100000001
000001000000101111000000000111000000000000
000000000000001000000010101011111000000000
000000000000001011000010011111110000000000
000010000000001111000110000101001100100000
000001000000101111100100000111000000000000
000001000111000001100110101011111000000000
000000000000000101100000000111010000000000
010000000000000101010010100111001100100000
010010100110001101000100001011000000000000

.logic_tile 7 21
000010000000001101000000000001100001000011100000000000
000000001001000111000000000101001000000001000000000000
011000000000001011100111100011000001000001100000000000
000000000000001111100100001011001001000001010000000000
010000000000000101100111111111000001000001100000100000
110000000000000101000011001101101100000010100000000000
000000000000100000000010100001011100111001010010000000
000000001000000000000100001101011010111001100000000100
000000000000011000000110001001001011101000110010000100
000000000000100001000000001011001110111100110001000000
000001000000000101000000010000011110000100000100000100
000100101100001001000011110000010000000000000000000001
000010100001000000000011100111111000000101000000000000
000001000010100000000010101111110000001001000000000000
000011101101010111100010011000000000000000000101000000
000011100000000000100011100011000000000010000010000001

.logic_tile 8 21
000100100001010111010000001000001100000000000100000000
000100001100000000000000000001010000000100000000000000
011000100000001000000000000001100000000001000100000000
000000000000000111010000001111000000000000000000000010
000010100000000000000011101000000001000000000100000000
000001000000000000000000000001001110000000100000000000
000000100100000001000000010101011011010000100000000000
000000000000000111000010100000101010000001010000000010
000000000000001000000110101000000001000010100100000000
000000000000000101000000000001001111000000100000000000
000000000000011111100000001011100001000001000000000000
000000100100001011100000001101001111000011100000000010
000000000000000000000000010001011100000100000001000000
000000000000100000000010100000000000000001000000000000
010000100100000101100110100011011000000000000100000000
000001000000100000000010100000000000001000000000000000

.logic_tile 9 21
000001000000001111100111110111001001001100111000000000
000000100000000101100011100000001011110011000000010000
000000000000001111100111100011101000001100111000000000
000001000000100101000000000000001000110011000001000000
000000000000000000000111010001001000001100111000000000
000000000000100000000010100000101011110011000000000000
000000100000001101100110100001001001001100111000000000
000001000010101101100000000000001001110011000000000000
000010100000000000000000000001101001001100111001000000
000000000000000000000000000000001111110011000000000000
000010101000011111100000000001001000001100111000000000
000000101010001011000000000000101011110011000000000000
000010100000000000000000000011101001001100111000000000
000000000000000111000000000000001010110011000010000000
000010100000000000000010000001101001001100111000000000
000000000000000000000100000000001010110011000000000000

.logic_tile 10 21
000011000000101000000000010101001101010100000100000000
000000001011010001000011000000111001100000010001000000
011001001000000111000110011000001000000000100010000000
000010000000000000100110010001011110010100100000000000
110001000000000000000000001011111110001001000100000000
110010100010000000000011100111010000001010000010000001
000000000000100111100111010111101100001000000100100000
000000000001000000100111011101100000001101000000000100
000000000000001000000011101111001010001001000101000000
000000000000000101000000001011110000000101000010000000
000000000001000101100000011000011010000100000100000000
000000101100000000000010100111001011010100100010000000
000000000000001000000111010000011011000100100000000000
000000000110001011000010000000011011000000000000000000
000000000001011001100110001001000001000000010100000000
000000000000100101000011001111001001000001110010000000

.logic_tile 11 21
000000000000001000000000000000001000001100111000000000
000000000001000111000000000000001011110011000000010000
000010001000000000000000010001001000001100111000000000
000001001010000000000010110000000000110011000000000000
000000000000000000000011000101101000001100111000000000
000000000000000000000011000000100000110011000000000000
000100000101010000000000010000001001001100111000000000
000000101111010000000010100000001111110011000000000000
000000000110000101100000000011001000001100111000000000
000010100000000000000000000000000000110011000000000000
000010000011110000000000000111001000001100111000000000
000000000100010000000000000000000000110011000000000000
000000000000000111100000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000010000000100000000000010001101000001100111000000000
000001000110000000000010110000100000110011000000000000

.logic_tile 12 21
000000001000000111000111000000001010000100000110000000
000000000000000000000011100000000000000000000000000000
011010000000000000000000000000000001000000100000000000
000010100001011001000000000001001111000010000000000000
000000000001001000000000001000001000000000000000100000
000000000000101001000010111101010000000100000000000000
000110001010000111000111000000011100010000000000000000
000000001110000000000100000000011001000000000000100000
000010000001000000000000000000001001010000000000000000
000000000000100000000000000000011010000000000000000010
000001001010000000000010010001101001000101110000000000
000010000110100000000111100111011101101100100000000000
000000000000000000000000000101001000000000000000000010
000001000100001111000000000000110000001000000000000000
010000000000100000000000000001100000000000000110100000
100000000000000000000010010000000000000001000010100000

.logic_tile 13 21
000000000000000101000000000001000001000000001000000000
000000100100000000000000000000001000000000000000000000
011000000000001101000000000111101000001100111100000000
000000000000000011000000000000100000110011000000000000
110000000000000000000000000001101000001100111100000000
110001000000000000000000000000000000110011000001000000
000000000000100101100000000011101000001100111110000000
000000001110000101000010100000100000110011000000000000
000010100001010000000000000101101000001100111100000000
000001000000000000000000000000100000110011000000000100
000010000001100000000011110000001001001100111100000000
000001101010000000000111100000001101110011000000100000
000000000001010000000111100101101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000001010100000000010000101101000001100111100000000
000000101110010000000000000000000000110011000000000100

.logic_tile 14 21
000000000000010101100011000111101100000000000100000000
000000000000110000000000000000110000001000000001000000
011000000001010011100110000101111111101111000000000000
000000000000000111100100000001011001000111000000000001
000000001111010000000000001000011101010110000000000000
000000001110000011000000000001001101000010000000000000
000000000001011111100000001111000000000001000101000000
000000001000010011000000001111000000000000000000000000
000000000001010000000111100101100000000001000000000000
000000000000001111000100000011000000000000000000000010
000010100110000011100000000011000000000000000000000000
000001001110100000000010000000001010000000010000000010
000000000001010111000000000001011110000000000110000000
000000000000000000100000000000110000001000000000000000
010000000001110000000011111000001100000000000000000000
000010101000110000000011010001000000000100000010000000

.logic_tile 15 21
000010100000000001000000010001001010010110000000000010
000000000110000000010011110000011100100000000000000000
011000001100000101000111100000001000000100000100000000
000010000000000000000000000000010000000000000000000100
010000000001000000000111110011100000000000000110000000
110000000000100000000110100000000000000001000010000000
000000000000000000000000000000011110000100000001000000
000000000000000000000000001011010000000010000000000000
000000000000000000000010000111000001000010110000000000
000001000000000011000000000011001110000000100000000000
000000000001110111000011001000001111010010100000000000
000100001110110001100010001001001101000010000000000000
000000001010000001000000001000000000000000000100000001
000000000000000001000000000011000000000010000000000000
010110000100100001100010000011101101010010100000000000
000001100110010000000000000000101000100000000000000000

.logic_tile 16 21
000000000000000000000010110000001110000100100010000000
000000000000001001000110000000011000000000000000000000
011001000000010000000010000101001100010100000100000000
000010000000000000000100000000011011100000010000000000
110000000000100001000010000011111110000100000100000000
110000000000000000100110110000101010101000010000000000
000010000000000000000000000011101011010000000100000000
000011001100001101000000000000001010100001010000000100
000000000000000000000110110000000000001100110000000000
000101000110000000000010101001001011110011000000000000
000001000000001000000110000000001010000000100100000000
000010100000000101000000001001001101010100100000000000
000000000100000000000010001111000000000000000000000000
000000000000010000000110001111100000000011000001000000
010000000010001000000110101000001000001100110000000000
000010000000000001000100001001010000110011000000000000

.logic_tile 17 21
000000000000000000000010000101000000000000001000000000
000000001010000000000111100000100000000000000000001000
011000000000101101100111100111100001000000001000000000
000000000001000111000100000000101001000000000000000000
000000000000000101100110110011001000001100111000000000
000000000000000000000010100000101010110011000000000000
000000101001010000000000000111101001001100111000000000
000001000001000000000000000000101000110011000000000000
000000000000000000000111001000001000001100110000000000
000000000000000011000000001111001011110011000000000000
000010000000100011100010001000000000000000000100000101
000000101111000000100100001011000000000010000010000000
000000000000000000000010000001011100101000010100000000
000000000000000000000000001111101100110100010000100000
000000000101000000000111000001011000000100000000100000
000000000000100000000000000000100000000001000000000000

.logic_tile 18 21
000001000000000000000000001101100000000010000100000000
000010000100000000000011100001100000000000000000000000
011011101000001000000000001000000000000010000010000000
000000000000001011000000000111000000000000000000000000
010000000100001000000000011011011100100000000000000000
010000000000000111000011100011011100000000000000000000
000000000000110000000110010000001100000010000010000000
000000000000100000000011100000000000000000000000000000
000000000010001011100000011000001010000010000100000000
000000000010000001000010000001000000000000000000000000
000011001100101000000110000000011010000010000010000000
000011000000000001000000000000010000000000000000000000
000000000000001000000000001111000000000011100010100010
000010000000000111000000001111001101000011110011000111
000010000000001000000011100001100000000010000100000000
000000000110000001000100001101000000000000000000000000

.ramb_tile 19 21
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000110000100000000000000000000000000000000
000100001111000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000010000000000000000000000000000
000010001010010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000110100000000000000000000000000000

.logic_tile 20 21
000000000000001000000000000101101000001100111000000000
000010100000000011000000000000101101110011000001010000
011010100011010111000000000001101001001100111000000000
000001000110000000100010010000101000110011000001000000
010000000000100000000111100101101001001100111000000001
110000000000010000000100000000101110110011000000000000
000011100000000000000000001000001001001100110000000000
000001001000000000000010011101001111110011000001000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011110000001000000000000000000000
000001000010100011000011101000000000000010000000000000
000010001011000000100100000111000000000000000000000000
000000000001010000000011000011100000000000000100000100
000000000000100000000100000000101111000000010000000000
010001000000000001100000011000000001000000000100000110
000000000000100001000011111011001100000000100000000000

.logic_tile 21 21
000000000000101000000000000000011000000000100000000001
000000001100001001000011110000011000000000000000000001
011000000000000001000110000011111011000100000000000000
000000001110000000100111100000001001000000000001100000
010000000110000011100111110000000000000000000100000000
010000001110000111000011111011000000000010000001000000
000000001011011001100010100111111000000111010000000000
000000000001011011100100000011011011010111100000000000
000000000000000111100000000000001111010000000010000001
000000000110000000100010000000001100000000000000000010
000000000000001000000000001101101011000010000000000000
000010101110001111000000000101111000000000000000000010
000000000001011001000000001000000000000000000101000100
000000000000010001100000001111000000000010000000000000
010010100000000001000010001101001110101001010000000100
000001000110001001000000000111001010111001010010100010

.logic_tile 22 21
000010000000000101000000011000001110010100000010000101
000000000000000000000010101111001110010100100010000000
011000000000101001000010100111001010010000100000100000
000000000000000111100011100000001110101000010000000010
000000000000001101000000000011011100000010000000000000
000000000001011011100000001111111100000000000000000010
000001000001100111000000011001100000000001000100000000
000010001010010101100011000111001000000001010000000000
000000000000000000000111100111011001101111110000000000
000000000000000001000000001001101001101001110000000000
000000000000010101100111001101100001000000000000000000
000010101100000000000100001001001010000000100000000010
000000000000000101000110000111011010000010000000000000
000000000000001111000010000000010000000000000001100000
010000100001011000000110000000000001000000100010000110
000001000100000001000000000101001100000000000000000100

.logic_tile 23 21
000000000110000001100011111111001000101001010000100100
000000001100000000100011010011111111110110100011000000
011000000000010000000000000101011100111100010010100000
000001000000110000010000000001001001111100000011000110
010000000000001111000000000101011101010000000000000010
010000001110001111100000000000011110000000000000000110
000001000000000000000000000000001100000100000100000010
000010000001010000000000000000000000000000000000100000
000000000000001000000000000000011110000100000100000100
000000000001001011000000000000010000000000000000000000
000010001010000000000110001111000000000001000000000100
000000000000101111000100001011101010000000000000000110
000000000000000000000110010000000000000000000000000000
000000001010000000000110100000000000000000000000000000
010000000000010001100000000000000000000000000000000000
000000000000100000100010000000000000000000000000000000

.logic_tile 24 21
000000000000000000000010100001100000000000100100000000
000000000100000111000110100101001000000001110010000100
011010000001010111100000000001101101000000000000000001
000001000000000101100000001101001101000000010001000000
000000000000000101000000001011111010000000000010000000
000000000000000000100010100101111001000010000001100000
000000000000000101000000001101101001001000000010100000
000000000000000000000010101011011011000000000001000000
000000000000001000000000000001101001010000100100000110
000000000110000011000000000000011100000001010000000000
000000000010000000000010001001011011010000000010000000
000000000000001001000000001101101101000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000101001110000000000001010000100000100000000
000000000001010001100000000000010000000000000000000000
011010000000000111100000000001011101110011000000000000
000001000000000000100010111011001101000000000000000000
110000000000001111100010110001001100000001000000000000
110001000000000001000111001101000000000111000000000000
000000000000001000000000001001111111100010000000000000
000000001010000011000010000101111110000100010000000000
000000000000000101100110100101100000000000000100000000
000000000000000011000100000000100000000001000000000001
000000000001010000000110000000000000000000100100000000
000000000000000001000000000000001110000000000000000000
000001000001011000000011100001101010100010000000000000
000000000000000111000000000101001100001000100000000000
000000000000001000000110010000000001000000100100000000
000000000000001101000011000000001111000000000000000000

.logic_tile 3 22
000001000000001101000110100001100000000000000100000000
000000100100000001000010010000100000000001000000000000
011010100000000111100111110001001011101001000000000000
000000000000001101110110100101011101111111010000000101
000000000001001000000111011111011000001100000000000000
000000000000100111000010100101100000000000000000000000
000000100100001111000000000011011000000000000010000011
000001000100000001000000000000111001100000000010000101
000000000110000111000110010111101101000110100000000000
000000000000000001100010000000011111001000000000000000
000010000000011000000110100011011000000100000000000000
000000000000100101000000000011000000001110000010000000
000000000000000000000000000001101010000100000001000000
000000000010000000000010111001110000001110000000000000
010010000000001000000010100011100001000000100000000000
100000000000001011000100000001001010000010110001000000

.logic_tile 4 22
000000001110010001010110010000000000000000000100000000
000000000000000101000111110001000000000010000000000000
011000000000000000000111010000001010000100000100000000
000000000000001111010110010000000000000000000000000000
010000101110000001100110100111011111000010100000000000
010000100000000000100010010000111000000001000000000010
000000000001010111100010100111001010000110100000000000
000000001010000000100100000001011110000100000000000000
000001000000100000000000001101001001111001010010000000
000000100001000000000000000111111010111001100000000001
000000000000100000000010011001011100000101000000000000
000000000000000000000111011001010000000110000000000010
000000000000011001100000010011100001000000100000000000
000000000001000001100011100101101011000001110000000010
000000000000000001000000000001100000000010000000000111
000000000000000000000010110000101001000000000010000000

.logic_tile 5 22
000000100000000111100010101001000000000001100010000000
000001000000000000100100000001101011000001010000000000
011010101110000111100010111000000000000000000100000000
000000000000000101000111101101000000000010000000000010
010000100000000000000111100111011001010100100010000000
100000000001010000000110110000011111001000000000000000
000000000000000000000111000111111000001110000000000000
000000000110000000000110001101101000001000000010000000
000000100000000001000000000001111100010100000000000000
000000000000001001000000000000011111100000010000000000
000010100000001000000111100101101100001001000010000000
000000000000001011000010000011100000000101000000000000
000000000000000000000010001000000000000000000100000000
000000000000001001000000000011000000000010000000000100
000000000000000000000111000011111001000100000000000000
000000000000000000000100000000111000101000010000000000

.ramt_tile 6 22
000000001001000001000000000011011000000000
000000000000000001100000000000000000100000
011010100010001111000000000001011010100000
000000000000001111010000000000000000000000
110000000001000000000010000101111000001000
010000000000100000000000000000000000000000
000001000000001111000011101101011010000000
000010000010000011000000001111100000000000
000001000000000111000000000111011000100000
000010100000000000100011100111000000000000
000000000000000000000111000111111010000001
000000000101000000000000001111100000000000
000000000000001011100111010001011000000000
000000000001000111000011011111000000000100
010000001000010000000011111101111010000001
010000001010000000000011001011100000000000

.logic_tile 7 22
000010100000001011100000011001000001000000010000000000
000001000000001101100011000111001010000001110000000000
011000000001010000000000011000011000000110100000000000
000001001110001111000011111111011011000100000000000000
010000000000000011100111100000000001000000100100000000
110000001110000001000011110000001000000000000000100000
000000000000000011100011101011101010001000000000000000
000001000000000101000100000011000000001101000000000000
000000000000000000000111100000000000000000100110000000
000000000000000000000100000000001000000000000000000001
000000000000101011000000000111101000010000100000000000
000001000010001101100000000000011010101000000000000000
000001000001000001100000001000000000000000000110000000
000010100000000000000000001101000000000010000000000000
010000000001000011000000010111000001000001000000000000
000000000000100000100010011011001010000011010000000000

.logic_tile 8 22
000000000000000000000000000101111100000110000000000000
000000000000000111000011100000011110101000000000000000
011000000000000001100111100011111111110110100000000000
000010000000000000000100001011111110101001000001000000
110000000000010111000000010001111111100110100000000000
100000000000100000100010001001101101101001010001000000
000010000000000000000000011111000001000010110100000001
000001000000000001000011000011101000000000100000000000
000100000011001000000010000111101011000000100000000010
000000000000100001000011100000111110001001010000000000
000010000000000011100110110001001100010100100000000000
000000000100001101100010110000001111001000000000000000
000010000000001101100010100101100001000001110000000000
000001000001000011000110000101101100000000100010000000
000010100000001011100111101000001100000010000100000000
000000000000000011000010110001011110010110000010000000

.logic_tile 9 22
000000000001000000000000000000001000001100110000000000
000000000000101111000000000000000000110011000000010000
011000100000100111000010010111001011010010110000000000
000001000000010000100110111111101001011011110000000000
000001001001001001100000011000001111000000100000000000
000010000000100001100011110011001010010100100000000000
000010000000011001000111000000011100010000000100000001
000000001000101111000010110000011010000000000001000000
000000000000000000000111000011111010000100000000000000
000010000000000000000100000000100000000001000010000000
000000000000000000000111000001000000000001000100000000
000000001010001001000010011101000000000000000010000000
000001000000001000000111011011011111110110100000000000
000010000000001011000011110111111001100001010011000000
010100001010000101100000011000011011000010100000000000
000010100010000000110011010001011011000110000000000000

.logic_tile 10 22
000011000000000001100010100000000001000000100000000000
000010100101010000100011101011001101000010000000000000
011000000000000000000110000000001101000100100000000000
000000000000000101000100000000011111000000000000000000
010010100000000000000011110001001001000100000101000000
110000100110000101000011000000011011101000010010000000
000110100000010000000111001001100001000000010100000000
000000000000100000000000000011001001000001110010000000
000100000000000101100000010011101110010000100110000000
000000000000100000000011100000001111101000000000000000
000000101010101011000000011000011100010100000110000000
000000000001010001000011100011001100010000100010000000
000000000000001000000110000000001011000100100000000000
000010000000000101000000000000011111000000000000000000
000010000001000000000011000000001000010000000010000000
000000000100000000000010010000011010000000000000000000

.logic_tile 11 22
000011100000001000000000000000001001001100111000000000
000010000000000101000000000000001000110011000000010000
000000000000101101100000010001101000001100111000000000
000000000000010111100010100000100000110011000000000000
000000100000000101100011000000001000001100111000000000
000001000000000000000000000000001011110011000000000000
000000000110010000000000010101001000001100111000000000
000000000000000000000010110000000000110011000000000000
000001000000000000000000000000001000001100111000000000
000010001110000000000000000000001000110011000000000000
000001001000000000000000000000001000001100111000000000
000010001010000000000000000000001110110011000000000000
000010100001011000000000000101101000001100111000000000
000000000000000111000000000000100000110011000000000000
000010001001110000000000000000001001001100111000000000
000001001110110000000000000000001000110011000000000000

.logic_tile 12 22
000000000100010000000010000001101101010001110000000000
000010000010100000000110010111111110011101000000000000
011000000000000000000111000111011011011100010000000000
000001000000000000000000000101011110001010110000000000
110000000001100000000011110000011010010100000100000000
010000000000111001000010101101001111010000100000000001
000010100000001111000111000111011010000101110000000000
000000000000000001100000001001011110101100100000000000
000011001101010011100111010000001111010000100100000000
000011100000000000000011011101011100010100000000000000
000000100000000111000111001111011011000101110000000000
000001000000001111000000001011011100101100100000000000
000000000000000001000110010001101100010001110000000000
000000000001001111000110010111101001011101000000000000
000010100100000001000000000101101010010000000100000100
000011000000001001100000000000011011100001010000000010

.logic_tile 13 22
000000000111010000000110100000001000001100111100100000
000100000000000000000000000000001010110011000000010000
011000001110100101100000010001101000001100111100000000
000000100000010000000010100000100000110011000001000000
110000000000001101100000000001001000001100111100100000
010000000000000101000000000000100000110011000000000000
000000000000000000000010000101101000001100111101000000
000000000001000000000000000000100000110011000000000000
000001000110000000000000000111001000001100111100000000
000010001010000000000011110000100000110011000010000000
000000000000000000000000010011101000001100111100000000
000000000000000000000010100000100000110011000010000000
000011000000000000000000010001101000001100111100000000
000011000000000000000010100000000000110011000000100000
000000000000100000000000000000001000001100111100000000
000000000001000000000000000000001010110011000010000000

.logic_tile 14 22
000010100000000111000000010101011010000000000000000000
000001000000000000100011000000100000001000000001000000
011000001010000000000000010001000000000000100001000000
000000001110100000000011100000101111000001000000000000
010000000001010000000111101111111101000101110000000000
110000000000000000000011100011011101011100010000000000
000000100000000000000000000111111101011001100000000000
000000001001011011000000001011101101100101100000000000
000001000000000111000011100000001110000100100000100000
000010000000000000000000000000001001000000000000000000
000010000000001000000011110000000000000000000110000000
000000001011000011000111000001000000000010000010000000
000010000000000001000000011011111110011101000000000000
000001000000000001100011100011111110010001110000000000
010000000001100000000011100011111001011000110000000000
000000000000000111000011110011011101001110010000000000

.logic_tile 15 22
000000000000000000000011100001011000000000100000100000
000000000000000001000000000000101000001001010000000000
011000000010100001110110010011111111000010000000000000
000000000000010101000011100000011101101001000000000000
010000000000000001000110101000011110000000100001000000
110000000110000000100100001011011000000110100000000000
000010100011100000000010100001101100000100000001000000
000001100000000000000010010000110000000001000000000000
000010000000001000000000001111111100000111000000000000
000001000000000111000010000111000000000001000000000000
000000000110001111100010010001101101110110100000000000
000000001101010001000011110111001011010110000000000001
000000000000001000000000011111001110100110100000000000
000000000000000011000011101101101010101001010000000100
010001000000100001000110111000000000000010000100000000
000000000001000011000110001001000000000000000000000001

.logic_tile 16 22
000000000000011101000000000000000000000000001000000000
000000000000001111000010100000001001000000000000001000
011000000000000101000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
110001000010000000000010100001001000001100111000000000
010010000000001101000010110000000000110011000000000000
000010100000000001100110100000001001001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100110000000000
000010001110000000000010001101000000110011000000000000
000010100001010000000000000101100000000010000110000000
000001000010100000000000000000000000000000000010000000
000000000001010000000000000101001010101101010001000000
000000000000000000000000000001011001010110110000000000
010010100110000000000000001101101000000010000000000000
000000000000000000000000000001111000000000000000000000

.logic_tile 17 22
000010100000000000000110000000011111010110100000000000
000000000000000000000010011101001001010010100000000001
011011100001010000000111010000011000010100100000000000
000010000000100000000010011111011110010110000000000100
010110000110000000000111111000000001000010000010000000
010100000000000000000111101001001111000000000000100000
000100000000100000000010010101100001000010110000000000
000010100000000000000111001101101111000000010000000000
000010100000001000000010000001101100000100000000000000
000000000000000101000000000000110000000001000001000000
000000000000000000000000000111111000001101000000000000
000001000000000000000000001111010000001100000000100000
000010000110000011100000000111101000010000100100000000
000001000000101101100010110000011110000001010010000000
010000000001000101000010010011000001000000000010000000
000000000001101001000010000000001011000000010000000000

.logic_tile 18 22
000000000000000111100011100001011000000000000010000000
000000000000000000000100000111100000000001000010000100
011000000110000001000011001011111001111101110100000000
000000000100100111100011110111101001111111110000000010
000000100001010001000111100001000000000000000000000010
000001000000000000000011100000001110000001000010000000
000000100000000111100010001101011010010110100010000001
000010100000000011000010101101001111001001010001000000
000000000001100101000000001101101101001001010100000000
000000001010100111100010010011001001010110100000000000
000000001010100001000000000101100000000000000100000101
000001000000011001000010010000100000000001000011100000
000000000000000111000000010001000000000000010100000000
000000000000000000000010001011001100000000000010000000
010000000000111001000000000111101011011111010000000100
000010101110110001000000001101011100101111010000000000

.ramt_tile 19 22
000001000010000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000110100010000000000000000000000000000000
000001000000010000000000000000000000000000
000010000010110000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000111110000000000000000000000000000

.logic_tile 20 22
000000001000000000000000011001111011111110000000000000
000000000000000111000011100111001011111111010000000000
011001000001011011100000000111000000000010000000100000
000000000001000011100010110000000000000000000000000000
010000000000001001100010010111100000000010000000000000
110000000001011111100011110000100000000000000000100000
000010000000011000000011110101001111010111100000000000
000000000100001011000110000111011011000111010000100000
000000000110000000000110101011001010000010000000000000
000000000000000000000000000011111000000000000010000000
000010100100000000000000000001100000000000000100000000
000001000000000111000000000000000000000001000000000000
000010100000001011000011110000001110000100000100000000
000001000000001111000011100000010000000000000000000000
010010100000000111000000000001011000010100000010000000
000000001000000000100010000000111010001000000000000000

.logic_tile 21 22
000000100000000101000010100101111011010110110000000000
000101001100000101000000000101011011010001110000000000
011000000000001101100000011111111110010111100000000000
000010100000001011000011010001101000001011100000000010
000000000000011101000111101111111100110000110100000000
000010001100100101000000001011001011100000110000000000
000000000000000111100111010011001010011100000100000000
000000001110100101100111110111011001111100000000000000
000000100010001111000011000000001011000000000100000000
000001000000000011000011101011001001000110100000000000
000000000010001101100111100111011011111111110100000010
000000000001011011000010001011001101110111110000000000
000000100001011101100000011000001110000000000100100000
000001000000100001100011000011011000010000000000000000
010001000001001111100011000011011000000001000100000000
000010000000100011000000000011100000001001000000000000

.logic_tile 22 22
000001000000000101000011110000011100000100000100000000
000000100000000000100111000000000000000000000000000000
011010000100101000000000000101011110000000000000000011
000000000001000101000010110000100000000001000001000100
010001000000001001000011111001001100000010000000000000
010010000000000111000111110001001010000000000000000010
000001000000110011100110000011101010110011110000100000
000010001001110000000010101101111110100001010000000000
000000000000100101000000000000000001000000000010000000
000010100000000000100000000111001110000010000000000101
000000000100000111000000011101111010010110000000000000
000000000000000000100011010111011001111111000000000000
000010001000001001100000001111101011100001010000100000
000000001100000001100000001001101110000000000000000000
000000000000101111000000010000000001000000100100000000
000010001000001001000010100000001011000000000000000000

.logic_tile 23 22
000000000001010001100110000000000000000000100010000000
000000000000100000000110100101001001000000000000000100
011000000000000000000111100001100000000001000000000001
000000000000000011000100001001000000000000000001000110
110001000110001001000011100001100000000000000100000000
110010000000000001000100000000100000000001000000000000
000001000100000000000000000000000000000000100100000000
000000000000001111000000000000001111000000000000000000
000000000000010000000000010000000001000000100010000100
000000000000100000000010000101001110000000000000000001
000000000000001000000000001101001010101001010000000101
000000000000100001000000000101101000101001110000100000
000000000000000000000011101111101010010111100000000000
000000000000000000000110000011101101000111010000000000
010001000000100001100000010000000000000000000000000000
000000001010000000100010100000000000000000000000000000

.logic_tile 24 22
000000000000000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000011001000110100000000000
000000000100011111000000001001001100000100000000000000
110001000010000000000011110000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000000000000001010000110000000000000
000000001010000000000000001011011011000010100000000000
000000000000000000000011110000000000000000100100000000
000000000000000001000011010000001100000000000000000001
000000100000010111000000000001000000000000000100000001
000000001010000000000011110000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000000010000100100000
010000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000001111001100110000001000000000000000100000000
000000000001010001110111110000000000000001000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000001010000100000100000000
010000000000000001000000000000000000000000000000000000
000000000000000000000010100001000001000010000000000000
000000000000000000000100001001001000000011100000000000
000001000000000101100000001011011110001001000000000000
000010100000000000100000001101010000001011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000111000000000000000100000000
000000101010000001000000000000000000000001000000000000
000000000001000011100000010111100000000000000100000000
000000000000100000100011010000000000000001000000000000

.logic_tile 3 23
000001000001001101000010111001011111111001100010000000
000000100000100101000110101101111110111001010000000000
011000000000000011100110011001101000100000000000000000
000000000000011101100111101101111100000000010000000000
010000000001000000000111001001101011111001100000000001
110000000000101001000100000001101110110110100000000000
000010000000001101000110000001000001000010000000000000
000000001010001001100110001111001000000011100000000000
000000000000000001100110010011101110000110000000000000
000000000000000111100010110011010000000101000000000000
000000000000000001100010101000000000000000000101000000
000000001110000000100000000111000000000010000000000000
000000000000000000000000001001001100001011000000000000
000000000100000000000010101111011101000001000000000000
000000000000000111000010111101100001000001100000000000
000000000000000011000010110101001101000001010001000000

.logic_tile 4 23
000000000000100101000111010001111010000110000000000000
000000000010011101000110100111000000000010000000000010
000000100001000101000111100000001010010010100000100000
000001000000101101100100000101001011000010000000000000
000000000000100111000000000011101000000100000000000000
000000000001010101000010110000011001001001010000000010
000010000000000011100000010001000001000010000000000000
000000000000000011100011101011001011000011100000000000
000000000000001000000110001011011000000010000000000000
000000000000000111000100001011110000001011000000100000
000000000000000001100000010001111010000010000000000000
000000000110000000000010111011000000000111000000000000
000001001100100111000110001000001000010100100010000000
000000100001000000000000000111011111000000100000000000
000000000000000111000000000000001100000010100000000000
000000000100000000100000001101001000000110000000000000

.logic_tile 5 23
000000000100000000000000000000011000000100000100000000
000000000000100111000000000000000000000000000000000001
011000000000000001000111000101011011101101010000000000
000000000000000000100000000101001101011101010000000001
110010000000000111100000000111111100000010000000000000
010010000000000001100010010001000000000111000000000000
000000000000000111000111101101100000000010000000000000
000000000000000000000100000111101111000011010000000000
000000000000001000000000010000000000000000000100000000
000001000000000001000011010111000000000010000000000000
000010000000001001000110000111111010010110000000000000
000001000110001011000100000000111110000001000000100000
000000000000101001000000001011111001111000100000000000
000000000001010101000010100101111100110110110000000001
000010000000001000000111000001001100000111000000000000
000001000000000001000100001101000000000001000000000000

.ramb_tile 6 23
000001001100001011100110010001011010000000
000010010001000111100111110000000000000000
011000000000001000000000010001111000000000
000000000000000111000010100000100000000000
010000001000101101100000000111011010000000
010000000000011001000000000000000000010000
000010100000001001100000001001011000100000
000010101110100111100011110111000000000000
000000000001110111000000001101111010000100
000010000000010000100000001111100000000000
000000000000100000000000000111011000000000
000001000111010000000000000101100000100000
000000000000000000000011101011011010000001
000000000000001001000000000101000000000000
110010000000001111100110000101011000000000
110000000100001001100100001001000000000000

.logic_tile 7 23
000000000000000111100011100000000001000000100100100000
000000000000000111100000000000001010000000000000000100
011000001000000111000111000000000001000000100100100000
000000000000000000100110110000001100000000000000000000
000001000000100101000010001111000001000001000000000000
000010100011010000100000001111001011000011100010000000
000000000001000111000010101011100000000000100000000000
000000000000000000000100001111001000000001110000000000
000000000000100000000011100001001101000000100000000000
000000000001000000000100000000111001101000010000000000
000000000001100011000111100000001011010000000110000000
000000000101110001000100001111011000010110000000000010
000000000000001000000000000011000000000000100000000000
000000000110001111000011100001101010000001110000000000
000010101101010001000110001000011111000110000000000000
000000000000000000000010101011001001000010100000000000

.logic_tile 8 23
000001000000100001100010001001000000000001100000000000
000010100001000111000000001001001011000001010000000000
011000001111001011000010110000011011000110100000000000
000000000000001011000111000011001010000000100000000000
000000000000101000000111111001101100001001000000000000
000000001110011111000011111111010000001010000000000000
000000001001001101100000010001100000000001000000000001
000000001010100011100010000111001011000011100000000000
000000000000001111000010100101011000010100100000000100
000000000000001101100000000000111000001000000000000000
000000000001010001000000001000011001010100100000000000
000000000001000000000000001101001111000000100000100000
000000100000001000000011111001011100100010110000100000
000001000001000001000110000111101111000011110010000000
000010100000000101100110010011000000000001010100000000
000001000000100000100011111111001010000010010000000100

.logic_tile 9 23
000000000000001001100111111011100000000001010000000000
000000000000000001000010000101001110000010010000000000
011000000000001000000000010000001100010000100110100000
000000000000000111000010001111001101010100000000000000
000001000000000001000000000111101110001001000110000001
000000101010000001000010100101010000000101000000000010
000000000000000001100000000111011100010000100000000000
000000000000000000000000000000001000101000000000000000
000000100001011111100110000000001100010000000000000000
000001000000000101000000001001001110010110000000000000
000000000110000011000000000001000000000000010110000000
000000101100000001000011111111001011000001110010000010
000001000000000001000000011101000001000011100000000000
000000000000000111000011000001001101000001000000000000
110100000000001000000000000001100000000011100000000000
100100000000000001000000000111101001000010000001000000

.logic_tile 10 23
000000001110101101100110000000001010000000100000000000
000000000000001111000100000111001010010100100000000000
011000000000001001100111011001101100001001000100000000
000001001010001001100111010011010000001010000001000000
010000000000000001000111001101100000000001010100000001
110000000011000111000011101011101101000010010010000000
000000000000000001000110010001101111010101010000000000
000000100000000001100110010001111001100101100010000000
000100000000000001100000000000001111010100000101000000
000100000000000011000011001011011011010000100010000010
000000001100000001100000010001001100010000000100000000
000000000000000000000010000000011001100001010000000010
000010001010000101000011110001101100000100000100000000
000010000000000000000010000000001101101000010010000000
000000000000000000000000000101101101100000110000000000
000000000010100000000000001101001010001001010000000000

.logic_tile 11 23
000000001111000000000010100111001000001100110100000000
000010100000100001000100000000000000110011000000010000
011010000001011111100000001111011010001000000000000000
000000000010100111000000000101100000001110000000000000
110000000000000001000010000000011000010000000000000000
010000000000100001000000000001001010010010100000100000
000100000000000001000011100001101100000000000000100000
000000000000000001000010110000000000001000000000000000
000000000101011000000000010000001001010000100000000000
000000000000100001000011011111011011010100000000000000
000001000110001000000000000000000000000000000101000000
000000100000001111000000001111000000000010000000000000
000000000000000000000110101000001010000100000000000000
000000001011010111000111100011001111010100100000000000
000101000000100000000000000111001011010100000000000000
000000101111000000000000000000111011100000010000000001

.logic_tile 12 23
000100000100000000000000000011011101011000110000000000
000000100001000000000010101001011101001110010000000000
011000100100010000000010100111000001000000000000000001
000000000000000101000011110000101001000000010000000000
000000000000000000000000000000011010000000000000000100
000000000000000000000000001111000000000100000000000000
000000101101010001000011011000011010000100000100000000
000010100000000101100111001101010000000000000000000010
000000000000100001000000001011011111011100010000000000
000010101100010000000000000001011010001010110000000000
000000000000101000000111110111011000000000000000000000
000000000110010111000111010000110000001000000000000100
000000000100000000000111000000011110010000000000000010
000000000000000000000000000000001111000000000000000000
010000100001000000000000010011101110000000000000000000
100001000000101111000011010000010000001000000000000100

.logic_tile 13 23
000001000000100000000000000011001000001100111110000000
000010000000000000000000000000100000110011000000010000
011010100000000000000110000000001001001100111100000000
000100001000000000000100000000001101110011000000100000
110000001100001000000110000101101000001100111100000000
110000000000100101000100000000000000110011000000000100
000000000111101000000000000000001000001100111100000000
000001000101100101000000000000001010110011000001000000
000000000000000000000111100000001000001100111100000100
000000000000000000000100000000001011110011000000000000
000000001000000101100110110000001001001100111100000010
000010100000000000000010100000001001110011000000000000
000001000000000000000011100011101000001100111100000000
000000100000000000000100000000000000110011000000000000
000110100000100000000000000011101000001100111100000100
000001001000000000000000000000100000110011000000000000

.logic_tile 14 23
000000001011011111100111010111001010010100000110000000
000000000000100001100011100000011101100000010000000000
011001000000001111100011111001101011100011110000000001
000000000010001111100010101001101100000011010000000011
000000000000100001100000010001100000000001110000000000
000000000000010000100010001001001000000000010000000000
000010000001010000000111010000001110010100000100100000
000001001100100111000111110111011001010000100000000000
000000000000001111000000011101111110101000010100000000
000010100000001011000011000011101110110100010010000000
000000000000000001000111000111101100011101000000000000
000000000000001111000100000001101111010001110000000000
000000001010000111000110111111111101011100010000000000
000000100000000011100011100001111011000101110000000000
000000000000100000000111001001111110000101110000000000
000000000001001001000111100101011100101100100000000000

.logic_tile 15 23
000000000000100000000110110101100001000000100000000100
000000001100010000000011101011101110000010110000000000
011000000000001101000011100011000000000000000100000000
000000000000000011000010110000000000000001000001000000
010000001111011000000111101101101100101111110000000000
110000000000001111000100001001001001101101010000000000
000001000011011000000000000000011110010000100000000000
000010000001110011000010100101011001010100000000000000
000010100000000001000000010000000000000000000000000000
000001000000000111000010110000000000000000000000000000
000000000000000111100000001000000000000000000100100000
000000001010010000000000000011000000000010000001000000
000000000110000001000000010001111000000000100000000001
000000000000000000100011010000101101001001010000000000
000000000000000111100010000111011000011011110010000000
000000001010000000100100001111001100101011110000000000

.logic_tile 16 23
000000000000000011100000001001100001000000100000000100
000000000001000000100011111001101111000000110010000010
011000000000000111000010110000011100010000100110000000
000000000000000000100011011101011010000000100000000000
000010000000000111000000011001101101110110100000000010
000000001010011001000010100101101001110100010010000000
000000001101010111000000011011011010001001100000000000
000000000000000001100011101011101000000000100010000000
000000000000001011100000000001011000011110100000000100
000000000000000101000011110101001101011000100000000000
000010100000000000000111010000001101000000100100000000
000000000000000011000010001111001011000110100011000000
000001000000110000000000001001011010000111110000000000
000000000001010000000011100011001001101111110000000000
010000000000000101000110000111100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 17 23
000000000000000000000000011111011110000010000000000000
000010000001000000000011111001100000001011000000000000
011010101110001111000000000101011101010000100000000000
000000000000001111100011110000101100000000010000000000
110010100010000000000111110101101010000100000000000000
110000000000000000000010100000010000001001000000000000
000000000000000000000000000000000000000000000100000000
000010000000000001000000000111000000000010000000000000
000000000100000000000010001000000000000000000101000000
000000000101010000000000000001000000000010000000000000
000010100000101001100000001011111110010111100000000000
000000000001011111000010010111111101000111010000000000
000001000010001000000010100101100001000001010000000100
000010000000000111000010001001001111000001110000000001
010010100000100000000010001000000000000000000101000000
000001000111011111000000000001000000000010000000000000

.logic_tile 18 23
000000000001110000000000010000000001000000001000000000
000000001000100000000010100000001110000000000000001000
011010100000100000000000000000000001000000001000000000
000001001110010000000000000000001101000000000000000000
010000000000000000000010110101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000101010111100111100000001000001100110100000000
000010000100100000000100000000001101110011000000000000
000000000000010000000110001111101111011111100000000000
000000000000100000000000001101101101101111100010000000
000000100000001000000111000101111110001100110100000000
000000000000000011000110010000000000110011000000000000
000000001111000000000000001000001111010000000001000001
000000000000000001000000000011001101000000000010000001
010010000001010001100000000000001010000010000000000000
000001000000010000000010100000010000000000000000000010

.ramb_tile 19 23
000000000100100000000000000000011100000000
000000010001000000000000000000010000000000
011000000000000101100000000000011000000000
000010000000001111000000000000000000000000
110000000010100000000110110000011100000000
010010100010010000000010100000010000000000
000001000000000000000000000000011000000000
000000000000000000000000000000000000000000
000001000010001000000000000000011100000000
000000000000010101000010001101010000000000
000000000000000000000011100000011000000000
000000000001010000000100001101000000000000
000000000010011000000000001000001110000000
000000000000000101000000001111000000000000
010110100000000000000010001000001100000000
010000100000010000000100000001000000000000

.logic_tile 20 23
000000000000001000000111100000000000000010000000000000
000000000000000111000100000000001000000000000000100000
011000000000000000000000001101100000000001000000000000
000000000000000000000000001111100000000000000010000000
110010000000000000000011101000000001000000000000000000
110000000000001001000000001011001010000000100010000000
000100000001011011000110100000001010000000000010000000
000000000000101011000100000111011010000010000011000011
000010100000000001000011100000011010000100000100000000
000001000001010000000010010000000000000000000000000000
000010001010000111100000000000000000000000100100000000
000000000000000000100011000000001100000000000000000000
000001001000000000000010000011011101000110100000000000
000010001110000001000000001011101101001111110000000000
010000000000000000000000010000000000000000000100000000
000000000000100000000011111001000000000010000000000000

.logic_tile 21 23
000000000000011000000000000111101010000000000100000000
000010000000101111000010100000011101100000000000000000
011000000000001000000011100011000001000000010100000000
000000000110001111000100001101001110000000000000000000
000010100000001000000000010101101010000010000000000001
000001000000000001000011110000101111000000000000000000
000000000000000001100011111001011010000010000000000000
000000000101000000000010001011101110000000000010000000
000010100000001011100000011101011001100000000100000010
000001000000000111100011100111111000101001010000000000
000000100001010101000111100000001111000000000100000000
000110100000000000100010001101001110010000000000000000
000100000001011111000011101011101100011100000100000000
000100001110001011100100001011001000111100000000000000
010000000000101111100000001101100000000000010100000000
000000000001011111100000000111101011000000000000000010

.logic_tile 22 23
000000000000001111000010001011101000000101000110000001
000100000000000011100110010001010000001001000000000000
011010000110011000000000000011111110001001010100000000
000001000000001111000010111011011000010110100000000000
000000000000001000000000001001001010000001000100000010
000000000000000111000000001101100000000111000010000001
000000000000001111100010010011011011000110100000000000
000000000000000111000011100111101011001111110000000100
000000000000000111000010001001011100000100000110000000
000010100000000000100111000111110000001101000000000000
000001000100000001000010000000001110010110000000000000
000000000000001001000000000011001110000010000000000000
000000000100001101000110100111011010010111100000000000
000000000000001111000111101001101000001011100000000000
010001000000110001100110100001101110000100000100000000
000000000000000000000000001001110000001110000000000100

.logic_tile 23 23
000000000100000000000111110000000001000000100100000100
000000000000000000000111010000001010000000000000000000
011001000001010101100011001101011001010111100000000000
000000100000000101100011100101101110000111010000000000
010000000000010001100010111001101100101000010000000000
010000000000000000000010001001111101110100010000000000
000000100000000001000000000111011110001001000000000000
000001000000000111000000001001100000001110000001000000
000001001000000111100111101111011101010110110000000000
000000000000000000100110001011011100100010110001000000
000000000001010101100110110000000001000000100100000000
000000000010001001000011010000001000000000000000000010
000000000000010001100010001011101011000000000000000000
000000000000101001100000001111011100100001010010000000
010000000001001111100111110101001111000000000000000000
000010100000101001100010110011001111001001010000000000

.logic_tile 24 23
000000000000001000000011111011000001000011100000000000
000000000000001011000111111001001010000001000001000000
011000001110000101000000000001000000000000000100000000
000001000000001101000010100000000000000001000000000000
010001000000000000000111100000000001000000100100000000
010010000000000001000100000000001100000000000001000000
000000000000000001000000000000000000000000000100000000
000001000000000000000000001001000000000010000001000000
000000000000000101000011100000001100000100000110000000
000000000000000000100000000000010000000000000000000000
000000000010000000000000001101001110010111100000000000
000000000000001111000000000001101110000111010000000000
000001000000001001100000001101001100000110000000000000
000011000000001001000000000001000000001010000001000000
010000000000000000000111000000011110000100000100000000
000000001000010000000000000000010000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000001110000000000110010000000001000000001000000000
000001000000000000000010000000001011000000000000001000
011000000000001001100010100011000000000000001000000000
000000000000001011000100000000100000000000000000000000
110000000000000000000000000000001000001100111100100000
110000000000000000000000000000001001110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000010111101000001100111100000000
000000000000000000000010010000000000110011000000000010
000000000000000001000000000000001001001100111100000100
000000000000000000100000000000001000110011000000000000
000000000000110000000110100001101000001100110000000000
000000000000000000000100000000100000110011000000000000
010000000000001000000000001101100000001100110100000000
010000000000000001000000000011100000110011000000000010

.logic_tile 3 24
000000100000100000000010001001000001000000100000000100
000000000001000000000000001111101000000010110000000000
011000000000000011100000001111011011100010000000000000
000000000000001101000011100101011000000100010000000000
000000001110101111100011100101111110110011000000000000
000000000001001011100000001111111110000000000000000000
000000000000001001000010000101000000000000000100000000
000000001010000111000010010000000000000001000000000000
000000000000000111000000010111000000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000000001000110000101001101000110100000000000
000000000000000000100100000000111101001000000000000000
000100001110001011100111001101001100100010000000000000
000100000000000011100011100101001111001000100000000000
010000000001010000000110111000011000000000100000000000
100000000000000000000010010011011110010000000000000000

.logic_tile 4 24
000000000001000101100000000000000000000000000100000000
000001000000100000010010110011000000000010000000000000
011000000000000000000110111000001100000000000000000000
000000000000000000000010101011000000000100000000000000
110000000000000001100000010101001100000000000010000001
110000000100000000000010100000100000001000000010000111
000000000001010000000000001101011101001011100000000000
000000000000000011000000000111011010000110000010000000
000000000000101001100000010000000000000000100100000000
000000000001001001100010010000001101000000000000000000
000000000000010000000110011011001001001011000000000000
000000000110000000000010001011111110000001000000000000
000000000000001001000010011111001110010000100000000000
000000000000000001100010001111101110101000000000000000
000000000000001000000110001000011000000000000010000001
000000000000000011000000001001011000010000000011100011

.logic_tile 5 24
000000100001000001100010110101011110000010100000000000
000010001000000000000111110000111111001001000000000000
011000000000000101100010101101111001000110100000000000
000000000000001101100110100011101010000000010000000000
010000000000100101000000011001101001000010100000000000
010000000001000000000010101111011001010000100010000000
000110100001010000000110011000011001010000100010000000
000000000000001001000111100011011011000010100000000000
000000000000000000000000000000001110000010000100000000
000001000000000000000000000000010000000000000000000010
000000000000010001000000010011111110010100100000000000
000000000000000000000010110000111110000000010000000010
000000000000001000000011110001011100010010100001000000
000000000000000001000011100000001010000000000000000000
000000000000000000000111001101011111001010000001000000
000000000000100000000010011001011000001001000000000000

.ramt_tile 6 24
000010100000100000000000000011011100000000
000000000001000000000011100000000000100000
011010100001010111000111000011011110000000
000000101010000000000000000000000000000000
010000000001010011100000010101111100000000
010000000000100000000011010000000000000000
000010101000001111100000011011011110000000
000001000000000011000011001101100000010000
000000000001001111100000000111011100000000
000000100000000101100010010101000000010000
000010000000000011100000000101111110000001
000000000100001001100000001101000000000000
000000000000001001000000001001111100000000
000000000000000111000000001111000000100000
110010100000000011100111101111011110000001
010000000000000000100000001001000000000000

.logic_tile 7 24
000001000000000001000111110001011000101001000000000000
000010000000001001010111100011001111111111010000100000
011000000000001001100111101000011001000110000000000000
000000000000000111000000000011001111000010100000000000
000000001110100111000011000000000000000000000110000000
000000000000000000100010111001000000000010000000000000
000000000000000000000110000001011100000110000000000000
000001000000000111000000000011010000000101000001000000
000000001110000001100011000101001001000100000000000000
000000000000000011100000000000111011001001010010000000
000000101111000111000011111101000000000001000000000000
000001000010001101100111000101000000000000000000000000
000001000000010000000111001011111100001001000000000000
000000100000000000000000000011100000001010000000000000
000000000000000000000000001011001010111101010000000000
000000000010000000000010111001011101110100010000100001

.logic_tile 8 24
000010100000101111100000001000011110000110000000000000
000001000000011111100011000101001000000010100000000000
011000000000000000000110110001011101000010000000000000
000000000100000111000111110101111010010110000000000000
010000000000001000000111011111011100101110000000000000
110000000000000101000011011101111111001111000000000100
000000000000001111100111011001100001000011010000000000
000000000000001011000011011101001111000010000000000000
000000001111100000000000011000001010000010100000000000
000000000001110000000010100001011101010000100000000000
000000001011001000000011100000011000000100000100000000
000000000100100001000111110000010000000000000010000000
000000000001011000000110011111011001101110000010100000
000000000000000001010010111101111100001111000000000000
010000100000000000000000000000011100010100100000000000
000000000000000111000010000001011110000000100000000000

.logic_tile 9 24
000000000000000000000011100101100001000010100000000000
000000001000000000000010101001001100000010010000000000
011000000000011011000000000111000000000000000100000000
000000000000001111000000000000100000000001000010000000
010000000001000101100011101011011110000110000000000000
110000000000000000000110110001100000001010000000000000
000000000000001000000010100111011010101001010010100100
000000000000000111000100001101011001111001010001000001
000000000110000000000111000000011110000100000100000000
000000001010000000000011100000010000000000000000000001
000001000110011000000000000101000001000010100001000000
000010100000101101000000001111001000000010000000000000
000000100000001111100010000000000000000000100100000100
000001000000011011000011110000001101000000000000000000
010000000000001000000000000000000000000000100100000000
000000100000101101000011110000001110000000000010000000

.logic_tile 10 24
000010100000000111100000001011001010000110000000000000
000000000110001001000011100011001111000001000000000000
011000001001010101000010111000001111010100000100000000
000000000000100000000010110111001100010000100010000000
010000000000000011100110110111011111000000100000000000
110000000000001111100010010000111111001001010000000010
000000000000000111000111100101001101010001110000000000
000000000000000001000111101011011000101110000010000000
000000000000000011100111010111101110001101000110000000
000000000000000000100110011001000000000100000000000000
000000001001000011100000001101111000000110000000000000
000000000000100011100000001101010000000101000000000000
000000000000000101000010000001111010010110000000000000
000000001000000111100011110000101111100000000000000000
000000000000001000000011100001011010010110110000000000
000000001110001111000111111101011000100101110000000000

.logic_tile 11 24
000000001111000101000000010111000000000001010100000010
000000000000001101000010001001101110000001100001000110
011000100000000001100000000001001111010000000100000100
000000000001011001000010100000001010100001010000000010
000010101010000101000110101011101110001001000000000000
000010000000000000100100001101000000000101000000000000
000100000000000111000111011111001010001101000110100000
000000001010000101000110000001000000000100000000000010
000000000010100000000010001101100001000001010000000000
000000000001000000000000001111101010000001100000000000
000000000000000101100000000000011000010000000000000000
000010100000000000100000001011001110010110000000000000
000000000001011001000000011000011110000100000100000100
000000000000001101000011001001001110010100100001000100
110000101010001000000010000111001010010100000110000011
100001000001000001000000000000011000100000010000000001

.logic_tile 12 24
000000000111010000000000000101101100000110000000000000
000000000000000111010011100000011011000001010010000000
011010000011011000000000011011111000011000110000000000
000000000000000111000010100011111111001101100000000000
110000001011010000000010000101101111011100010000000000
110000100000100000000010010111111000000101110000000000
000010100001010111100000000000000000000000100100000000
000001000100000001100011100000001011000000000000000001
000000001000001111100111001011101111011100010000000000
000000000001010011000110000011011110001010110000000000
000000000000000001000000010101101110011000000000000000
000010100000101001100011011111001101100111110000000000
000000000000000001000010000011101110011100010000000000
000000000000000000100010000011011000001010110000000000
000010100000000011000000001001001100010110110000000000
000000000000000000100011101111111100011010110000000000

.logic_tile 13 24
000000000000000101100000000101101000001100111110000000
000000000001000000000000000000100000110011000000010000
011000001100001000000000000000001000001100111100000000
000000100000000101000000000000001111110011000000000100
010000000000000000000111110101001000001100111110000000
110000000000000000000110100000100000110011000000000000
000000001000010101100000010111001000001100111100000000
000010100000000000000010100000100000110011000000100000
000000000001010000000000000001001000001100111100100000
000000000000010000000000000000000000110011000000000000
000000000000000000000110100001101000001100111100000000
000000001010000000000000000000000000110011000001000000
000001000110010000000111110000001001001100111100000000
000010000000100000000110100000001010110011000000000000
000101000100000000000000000000001001001100110100000000
000010000000000000000000000000001101110011000000100000

.logic_tile 14 24
000000000001000000000111101000001011010000000001000000
000000000000100111000000000001011101010110000000000000
011101001000001001100111011001101111100110100000000000
000100000100001111000010100001111110101001010001000100
010000000001010000000010010011011010011001100000000000
110001000000100000000011000001101101100101100000000000
000000001000001111100111100111011011000010100000000000
000000000000000011100111010000011011000001000000000010
000000000001010000000111010001100000000000000100000000
000000000000101111000011000000100000000001000010000000
000000000000101001000000010011000001000010010000000000
000000000110011011000011001001001100000001010000000000
000010000000000001100111101000000000000010000000000100
000100000000000000000000000101000000000000000001000000
010001000110000000000000001011011101000101000000000000
000010000000001111000011001111101010110101110000000000

.logic_tile 15 24
000000000000001000010000000000000000000000000000000000
000000001110001101000010010000000000000000000000000000
011000000000000000000000010000011000000100000110000000
000000000001000000000010110000010000000000000000000101
010000000010010000000011111011001010000010000000000000
110100000000000000000010110101010000000011000000000010
000000000000000001100000000001011010010000000000000000
000000000000000000000010000000001111101001000000000010
000000000000000101100000000000000000000000000110000000
000100000000000000100010001011000000000010000000000100
000001000000000000000000001111001110100010110000000000
000000000000000000000000001101011110000011110000000100
000010101110001111100011010000000000000000000100000000
000001001110001111100011111001000000000010000000000110
010000001100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 24
000000000001110000000000000000000000000000100110000000
000000000000100000000010010000001100000000000010000000
011000000000000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000000
010000000110000011000000010000000000000000000110000000
010000000010000000000011010101000000000010000000000000
000000000001010001000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000000011110000100000100000000
000010000000000001000000000000010000000000000000000010
000011100000000000000000000101100000000000000111000000
000010000000000000000000000000000000000001000000000000
000000000000000011100000000000001110000100000100000000
000000000000001111100000000000000000000000000010000000
010010000001000000000000010000000000000000000000000000
000000000000110000000011000000000000000000000000000000

.logic_tile 17 24
000010100010000000000000010101011000000100000010000000
000000000000000000010011110000100000001001000010000001
011000000000010001100111000000000000000000000100000000
000000000000000000000010010101000000000010000000000100
010000000000100000000111000111000001000000000000000000
110000000100010001000111100000001100000000010010000000
000000001110001000000111111011111111011110100000000000
000000000000000001000010010011001011101110000010000000
000000000000000000000010010000000000000000100100000000
000000000000000001000011000000001001000000000000000000
000001001010000111100000010011111001100000000000000000
000010000000000111100011101111111001000000000000000000
000000000000001000000000001111111010000110100000000000
000000000000001011000010010011001100001111110010000000
010010000000000011100000010101101101010111100000000000
000001000000001111000011001011111111000111010000000000

.logic_tile 18 24
000000000001001001000000001011001010001000110000000000
000001000001101111000010011101111010000000110000000000
011000001110000000000110110000000001000000100110000000
000000101110001111000010000000001010000000000001000000
010000100000100111000011100111001011000000000000000000
010001000001000001100110110101011010001000000000000000
000001001010100001000011100011101100010100000010000000
000000100000000001000100000000101111101000010010000111
000000000000000111100010001011111000001000000000000000
000000001000000001000000001001011011010100000000000000
000000000000000001000010010000000000000000100100000000
000010000000000000000011110000001010000000000000000001
000000000000001000000110011011011100000110100000000000
000000001000000111000110000001011111001111110000000000
010000000000000000000000001001011000010111100000000000
000000001100010000000011111111001000000111010000100000

.ramt_tile 19 24
000001000000100001000000000101101010100000
000010000001010000000000000000000000000000
011000000000100001100000000111011010100000
000000000000000000100000000000000000000000
110000000000001111000000000001001010001000
110000000001011001100010000000000000000000
000000000001001001000110000011111010001000
000000001010101001000100000000000000000000
000000001110100000000000001101001010000100
000010100000010000000010001011100000000000
000000000000010000000010001011011010000000
000100000000010001000010001011100000000100
000010100110000001000010000001101010000000
000010100000000000100110000101000000000000
110010100001010011100000000101111010100000
110001000001010000100000001111100000000000

.logic_tile 20 24
000000001010000111100010101111001011111000110000000000
000000100001001111000010110111101011110000110001000110
011000000001010001000111100000000000000000100000000000
000100000000000000100111100111001001000000000001000000
000000101000001000000111100000000001000000100101000000
000001000000001011000100000000001001000000000000000000
000000100000000101000111110101000000000000000100000000
000010100000000000100011110000100000000001000001000000
000000000000000000000111101101100001000010000000000000
000100001110000001000000001111101101000011100000000000
000000001010110000000110000011111011010000000000000000
000000001110000000000011101011101101110000000000000000
000000000000000001100000000001101000010111100000000000
000000000000000001000010000001011100001011100000000000
010011000000010111000011101001001110010111100000000000
100010000000000000100100001001101000001011100000000000

.logic_tile 21 24
000010100001111101100110000001000001000001100100000100
000001000000111011000000000111101111000010100010000000
011000000000010011000000010101101110000110100000000000
000000000000100000000010111011001000001111110000000000
000000000000000111000000000101111001010100100100000000
000010001100000000100000000000101111001000000010000000
000010000001011001000000011101111000000110000000000000
000000000000000101000010000111010000001010000000000000
000010101010000000000010000111100000000000100000000000
000011001100000101000010001011101111000000110000000000
000000000001000000000011101001001100000001000100000000
000000000000100000000100001011000000001011000010000001
000000000000000111100110110111000001000010100000000000
000010101101000001000011100101001001000010010000000000
010001000000000000000011100111100001000001000100000100
000000000000001111000110001111101010000011100010000000

.logic_tile 22 24
000000000000001111000000011001011100010111100000000000
000000000000000011000011111001001000001011100000000000
011000000100001001100010110011100000000000000100000000
000010001110001011000011100000100000000001000001000000
010000100000001101100010010111111000001000000000000000
010001000000001111000010100101001011010100000000000000
000010101110001000000000000011011001000110100000000000
000010000000000001000000000101011010001111110000000000
000000000000000111000000010101000000000000000100000000
000000000000000001000011100000100000000001000000000000
000000001001010011100000000011011110010111100000000000
000001000010000000100010000111111100001011100000000000
000000000000000101100000001111000000000010100000000000
000000000000000001000011110001101110000010010000000000
010000100000100000000010000000000001000000100110000000
000001000000000001000000000000001001000000000000000000

.logic_tile 23 24
000011000001010000000000000001100000000000000100000000
000001000000101111000000000000000000000001000000000001
011000001110000101000010110001000000000010000011000011
000000001010100000100110001011000000000011000000000001
110000001100000000000010110101111111000010000000000000
110000000000000000000110000111111100000000000000000000
000000000110011001000110000101111001100000000000000000
000010000000000001000010011101111010000000000000000000
000010100000000000000110011011111000000010000000000000
000000000000001111000011101011101011000000000000000000
000000000000000001000110001000000000000000000100000000
000000000000001111000111111001000000000010000000000000
000000100001011111100111100001111101000010000000000000
000001000000101001000000001011101010000000000000000000
010010100001001000000010010111101101000010000000000000
000000000001101001000111100111101110000000000000000000

.logic_tile 24 24
000000000000000001000011100000000001000000001000000000
000000000000000000100100000000001100000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000100111100000000001001000001100111000000000
000000101100000000100000000000001110110011000001000000
000010000000000000000000000011001000001100111010000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000100000000000010010000001010110011000000000000
000000000010011011100000010011001001001100111000000100
000100000000001111100011000000101100110011000000000000
000000000000000111100000000001001001001100111000000000
000000000010000000100000000000001110110011000010000000
000001000000100111100011100111101000001100111000000000
000000000000000000000000000000101000110011000000000001

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000011111100000010000000000100
000000000000000000000000000000010000001001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000001000011000000100000100100100
110000000000000000100000001011010000000110000000100110

.logic_tile 3 25
000000000000001000000000010011101010010010100000000000
000000000000000001000010010000111001000001000000000000
011000000000000001100110000000000001000000100100000000
000000000000000000000100000000001111000000000010000100
110001000000000000000110000011111000000101000000000000
110000100000000000000011101101010000000110000000000010
000000000000001000000000001001011110000010000000000000
000000000000000011000000000101100000001011000000000000
000000100000000000000000000000011001000110000000000000
000000000000000000000000001001001111000010100000000000
000000000000001101100110000000011100000100000100000000
000000000000001101100010000000010000000000000000000100
000001000000000000000011100001100001000001000000000000
000100100000000000000100000001101100000011100000100000
000000000000000001000010000000011100000100000100000000
000000000000000000000011100000000000000000000000000010

.logic_tile 4 25
000000001110001000000000000000000001000000100100000100
000000000000000001010010100000001101000000000000000000
011000000000000111100111111000000000000000000100000100
000000000000000000110111111101000000000010000000000000
110000000000000000000000001101100000000010100000000000
010000000000000000000000000111001001000001100000000000
000000000000000000000010110001001001010110000000000000
000000000000000101000011000000011001000001000000100000
000000000000100001100111101001101100010000000000000000
000000000001010000000010001101001001101001000000100000
000000000000000001100000010000001110000100000100000001
000000000000000000000010110000010000000000000000000000
000000000000100000000010000011001110000000000000000000
000000000001001011000000000000100000001000000000000000
000000000000000011100000001001011000000010000000000100
000000000000000000100000000011110000001011000000000000

.logic_tile 5 25
000000000000000101000000010000011100000100000100000000
000000000000000000100011010000000000000000000010000000
011010100000011000000000010011000001000010000010000000
000001001100100001000010000101001110000011100000000000
010001001101011000000010101001001011000000100000000000
010000100000001011000100001111001110101000010000100000
000000000000000000000000000101000000000010100000000000
000010000000000000000000000011101010000001100000000000
000000000000101111100010000011000000000000000100000000
000000000001000001100011110000100000000001000000000000
000000100000010111000011001001111110000101000000000010
000001000000000000100100001011110000001001000000000000
000000000000001000000000000111001010000110000000000000
000000000000001011000010101011100000001010000000000000
000000000000001111100110000000011000000110000000000000
000000000100000111100100000101001110000010100000000000

.ramb_tile 6 25
000000000000000111100000000001111110000000
000000010000000000110010000000010000100000
011000001111000111000011100111011100000000
000000001010101001100011100000110000001000
010000000000001000000010000001011110100000
010000000000001111000100000000010000000000
000000001110000000000110001101111100000000
000000000000000000000100001011110000000000
000000000000000000000000000001111110000000
000000001010000000000010101101110000000000
000000000000100000000010100111111100001000
000001000001000000000110111111110000000000
000001000000000000000010000101011110000000
000010100000000101000110111011010000000000
010000000001000000000111000001111100100000
010000000000110000000010110111110000000000

.logic_tile 7 25
000010001100000000000110111111101101111001110010000001
000000000000000000000011111111011001110100010000000000
011000000000001000000000010101001110000010100000000000
000000000110001011000011100000101110001001000000000000
010000000000000000000011100001011010000110100000000000
010000100000000000000000000000111100000000010000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000001100001000000010000000000001000000100101000000
000000000000000111000000000000001101000000000000000001
000010000000100000000011100001100000000000000110000000
000001000001010000000110000000000000000001000010000000
000000000000100001100000000000000000000000000000000000
000000100001001111100000000000000000000000000000000000
010000001100000000000110101000000000000000000110000000
000000000000000001000100001011000000000010000000000010

.logic_tile 8 25
000001000000000101100000011000001100010110000000000000
000000001110000000000011111101011010010000000000000000
011000000000001000000000001000001100010000100000000000
000000001100000001000000001111001000000010100000000000
010001001100001011100000000111001010100011110000000000
010010100000000001100000001111101110000011100001000000
000010100000000001000110011011000000000010000000000000
000000000010000000000011100111101110000011100000000000
000000000000101001000110111011011101000001010000000000
000000000001001001000010110111001111000111010000000000
000000100000001001000000000000011000000100000100000010
000000000000100101000000000000000000000000000010000000
000101000000000101100010001000011010000110100000000000
000100100000001111100011100101011101000100000000000000
000000000000000101100110110000011100000100000100000000
000000000000000111100111100000000000000000000000000010

.logic_tile 9 25
000100000000000000000111101101001001110110100000000000
000100000010000000000011110111111011101001000010000100
011010000000000000000000010000001110000100000100000000
000001000000000000000011110000010000000000000000000000
010000000000000101100111110000000000000000000100000000
010010000000000101000110111111000000000010000000000000
000000000000001000000111010101011100000110100000000000
000000000110011111000010010000101101000000010000000000
000001000000000000000110100101101111000110100000000000
000010100000000000000100000000111101000000010000000000
000000000110000000000000000000011001000010000000000000
000000001010001001000011000101011010010010100000000000
000001000001000111100111000000011110010000100000000000
000000100100100000000011010111001010000010100000100000
000000000000000001100000000000001110000100000100000000
000000000000001111000000000000010000000000000000000000

.logic_tile 10 25
000000100001000101100110000101111000010000000000000000
000001000010100101100011110000001010101001000000000000
011000000000001101000010100001011001010110000000000000
000000000000001111000000001011001110101010000000000000
110000000000010011000000000011101100010100000000100000
110001000000100001000000000000101001101000010000000000
000001000000010101000000000011101110000110000000000000
000000100000101111000000000000001010000001010010000000
000000100000000001000011000001100001000010110000000000
000000000000000000000111111011101101000000100000000000
000000001100001000000111010000000000000000100100000000
000000001010000111000110000000001000000000000010100000
000000000000000011100010001000001000000110100000000000
000000100000000000100000000101011010000000100000000000
010000000000000101100000000111100000000000000100000001
000000000000000001100000000000000000000001000000000000

.logic_tile 11 25
000100001100111101000010100001001010010000000000000000
000100000000011011000010010000001000101001000000000000
011000000000000000000011100001000000000000010000000000
000000000000000000000000001001001000000010110000000000
010000000000000101100000000000000001000000100100000000
010000000000001001000000000000001111000000000001000000
000010101001011001000010000101101111000111110000000000
000000000110000011100110111111101001011110100000000000
000000000000000111000000010101100000000000000101000000
000010000000000000100011100000100000000001000010000000
000001000000000000000010101101101100100001100000000000
000010000000000000000100000101011100100001010000000000
000000001000110111000000010000000000000000000101000000
000000000000000000100011100101000000000010000000100000
000000000000000000000011100000000001000000100100000000
000000000000000000000100000000001101000000000001100100

.logic_tile 12 25
000000000000001000000000010001111011000110000000000000
000000100000000001000010110000001101000001010000000000
011000000000001011000000010001100000000010000010000001
000000000001000111000010000000100000000000000000000000
110000001001010000000000000111001100000110000000000000
010000000000000000000011110000111001000001010000000000
000000100000000000000010100011001110000111000000000000
000000000100000001000000001111000000000010000000000000
000000000010000101100111101000001010010010100000000000
000000000000001011100010001101011000010000000000000000
000000000001000111000010001000011110010010100000000000
000010000000000000100011110011011111000010000000000000
000000000000100001100000000011100000000000000100000000
000000000100010000100010010000100000000001000000000000
000000000000000000000110100001100000000010100000000000
000000000000000000000100000011001111000001100000000000

.logic_tile 13 25
000000000000000000000110000111100001000000000110000000
000000000101010000000000000000101110000000010000000000
011000001000000000000000010000000000000000000100000000
000000000001011101000010001011001110000000100000000001
000000000001010000000011101111100000000001000100000000
000000000000000000000100001011100000000000000000000000
000000001000001000000000011000011000000000000100000000
000000000000000001000010101111010000000100000000000000
000000000000000011100111000011011011110110100000000000
000000000000000101100011111011011100111111100000000000
000000001010000001000000011011000000000001000100000000
000000000001010001000010101111000000000000000000000000
000010100000000000000000000001011100001100110000000000
000001000000000001000000000000100000110011000000000000
010000001001110101100000001001101010000100000100000000
000000000000100000000011110101010000001100000010000000

.logic_tile 14 25
000010100000001000010110100001000000000000001000000000
000000000000000111000000000000101111000000000000000000
000000001000100000000000000001001000001100111000000000
000000000000010000000000000000001111110011000010000000
000000100000000000000000010101101000001100111000000000
000001000000000011000010100000001101110011000010000000
000011100010101111000010000101101001001100111000000000
000010000000001111100000000000101111110011000010000000
000000000000000000000010100011001000001100111000000000
000000000000000001000010010000101110110011000000000000
000000000000100000000010100111101000001100111000000000
000000000001000000000000000000001010110011000000000000
000000100000000011000110110101001001001100111000000000
000001100000000000000111110000101010110011000000000000
000000000000000111000000000011001001001100111000000000
000000001000010000100011110000001101110011000000000000

.logic_tile 15 25
000000000001010000000010000000000001000000100100000000
000000001000100000000100000000001100000000000010000000
011000000000000001000000000000011010000100000100000000
000000000000100000100000000000000000000000000010000000
010000000001011000000111100000001010000100000100000000
110000001010101011000011000000010000000000000011000000
000000000010010011000000000000001110000100000100000000
000010100000100000000000000000010000000000000000000001
000010100000000000000000000000001000000010000010000000
000110100000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000001000000000000000010001101011001011111100000000000
000010000000000000000100001011001111011111010000000000
010010000000000000000111001000000000000000000100000000
000000001100000001000000000111000000000010000010000000

.logic_tile 16 25
000000000000001000000010100000000001000000000100000000
000000101010001111000011111011001000000000100001000000
011000000000101111100010011001011111111111010000000000
000000000000001111100110101101001110010111100000000000
000000001000000000000110011001100000001100110000000000
000000100000000001000010001011100000110011000000000000
000000000000000000000000001001000000000011100000000000
000000000100001111000010010101101011000001000000000000
000000000000000000000000001000000001000000000100000000
000000001100000000000011110001001100000000100000000010
000000100000000000000000011001100000000001000100000000
000011100000001111000010001111000000000000000010000000
000000000001010001100000000001101000000100000100000000
000010100000000000000000001101010000001101000000100001
010000000000000011100000000111011000010000100100000000
000000000000001001000011110000011010000000010010000000

.logic_tile 17 25
000000100001000000000111000001000000000000000100000100
000000000000100000010000000000100000000001000000000010
011000001100001000000111000111011011111100010010000000
000000000000000011000100000101111101111100000011000000
010000000000000000000111001111101111111110110000000000
110000000100001111000100000101101110111100010010000000
000010000110100111100111000111100000000001000000000000
000010100000010000100000001011100000000000000010000000
000000000001001000000110001111101110111110110000000000
000000000000001011000100000001101100111100010000000000
000000000000001000000111001111111101010111100000000000
000010000010001001000100000111101001000111010010000000
000000000000001000000011000000000000000000000000000000
000000000110000011000100000000000000000000000000000000
010011100010000011100010000000000000000000000000000000
100000000000011111100110000000000000000000000000000000

.logic_tile 18 25
000000000001010111100000000101111000000000000100000000
000000000000000101000011100000110000001000000010000000
011001001001011101000011011111101011011100000100000000
000010100000100101100110000101001110111100000000000000
000001000000000001000111010000000001000000100110100000
000000100001010000000110000000001010000000000010000000
000000000000000111000000011001001100000010000010000000
000000000000010101100011000001111100000000000000000000
000001000000000001100010000011101011010111110000000000
000010000000000000000010000001011001111111000000000000
000000000001000011100000000101011000000001000100000000
000100000100100000000010001011100000000110000000000100
000000000000000000000111100001011111110000010000000000
000010000000000000000100000001011101100000000000000000
010000000000001111000000001111000000000001000100000000
000000000100010001100010001101100000000000000000000010

.ramb_tile 19 25
000000000001000000000000000000000000000000
000000100001000000000000000000000000000000
000000001110000000000000000000000000000000
000000001100000000000000000000000000000000
000011000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000100000000000000000000000000000
000011000001000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000

.logic_tile 20 25
000001000100001101000000001011011001100000010000000000
000010000000000011100000000101101011000000010000000000
011000000000100011100000010000011000000010000100000100
000000000000011001100011100011000000000000000000000000
010000000000000111100111101111111101000001000010000001
110000000000000111000100000111011010000000000000000000
000000000000101001000110000101001111010000100010000001
000000000101000011000000000000001010101000010000100000
000010100000000001100011101101001101100000000000000000
000001000000000101000100000011001111000000000000100000
000000000000100000000111001011001010010111100000000000
000000000001000101000100001111001110001011100000000000
000010100110001001000000011000011011010000100000000000
000001000000001011000010000011001000010100100010000000
000000000000000001000010100001011000010111100000000000
000000001100001111100011110001011111000111010000000000

.logic_tile 21 25
000001000000010001100000010101100000000001000110000000
000011000000100000000011110011001110000011010000000001
011000001011000101000111110111101010000001000000000000
000010000110000101100010000111000000001001000000000000
000010100000001111100000010011011100000001000100000000
000000001100000101100011110011100000001011000011000100
000011100000010011100000000001101000011100000100100000
000010101110100001000010110001011010111100000000000000
000000000000001001100010010011111011001001010100000000
000000000000000111100010101001111001010110100000100000
000000000100000101100110110011111110010111100000000000
000100000000001111000011000011011111000111010000000000
000000000000010101100000001001111111110100110000000000
000000000000101111000010011011111010111100110000000000
010000000001000001100111110000001101000000000100000000
000000001000000000000010011101011000000110100000000010

.logic_tile 22 25
000010000000000000000010110001001010000110100000000000
000001000010000101000111010000111010000000010000000000
011000100000101000000011100101000001000010000000000000
000101000001000111000000001111001010000011010000000000
110010000000000001100111110101101011000000010000000000
110000000000000111100111110001001011010000100000000000
000000000000001001000010110000001010000100000100000000
000000001000001111000111010000010000000000000000100000
000001000000000000000000000001100000000000000100000001
000000100000000000000000000000100000000001000001000000
000010100000110111100000000001101011010110000000000000
000100000000000000000000000000001100000001000000000000
000001000000000000000010000000000000000000100100000001
000010000000000000000010000000001001000000000000100000
010100100001000011000000000111111011000000010000000000
000000001010100000100000001001001011100000010000000000

.logic_tile 23 25
000000000000000101000000000001101101000001000000000000
000000000001001101000011111011001010000110000000000000
011010000000001101000000000111101110000110100000000000
000000000000001111000000000000001000000000010000000000
000010100000001001100111000011101110010000110100000000
000000000000001011000100000001001011110000110000000010
000000000100000101000000010000011100010000100100000000
000000000100000000100011000101001111000010100000000010
000000000000000101000110110001001101000110000000000000
000000000000000000100010010000011000000001010000000000
000000000010001111000111011000001010000000100100000000
000100000000100001000010001011001010000110100000000000
000010000000001101100000000001011110000111000000000000
000001001100000001000010001001010000000001000000000000
010000000001000111100000011000011100000000100100000000
000000000000100000000010101101011010000110100000000000

.logic_tile 24 25
000000000000001000000110100111101000001100111000000000
000000001100000011000000000000101110110011000001010000
000000000001110101100110100111001001001100111000000000
000000000001010000000000000000001000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001110110011000001000000
000000000100000000000000000111001000001100111000000000
000000000000100000000000000000001001110011000000000000
000000000000001111100000000111001000001100111000000000
000000000000001101100000000000001000110011000000100000
000000000010000000000000000111101000001100111000000000
000000000000000000000000000000101110110011000001000000
000000000000010001000000000001101000001100111000000000
000000000000000001000000000000101110110011000000000000
000000000000000000000010000011001000001100111000000000
000010000000010000000111110000001110110011000000100000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000101010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000111000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000111100011100001000000000000000100000000
000000000000000000100000000000100000000001000000000000
011000000000000101100000000101100000000000000100000000
000000000000000000100000000000100000000001000000000000
000001000000100011100000000000001010000000000000000000
000000100001000001000011110101010000000100000010000000
000000000000000000000011101011101100111100110010000000
000000000000000000000110101101101110010100110000100000
000000110000000001100000000011001011101001000010000000
000000010000101001000000000011001101111111010000000000
000000010000000000000000011000000000000000000000000000
000000011010001001000010110001001011000000100000000000
000000010000001000000000001000000000000000000100000000
000000011000000001000000000011000000000010000000000000
010000010000000001100000011111111100101001110000000001
100000010000000000000010001111011000100110110001000100

.logic_tile 5 26
000000000000001001000010001000000000000000000100000000
000000001000000001100000001101000000000010000010000000
011000000000000111100000000000000001000000100100100000
000000000000000000000000000000001110000000000000000000
110000001100000001000000001000011000000000100000000000
010000000000000000000000001011001111010100100000000000
000000000000000011100110100011000000000000000110000000
000000000000000000100000000000000000000001000000000000
000000011100000000000000010000011110000010000001000000
000000010000000001000011100000010000000000000001000001
000000010001010011100000000001011010010110000000000000
000000010000100000000010000000001000000001000010000000
000000010000000000000010000001000000000010000000000101
000000010001000000000000001011100000000000000000100010
000000010001010000000000011101000001000001110000000000
000000010000100001000010000001001100000000010000000000

.ramt_tile 6 26
000000001111000000000000000011011010100000
000000000000000000000000000000110000000000
011000000000000000000000010111011000100000
000001000000000000000010100000110000000000
010000001000001111100110100101011010000000
110000000000000011100100000000010000000000
000000000000000111100011111101011000000000
000000000110000000100010101111010000000100
000010110000000011100111100011111010100000
000001010000000000000110010111010000000000
000000010001001111000000000011111000100000
000000010000101011100000000011010000000000
000000010000100011100011100111011010000010
000000010000010001100110001011110000000000
010001010000000000000000010101111000000001
110010010010000000000011000111110000000000

.logic_tile 7 26
000000000000000111100011110011111101010100000000000000
000000000000000000000011100000011000100000010000000000
011000000001010000000000010011001101001011000000000000
000000000000100111000011001011011011000010000000000000
010000000001011000000111011011101010001101000000000000
010000000000100011000011000111010000000100000000000000
000000000011010111000000000000011000000110100000000000
000000000000100000000010001001011110000100000000000000
000000010000001111100111110011011110000101000000000000
000000010000001011100011101111110000000110000000000000
000000010000011011000010000101011100111100110001000000
000000010000001101000000000011101000010100110000100100
000000011000000000000110001000000000000000000100000001
000000010000001111000000001111000000000010000000000000
000000010000000101100010000000011011010000000000000000
000000010000000000100010000101001100010110000000100000

.logic_tile 8 26
000000000000000101100010101011000000000000010000000000
000000000010000000000000000111101010000001110000000000
011000001010100000000000000000000000000000000110000001
000010000000010000000011101111000000000010000000000000
010000000000000111100011100000000001000000100100000000
110000000000000000100110100000001100000000000010000000
000000000000001000000000000001100001000000100000000000
000000000000000101000010100111101011000001110000000000
000101010000001000000010010001001110000000100000000000
000100110000001011000111110000101101001001010000000000
000010011000000000000000000000001111010100100000000000
000000010000001001000000001101001010000000100000000000
000000011110011011100110010001001010000110000000000000
000000010000101001000011100011010000000010000000000000
000000110000011111000000000111001111000100000000000000
000001010000101111000000000000101110001001010000000000

.logic_tile 9 26
000000000000000001100111100011111110001110000100000000
000000000000000000100100000111000000000100000000000010
011010001000000101000000000011011110010110000000000000
000001000001000101100000000000101111000001000000000000
110000001100000111100010110111101011000010000101000100
100010000000000000000111010000011011101001000000000000
000000000000101101100110111111011000001110000100000000
000000000000010101000010101101000000001000000000000010
000000011100000000000000001101000001000010110111000000
000001010000100000000010000101101000000000010000000100
000000010000100001100000000000001011010000100000000000
000000010000010000000000001001001010000010100000000000
000000010000000111100000010001001010001010000100000010
000000010000100000100010101101010000001001000010000000
000000010000001011000000000111000001000011010100000000
000000110000001001000000000001001000000010000000000100

.logic_tile 10 26
000000100000100000000110010011100000000000000100000000
000000000000010001000111110000100000000001000001000000
011010000000001000000011100000000001000000100100100000
000001000000001111000011100000001001000000000000100000
000000000100100000000000011000001010010110000000000000
000000000110000101000011100101001001010000000000000000
000000000000000001100000000000011000000100000100000000
000000000000000101100000000000000000000000000000000100
000000010000000000000000000001000001000010110000000000
000000010000100000000000001001101001000000100000000000
000000110000000000000010000000011110000100000100000001
000001110000000001000000000000010000000000000000000000
000000010000000000000000000101000000000000000100000000
000010110000000000000000000000100000000001000010000000
010000010010010000000010001001011100000001000000000000
100010110000100000000000000101000000000111000000000000

.logic_tile 11 26
000010000000001000000010010000001010000100000100000001
000000000000001011000110000000010000000000000000000000
011000000000001000000110010001011000010000000000100000
000000000000001001000111100000011100101001000000000000
000000000000000111100010001001100000000011010000000000
000010000000001001100111110111101010000001000000000000
000000001000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000110000001111010110100011011111010000000010000000
000000010001010011000111010000101111100001010000000000
000000010000000001000000000101001000100011110010000000
000000010001010000000000001001111010000011010001000000
000000010110000000000000011111100000000001100000000000
000000010000000000000010100001101100000010100000000000
010001010000000001000111011011000001000001010000000001
100010010001001011100011010011101110000001100000000000

.logic_tile 12 26
000000000111000000000010101001000001000010010000000000
000010101100101111000010101011101110000001010000000000
011010100000000101000000001011001100100110100000000001
000001000000000000000000000111101110101001010000000101
010000000000001011100111101111001100100011110000000001
110000001010000001100000000101011100000011100000000000
000000000000100001000000001001011110001010000000000000
000010100000010000000000001111100000001001000000000000
000000010000001000000110001001100001000011010000000000
000000010000000011000010000111001100000001000000000000
000010110000001000000000010000000000000000100100000001
000000010000001001000011010000001111000000000010000000
000000010000011000000000010111001010100010110000000000
000000010000001011000010100011001010000011110001000000
000000010000001111000000010001000000000010000000000000
000000010000010001000010010000000000000000000001000000

.logic_tile 13 26
000100000000010000000000001000000000000000000110000000
000000000000000000000010001011000000000010000000000000
011000000000000111100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000001000000001000011100111000000000010000010100000
010000100000000001000100000111000000000000000001000000
000000000000100000000000001111101011111010110000000000
000000000000010111000000000001001010110110110010000000
000000011010000000000000000111111011111101000000000000
000000010010010000000000000101001111111111010000000000
000010110000100000000000000000000000000010000000000000
000011010000010000010010001111000000000000000001000000
000000010000100001000000010000001110000100000101000000
000000010000000001000011100000000000000000000000000010
010000010000000111000010000101001011011111010000000000
000000010000000011100100000101101010101111010010000000

.logic_tile 14 26
000001001010000111100000000101001001001100111000000000
000010000000000000000011110000101110110011000000010000
000000000000000000000000000011001001001100111000000000
000010000000000000000000000000001101110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000100000000011110000001101110011000000000000
000001000000001101100000000011101001001100111000000000
000010100000001001000000000000001110110011000000000000
000000010000001000000000010011101000001100111000000000
000000010000000101000010100000001001110011000000000000
000011010000100101100011110101101000001100111000000000
000010010000010001000010100000001111110011000000000000
000010111010000000000000000001001001001100111000000000
000000010000001001000010100000001111110011000000000000
000000010100001001100010100011101000001100111000000000
000000010000010101100000000000101110110011000000000000

.logic_tile 15 26
000000000000000000000000010000000000000000000100000000
000100000000000000000010100111001010000000100000000000
011000001000100000000000000011011101000000000110000000
000010001010000000000000000000011111001001010000000000
000000000000000101100110100000000000000000000100000000
000000000000000000000000000111001001000000100000000000
000000101000001000000110100011101110000000000100000000
000001000100010101000000000000000000001000000000000000
000000010000010000000000000000000000000000000100000000
000000010000100001000000001101001110000000100000000000
000000110000001000000110010111000001000000000100000000
000001010000001001000111100000001010000000010000000000
000010110001000111000000000000000001000000000100000000
000001010001010000000000000111001011000000100000000000
010000010000100000000000000111000001000000000100000000
000000010000010000000011110000001101000000010000000000

.logic_tile 16 26
000000001100000000000000000000000001000000100100000100
000000000000000000000000000000001111000000000000000000
011000000000101011100000010000000000000000100100100000
000000000000010001000011100000001100000000000000000000
010000000000000000000011101111011000101011000010000000
110000001111000001000000000001101110010001000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000010000000101100010001101111101101000110000000000
000000010000000000100000000101101001100100110000000000
000001111001010011100000000111000000000000000100000000
000001010000100000000000000000100000000001000000100000
000000010000000011100110110000001010000100000100000000
000010110000000000100111010000000000000000000000100000
000000010000100000000010000000000000000000100100000000
000001011100010000000000000000001101000000000000000010

.logic_tile 17 26
000000000000100000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
011001000100101000000000001000000000000000000100000000
000000100001001111000011010011000000000010000000000100
110010000001010000000000000000000000000000000000000000
110000000100100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000001000000000000001011000000000010000001000000
000000010110010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000111100111100000011000000100000100100000
000000010000000000000100000000000000000000000000000000
000000010000000000000010001000000000000000000110000000
000000010000000000000011101001000000000010000000100000
000000010000000001000000000000000000000000100110000001
000000010000000000000000000000001111000000000000000000

.logic_tile 18 26
000010100000000011100000010011111010000100000110000000
000000000000000000000011010000001010001001010010000000
011000000000101011100000000111100001000010000000000000
000000000000010111100000000011101110000011100000000000
000000000001000001100110110001001100000100000010100000
000010000000100000000111110000010000001001000000000010
000000000000100111000010000111111010000000000000000000
000000000001011001100000000000010000001000000000000000
000000010000000011100110100011111110101000010010000000
000000011100000001000100000011001001110100010000000000
000000010000001111000000000111111100000000000100000000
000000010000001111100000000000000000001000000000000000
000000010000000000000000000001101011010111100010000000
000010110000000000000000001101011000000111010000000000
010000010000000111000010000101100000000010000000000000
000010110000000001000000000000000000000000000010000000

.ramt_tile 19 26
000001000000100000000000000000000000000000
000000100011010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000

.logic_tile 20 26
000010000000001011100011101101011011010000000000000000
000001000110001001100110000101101111110000000000000000
011000000001110000000111010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
010000001000000111100010100000011100000100000100000000
010000000000001101000110100000000000000000000001000000
000010000000000001100010101001101010010000100000000000
000000000100001111000100001111111010000000010000000000
000000010000000000000000000001001001100000010000000100
000000011110000000000000001111011011000000100000000000
000000011000100001000111110001000000000000000100000000
000000010000000000000011100000000000000001000000000000
000000010000100000000110000000011000000100000100000000
000000010001000000000000000000010000000000000000000000
010000010110000000000010000011100001001100110000000000
000000010000000000000110010000101101110011000000000000

.logic_tile 21 26
000000001010101101000111011111101010010000000001000001
000100000001010101100110000111101110000000000001100000
011000000000000111000110100011101101111100010010000000
000000000000000000000000000101101101111100000001000000
110010100000100111000010100000000000000000000000000000
110001000000010001000100001101001101000000100000000000
000000000000000000000111100101000000000010000100100001
000000000100000000000010110000001001000000000000000000
000000010000000101100000010000011000000010000100000000
000000010000001111000010010101010000000000000001000000
000000010000001000000011110001011010000001000000000000
000000010000001111000111010011011111001001000000000000
000010111010000001000111110001011011010100000000000000
000001010000000000100010101001011100001000000000000000
000000010000000001000000001101000000000010000100000000
000000010000000000100010000001000000000000000000100000

.logic_tile 22 26
000000000000000000000000001000011011010100000000000000
000000000000000000000000001111011011000100000000000010
011000000100001000000011001001111101001000000000000001
000000000000000011000111100111101111000000000010000110
110000001110001000000111100111111101010000000000000000
110000000000000111000100000000111010000000000000000000
000000000001000001000111110000000001000000100100000000
000000000000000000100010000000001100000000000000000000
000000010000000101000000000101011101101000010000000000
000000010010011111100011000111011000110100010000100000
000000010000001011100111100011001100000000000000000000
000000011010001101100010010000100000001000000000000001
000010110000000101100111101011011000010111100000000000
000001010000000000000010000111011011000111010000000000
010000010000100101100010100011101100000110100000000000
000000010100000111100111100011111111001111110000000000

.logic_tile 23 26
000001000110001111100000000001111101010111100000000000
000000100001001011100000000101101100000111010000000000
011000000000001111000111000000000000000000100100000000
000000000000000001000100000000001000000000000000000000
010000000000100111000010001011001011111001010000000000
110000000000000000000111111111011011110000000000000010
000000000000000000000110001111011111101000010000000000
000010000000000001000000000001101101110100010001000000
000000110000000011100000000000000000000000000100000000
000000011000000001100010000011000000000010000000000000
000000010000001101100111000001011001000000000000000000
000000010000001011100100000000001010001000000000000000
000000010000001000000011000111000000000000000100000000
000000010000000111000000000000000000000001000000000001
010000010000000011100011100011000000000000000100000000
000000010000000000100000000000100000000001000000000000

.logic_tile 24 26
000000000000000000000000000011101001001100111000000000
000010000000001111000000000000001111110011000000010001
000000000001000000000000000011001000001100111010000000
000010000000110000000000000000001110110011000000000000
000000000000001000010000000111001000001100111000000000
000000000000001111000000000000001110110011000000000100
000000000000000111100000000111101001001100111000000000
000000000000000000000000000000101101110011000000000100
000000010000000000000000000111001000001100111000000000
000000010000000111000000000000001000110011000000000100
000000010000000011100011100111101000001100111000000001
000000010000000000100000000000101010110011000000000000
000000010000001011100111000111001000001100111000000100
000000010000001111000100000000001111110011000000000000
000001010000000000000111100101101000001100111000000000
000000110100000000000100000000001110110011000000000010

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000010010000010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000011100010110001000001000010000000000000
000000000000000000000011001101001000000011010000000000
011000000000001000000000001000001000010100100000000000
000000000000000111000011110101011101000000100000000000
110001001110000000000110001101001100000100000000000000
110000100000000111000000000111000000001101000001000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000001001000000000010000000000000
000000011100001001100110101111011100000010000000000000
000001010000000001000010001001100000000011000010000000
000000010000000001100000000011001100001011000000000000
000000010000000000000000001001101111000010000000000000
000000010000100000000111100000000000000000000000000000
000000010001000000000011100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 5 27
000001001000001011100000011101111001111100110010000000
000000100000000011100011011101101000010100110000000010
011010100000001111000110010101001010010110000000000000
000001000001011011000010000000101000000001000000000000
110000000000000111100110100000001101000000100000000000
010000000010000000100000000111011101000110100010000000
000000000000000000000111010111101011010110000000000000
000000000000000001000011010000101010000001000000000000
000000010001000111100110011011011111000111010000000000
000000010000000000000111010111011001000001010010000000
000000010000001101100000011001001001000000010000000000
000000010000001001000011000011011001000010110000000000
000000011100000001100000001000000000000000000000000000
000000010000000000000000000011001001000000100000000000
000000010000000001100110000011100000000000000100000000
000000010000000000000011100000000000000001000000000000

.ramb_tile 6 27
000000000000000011100000010001011110001000
000000010000000000100010010000010000000000
011000000000001000000000000111011100001000
000000000000001111000000000000010000000000
010000000000001000000111100011011110100000
110000000000001001000100000000110000000000
000000000000000011100110001101111100000000
000000000000000000000100001011010000010000
000000010000000111000111111011111110000000
000000010000000000100011001101010000000000
000000010000000111000110010111111100000000
000000010000000000100110011111010000000000
000000010100000111000000010011011110000000
000000010000000000000010011001010000000000
010000010000000011100000010011011100000000
010000010000000000100010010101110000100000

.logic_tile 7 27
000000000000000001000000000001000000000000000100000000
000000001110100000000000000000000000000001000010000000
011000000000001000000000000101011101010100100000000000
000000000000000111000000000000001110000000010000000000
010000000000000001000111001101101100111100110010000000
110000000010000000000100001101011111010100110001000000
000000000000000000000110010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000100010000000000000110110000000001000000100100000000
000100010000001111000111110000001000000000000000000100
000000011011010111000000011111001100000011100000000000
000000010000100001000011100011011110000001000000000000
000000010000000111100010100111011010010010100000000000
000000110000000111100000000000011100000001000000000000
000000010000110000000000001011100000000001000000000000
000000010000111111000010011111100000000000000000000000

.logic_tile 8 27
000000000000100101100111100001001100010010100100000101
000000000001010101000000000000111010100000000010000000
011000000000000000000000000000011111000010100111000000
000000000000000111000000001011001101010000100000000000
110000001100100001100111010000001111010010100000000000
100000000001000000100110100011001000000010000000000000
000000000000001101100000001001001011010000000000000000
000000000000001011000000000101011100100001010000000000
000000010000001000000111011011111110001010000100000010
000001011110001111000010000011110000001001000010000000
000000010000001001100110100101011010000010100000000000
000010010000000111100000000000101011000000010000000000
000000010000100000000000000011111111000010010000000000
000000010000010001000000001011001111000001010000000000
000000010000000111100111110000001011010110000100000010
000000010000000111100111000001001111010000000000100000

.logic_tile 9 27
000011000000001101000110100001000000000000000100000001
000010101000000111000011110000000000000001000001000100
011000000000001101100000001001000001000001110000000000
000000000000001001000000001011101000000000010000000000
110000000000001111100000000000011100000100000100000000
110001000000001011100000000000000000000000000001000000
000000000000000000000110011001000000000010000000000000
000000000001010000000010101011001001000011000000000000
000000010000000111100000000000000001000000100100000000
000000010000000000000000000000001011000000000000000011
000001010000000001000111001001000000000010100000000000
000010010000000000100000001101001100000001000000000000
000000010000000000000010001011101010001000000000000000
000000010000000000000111001111100000001110000000000000
000001010000000000000111100101011000000100000000000000
000010010000000000000100001111000000001110000000000000

.logic_tile 10 27
000001000010000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000000000000000000010111011100000000010010100000000
000000000000000000000010101001001010000010100000000001
110000000000000000000000000101101010000010000100000100
100000000000100001000000000000101100101001000000000001
000000000000000000000000010111011001010100000110000001
000000000000000000000010010000011001100000010000000000
000100011110100101000000000000000000000000000000000000
000100010001011101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000001000000000011000000000010000000000000
000000010000000000000000000000000000000000000010000000
000000010000000000000000000111000001000000010101000010
000000010000000000000000000001001011000010110000000010

.logic_tile 11 27
000000000000100000000000000000000000000010000100000000
000000100001010000000000000000001100000000000000000100
011000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000100000000100000000000000000000000000000000
010000010000010000000000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000

.logic_tile 12 27
000000001010000000000000011101011000001101000000000000
000000001010000111000011000001010000000100000000000000
011000000000000000000111100001001010010100000000000000
000000000000000111000000000000001101100000010000000000
110001000000000111000000010000000000000000000000000000
110010000000010111000011010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000010000000000000000000100100000000
000000010000000000000000000000001110000000000010000000
000000010000000000000000000101100000000000010000000000
000000110000000000000000000101101011000001110000000000
000000011010100001000111100111101010001001000000000000
000000010000010000000000001001000000001010000000000000
010000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000001000000000000000000100000001
000000000000000000000010111101000000000010000010000000
011000000000000000000000000011011100001001000000000000
000000000001010000000000000101100000001010000000000000
110000000110000000000000011000011111010000000000000000
110000000000001101000011010101001100010110000000000000
000000000000000101000010000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000001010000000000000000001101000000000001110000000000
000000110001010000000011000011101001000000010000000000
000001010000100000000000000000000000000000000000000000
000010010000000001000000000000000000000000000000000000
000000010000000000000011100111000000000010000000000000
000000010001001001000000000000000000000000000000100000
010000010000001000000000000000000000000000000000000000
000010110000000011000000000000000000000000000000000000

.logic_tile 14 27
000000000000000111100000000001001000001100111000000000
000000000000000000100010000000001111110011000000010000
000000000000000111000000000001001000001100111000000000
000000000000000000100000000000101101110011000000000000
000000001010000011100000000101001000001100111000000000
000000000000000000100011100000101100110011000000000000
000000000000100001000000000011101000001100111000000000
000000000001010000000000000000101100110011000000000000
000001010000000111000110100111001000001100111000000000
000010111001010101100000000000001010110011000000000000
000000010000000000000000010101101001001100111000000000
000000010000000000000010100000001110110011000000000000
000000010110001101100010110001101000001100111000000000
000010110000000101000011100000001110110011000000000000
000000010000001101100000000111101000001100111000000000
000000010001010101000000000000001111110011000000000000

.logic_tile 15 27
000000000000000101100110100111111010000000000100000000
000000001110000000000000000000000000001000000000000000
011000000001010000000110101000000001000000000100000000
000000000000100000000000000111001011000000100000000000
000001000000000000000000000000011111010000000100000000
000010000000000000000000000000001110000000000000000000
000000000000001101100000011000000000000000000100000000
000000000000000101010010100111001000000000100000000000
000000010000000000000000000000011111010000000100000000
000100010000000000000000000000001010000000000000000000
000000010000000000000000001000000001000000000100000000
000000010000000000000000001001001110000000100000000000
000010110000000000000000000001011110000000000100000000
000001010000000000000000000000100000001000000000000000
010000010000001001100000011000000001000000000100000000
000000010001000011100010010111001111000000100000000000

.logic_tile 16 27
000000001010000000000000000000011110000100000100100000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000111101100000000000000000000
000000000000000000000000000000010000001000000000000100
010011000000000000000010000011101100000010000000000000
110001001010000000000000000000000000001001000000000001
000000000000000000000000000000000000000010000010000100
000000000000000000000000000000000000000000000001000011
000000010001000101100000010000000000000000000000000000
000000010001100000000010100000000000000000000000000000
000000010000001101100000000000000000000000000000000000
000000110000000011000000000000000000000000000000000000
000000110000010001100000000000011111010100100000000000
000000010000100000000000000111001100010110100001000000
010000010000000111000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000

.logic_tile 17 27
000000000000001000000110001011001000000000000000000001
000000000000001111000100000001010000001000000011000101
011010000100001000000111101001011111010110100000000000
000001000000000111000100000101011001001001010000000000
110011100000010001000110101000001001000000000000000000
010011000000000000000000001101011010010000000000000000
000000000000000001000111001101000000001100110000000000
000000000000000001000110110111100000110011000000000000
000000010000010001000011100000011100000000000100000000
000000010000100000000110001111010000000100000010000000
000000010000000000000110100011100000000000000000000000
000000010000000001000000001111000000000010000001000000
000000010000010111100110011001011010111100010000000000
000000010000100000100010100101101010111100000000100000
010000010000001000000011101000001110010000000000000000
000000010000000001000100001101001101010010100000000000

.logic_tile 18 27
000000000110001111000111000001000000000000000100000000
000000000000000001100100000000100000000001000000000000
011000000000001000000111100101011010100000010000000000
000000000000001011000011110001011001010100000000000000
000000000000000101000111001000000000000000000100000000
000000000001010000100100000001000000000010000000000000
000001100000100000000010100011001111101001010000000100
000000000100010000000100001111011110111001010000000000
000000010000011001100000000111011100001111000000000000
000000110110101101000000001101011100001110000000000000
000000010000001000000110000000011101000010100000000001
000000010000000001000000000001001101010010100000100000
000000010000001001000011010001100001000000100110000000
000000010000000001000011000111101001000010110001000000
010000010000000000000110000001011110010101000110000101
000000010000000001000000000011011001101001000000100100

.ramb_tile 19 27
000001100000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000110000000000000000000000000000
000000010010110000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000001000000000101001111010111100000000000
000000000000000000000011101111011111000111010000000000
011000000000000000000000010101111110000000000000000000
000000000000000000000011010001101011100000000010000000
010010000000001001000000001000000000000000000100100000
010001000000001001000010011001000000000010000000000000
000000000000100111000111000011111010000000000000000101
000000000000010000000100000001001011100000000000000010
000000010000010001100000000000000000000000100100000100
000000010000100000000000000000001010000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000001111000011100000000000000000000000000000
000000010000001101100010110000000000000000000000000000
000000010000000011000010100000000000000000000000000000
010000010010000001000111000111011100010111100000000000
000000011110000000000100000011011110001011100000000000

.logic_tile 21 27
000000100000000000000000000101100000000000000100000000
000000000000000101000000000000100000000001000000000000
011000000000000000000000000000000000000000100000000000
000000000011010000000011100011001111000000000001000000
110000000000001001100111000000000000000000000100000000
110000000000000001100100001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000010001111000000000010000000000000
000000010000000011100000010000000001000000100100000000
000000010000000000000010100000001110000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000010000101101010000110100000000000
000000010000000000000010010001001010001111110000000000
010000010000000101100000000001100000000000000100000000
000000010000000000000010100000100000000001000000000000

.logic_tile 22 27
000000000000000011100010000101001110000010000000000000
000000000000000000100010010111101010000000000000000000
011000000000100111000000010101001110000001000110000000
000000000000000000100011111001110000000111000010000000
000000000000001101000010010111100000000001100100000000
000000000001000001100010001001101011000010100010000000
000000000010000001100110000101111111000010000010000000
000000000000001101000010110011001010000000000000000000
000000010000000101000010100001001101000010000000000000
000000010000000101000000000011011101000000000000000000
000000010000000101000000000000001011010100100100000000
000100010000000011000010101111011000000000100010000000
000000010000000001100110111111101011100000000000000000
000000010000000111000010101101001001000000000000000010
010100010000001111100010111111111101000010000000000000
000000010000000001000010101101101100000000000000000000

.logic_tile 23 27
000000100000000101000000001000011011000010100000000000
000001100001000111000000000111001101000110000000000000
011000000000000000000000000000001010000010000100000000
000000000000000000000010100000000000000000000000100001
010000000000000001100010001000011101000110100000000000
110000001110000000000010011001001110000000100000000000
000000000010000000000010100001001110000111000000000000
000000000001010101000000001101000000000010000000000000
000000010000000101100110101001000001000010100000000000
000000010000000000100011001111001110000010010000000000
000000010000001101100000010111111010000010100000000000
000000010000000101000010100000011101001001000000000000
000000010000001101100000000111000001000010100000000000
000000010000000101000000001011001110000001100000000000
010000010000000011000110100011111110000110000010000000
000000010000000000000000000011000000000101000000000000

.logic_tile 24 27
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000000111100111100101101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000111000011100001101000001100111010000000
000000000000000000000000000000101111110011000000000000
000000000100000000000111100101001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000010000000101000000010001101001001100111000000000
000000010000000000100011100000001011110011000000000000
000000010000000000000000000011001001001100111000000000
000000010000000000000000000000101001110011000000000000
000000010000000000000010000011001001001100111000000000
000000010000000000000111110000001011110011000000000000
000000010000000000000000001101001000001100110000000000
000000010000001111000000001001100000110011000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000011100101111000000110000000000000
000000001000000000000000000111000000001010000000000000
011000000000000111000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000000000000111000000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000001111100000000101101010000010000000000000
000000000000001001100000000101011110010110000010000000
000000000000000001100000000011001001000010100000000000
000000000000001001000000000011011111000001100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000011100000010100000000000
000000000000000000000100001001001010000000100000000001

.ramt_tile 6 28
000000000000000011100000000011111000000000
000000000000000000000000000000100000000001
011000000000000011100111000011111010000000
000000000000000000000000000000000000000100
110000000000001011100000010101011000000000
010000000000000011100011000000000000001000
000000000000000011100010000111111010000000
000000000000000000000011101101100000010000
000000000000000000000000010111011000000000
000000000000000000000011010101100000010000
000000000000000000000011100011111010000000
000000000000000001000111110001100000000100
000000000000000111100000001101111000000000
000000000000000000100011111101100000010000
110000000000000001000111101111011010000000
110000000000000000100000001001000000000001

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010111000000000000000100000000
000000000000000000000011000000100000000001000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000100000000011101111101111010110000000000000
000000000001010000000100001011111001010000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000010000000000000000000000000000
000000001010000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 9 28
000000000000001000000111100001101010000010000000000000
000000000000001011000110111101100000000011000000000000
011000000000001101000111100000011100000100000100000000
000000000000001111100011110000010000000000000000000100
110000000001011111000111110101100000000001110000000000
010000000000100101000011000011001010000000010000000000
000000000000000011100000000001101100000000100000000000
000000000000001101100010000000001011101000010000000000
000000000000000000000010001001100001000010000000000000
000000100000000001000110000101101001000011000000000000
000000000000000000000000011001000001000001010000000000
000000000000000000000010000001001011000010010000000000
000000000010000111000000000000001000000010000000000000
000000000000000001100000000111010000000000000000100000
000000000000000000000000000001000000000001010000000000
000000000000000000000000000111101101000001100000000000

.logic_tile 10 28
000000000000001000000010100001100000000000001000000000
000000001000001001010100000000100000000000000000001000
011000000000001000000010100001000001000000001000000000
000000000000000001000110110000001111000000000000000000
110000000000000000000110000111101001001100111000000000
110000000000100000000000000000101001110011000000000000
000000000000000001100011110011101001001100111000000000
000000000000001101000110000000101111110011000000000000
000000000000000000000000000111101001001100110000000000
000001000000000000000000000000101010110011000000000000
000000000000000000000000010001111011010000000100000000
000000000000000000000010000000011010100001010000000000
000000000000000000000110101000001000010000100100000000
000000000000000000000000001101011011010100000000000000
010010000000000000000000001001011001000010000000000000
000001000000000000000010011101011001000000000000000000

.logic_tile 11 28
000000000000000111000000011001101010111101100000000100
000000000000000001100011101111001010111100000000000000
011000001000000111100000000000011100000100000100000000
000000000000000000000000000000000000000000000000000100
110000000000000101000000001000000001000000000000000000
010000000000000111100000000101001011000000100011000001
000000000000000101100110101000001010010100100000000000
000000000000000000000000000001001000010010100000000000
000000000000000000000000001111000000000001110000000000
000000000010000000000011110111001111000000100000000000
000000000000001101100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000101000000000000000011000111011100010100000000000000
000100100000001011000000000000001001100000010000000000
010000000000000101000010100001000000000000000100000000
000000000000000000000100000000000000000001000000000011

.logic_tile 12 28
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000001000011101000000100000000000
000000000000000000000011110101011011010100100000000000
010000000110000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001000000000000011000000100000110000000
000010000000001111000010110000010000000000000000000000
000000101100000000000000001011111110001101000000000000
000000000000000000000000001011110000001000000000000000
000000000000000000000111100000011110000100000100000001
000000100000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000010011111010010000100000000000
000010100000000000100010100000101001101000000000000000

.logic_tile 13 28
000000000000000101000000010001000001000001010100100101
000000000000000000000011110011001111000001100000000001
011000000000001101100000000111101010001101000100000101
000000000001010101100000000011110000000100000001000000
000000000000000001000110001101100001000001010100000011
000000000010000000000010101011001111000001100001100000
000000000000000000000000000101001111010100000000000000
000000000000000101000000000000001111100000010000000000
000000000000001001100000011011100000000000010100000001
000000000000001001100010001111101001000001110001000010
000000000000000000000110010000011110010000000110000000
000000000000000000000010011101001110010110000000000010
000000000000000001100000001001100001000001010100000000
000000000000001111000000000001001111000010010010100010
110000000000101001100011100011001011000000100000000000
100000000000000001100110110000101110101000010000000000

.logic_tile 14 28
000000000001000101000010100001001000001100111000000000
000000000000000000100110110000101011110011000000010000
000000000000000101000010110011101001001100111000000000
000010100000001001100111010000101000110011000000000000
000000000000000001000010000101001000001100111000000000
000000000000000111100100000000001001110011000000000000
000000000000000000000111100001101001001100111000000000
000000000000001101000110110000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000110000000000000010111101001001100111000000000
000010000000000000000010010000001001110011000000000000
000000001110000000000000000101101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000001000000010101101001001100111000000000
000000100000000000000010100000101111110011000000000000

.logic_tile 15 28
000000000000001000000000000000001110000000000100000000
000010100000001001000000000101010000000100000000000000
011000001000001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110100011001010000000000100000000
000000000000000000000000000000000000001000000000000000
000000000000001000000000000000001010000100000100000000
000000000000001001000000000000000000000000000000000000
000000000100000000000000000001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000011000000000000000000100000000
000000000010100000000010011101001010000000100000000000
010010100000000000000000000000011000000100000000000000
000001000000000000000000000000001010000000000000000000

.logic_tile 16 28
000000000000000000000000001101011011111101110000000000
000000000000000101000010011001101011111100110000000001
011000000000000101100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000101000000011000000000000000000100000000
010000000000000000000010011101000000000010000000000110
000000000000001000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101100001000001110000000001
000000000000000000000000000101001101000011110000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000001110000000000000000000001000000000010000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000001000100100000
000000000000000000000000001011100000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000010000000000000000100000011000000000010000000000010
000000000000000000000000001000011011010000100100000000
000000000000000000000000001111011011010100000000000100
000000001000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000111111001101001010000100000
000000000000000000000000000011111100110110100000000011
011000000000000000000010101111011110000010000000000000
000000000000000000000000000111001101000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000010101011111011101111000000000000
000000000000000101000000000111111010001111000000000000
000000000000000001100111100011011100000010000000000000
000000000000000001000000000000010000000000000000000000
000000000000001000000110010000011111000000100100000000
000000000000000001000011010000001001000000000010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001100000011111101110000000000000000100
000010100000001001000011010111001101000000100000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 28
000000100000000011100000000000000001000000001000000000
000001000000000000100000000000001100000000000000001000
011000000000000000000000010000000000000000001000000000
000000000000000000000010000000001111000000000000000000
110000000000000000000010000001001000001100111000000100
110000000000000000000000000000000000110011000000000000
000000000000001001100000000111001000001100110000000100
000000000000000001000000000000000000110011000000000000
000000000000000011100111001011100001000001010100000000
000000000000000000100100001001001110000010010000000000
000000000000000011100111000101011110001001000100000000
000000000000001001100100000011100000000101000000000000
000000000000000101100010011011000001000001110100000000
000000000000000000100011100111101010000000010000000000
010001000000100001000000001000011111000000100100000000
000000000000000000000000001011001010010100100010000000

.logic_tile 21 28
000000000000000111000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000111100000001011000000000001110000000000
000000000000000000100000000111001110000000110001100000
110000001110000101000000000111101110001101000000000000
010000000000000111000000000101000000001100000001000000
000000000000000000000000000000000001000000100100000000
000010100000000000000000000000001000000000000001000000
000000000000000001000000010001000000000000000110000000
000000000000000001000011100000000000000001000010000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000000
000000000001001000000010000000000000000000000100000000
000000000000000111000000001111000000000010000010000000
010000000010001000000000000000000000000000100100000000
000000000000000011000000000000001010000000000010000010

.logic_tile 22 28
000000000000001011100000000111001100000001000000100000
000000000000000101000010111001101111001001000000000000
011000000000001101100010110101101001010100100110000000
000000000000001001000111100000011111001000000001000000
000001000000001111100000000011111000010111100000000000
000000100000001011100000000111001010001011100000000000
000000000001010001100111111101101010010111100000000000
000000000000000000100010101101101010000111010000000000
000000000000000001100010000111111001010100000110000000
000000000000000000100000000000111000001001000001000000
000000000000000001100010100111111000000111000000000000
000000000000000000100000000001110000000010000000000000
000000000000000001000010011111100000000000100100000001
000000000001010000000010000111101000000001110000000000
010000000000000001100010101001001110010111100000000010
000000000000000000000010001011001101000111010000000000

.logic_tile 23 28
000000000000000011100111011111100001000001000100000000
000000000000000000000111000101101110000011010000000011
011000000000000000000000001101100000000001000100000000
000000000000000000000000000101001010000011100000100000
000000000000000000000110100001001000010000100000000000
000000000000000101000000000000011001101000010000000010
000000000000001111000000010101101100000100000100000001
000000000000001011000011110111010000001101000000000010
000010100000001000000000011001000000000000100000000000
000001000000000111000011101011101011000000110000100000
000000000000001000000110110111011011010100100100000000
000000000000000101000010100000101110000000010000100010
000000000000001000000110101101100001000001000100000100
000000000000000101000000000101101100000011010000000010
010000000000001101100000011101101100000100000110000001
000000000000000111000011101011000000001101000000000000

.logic_tile 24 28
000000000000000000000000010101111100000010000000000000
000000000000000000000010101011100000000111000000000000
011000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000001000000000000000000001000000100100000000
010000001110000011000000000000001111000000000000000010
000000000000000000000111011000011011000110100000000000
000000000000000111000111011111011010000100000000000000
000010100000000001000010010011000001000010100000000000
000001000000000000000011000111001011000001100000000000
000000000000100101000000000101111000000110000000000000
000000000000000000100000000000101111000001010000000000
000000000000000101000011110000000000000000100100000000
000000000000000000100110000000001111000000000000000000
010000000000000000000110110000001100000110100000000000
000000000000000000000110001011011010000100000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000010000001000000110000110000001000
000000000000000000000100000000100000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000001001000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000110000001100000000000001000000000
000000000000000000000011110000000000000000000000001000
011000000000000101000000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
010000000000000000000110110111101000001100111000000000
010000000000000000000110000000100000110011000000000000
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011111000100000000000000
000000001110000000000000001111011110000000000010000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000001101010000000000000000000000
010000000000001000000110010101000000000000000100000000
000000000000000101000010001001100000000010000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000101100001000010000100000000
000000000000000000000000000000001100000000000000000000
000010000001011000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000001010100111000000000000000000000000000000000000
000000000000010000100011110000000000000000000000000000
010000000000000000000000001011100000000011000000000000
010000000000000000000000001111000000000001000000000000
000000000000000111100000011101111110100011110000000000
000000000000000000100010001101011000000011110001000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001100000001101111000100000000000000000
000000000000000000000000001101011000000000000010000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
010000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000001111100010100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
011000000000000101000110011000011110010000000000000000
000000000000000000000010100111001100010110000000000000
000000000000000111100000001001000001000000010110000001
000000000000001111100010101101001010000010110010000000
000000000000000011100010100001011001000110000010000001
000000000000000000100000000000011001101001000010000000
000000000000000111100000000001001000010000100100000100
000000000000000000000000000000011110101000000000000110
000000000000000000000000001101000000000000010110000000
000000100000000000000000000001001011000010110000100010
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000001001100000000000000000000010000000000000
100000000000000001000000000101001110000000000010000000

.logic_tile 10 29
000000001100000000000000000001100000000000001000000000
000000000000001001000010100000100000000000000000001000
011000000000000101000110000011000000000000001000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000110000101101000001100111000000000
110000000000000000000100000000100000110011000000000000
000000000000001001100000010001101000001100111000000000
000000000000000111000010000000100000110011000000000000
000000000000000000000000010001101000001100110000000000
000000000000000001000010100000000000110011000000000000
000000000000000000000000000001000001001100110000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010101101110010000100100000000
000000000000000000000010000000011001101000000000000000
010000000000000000000000001101101100001000000100000000
000000000000000000000000000101010000001101000000000000

.logic_tile 11 29
000000000000010000000000000000011010000000000100000000
000000001100100000000010110101000000000100000011000000
011001000000000000000110001111101001110011110010000000
000010000000000000000000000011111001010010100001000000
000000000110000001000000000011000001001100110000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111000001111010000000000010100000
000000000000000000000100001001100000000010000011000000
000000000000000001100111100000000000000000000000000000
000000000001010000100100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110001000000000000000000100000000
000010000000000000000100001011000000000010000000000000

.logic_tile 12 29
000000000000000101000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000001000000010101101011010001001000000000000
000000000000000011000000000011110000001010000000000000
000000000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100001011100111101011111000001001000100000000
000000000000001111100100001001000000001010000000100000
000000000000000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001001100000000001100000000001110100000010
000000000000001001000000001001001100000000100000100000
000010000000000000000000000001011111010000000100000010
000001000000000000000000000000011000101001000010100000
110000000000000000000000011000011010000010000000000000
100000000000000000000010010101000000000000000000000010

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000001000001000000000010001100000000000000100000000
000000000000001011000011110000000000000001000000000001
010000000000000000000000000000000001000000100110000000
010000001100000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000101000000000000001000001100110000000000
000000000000000000000000000000000000110011000001010000
011000000000000000000000000000011000000000000100000000
000000001000000101000000000011000000000100000000000000
000000000001000000000010100011001010000000000100000000
000010100000000101000010100000010000001000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000000010100011001010000000100000000000
000000000000000111100000000011011010000000000100000000
000000000000000000100000000000010000001000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011001000000000100000000000
000000000000000000000000000000001100010000000100000000
000000000000000000000000000000001011000000000000000000
010000000000000000000000000101100000000001000100000000
000000000000000000000000000011000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100011011111010100000010000100
000000000000000000000100000000111101001000000000000000
000000000000000000000000011000000000000000000100000001
000000000000100000000011100111000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001111000000000010000000
000001000000000000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000011010000100000100000001
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 29
000000000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000010000101100000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000010000001110000100000100000000
000000000000100000000010110000010000000000000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000011100000000000001110000100000100100000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000010000000000000
000010000000000000000010110000001010000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000011110000000
000000010000000000000000000000000000000000
011000000000001000000000000000011100000000
000000000000000101000000000000000000000000
010000000000000000000111100000011110000000
110000000000000000000100000000000000000000
000000000000001000000000000000011100000000
000000100000000101000000000000000000000000
000000000000000000000000000000011110000000
000000000000000000000000001111000000000000
000000000000001101000000000000011100000000
000000000000000011100010101111000000000000
000000000000000000000010101000011010000000
000000000000000000000110111011000000000000
110000000100001000000000001000011000000000
010000000000000011000000000011000000000000

.logic_tile 20 29
000000000000000000000000010000000000000000000000000000
000001001100000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001100000000000000100010
000000000000000111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000011000000

.logic_tile 21 29
000000000000000000000000000111000000000000000100000100
000000000000000000000000000000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 22 29
000001000000000000000000001000000000000000000100000000
000000100000000000000000001001000000000010000000000010
011000000000000000000000010000001110000100000100000000
000000000000000000000011000000000000000000000000000010
110010100000000000000000001000000000000000000100000000
010001000000000000000000000111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000011100000100000110000000
000000000000000000000010010000000000000000000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000011000000000101100000000000000100000000
000000000000000000100000000000100000000001000000100000

.logic_tile 23 29
000000000000000000010000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000011010001100110000000000
000000000000000000000000000011000000110011000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101000000000000000100000000
000000000000000000000000000000001111000001000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000011100000000001000010000000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001110000100000100000001
010000000000000000000000000000010000000000000000000010
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000011111001100110110000000
000000000000000000000000000000001001110011000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100001000000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100001000000100000000000
000000000000000000000000000000101001000001010010000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000100
010000000000000000000000001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000011010000100000000000000
000000000000000000000011100011010000000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000001000001101010000100000000000
000000000000000000000000001011011100010100100000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000110000000000001000010000110000000
000000000000000000000000000000001001000000000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000001101000100000100000000
000000000000000000100000001111001110000110001010000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000010101100000000000000100000000
000000000000000000000011010000100000000001000000100001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000001100101000000000000000000000000000001000000000
000000000001001111000000000000001000000000000000001000
011000000000100011100000000001100000000000001000000000
000000000000001111100000000000000000000000000000000000
010000100110000000000010010101001000001100111100000000
110000000000000000000010000000100000110011000001000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001101110011000010000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011000010100100010000000
000000000000000000000000000000001110000000000001000000
010000000000000001000000000111101110000100000000000000
000000000000000000100000000000000000001001000011000000

.logic_tile 18 30
000000000001000000000110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
110010100110000000000000000111001000001100111100000000
110001000010000000000000000000100000110011000000000000
000000000000001000000111100000001000001100110100000000
000000000000001111000000001001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011011001100110100000000
000000000000000000000000000000011100110011000010000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000111100000000011111110000001
000000000000000000100011100000100000000000
011000000000001000000000000101011100100000
000000000010001011000000000000100000000000
010000000001000000000010010101011110000000
010000000000000000000011010000100000010000
000000000000000000000000000011011100000000
000000000000000001000000000000100000010000
000000000000000101100000001101111110000000
000000000000000011100011001011000000000001
000000000000001000000111000111111100000000
000000000000001001000011110001100000000001
000000000000001111100000000011011110000000
000000000000001111100000000111000000000001
010000000000001000000010000011011100000000
010000000000001001000000000111000000000001

.logic_tile 20 30
000000000000000000000000000011001111010000000000000000
000000000000000000000010010000011111101001010000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011000000000000010000100000000
000000000000000000000011101011000000000000000001000000
010000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000001010000000001
000000000000001110
000000000000110100
000000011000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000011110000010110
000001110000010100
001000000000000100
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.extra_bit 1 690 174
.sym 0 por_clk
.sym 5 sys_rst_$glb_sr
.sym 6 $abc$38833$n2457_$glb_ce
.sym 7 VexRiscv.reset_$glb_sr
.sym 8 $abc$38833$n7876_$glb_ce
.sym 9 por_clk
.sym 10 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 11 $abc$38833$n149_$glb_sr
.sym 12 $abc$38833$n2420_$glb_ce
.sym 14 spram_datain11[10]
.sym 15 spram_datain11[15]
.sym 16 spram_datain11[6]
.sym 17 spram_datain01[0]
.sym 18 spram_datain11[2]
.sym 20 spram_datain11[0]
.sym 21 spram_datain01[1]
.sym 23 spram_datain11[4]
.sym 24 spram_datain01[2]
.sym 26 spram_datain11[7]
.sym 28 spram_datain01[6]
.sym 29 spram_datain01[4]
.sym 30 spram_datain11[8]
.sym 31 spram_datain11[5]
.sym 34 spram_datain11[12]
.sym 35 spram_datain11[13]
.sym 36 spram_datain01[7]
.sym 38 spram_datain11[11]
.sym 39 spram_datain01[3]
.sym 40 spram_datain11[1]
.sym 41 spram_datain01[5]
.sym 42 spram_datain11[3]
.sym 43 spram_datain11[14]
.sym 44 spram_datain11[9]
.sym 45 spram_datain01[0]
.sym 46 spram_datain11[8]
.sym 47 spram_datain11[0]
.sym 48 spram_datain01[1]
.sym 49 spram_datain11[9]
.sym 50 spram_datain11[1]
.sym 51 spram_datain01[2]
.sym 52 spram_datain11[10]
.sym 53 spram_datain11[2]
.sym 54 spram_datain01[3]
.sym 55 spram_datain11[11]
.sym 56 spram_datain11[3]
.sym 57 spram_datain01[4]
.sym 58 spram_datain11[12]
.sym 59 spram_datain11[4]
.sym 60 spram_datain01[5]
.sym 61 spram_datain11[13]
.sym 62 spram_datain11[5]
.sym 63 spram_datain01[6]
.sym 64 spram_datain11[14]
.sym 65 spram_datain11[6]
.sym 66 spram_datain01[7]
.sym 67 spram_datain11[15]
.sym 68 spram_datain11[7]
.sym 101 $abc$38833$n6174_1
.sym 102 $abc$38833$n6176_1
.sym 103 $abc$38833$n6172_1
.sym 104 $abc$38833$n6152
.sym 105 $abc$38833$n6170_1
.sym 106 $abc$38833$n6164_1
.sym 107 $abc$38833$n6150
.sym 108 $abc$38833$n6166_1
.sym 116 $abc$38833$n6162_1
.sym 117 spram_datain11[8]
.sym 118 spram_datain01[3]
.sym 119 spram_datain01[11]
.sym 120 spram_datain01[8]
.sym 121 spram_datain11[3]
.sym 122 spram_datain11[11]
.sym 123 $abc$38833$n6168_1
.sym 131 spram_dataout11[0]
.sym 132 spram_dataout11[1]
.sym 133 spram_dataout11[2]
.sym 134 spram_dataout11[3]
.sym 135 spram_dataout11[4]
.sym 136 spram_dataout11[5]
.sym 137 spram_dataout11[6]
.sym 138 spram_dataout11[7]
.sym 142 $abc$38833$n5294
.sym 189 array_muxed1[27]
.sym 203 $abc$38833$n6158_1
.sym 204 spram_datain11[10]
.sym 205 spram_dataout11[5]
.sym 206 spram_datain11[6]
.sym 207 spram_dataout11[6]
.sym 210 spram_datain11[0]
.sym 211 spram_dataout11[0]
.sym 212 $abc$38833$n6150
.sym 213 slave_sel_r[2]
.sym 214 $abc$38833$n6166_1
.sym 215 $abc$38833$n6160_1
.sym 219 $abc$38833$n6176_1
.sym 220 spram_dataout11[4]
.sym 222 spram_datain11[5]
.sym 226 spram_datain01[2]
.sym 231 spram_dataout11[1]
.sym 232 spram_datain11[1]
.sym 237 spram_dataout11[2]
.sym 242 spram_datain01[5]
.sym 246 spram_datain11[2]
.sym 247 spram_dataout11[3]
.sym 248 spram_datain01[6]
.sym 250 $abc$38833$n6172_1
.sym 252 spram_dataout01[2]
.sym 253 spram_dataout01[11]
.sym 255 spram_dataout11[8]
.sym 256 spram_datain11[12]
.sym 257 array_muxed0[12]
.sym 258 spram_datain01[7]
.sym 261 spram_dataout11[11]
.sym 262 spram_dataout01[13]
.sym 264 spram_dataout11[12]
.sym 266 spram_dataout11[13]
.sym 268 spram_datain01[1]
.sym 269 array_muxed0[3]
.sym 270 spram_datain11[4]
.sym 271 spram_dataout01[1]
.sym 275 spram_dataout11[9]
.sym 276 spram_dataout11[7]
.sym 277 spram_datain01[4]
.sym 278 array_muxed0[10]
.sym 279 array_muxed0[7]
.sym 280 array_muxed0[4]
.sym 281 array_muxed1[29]
.sym 283 spram_datain11[13]
.sym 284 spram_dataout01[7]
.sym 286 spram_dataout01[10]
.sym 287 spram_datain11[11]
.sym 289 spram_datain01[9]
.sym 290 spram_dataout01[12]
.sym 291 array_muxed1[24]
.sym 292 spram_datain11[14]
.sym 293 spram_datain11[9]
.sym 296 spram_dataout01[8]
.sym 297 spram_dataout01[14]
.sym 303 spram_datain01[0]
.sym 304 spram_datain11[7]
.sym 309 spram_datain11[15]
.sym 321 array_muxed0[8]
.sym 324 array_muxed0[6]
.sym 330 array_muxed0[5]
.sym 332 array_muxed0[0]
.sym 334 spram_dataout01[0]
.sym 336 array_muxed0[0]
.sym 338 spram_dataout01[2]
.sym 341 spram_dataout01[13]
.sym 348 array_muxed0[13]
.sym 349 array_muxed0[1]
.sym 354 array_muxed0[1]
.sym 359 por_clk
.sym 364 array_muxed0[8]
.sym 366 array_muxed0[10]
.sym 367 array_muxed0[9]
.sym 370 spram_datain01[9]
.sym 371 array_muxed0[11]
.sym 372 array_muxed0[2]
.sym 374 array_muxed0[6]
.sym 375 array_muxed0[12]
.sym 376 spram_datain01[10]
.sym 378 spram_datain01[12]
.sym 380 array_muxed0[5]
.sym 382 array_muxed0[0]
.sym 383 array_muxed0[1]
.sym 384 array_muxed0[3]
.sym 385 array_muxed0[13]
.sym 386 array_muxed0[1]
.sym 387 array_muxed0[0]
.sym 389 spram_datain01[15]
.sym 390 spram_datain01[14]
.sym 391 spram_datain01[11]
.sym 392 spram_datain01[8]
.sym 393 spram_datain01[13]
.sym 394 array_muxed0[4]
.sym 395 array_muxed0[7]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain01[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain01[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain01[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain01[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain01[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain01[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain01[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain01[15]
.sym 451 spram_datain01[1]
.sym 452 spram_datain11[4]
.sym 453 spram_datain01[14]
.sym 454 spram_datain11[14]
.sym 455 spram_datain01[4]
.sym 456 spram_datain01[13]
.sym 457 spram_datain11[1]
.sym 458 spram_datain11[13]
.sym 466 spram_dataout11[8]
.sym 467 spram_dataout11[9]
.sym 468 spram_dataout11[10]
.sym 469 spram_dataout11[11]
.sym 470 spram_dataout11[12]
.sym 471 spram_dataout11[13]
.sym 472 spram_dataout11[14]
.sym 473 spram_dataout11[15]
.sym 495 $abc$38833$n6168_1
.sym 514 spram_datain11[7]
.sym 515 array_muxed1[31]
.sym 517 array_muxed0[9]
.sym 522 array_muxed0[2]
.sym 524 array_muxed0[10]
.sym 526 spram_datain11[15]
.sym 527 spram_dataout11[10]
.sym 529 spram_datain01[12]
.sym 530 slave_sel_r[2]
.sym 534 array_muxed1[19]
.sym 535 spram_dataout11[14]
.sym 538 spram_dataout11[15]
.sym 541 spram_datain01[15]
.sym 548 spram_datain01[10]
.sym 558 array_muxed1[16]
.sym 559 array_muxed0[11]
.sym 560 spram_datain01[0]
.sym 561 array_muxed1[27]
.sym 563 spram_dataout01[14]
.sym 564 spram_datain01[5]
.sym 565 spram_dataout01[15]
.sym 566 spram_dataout01[6]
.sym 567 spram_dataout01[8]
.sym 569 spram_dataout01[9]
.sym 573 spram_dataout01[11]
.sym 581 array_muxed0[9]
.sym 582 array_muxed1[27]
.sym 591 spram_wren0
.sym 592 spram_maskwren11[0]
.sym 594 spram_wren0
.sym 597 spram_maskwren01[0]
.sym 598 spram_maskwren01[2]
.sym 599 array_muxed0[8]
.sym 600 spram_maskwren11[0]
.sym 601 array_muxed0[6]
.sym 603 array_muxed0[2]
.sym 604 array_muxed0[5]
.sym 605 spram_maskwren01[0]
.sym 606 array_muxed0[3]
.sym 607 array_muxed0[13]
.sym 608 array_muxed0[10]
.sym 609 spram_maskwren11[2]
.sym 611 array_muxed0[11]
.sym 612 $PACKER_VCC_NET
.sym 614 array_muxed0[12]
.sym 616 spram_maskwren01[2]
.sym 617 spram_maskwren11[2]
.sym 618 array_muxed0[9]
.sym 620 $PACKER_VCC_NET
.sym 621 array_muxed0[4]
.sym 622 array_muxed0[7]
.sym 623 spram_maskwren11[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren11[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren11[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren11[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren01[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren01[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren01[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren01[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 680 spram_datain11[5]
.sym 681 spram_datain01[9]
.sym 683 spram_datain11[9]
.sym 685 spram_datain01[5]
.sym 693 spram_dataout01[0]
.sym 694 spram_dataout01[1]
.sym 695 spram_dataout01[2]
.sym 696 spram_dataout01[3]
.sym 697 spram_dataout01[4]
.sym 698 spram_dataout01[5]
.sym 699 spram_dataout01[6]
.sym 700 spram_dataout01[7]
.sym 710 array_muxed0[3]
.sym 741 array_muxed0[8]
.sym 742 array_muxed1[17]
.sym 744 spram_wren0
.sym 747 spram_maskwren01[0]
.sym 749 spram_wren0
.sym 750 spram_maskwren11[0]
.sym 753 array_muxed0[6]
.sym 754 array_muxed0[2]
.sym 756 spram_dataout01[3]
.sym 757 spram_maskwren01[2]
.sym 758 spram_dataout01[4]
.sym 760 spram_dataout01[5]
.sym 763 $abc$38833$n4883
.sym 768 spram_maskwren01[2]
.sym 769 spram_maskwren11[2]
.sym 771 array_muxed0[11]
.sym 772 $PACKER_VCC_NET
.sym 773 array_muxed0[4]
.sym 783 array_muxed0[7]
.sym 792 array_muxed0[12]
.sym 793 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 836 $PACKER_GND_NET
.sym 839 $PACKER_VCC_NET
.sym 843 $PACKER_VCC_NET
.sym 844 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout01[8]
.sym 921 spram_dataout01[9]
.sym 922 spram_dataout01[10]
.sym 923 spram_dataout01[11]
.sym 924 spram_dataout01[12]
.sym 925 spram_dataout01[13]
.sym 926 spram_dataout01[14]
.sym 927 spram_dataout01[15]
.sym 942 array_muxed1[21]
.sym 947 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 949 array_muxed0[0]
.sym 976 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 980 array_muxed0[0]
.sym 996 $PACKER_GND_NET
.sym 1015 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 1017 $PACKER_VCC_NET
.sym 1018 array_muxed0[4]
.sym 1021 $PACKER_VCC_NET
.sym 1024 array_muxed0[4]
.sym 1027 array_muxed0[7]
.sym 1036 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 1141 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 1152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 1157 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 1222 $abc$38833$n151
.sym 1230 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 1235 array_muxed1[24]
.sym 1237 array_muxed1[29]
.sym 1239 array_muxed0[13]
.sym 1240 array_muxed0[1]
.sym 1244 array_muxed0[1]
.sym 1343 VexRiscv.decode_to_execute_IS_CSR
.sym 1346 $abc$38833$n4065
.sym 1358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 1364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 1387 $abc$38833$n2468
.sym 1388 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 1407 $abc$38833$n3443_1
.sym 1418 VexRiscv._zz_200_[8]
.sym 1439 $abc$38833$n3421_1
.sym 1443 $abc$38833$n2468
.sym 1455 array_muxed0[9]
.sym 1546 por_rst
.sym 1550 rst1
.sym 1554 $abc$38833$n4930
.sym 1555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 1566 $abc$38833$n3429_1
.sym 1571 $abc$38833$n4931
.sym 1573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 1575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 1592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 1595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 1596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 1600 $abc$38833$n3421_1
.sym 1612 $PACKER_GND_NET
.sym 1621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 1635 $abc$38833$n3623_1
.sym 1637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 1638 $abc$38833$n6348_1
.sym 1639 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 1640 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 1643 $abc$38833$n5519
.sym 1646 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 1649 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 1651 VexRiscv.CsrPlugin_mepc[30]
.sym 1654 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 1661 $abc$38833$n6348_1
.sym 1755 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 1757 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 1758 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 1764 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 1772 $abc$38833$n4497
.sym 1781 $abc$38833$n4458
.sym 1783 $abc$38833$n3624_1
.sym 1784 VexRiscv.decode_to_execute_RS2[20]
.sym 1801 $abc$38833$n4313_1
.sym 1813 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 1814 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 1849 por_rst
.sym 1850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 1851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 1854 $PACKER_VCC_NET
.sym 1855 array_muxed0[4]
.sym 1856 grant
.sym 1857 array_muxed0[4]
.sym 1859 $abc$38833$n3953
.sym 1869 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 1967 VexRiscv._zz_287_[4]
.sym 1969 VexRiscv._zz_287_[3]
.sym 2000 $abc$38833$n4464
.sym 2008 $abc$38833$n4449
.sym 2010 VexRiscv.execute_arbitration_isValid
.sym 2013 VexRiscv.decode_to_execute_IS_DIV
.sym 2034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 2040 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 2041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 2054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 2073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 2076 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 2077 VexRiscv._zz_287_[3]
.sym 2079 array_muxed1[29]
.sym 2080 array_muxed1[24]
.sym 2082 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 2083 VexRiscv._zz_287_[1]
.sym 2085 VexRiscv._zz_190_
.sym 2087 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 2088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 2089 array_muxed0[13]
.sym 2093 array_muxed0[1]
.sym 2094 array_muxed0[1]
.sym 2191 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 2194 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 2195 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 2196 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 2212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 2217 $abc$38833$n4883
.sym 2220 $abc$38833$n4250_1
.sym 2221 VexRiscv.CsrPlugin_mtval[16]
.sym 2222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 2238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 2265 VexRiscv.CsrPlugin_mtval[18]
.sym 2270 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 2281 array_muxed0[9]
.sym 2286 VexRiscv._zz_287_[4]
.sym 2287 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 2290 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 2294 $abc$38833$n3421_1
.sym 2305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 2396 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 2418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 2423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 2424 VexRiscv._zz_36_[8]
.sym 2445 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 2446 basesoc_vexriscv_ibus_adr[21]
.sym 2460 $abc$38833$n149
.sym 2464 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 2488 basesoc_vexriscv_ibus_adr[22]
.sym 2493 $abc$38833$n5580
.sym 2494 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 2496 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 2498 VexRiscv.CsrPlugin_mepc[30]
.sym 2500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 2501 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 2502 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 2503 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 2506 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 2513 $abc$38833$n6348_1
.sym 2515 basesoc_vexriscv_ibus_adr[21]
.sym 2604 VexRiscv._zz_41_[18]
.sym 2606 VexRiscv._zz_17_
.sym 2608 VexRiscv.dBus_cmd_payload_wr
.sym 2611 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 2617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 2635 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 2653 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 2654 $abc$38833$n3458_1
.sym 2659 $abc$38833$n2114
.sym 2660 $abc$38833$n5580
.sym 2661 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 2670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 2698 VexRiscv.memory_arbitration_isValid
.sym 2700 $PACKER_VCC_NET
.sym 2701 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 2702 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 2703 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 2705 VexRiscv._zz_151_[8]
.sym 2707 array_muxed0[4]
.sym 2708 por_rst
.sym 2709 VexRiscv._zz_41_[18]
.sym 2710 array_muxed0[4]
.sym 2716 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 2813 VexRiscv.CsrPlugin_mtval[15]
.sym 2816 VexRiscv.CsrPlugin_mtval[19]
.sym 2817 VexRiscv.CsrPlugin_mtval[10]
.sym 2819 VexRiscv.CsrPlugin_mtval[20]
.sym 2820 VexRiscv.CsrPlugin_mtval[27]
.sym 2823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 2824 array_muxed1[27]
.sym 2826 VexRiscv.CsrPlugin_mepc[10]
.sym 2830 VexRiscv.dBus_cmd_payload_wr
.sym 2832 $abc$38833$n3806
.sym 2841 $abc$38833$n6106_1
.sym 2845 $abc$38833$n4875
.sym 2861 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 2862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 2867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 2875 VexRiscv._zz_41_[18]
.sym 2888 $abc$38833$n3719
.sym 2906 $abc$38833$n5595_1
.sym 2909 VexRiscv._zz_17_
.sym 2911 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 2912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 2913 VexRiscv.dBus_cmd_payload_wr
.sym 2914 VexRiscv._zz_190_
.sym 2917 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 2918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 2919 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 2920 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 2922 array_muxed0[13]
.sym 2924 $abc$38833$n5595_1
.sym 2926 array_muxed0[1]
.sym 3025 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 3029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 3031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 3032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 3051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 3052 VexRiscv._zz_200_[10]
.sym 3067 VexRiscv.CsrPlugin_mtval[20]
.sym 3069 VexRiscv.CsrPlugin_mtval[27]
.sym 3073 basesoc_vexriscv_dbus_cyc
.sym 3089 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 3093 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 3102 $abc$38833$n7470
.sym 3110 VexRiscv.CsrPlugin_mtval[10]
.sym 3134 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 3137 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 3155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 3255 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 3260 $abc$38833$n2373
.sym 3277 $abc$38833$n3606_1
.sym 3291 basesoc_vexriscv_ibus_adr[21]
.sym 3299 $abc$38833$n149
.sym 3300 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 3310 $abc$38833$n6348_1
.sym 3321 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 3332 basesoc_vexriscv_ibus_adr[21]
.sym 3345 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 3347 $abc$38833$n5580
.sym 3348 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 3349 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 3350 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 3354 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 3355 VexRiscv.lastStagePc[2]
.sym 3356 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 3458 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 3463 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 3467 $abc$38833$n2150
.sym 3468 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 3475 VexRiscv._zz_36_[7]
.sym 3478 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 3483 VexRiscv.CsrPlugin_exception
.sym 3485 $abc$38833$n149
.sym 3488 basesoc_vexriscv_ibus_adr[8]
.sym 3497 $abc$38833$n2105
.sym 3511 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 3520 VexRiscv.CsrPlugin_hadException
.sym 3547 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 3549 $abc$38833$n2105
.sym 3550 $abc$38833$n2105
.sym 3558 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 3560 por_rst
.sym 3562 VexRiscv._zz_41_[18]
.sym 3563 $PACKER_VCC_NET
.sym 3666 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 3671 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 3691 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 3714 $abc$38833$n5470
.sym 3715 basesoc_vexriscv_dbus_adr[25]
.sym 3746 array_muxed0[1]
.sym 3750 $abc$38833$n2110
.sym 3757 array_muxed0[13]
.sym 3759 $abc$38833$n5595_1
.sym 3760 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 3762 VexRiscv._zz_79_[6]
.sym 3765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 3767 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 3770 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 3890 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 3929 VexRiscv.CsrPlugin_exception
.sym 3930 $abc$38833$n5503
.sym 3932 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 3933 VexRiscv._zz_253_[1]
.sym 3968 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 3989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 4127 VexRiscv._zz_35_[3]
.sym 4157 $abc$38833$n149
.sym 4195 $abc$38833$n3028
.sym 4198 $abc$38833$n5580
.sym 4205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 4339 basesoc_vexriscv_ibus_adr[0]
.sym 4375 VexRiscv._zz_50_[10]
.sym 4381 VexRiscv._zz_50_[11]
.sym 4387 VexRiscv._zz_50_[9]
.sym 4428 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 4429 $PACKER_VCC_NET
.sym 4566 VexRiscv._zz_253_[0]
.sym 4603 VexRiscv._zz_79_[16]
.sym 4645 VexRiscv.lastStageIsFiring
.sym 4768 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 4832 $abc$38833$n5722
.sym 4838 VexRiscv._zz_160_
.sym 4852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 4875 VexRiscv._zz_79_[3]
.sym 5019 VexRiscv._zz_35_[19]
.sym 5042 $abc$38833$n6006_1
.sym 5046 $abc$38833$n2123
.sym 5225 VexRiscv._zz_35_[28]
.sym 5299 $PACKER_VCC_NET
.sym 5425 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 6173 $PACKER_VCC_NET
.sym 6196 $PACKER_VCC_NET
.sym 6209 $PACKER_VCC_NET
.sym 6226 $PACKER_VCC_NET
.sym 6248 $PACKER_VCC_NET
.sym 6673 $abc$38833$n6154
.sym 6674 spram_maskwren11[2]
.sym 6675 $abc$38833$n6178_1
.sym 6676 $abc$38833$n6156
.sym 6677 $abc$38833$n6158_1
.sym 6678 $abc$38833$n6160_1
.sym 6679 spram_maskwren01[2]
.sym 6680 $abc$38833$n6148_1
.sym 6691 array_muxed0[10]
.sym 6716 spram_dataout11[2]
.sym 6717 spram_dataout11[11]
.sym 6719 spram_dataout11[12]
.sym 6721 spram_dataout01[9]
.sym 6722 $abc$38833$n4883
.sym 6723 spram_dataout01[14]
.sym 6724 spram_dataout01[2]
.sym 6725 spram_dataout01[11]
.sym 6726 spram_dataout01[13]
.sym 6727 spram_dataout11[8]
.sym 6729 spram_dataout11[13]
.sym 6730 spram_dataout01[8]
.sym 6738 spram_dataout11[1]
.sym 6740 spram_dataout11[14]
.sym 6742 spram_dataout01[1]
.sym 6743 spram_dataout01[12]
.sym 6745 spram_dataout11[9]
.sym 6746 slave_sel_r[2]
.sym 6748 slave_sel_r[2]
.sym 6749 $abc$38833$n4883
.sym 6750 spram_dataout01[13]
.sym 6751 spram_dataout11[13]
.sym 6754 $abc$38833$n4883
.sym 6755 slave_sel_r[2]
.sym 6756 spram_dataout01[14]
.sym 6757 spram_dataout11[14]
.sym 6760 spram_dataout11[12]
.sym 6761 $abc$38833$n4883
.sym 6762 slave_sel_r[2]
.sym 6763 spram_dataout01[12]
.sym 6766 $abc$38833$n4883
.sym 6767 slave_sel_r[2]
.sym 6768 spram_dataout11[2]
.sym 6769 spram_dataout01[2]
.sym 6772 spram_dataout11[11]
.sym 6773 spram_dataout01[11]
.sym 6774 slave_sel_r[2]
.sym 6775 $abc$38833$n4883
.sym 6778 spram_dataout11[8]
.sym 6779 spram_dataout01[8]
.sym 6780 $abc$38833$n4883
.sym 6781 slave_sel_r[2]
.sym 6784 spram_dataout01[1]
.sym 6785 spram_dataout11[1]
.sym 6786 slave_sel_r[2]
.sym 6787 $abc$38833$n4883
.sym 6790 $abc$38833$n4883
.sym 6791 spram_dataout01[9]
.sym 6792 spram_dataout11[9]
.sym 6793 slave_sel_r[2]
.sym 6825 spram_datain01[0]
.sym 6826 spram_datain11[12]
.sym 6827 spram_datain01[7]
.sym 6828 spram_datain01[15]
.sym 6829 spram_datain11[7]
.sym 6830 spram_datain11[15]
.sym 6831 spram_datain11[0]
.sym 6832 spram_datain01[12]
.sym 6837 $abc$38833$n6174_1
.sym 6838 $abc$38833$n147
.sym 6839 $abc$38833$n6164_1
.sym 6841 $abc$38833$n5297
.sym 6842 $abc$38833$n6148_1
.sym 6844 spram_dataout01[6]
.sym 6845 spram_dataout01[9]
.sym 6846 spram_dataout01[15]
.sym 6847 $abc$38833$n6170_1
.sym 6848 $abc$38833$n6178_1
.sym 6850 spram_dataout01[0]
.sym 6854 spram_dataout11[15]
.sym 6858 spram_dataout11[14]
.sym 6864 $abc$38833$n6156
.sym 6865 $abc$38833$n6152
.sym 6867 $abc$38833$n4883
.sym 6868 $abc$38833$n4883
.sym 6870 spram_maskwren01[2]
.sym 6873 spram_dataout01[4]
.sym 6874 $abc$38833$n4883
.sym 6875 spram_dataout01[5]
.sym 6877 spram_maskwren11[2]
.sym 6884 $PACKER_GND_NET
.sym 6885 array_muxed1[23]
.sym 6886 array_muxed1[25]
.sym 6887 array_muxed1[20]
.sym 6912 spram_dataout11[7]
.sym 6914 array_muxed1[27]
.sym 6920 spram_dataout01[7]
.sym 6922 $abc$38833$n4883
.sym 6924 array_muxed1[19]
.sym 6925 $abc$38833$n4883
.sym 6926 array_muxed1[24]
.sym 6927 spram_dataout11[10]
.sym 6928 slave_sel_r[2]
.sym 6931 spram_dataout01[10]
.sym 6935 spram_dataout01[7]
.sym 6936 slave_sel_r[2]
.sym 6937 $abc$38833$n4883
.sym 6938 spram_dataout11[7]
.sym 6941 array_muxed1[24]
.sym 6942 $abc$38833$n4883
.sym 6947 array_muxed1[19]
.sym 6949 $abc$38833$n4883
.sym 6955 array_muxed1[27]
.sym 6956 $abc$38833$n4883
.sym 6959 $abc$38833$n4883
.sym 6962 array_muxed1[24]
.sym 6966 array_muxed1[19]
.sym 6968 $abc$38833$n4883
.sym 6971 $abc$38833$n4883
.sym 6972 array_muxed1[27]
.sym 6977 $abc$38833$n4883
.sym 6978 spram_dataout01[10]
.sym 6979 slave_sel_r[2]
.sym 6980 spram_dataout11[10]
.sym 7018 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 7020 $abc$38833$n6162_1
.sym 7025 array_muxed0[12]
.sym 7027 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 7029 spram_datain11[12]
.sym 7030 array_muxed0[12]
.sym 7031 spram_datain01[7]
.sym 7036 spram_datain11[1]
.sym 7040 array_muxed1[28]
.sym 7041 spram_datain11[5]
.sym 7053 array_muxed1[29]
.sym 7057 array_muxed1[30]
.sym 7061 array_muxed1[17]
.sym 7065 $abc$38833$n4883
.sym 7076 array_muxed1[20]
.sym 7082 $abc$38833$n4883
.sym 7085 array_muxed1[17]
.sym 7089 array_muxed1[20]
.sym 7091 $abc$38833$n4883
.sym 7095 array_muxed1[30]
.sym 7096 $abc$38833$n4883
.sym 7100 array_muxed1[30]
.sym 7101 $abc$38833$n4883
.sym 7106 $abc$38833$n4883
.sym 7108 array_muxed1[20]
.sym 7113 array_muxed1[29]
.sym 7115 $abc$38833$n4883
.sym 7119 array_muxed1[17]
.sym 7120 $abc$38833$n4883
.sym 7125 $abc$38833$n4883
.sym 7127 array_muxed1[29]
.sym 7163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 7166 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 7167 array_muxed1[30]
.sym 7168 array_muxed0[11]
.sym 7177 array_muxed0[3]
.sym 7181 $abc$38833$n2399
.sym 7209 array_muxed1[21]
.sym 7211 array_muxed1[25]
.sym 7219 $abc$38833$n4883
.sym 7243 array_muxed1[21]
.sym 7244 $abc$38833$n4883
.sym 7247 $abc$38833$n4883
.sym 7250 array_muxed1[25]
.sym 7260 array_muxed1[25]
.sym 7261 $abc$38833$n4883
.sym 7271 $abc$38833$n4883
.sym 7272 array_muxed1[21]
.sym 7303 $abc$38833$n3691
.sym 7309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 7317 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 7329 $abc$38833$n4883
.sym 7333 VexRiscv.CsrPlugin_hadException
.sym 7449 $abc$38833$n3676_1
.sym 7450 $abc$38833$n3660_1
.sym 7451 $abc$38833$n3659
.sym 7452 $abc$38833$n3674_1
.sym 7455 VexRiscv._zz_200_[8]
.sym 7457 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 7458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 7459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 7461 $abc$38833$n3421_1
.sym 7463 $abc$38833$n2468
.sym 7466 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 7472 $abc$38833$n3692
.sym 7473 array_muxed1[23]
.sym 7475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 7476 VexRiscv.decode_to_execute_IS_CSR
.sym 7483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 7484 $abc$38833$n7877
.sym 7596 $abc$38833$n3661
.sym 7597 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 7600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 7601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 7603 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 7605 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 7607 por_rst
.sym 7608 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 7610 VexRiscv.CsrPlugin_mepc[30]
.sym 7612 $abc$38833$n5519
.sym 7616 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 7617 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 7621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 7622 $abc$38833$n4434
.sym 7624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 7626 $abc$38833$n2468
.sym 7627 array_muxed1[28]
.sym 7630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 7631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 7639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 7647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 7658 $abc$38833$n3421_1
.sym 7712 $abc$38833$n3421_1
.sym 7714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 7715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 7716 $abc$38833$n2420_$glb_ce
.sym 7717 por_clk
.sym 7743 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 7744 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 7745 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 7746 $abc$38833$n4496_1
.sym 7747 $abc$38833$n4457
.sym 7748 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 7749 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 7750 $abc$38833$n4433
.sym 7751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 7752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 7754 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 7755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 7757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 7759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 7760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 7761 $abc$38833$n3953
.sym 7762 array_muxed0[7]
.sym 7763 grant
.sym 7764 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 7766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 7769 $abc$38833$n2399
.sym 7770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 7771 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 7772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 7774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 7775 VexRiscv.CsrPlugin_mtval[18]
.sym 7805 $PACKER_GND_NET
.sym 7806 rst1
.sym 7813 $PACKER_GND_NET
.sym 7829 rst1
.sym 7856 $PACKER_GND_NET
.sym 7864 por_clk
.sym 7865 $PACKER_GND_NET
.sym 7892 VexRiscv.CsrPlugin_mtval[18]
.sym 7893 VexRiscv.CsrPlugin_mtval[8]
.sym 7894 $abc$38833$n4448
.sym 7895 $abc$38833$n4460
.sym 7897 $abc$38833$n4463
.sym 7898 $abc$38833$n3264
.sym 7899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 7902 VexRiscv._zz_287_[3]
.sym 7903 basesoc_vexriscv_ibus_adr[11]
.sym 7904 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 7906 VexRiscv._zz_190_
.sym 7907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 7908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 7914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 7915 $PACKER_GND_NET
.sym 7916 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 7917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 7918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 7919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 7920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 7923 $PACKER_GND_NET
.sym 7924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 7925 VexRiscv.CsrPlugin_hadException
.sym 7933 $abc$38833$n2468
.sym 7936 $abc$38833$n4464
.sym 7942 $abc$38833$n4461
.sym 7946 $abc$38833$n4449
.sym 7951 $abc$38833$n4448
.sym 7960 $abc$38833$n4460
.sym 7962 $abc$38833$n4463
.sym 7976 $abc$38833$n4448
.sym 7978 $abc$38833$n4449
.sym 7988 $abc$38833$n4460
.sym 7990 $abc$38833$n4461
.sym 7995 $abc$38833$n4463
.sym 7996 $abc$38833$n4464
.sym 8010 $abc$38833$n2468
.sym 8011 por_clk
.sym 8037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 8038 $abc$38833$n3721
.sym 8039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 8041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 8042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 8043 $abc$38833$n3719
.sym 8044 $abc$38833$n3728
.sym 8049 VexRiscv._zz_190_
.sym 8051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 8052 VexRiscv.CsrPlugin_mtval[8]
.sym 8054 $abc$38833$n4461
.sym 8056 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 8058 VexRiscv.execute_arbitration_isValid
.sym 8062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 8063 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 8065 basesoc_vexriscv_ibus_adr[12]
.sym 8066 basesoc_vexriscv_ibus_adr[6]
.sym 8067 $abc$38833$n7877
.sym 8068 basesoc_vexriscv_ibus_adr[5]
.sym 8069 basesoc_vexriscv_ibus_adr[13]
.sym 8070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 8072 array_muxed1[23]
.sym 8084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 8108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 8123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 8138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 8157 $abc$38833$n2420_$glb_ce
.sym 8158 por_clk
.sym 8184 basesoc_vexriscv_ibus_adr[12]
.sym 8185 $abc$38833$n3723
.sym 8186 basesoc_vexriscv_ibus_adr[13]
.sym 8187 $abc$38833$n3722
.sym 8188 basesoc_vexriscv_ibus_adr[10]
.sym 8189 $abc$38833$n3724_1
.sym 8190 $abc$38833$n3713_1
.sym 8191 basesoc_vexriscv_ibus_adr[22]
.sym 8192 spiflash_i
.sym 8193 array_muxed0[10]
.sym 8196 $abc$38833$n5580
.sym 8197 $abc$38833$n4244_1
.sym 8198 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 8199 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 8200 $abc$38833$n5519
.sym 8201 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 8204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 8205 $abc$38833$n3730
.sym 8206 VexRiscv._zz_287_[3]
.sym 8207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 8208 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 8209 basesoc_vexriscv_ibus_adr[10]
.sym 8210 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 8211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 8212 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 8213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 8214 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 8215 array_muxed1[28]
.sym 8216 $abc$38833$n3719
.sym 8218 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8219 $abc$38833$n2468
.sym 8227 VexRiscv._zz_287_[4]
.sym 8228 VexRiscv._zz_287_[1]
.sym 8237 VexRiscv._zz_287_[3]
.sym 8243 $abc$38833$n149
.sym 8245 VexRiscv._zz_287_[2]
.sym 8267 VexRiscv._zz_287_[4]
.sym 8285 VexRiscv._zz_287_[1]
.sym 8289 VexRiscv._zz_287_[2]
.sym 8297 VexRiscv._zz_287_[3]
.sym 8304 $abc$38833$n149
.sym 8305 por_clk
.sym 8331 $abc$38833$n3708_1
.sym 8332 $abc$38833$n3679
.sym 8333 $abc$38833$n3710_1
.sym 8334 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8335 $abc$38833$n2114
.sym 8336 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 8337 $abc$38833$n3709_1
.sym 8338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 8340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 8344 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 8346 $abc$38833$n3953
.sym 8347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 8350 basesoc_vexriscv_ibus_adr[12]
.sym 8351 grant
.sym 8354 VexRiscv._zz_151_[8]
.sym 8355 VexRiscv._zz_287_[2]
.sym 8356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 8357 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 8358 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 8359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 8360 VexRiscv._zz_41_[18]
.sym 8361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 8362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 8363 $abc$38833$n5955_1
.sym 8364 VexRiscv._zz_17_
.sym 8365 basesoc_vexriscv_ibus_adr[22]
.sym 8366 $abc$38833$n2399
.sym 8390 $abc$38833$n2114
.sym 8399 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8407 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8451 $abc$38833$n2114
.sym 8452 por_clk
.sym 8453 VexRiscv.reset_$glb_sr
.sym 8479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 8480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 8483 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 8485 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 8486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 8487 count[14]
.sym 8490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 8491 VexRiscv._zz_287_[1]
.sym 8492 VexRiscv.dBus_cmd_payload_wr
.sym 8494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 8496 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 8497 array_muxed1[24]
.sym 8501 array_muxed1[29]
.sym 8502 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 8503 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 8504 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 8505 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8506 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 8507 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 8508 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8509 VexRiscv._zz_203_
.sym 8513 VexRiscv.CsrPlugin_mtval[19]
.sym 8520 $abc$38833$n3679
.sym 8523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 8524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 8528 $abc$38833$n3421_1
.sym 8532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 8538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 8543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 8545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 8555 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 8564 $abc$38833$n3421_1
.sym 8566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 8567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 8577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 8594 $abc$38833$n3679
.sym 8596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 8597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 8598 $abc$38833$n2420_$glb_ce
.sym 8599 por_clk
.sym 8627 VexRiscv._zz_200_[22]
.sym 8628 VexRiscv._zz_200_[10]
.sym 8629 $abc$38833$n4451
.sym 8633 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 8637 VexRiscv.memory_arbitration_isValid
.sym 8642 VexRiscv._zz_170_[1]
.sym 8645 $abc$38833$n5578
.sym 8646 VexRiscv._zz_287_[4]
.sym 8647 VexRiscv._zz_236_[0]
.sym 8649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 8650 basesoc_vexriscv_ibus_adr[6]
.sym 8652 basesoc_vexriscv_ibus_adr[5]
.sym 8653 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8654 $abc$38833$n7877
.sym 8655 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 8656 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8657 basesoc_vexriscv_ibus_adr[5]
.sym 8658 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 8660 VexRiscv.CsrPlugin_hadException
.sym 8678 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 8679 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 8683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 8684 VexRiscv.CsrPlugin_hadException
.sym 8685 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 8688 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 8700 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 8720 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 8723 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 8738 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 8743 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 8745 VexRiscv.CsrPlugin_hadException
.sym 8746 por_clk
.sym 8772 basesoc_vexriscv_ibus_adr[25]
.sym 8777 basesoc_vexriscv_ibus_adr[24]
.sym 8778 basesoc_vexriscv_ibus_adr[21]
.sym 8779 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 8780 VexRiscv._zz_194_[19]
.sym 8781 $abc$38833$n151
.sym 8784 VexRiscv.CsrPlugin_mtval[15]
.sym 8786 VexRiscv._zz_190_
.sym 8787 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 8788 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 8790 grant
.sym 8793 VexRiscv.CsrPlugin_mepc[30]
.sym 8794 VexRiscv.lastStagePc[2]
.sym 8798 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 8799 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 8800 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 8801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 8802 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8803 $abc$38833$n2468
.sym 8805 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 8806 $abc$38833$n5954_1
.sym 8807 $abc$38833$n2104
.sym 8816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 8820 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 8823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 8834 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 8847 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 8873 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 8883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 8888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 8892 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 8893 por_clk
.sym 8919 $abc$38833$n2105
.sym 8922 VexRiscv._zz_233_
.sym 8925 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 8927 $abc$38833$n5977_1
.sym 8928 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 8934 VexRiscv._zz_151_[8]
.sym 8937 $abc$38833$n3350_1
.sym 8938 VexRiscv.lastStageIsFiring
.sym 8939 array_muxed0[4]
.sym 8940 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 8944 $abc$38833$n5955_1
.sym 8945 $abc$38833$n149
.sym 8946 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 8947 $abc$38833$n5955_1
.sym 8949 basesoc_vexriscv_ibus_adr[24]
.sym 8952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 8953 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8954 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 8962 $abc$38833$n2105
.sym 8973 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 9026 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 9039 $abc$38833$n2105
.sym 9040 por_clk
.sym 9041 VexRiscv.reset_$glb_sr
.sym 9066 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 9069 VexRiscv._zz_50_[8]
.sym 9070 VexRiscv.CsrPlugin_hadException
.sym 9071 $abc$38833$n2104
.sym 9079 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 9080 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 9081 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 9082 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9083 VexRiscv._zz_79_[6]
.sym 9084 VexRiscv._zz_190_
.sym 9086 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 9087 VexRiscv._zz_17_
.sym 9089 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 9090 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 9092 VexRiscv._zz_233_
.sym 9093 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 9094 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 9095 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 9097 VexRiscv._zz_203_
.sym 9098 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 9099 VexRiscv._zz_233_
.sym 9101 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9109 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 9120 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 9125 $abc$38833$n2104
.sym 9130 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 9133 $PACKER_VCC_NET
.sym 9139 $nextpnr_ICESTORM_LC_17$O
.sym 9141 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 9145 $auto$alumacc.cc:474:replace_alu$3926.C[2]
.sym 9147 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 9152 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 9155 $auto$alumacc.cc:474:replace_alu$3926.C[2]
.sym 9182 $PACKER_VCC_NET
.sym 9184 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 9186 $abc$38833$n2104
.sym 9187 por_clk
.sym 9188 VexRiscv.reset_$glb_sr
.sym 9213 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9221 array_muxed0[1]
.sym 9222 VexRiscv._zz_288_[14]
.sym 9225 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 9228 $abc$38833$n3352
.sym 9229 $abc$38833$n2110
.sym 9231 $abc$38833$n3028
.sym 9232 VexRiscv.CsrPlugin_mepc[26]
.sym 9233 $abc$38833$n2110
.sym 9237 $PACKER_GND_NET
.sym 9238 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 9239 VexRiscv._zz_50_[8]
.sym 9240 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 9241 VexRiscv.CsrPlugin_hadException
.sym 9242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 9243 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 9246 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9263 $PACKER_GND_NET
.sym 9265 $abc$38833$n149
.sym 9268 VexRiscv._zz_41_[18]
.sym 9301 $PACKER_GND_NET
.sym 9331 VexRiscv._zz_41_[18]
.sym 9333 $abc$38833$n149
.sym 9334 por_clk
.sym 9362 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 9363 VexRiscv._zz_203_
.sym 9365 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 9368 por_rst
.sym 9375 $abc$38833$n5543_1
.sym 9377 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9379 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 9382 VexRiscv.lastStagePc[2]
.sym 9386 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 9389 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 9392 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 9394 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 9395 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 9508 $abc$38833$n5661_1
.sym 9509 VexRiscv._zz_50_[7]
.sym 9510 VexRiscv._zz_50_[11]
.sym 9511 VexRiscv._zz_50_[10]
.sym 9512 VexRiscv._zz_50_[9]
.sym 9521 $abc$38833$n5472
.sym 9522 $abc$38833$n5545_1
.sym 9527 $abc$38833$n5994_1
.sym 9529 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 9530 por_rst
.sym 9531 $abc$38833$n5955_1
.sym 9532 VexRiscv._zz_50_[10]
.sym 9533 VexRiscv._zz_215_[7]
.sym 9534 VexRiscv._zz_50_[9]
.sym 9536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 9540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 9541 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 9654 VexRiscv._zz_160_
.sym 9655 $abc$38833$n5577_1
.sym 9657 $abc$38833$n5576
.sym 9659 $abc$38833$n5662_1
.sym 9660 VexRiscv._zz_51_
.sym 9663 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 9666 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 9668 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 9669 $abc$38833$n5470
.sym 9672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 9677 VexRiscv._zz_79_[6]
.sym 9678 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 9679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 9681 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 9686 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 9687 VexRiscv._zz_160_
.sym 9689 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 9801 VexRiscv._zz_162_[2]
.sym 9802 $abc$38833$n5952_1
.sym 9803 $abc$38833$n5838_1
.sym 9804 $abc$38833$n6357_1
.sym 9805 VexRiscv._zz_163_[7]
.sym 9806 VexRiscv._zz_163_[3]
.sym 9807 $abc$38833$n6356_1
.sym 9808 VexRiscv._zz_162_[4]
.sym 9810 VexRiscv._zz_253_[1]
.sym 9814 VexRiscv._zz_160_
.sym 9815 $abc$38833$n5574_1
.sym 9820 VexRiscv._zz_160_
.sym 9825 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 9826 VexRiscv._zz_215_[23]
.sym 9830 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 9831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 9832 VexRiscv._zz_50_[11]
.sym 9835 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 9948 VexRiscv._zz_163_[23]
.sym 9950 VexRiscv._zz_162_[0]
.sym 9951 $abc$38833$n5839_1
.sym 9952 $abc$38833$n2123
.sym 9954 VexRiscv._zz_162_[1]
.sym 9955 VexRiscv._zz_163_[13]
.sym 9956 $abc$38833$n5837_1
.sym 9961 $abc$38833$n6423_1
.sym 9970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 9971 $abc$38833$n5580
.sym 9972 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 9979 VexRiscv._zz_160_
.sym 9982 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 10007 $abc$38833$n2123
.sym 10009 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 10015 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 10035 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 10068 $abc$38833$n2123
.sym 10069 por_clk
.sym 10070 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 10097 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 10098 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 10099 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 10100 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 10101 $abc$38833$n5203
.sym 10102 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 10103 $abc$38833$n3800
.sym 10120 VexRiscv._zz_79_[13]
.sym 10121 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 10124 $abc$38833$n5955_1
.sym 10127 VexRiscv._zz_162_[3]
.sym 10128 VexRiscv._zz_50_[10]
.sym 10242 $abc$38833$n2122
.sym 10249 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 10257 $abc$38833$n6423_1
.sym 10272 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 10273 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 10276 VexRiscv._zz_160_
.sym 10406 VexRiscv._zz_160_
.sym 10423 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 10551 VexRiscv._zz_79_[18]
.sym 10696 $abc$38833$n5873_1
.sym 10699 $PACKER_VCC_NET
.sym 11229 spram_datain01[10]
.sym 11230 spram_maskwren01[0]
.sym 11231 spram_datain11[10]
.sym 11232 spram_datain01[2]
.sym 11233 spram_datain11[2]
.sym 11234 spram_datain01[6]
.sym 11235 spram_maskwren11[0]
.sym 11236 spram_datain11[6]
.sym 11242 $PACKER_GND_NET
.sym 11246 array_muxed1[25]
.sym 11253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 11271 spram_dataout01[3]
.sym 11272 spram_dataout01[0]
.sym 11273 spram_dataout01[15]
.sym 11274 spram_dataout11[4]
.sym 11276 spram_dataout11[15]
.sym 11278 $abc$38833$n5297
.sym 11279 spram_dataout01[6]
.sym 11286 $abc$38833$n5297
.sym 11287 spram_dataout11[0]
.sym 11289 spram_dataout11[5]
.sym 11291 spram_dataout11[6]
.sym 11293 spram_dataout01[4]
.sym 11294 slave_sel_r[2]
.sym 11295 spram_dataout01[5]
.sym 11296 $abc$38833$n4883
.sym 11301 spram_dataout11[3]
.sym 11302 $abc$38833$n4883
.sym 11304 spram_dataout01[3]
.sym 11305 spram_dataout11[3]
.sym 11306 $abc$38833$n4883
.sym 11307 slave_sel_r[2]
.sym 11311 $abc$38833$n4883
.sym 11313 $abc$38833$n5297
.sym 11316 spram_dataout01[15]
.sym 11317 slave_sel_r[2]
.sym 11318 $abc$38833$n4883
.sym 11319 spram_dataout11[15]
.sym 11322 slave_sel_r[2]
.sym 11323 spram_dataout01[4]
.sym 11324 spram_dataout11[4]
.sym 11325 $abc$38833$n4883
.sym 11328 $abc$38833$n4883
.sym 11329 slave_sel_r[2]
.sym 11330 spram_dataout11[5]
.sym 11331 spram_dataout01[5]
.sym 11334 spram_dataout01[6]
.sym 11335 spram_dataout11[6]
.sym 11336 slave_sel_r[2]
.sym 11337 $abc$38833$n4883
.sym 11340 $abc$38833$n4883
.sym 11341 $abc$38833$n5297
.sym 11346 spram_dataout01[0]
.sym 11347 spram_dataout11[0]
.sym 11348 slave_sel_r[2]
.sym 11349 $abc$38833$n4883
.sym 11369 $abc$38833$n4883
.sym 11371 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 11372 spiflash_bus_dat_r[28]
.sym 11373 array_muxed1[22]
.sym 11374 spram_dataout11[4]
.sym 11378 $abc$38833$n5297
.sym 11379 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 11390 $abc$38833$n6154
.sym 11402 spram_maskwren11[0]
.sym 11403 spram_maskwren01[2]
.sym 11409 spram_maskwren01[0]
.sym 11410 spram_dataout01[3]
.sym 11414 slave_sel_r[2]
.sym 11426 array_muxed0[5]
.sym 11436 $abc$38833$n4883
.sym 11451 array_muxed1[31]
.sym 11454 array_muxed1[28]
.sym 11456 array_muxed1[16]
.sym 11462 array_muxed1[23]
.sym 11467 array_muxed1[16]
.sym 11469 $abc$38833$n4883
.sym 11474 $abc$38833$n4883
.sym 11476 array_muxed1[28]
.sym 11480 array_muxed1[23]
.sym 11481 $abc$38833$n4883
.sym 11485 array_muxed1[31]
.sym 11486 $abc$38833$n4883
.sym 11491 $abc$38833$n4883
.sym 11494 array_muxed1[23]
.sym 11498 $abc$38833$n4883
.sym 11499 array_muxed1[31]
.sym 11503 $abc$38833$n4883
.sym 11505 array_muxed1[16]
.sym 11510 $abc$38833$n4883
.sym 11512 array_muxed1[28]
.sym 11525 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 11526 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 11527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 11531 $abc$38833$n6156
.sym 11534 $abc$38833$n6152
.sym 11536 spram_datain01[15]
.sym 11537 array_muxed1[19]
.sym 11540 $abc$38833$n7877
.sym 11546 slave_sel_r[2]
.sym 11549 spram_datain11[0]
.sym 11640 slave_sel_r[2]
.sym 11648 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 11649 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 11654 VexRiscv.CsrPlugin_hadException
.sym 11655 $abc$38833$n4883
.sym 11658 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 11661 $abc$38833$n4883
.sym 11667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 11674 slave_sel_r[2]
.sym 11762 $abc$38833$n3687
.sym 11763 $abc$38833$n2468
.sym 11764 $abc$38833$n3686
.sym 11765 $abc$38833$n3694
.sym 11766 $abc$38833$n3421_1
.sym 11767 $abc$38833$n3671
.sym 11768 $abc$38833$n3690
.sym 11769 $abc$38833$n3672_1
.sym 11770 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 11771 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 11772 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 11775 array_muxed1[20]
.sym 11776 $abc$38833$n7877
.sym 11777 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 11779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 11780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 11785 VexRiscv._zz_190_
.sym 11787 $abc$38833$n3421_1
.sym 11788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 11790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 11792 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 11796 $abc$38833$n7877
.sym 11797 $abc$38833$n2468
.sym 11809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 11827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 11834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 11843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 11845 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 11880 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 11882 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 11883 por_clk
.sym 11885 $abc$38833$n3673
.sym 11886 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 11887 $abc$38833$n3665
.sym 11888 $abc$38833$n3443_1
.sym 11889 $abc$38833$n3670_1
.sym 11890 $abc$38833$n3664_1
.sym 11891 $abc$38833$n3675
.sym 11892 $abc$38833$n3666_1
.sym 11897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 11898 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 11899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 11904 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 11906 $abc$38833$n2468
.sym 11908 $abc$38833$n3102
.sym 11911 VexRiscv.CsrPlugin_hadException
.sym 11913 $abc$38833$n3421_1
.sym 11914 $abc$38833$n6351_1
.sym 11915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 11916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 11917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 11918 VexRiscv._zz_79_[5]
.sym 11919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 11920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 11926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 11929 $abc$38833$n3674_1
.sym 11931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 11934 $abc$38833$n3661
.sym 11935 $abc$38833$n3660_1
.sym 11936 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 11937 $abc$38833$n2399
.sym 11942 $abc$38833$n3676_1
.sym 11944 $abc$38833$n3665
.sym 11945 $abc$38833$n3443_1
.sym 11946 $abc$38833$n3677
.sym 11948 $abc$38833$n3662_1
.sym 11949 $abc$38833$n3666_1
.sym 11955 $abc$38833$n3664_1
.sym 11956 $abc$38833$n3675
.sym 11959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 11960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 11961 $abc$38833$n3662_1
.sym 11965 $abc$38833$n3661
.sym 11966 $abc$38833$n3665
.sym 11967 $abc$38833$n3443_1
.sym 11968 $abc$38833$n3664_1
.sym 11971 $abc$38833$n3677
.sym 11972 $abc$38833$n3666_1
.sym 11973 $abc$38833$n3660_1
.sym 11974 $abc$38833$n3674_1
.sym 11977 $abc$38833$n3661
.sym 11978 $abc$38833$n3676_1
.sym 11979 $abc$38833$n3675
.sym 11996 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 12005 $abc$38833$n2399
.sym 12006 por_clk
.sym 12007 VexRiscv.reset_$glb_sr
.sym 12008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 12009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 12010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 12011 $abc$38833$n3683
.sym 12012 $abc$38833$n3681
.sym 12013 $abc$38833$n3667
.sym 12014 $abc$38833$n3662_1
.sym 12015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 12016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 12019 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12020 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 12021 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 12022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 12025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 12027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 12028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 12032 $abc$38833$n3677
.sym 12033 $abc$38833$n151
.sym 12034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 12035 $abc$38833$n3679
.sym 12036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 12037 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 12038 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 12039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12040 $abc$38833$n151
.sym 12042 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 12043 $abc$38833$n7877
.sym 12052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 12060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 12068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 12070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 12075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 12079 $abc$38833$n3662_1
.sym 12080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 12083 $abc$38833$n3662_1
.sym 12084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 12090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12108 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 12112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 12126 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 12128 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 12129 por_clk
.sym 12131 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 12132 $abc$38833$n3669
.sym 12133 $abc$38833$n3678_1
.sym 12134 $abc$38833$n3438_1
.sym 12135 $abc$38833$n4407
.sym 12136 $abc$38833$n3682_1
.sym 12137 $abc$38833$n3677
.sym 12138 $abc$38833$n4428
.sym 12139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 12140 $PACKER_GND_NET
.sym 12141 $PACKER_GND_NET
.sym 12143 $PACKER_GND_NET
.sym 12144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 12145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 12146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 12147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 12149 basesoc_vexriscv_ibus_adr[7]
.sym 12152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12153 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 12154 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 12155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 12157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 12159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 12160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12164 VexRiscv._zz_192_
.sym 12165 VexRiscv.decode_to_execute_IS_DIV
.sym 12166 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 12172 $abc$38833$n4458
.sym 12174 $abc$38833$n2468
.sym 12176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12177 $abc$38833$n4497
.sym 12178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 12179 VexRiscv._zz_190_
.sym 12180 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 12181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 12182 $abc$38833$n4427
.sym 12183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 12184 $abc$38833$n4457
.sym 12185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 12186 $abc$38833$n4434
.sym 12187 VexRiscv._zz_190_
.sym 12190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 12193 $abc$38833$n151
.sym 12195 $abc$38833$n4433
.sym 12199 $abc$38833$n4496_1
.sym 12200 $abc$38833$n4407
.sym 12203 $abc$38833$n4428
.sym 12205 $abc$38833$n4496_1
.sym 12208 $abc$38833$n4497
.sym 12211 $abc$38833$n4457
.sym 12212 $abc$38833$n4458
.sym 12217 $abc$38833$n4428
.sym 12220 $abc$38833$n4427
.sym 12223 VexRiscv._zz_190_
.sym 12224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 12225 $abc$38833$n151
.sym 12226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 12229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12230 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 12231 VexRiscv._zz_190_
.sym 12232 $abc$38833$n151
.sym 12235 $abc$38833$n4434
.sym 12237 $abc$38833$n4433
.sym 12241 VexRiscv._zz_190_
.sym 12242 $abc$38833$n151
.sym 12243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 12244 $abc$38833$n4407
.sym 12247 VexRiscv._zz_190_
.sym 12248 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 12249 $abc$38833$n151
.sym 12250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 12251 $abc$38833$n2468
.sym 12252 por_clk
.sym 12254 $abc$38833$n3716_1
.sym 12255 $abc$38833$n3423_1
.sym 12256 $abc$38833$n5581_1
.sym 12257 VexRiscv.decode_to_execute_IS_DIV
.sym 12258 $abc$38833$n3715
.sym 12259 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 12260 $abc$38833$n3680_1
.sym 12266 basesoc_vexriscv_ibus_adr[5]
.sym 12267 $abc$38833$n3418_1
.sym 12268 $abc$38833$n4427
.sym 12270 VexRiscv.decode_to_execute_IS_CSR
.sym 12271 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12272 basesoc_vexriscv_ibus_adr[6]
.sym 12273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 12278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12280 VexRiscv.CsrPlugin_mtval[29]
.sym 12281 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 12282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 12285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 12286 $abc$38833$n5955_1
.sym 12287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 12288 $abc$38833$n7877
.sym 12297 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 12298 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 12303 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 12304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 12308 VexRiscv._zz_190_
.sym 12312 $abc$38833$n151
.sym 12313 VexRiscv.CsrPlugin_hadException
.sym 12314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 12315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12326 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12340 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 12347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 12352 VexRiscv._zz_190_
.sym 12353 $abc$38833$n151
.sym 12354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 12358 $abc$38833$n151
.sym 12359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 12361 VexRiscv._zz_190_
.sym 12370 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 12371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12372 $abc$38833$n151
.sym 12373 VexRiscv._zz_190_
.sym 12374 VexRiscv.CsrPlugin_hadException
.sym 12375 por_clk
.sym 12377 $abc$38833$n3727
.sym 12378 $abc$38833$n3718_1
.sym 12379 $abc$38833$n5955_1
.sym 12380 VexRiscv.CsrPlugin_mtval[26]
.sym 12381 $abc$38833$n5580
.sym 12382 $abc$38833$n3725
.sym 12383 $abc$38833$n3706_1
.sym 12384 VexRiscv.CsrPlugin_mtval[29]
.sym 12385 VexRiscv.CsrPlugin_hadException
.sym 12386 array_muxed1[25]
.sym 12388 VexRiscv.CsrPlugin_hadException
.sym 12389 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 12390 $abc$38833$n4175_1
.sym 12391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 12394 $abc$38833$n4434
.sym 12395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12397 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 12398 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 12400 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 12401 basesoc_vexriscv_ibus_adr[4]
.sym 12402 $abc$38833$n5580
.sym 12403 VexRiscv.CsrPlugin_hadException
.sym 12404 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 12405 $abc$38833$n3715
.sym 12406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 12407 $abc$38833$n6351_1
.sym 12408 $abc$38833$n3711_1
.sym 12409 $abc$38833$n2114
.sym 12410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12411 VexRiscv._zz_79_[5]
.sym 12412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 12420 VexRiscv._zz_287_[4]
.sym 12422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 12426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12429 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 12430 VexRiscv._zz_287_[3]
.sym 12433 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 12435 $abc$38833$n3721
.sym 12438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12439 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 12443 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12444 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 12445 $abc$38833$n3720
.sym 12452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 12458 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 12475 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 12483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 12487 $abc$38833$n3720
.sym 12488 $abc$38833$n3721
.sym 12489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 12490 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 12493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12495 VexRiscv._zz_287_[3]
.sym 12496 VexRiscv._zz_287_[4]
.sym 12497 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 12498 por_clk
.sym 12500 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12501 $abc$38833$n3714_1
.sym 12502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 12503 $abc$38833$n3720
.sym 12504 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 12505 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 12506 $abc$38833$n3726
.sym 12507 $abc$38833$n3707_1
.sym 12508 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 12511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 12512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12513 VexRiscv._zz_287_[2]
.sym 12514 $abc$38833$n2399
.sym 12515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 12516 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 12519 VexRiscv.CsrPlugin_mtval[18]
.sym 12521 $abc$38833$n3718_1
.sym 12522 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 12523 $abc$38833$n5955_1
.sym 12524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12525 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 12526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 12528 $abc$38833$n151
.sym 12529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12530 $abc$38833$n7877
.sym 12531 $abc$38833$n3679
.sym 12533 $abc$38833$n4310_1
.sym 12535 $abc$38833$n3728
.sym 12541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12542 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 12547 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 12548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 12550 $abc$38833$n3723
.sym 12551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 12552 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12553 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 12554 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 12555 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 12556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 12561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12562 $abc$38833$n3724_1
.sym 12563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12565 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12567 VexRiscv._zz_287_[4]
.sym 12569 VexRiscv._zz_287_[3]
.sym 12570 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 12580 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12582 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 12583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 12592 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12594 $abc$38833$n3724_1
.sym 12595 $abc$38833$n3723
.sym 12598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 12604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 12605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 12606 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 12607 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 12610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12611 VexRiscv._zz_287_[4]
.sym 12612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12613 VexRiscv._zz_287_[3]
.sym 12618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 12620 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12621 por_clk
.sym 12623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 12624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 12625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 12626 $abc$38833$n3711_1
.sym 12627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12628 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12631 VexRiscv._zz_151_[7]
.sym 12632 VexRiscv._zz_287_[0]
.sym 12633 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12634 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12635 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 12636 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 12637 VexRiscv.CsrPlugin_mtval[19]
.sym 12638 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 12639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 12640 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12642 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12643 VexRiscv._zz_203_
.sym 12644 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12645 basesoc_vexriscv_ibus_adr[10]
.sym 12648 basesoc_vexriscv_ibus_adr[13]
.sym 12649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 12650 $abc$38833$n3722
.sym 12651 VexRiscv._zz_200_[22]
.sym 12652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12653 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 12654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12655 VexRiscv._zz_287_[1]
.sym 12656 VexRiscv._zz_192_
.sym 12657 $abc$38833$n3844
.sym 12658 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 12664 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 12666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12672 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 12678 $abc$38833$n3709_1
.sym 12681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 12682 $abc$38833$n3710_1
.sym 12683 $abc$38833$n3844
.sym 12684 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12686 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 12687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 12689 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12690 $abc$38833$n3458_1
.sym 12691 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12692 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 12693 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 12694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12697 $abc$38833$n3710_1
.sym 12698 $abc$38833$n3709_1
.sym 12699 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 12700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12709 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 12710 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 12711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 12716 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 12717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 12718 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12721 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12722 $abc$38833$n3844
.sym 12724 $abc$38833$n3458_1
.sym 12727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 12733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12735 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12736 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 12743 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 12744 por_clk
.sym 12746 VexRiscv._zz_236_[0]
.sym 12747 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 12748 $abc$38833$n3712_1
.sym 12749 $abc$38833$n5954_1
.sym 12750 $abc$38833$n4310_1
.sym 12751 $abc$38833$n5579_1
.sym 12752 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 12753 $abc$38833$n5578
.sym 12754 VexRiscv._zz_287_[1]
.sym 12755 VexRiscv.CsrPlugin_mepc[18]
.sym 12757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 12758 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 12760 array_muxed1[23]
.sym 12761 basesoc_vexriscv_ibus_adr[12]
.sym 12762 $abc$38833$n2479
.sym 12764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12765 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12768 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12769 basesoc_vexriscv_ibus_adr[13]
.sym 12770 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12771 $abc$38833$n5955_1
.sym 12772 $abc$38833$n7877
.sym 12773 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 12774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 12775 $abc$38833$n149
.sym 12776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 12777 basesoc_vexriscv_ibus_adr[20]
.sym 12778 $abc$38833$n5955_1
.sym 12779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 12780 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 12781 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 12797 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 12798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 12805 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 12808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 12810 basesoc_vexriscv_ibus_adr[5]
.sym 12813 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12816 basesoc_vexriscv_ibus_adr[6]
.sym 12829 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 12835 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 12850 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 12852 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12853 basesoc_vexriscv_ibus_adr[6]
.sym 12862 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12864 basesoc_vexriscv_ibus_adr[5]
.sym 12865 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 12866 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 12867 por_clk
.sym 12869 $abc$38833$n4484_1
.sym 12870 $abc$38833$n4490_1
.sym 12871 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 12872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 12873 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 12874 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 12875 $abc$38833$n4452
.sym 12876 $abc$38833$n4491
.sym 12877 $abc$38833$n3953
.sym 12878 $abc$38833$n5629
.sym 12880 $abc$38833$n2122
.sym 12881 basesoc_vexriscv_ibus_adr[10]
.sym 12882 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 12883 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 12884 $abc$38833$n5954_1
.sym 12885 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 12886 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 12887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 12888 $abc$38833$n3719
.sym 12889 array_muxed1[28]
.sym 12890 VexRiscv._zz_129_[2]
.sym 12891 $abc$38833$n3653
.sym 12892 $abc$38833$n3386_1
.sym 12893 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 12894 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 12895 $abc$38833$n6351_1
.sym 12896 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 12897 basesoc_vexriscv_ibus_adr[4]
.sym 12898 $abc$38833$n4405_1
.sym 12899 VexRiscv.CsrPlugin_hadException
.sym 12900 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 12901 $abc$38833$n5642_1
.sym 12902 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 12903 VexRiscv._zz_79_[5]
.sym 12904 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 12911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12912 $abc$38833$n2399
.sym 12920 $abc$38833$n151
.sym 12925 VexRiscv._zz_190_
.sym 12926 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 12933 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 12934 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12958 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 12961 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12967 VexRiscv._zz_190_
.sym 12968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12969 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 12970 $abc$38833$n151
.sym 12989 $abc$38833$n2399
.sym 12990 por_clk
.sym 12991 VexRiscv.reset_$glb_sr
.sym 12992 basesoc_vexriscv_ibus_adr[4]
.sym 12993 $abc$38833$n3493
.sym 12994 $abc$38833$n5642_1
.sym 12995 basesoc_vexriscv_ibus_adr[20]
.sym 12996 basesoc_vexriscv_ibus_adr[23]
.sym 12997 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 12998 $abc$38833$n5977_1
.sym 12999 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 13001 $abc$38833$n4485
.sym 13002 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 13003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13004 VexRiscv._zz_328_
.sym 13005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 13006 VexRiscv._zz_41_[18]
.sym 13007 basesoc_vexriscv_ibus_adr[22]
.sym 13008 VexRiscv._zz_17_
.sym 13009 $abc$38833$n149
.sym 13012 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 13013 basesoc_vexriscv_ibus_adr[24]
.sym 13014 VexRiscv.CsrPlugin_mtval[10]
.sym 13015 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 13016 $abc$38833$n151
.sym 13017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13018 VexRiscv._zz_41_[9]
.sym 13019 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 13020 $abc$38833$n7470
.sym 13021 VexRiscv._zz_29_
.sym 13022 VexRiscv._zz_41_[25]
.sym 13023 grant
.sym 13025 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 13026 $abc$38833$n7877
.sym 13043 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 13044 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13045 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 13048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13049 basesoc_vexriscv_ibus_adr[4]
.sym 13063 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 13066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 13108 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 13110 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 13111 basesoc_vexriscv_ibus_adr[4]
.sym 13112 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13113 por_clk
.sym 13115 $abc$38833$n7470
.sym 13116 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 13117 $abc$38833$n4405_1
.sym 13118 $abc$38833$n7877
.sym 13119 VexRiscv._zz_15_
.sym 13120 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 13121 $abc$38833$n5202
.sym 13122 $abc$38833$n3492
.sym 13123 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 13125 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 13127 basesoc_vexriscv_ibus_adr[25]
.sym 13129 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 13131 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 13132 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 13133 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 13134 basesoc_vexriscv_ibus_adr[4]
.sym 13135 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 13136 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13137 VexRiscv._zz_35_[6]
.sym 13139 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 13140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 13141 basesoc_vexriscv_ibus_adr[20]
.sym 13142 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 13143 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 13144 $abc$38833$n3844
.sym 13145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 13146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 13147 $abc$38833$n5962_1
.sym 13148 $abc$38833$n7470
.sym 13149 VexRiscv.CsrPlugin_exception
.sym 13150 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 13165 VexRiscv._zz_190_
.sym 13167 $abc$38833$n2468
.sym 13168 $abc$38833$n3844
.sym 13176 $abc$38833$n151
.sym 13182 VexRiscv._zz_203_
.sym 13185 VexRiscv._zz_233_
.sym 13187 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 13189 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 13190 VexRiscv._zz_203_
.sym 13192 $abc$38833$n3844
.sym 13208 $abc$38833$n151
.sym 13227 VexRiscv._zz_190_
.sym 13235 $abc$38833$n2468
.sym 13236 por_clk
.sym 13237 VexRiscv._zz_233_
.sym 13238 $abc$38833$n5961_1
.sym 13239 VexRiscv._zz_35_[2]
.sym 13240 VexRiscv._zz_79_[2]
.sym 13241 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 13242 $abc$38833$n3353_1
.sym 13243 $abc$38833$n2115
.sym 13244 $abc$38833$n5595_1
.sym 13245 $abc$38833$n2110
.sym 13246 $abc$38833$n5993_1
.sym 13247 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 13248 VexRiscv._zz_50_[8]
.sym 13250 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 13251 VexRiscv._zz_35_[10]
.sym 13252 VexRiscv.CsrPlugin_hadException
.sym 13253 $abc$38833$n7877
.sym 13255 basesoc_vexriscv_ibus_adr[5]
.sym 13256 VexRiscv._zz_35_[8]
.sym 13257 $abc$38833$n7470
.sym 13259 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 13262 VexRiscv.CsrPlugin_hadException
.sym 13264 $abc$38833$n7877
.sym 13265 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 13266 $abc$38833$n5955_1
.sym 13267 $abc$38833$n149
.sym 13268 VexRiscv._zz_203_
.sym 13271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 13273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 13292 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 13294 VexRiscv._zz_203_
.sym 13296 VexRiscv._zz_35_[2]
.sym 13304 $abc$38833$n3844
.sym 13309 VexRiscv.CsrPlugin_exception
.sym 13315 VexRiscv._zz_35_[2]
.sym 13333 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 13339 VexRiscv.CsrPlugin_exception
.sym 13343 $abc$38833$n3844
.sym 13345 VexRiscv._zz_203_
.sym 13359 por_clk
.sym 13360 VexRiscv.reset_$glb_sr
.sym 13361 VexRiscv.lastStagePc[2]
.sym 13362 VexRiscv.lastStagePc[30]
.sym 13363 VexRiscv.lastStagePc[9]
.sym 13364 VexRiscv.lastStagePc[25]
.sym 13365 $abc$38833$n5529_1
.sym 13366 VexRiscv.lastStagePc[26]
.sym 13367 VexRiscv.lastStagePc[18]
.sym 13368 $abc$38833$n2117
.sym 13373 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 13374 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 13375 VexRiscv._zz_170_[0]
.sym 13377 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 13379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 13380 $abc$38833$n5954_1
.sym 13381 $abc$38833$n3352
.sym 13383 VexRiscv.CsrPlugin_hadException
.sym 13384 VexRiscv._zz_79_[2]
.sym 13388 VexRiscv._zz_50_[8]
.sym 13389 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 13390 VexRiscv.CsrPlugin_hadException
.sym 13391 VexRiscv._zz_79_[5]
.sym 13392 VexRiscv._zz_41_[2]
.sym 13393 VexRiscv.execute_to_memory_IS_DIV
.sym 13394 $abc$38833$n5596_1
.sym 13395 $abc$38833$n6351_1
.sym 13413 $abc$38833$n2117
.sym 13417 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13435 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13481 $abc$38833$n2117
.sym 13482 por_clk
.sym 13483 VexRiscv.reset_$glb_sr
.sym 13484 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 13485 $abc$38833$n5660_1
.sym 13486 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 13487 $abc$38833$n5537_1
.sym 13488 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 13489 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 13490 $abc$38833$n5981_1
.sym 13491 $abc$38833$n5547_1
.sym 13492 VexRiscv._zz_288_[21]
.sym 13493 $abc$38833$n78
.sym 13498 VexRiscv._zz_285_[1]
.sym 13499 $abc$38833$n7
.sym 13500 VexRiscv._zz_41_[20]
.sym 13501 $abc$38833$n2117
.sym 13502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 13504 $abc$38833$n5955_1
.sym 13507 VexRiscv.lastStagePc[9]
.sym 13508 $abc$38833$n5578
.sym 13509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13510 VexRiscv._zz_41_[25]
.sym 13511 $abc$38833$n5574_1
.sym 13512 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 13513 $abc$38833$n5981_1
.sym 13514 $abc$38833$n7877
.sym 13515 VexRiscv._zz_41_[9]
.sym 13517 VexRiscv._zz_50_[7]
.sym 13519 $abc$38833$n5660_1
.sym 13532 VexRiscv._zz_35_[3]
.sym 13537 VexRiscv._zz_35_[7]
.sym 13542 $abc$38833$n3028
.sym 13571 VexRiscv._zz_35_[3]
.sym 13578 $abc$38833$n3028
.sym 13590 VexRiscv._zz_35_[7]
.sym 13605 por_clk
.sym 13606 VexRiscv.reset_$glb_sr
.sym 13607 $abc$38833$n5632
.sym 13608 $abc$38833$n6018_1
.sym 13609 $abc$38833$n5523
.sym 13610 $abc$38833$n5616_1
.sym 13611 $abc$38833$n5596_1
.sym 13612 $abc$38833$n5643
.sym 13613 basesoc_vexriscv_dbus_adr[24]
.sym 13614 VexRiscv._zz_79_[7]
.sym 13621 VexRiscv._zz_79_[0]
.sym 13624 VexRiscv._zz_233_
.sym 13625 VexRiscv._zz_35_[7]
.sym 13627 VexRiscv._zz_203_
.sym 13630 $abc$38833$n5566_1
.sym 13631 $abc$38833$n5962_1
.sym 13632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 13633 $abc$38833$n5537_1
.sym 13635 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 13636 VexRiscv._zz_160_
.sym 13638 VexRiscv._zz_79_[7]
.sym 13639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 13640 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 13642 VexRiscv._zz_215_[3]
.sym 13653 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 13657 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 13661 $abc$38833$n5662_1
.sym 13662 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 13665 $abc$38833$n5574_1
.sym 13676 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 13679 VexRiscv._zz_79_[7]
.sym 13688 $abc$38833$n5662_1
.sym 13689 $abc$38833$n5574_1
.sym 13690 VexRiscv._zz_79_[7]
.sym 13696 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 13699 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 13705 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 13711 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 13728 por_clk
.sym 13729 VexRiscv.reset_$glb_sr
.sym 13730 $abc$38833$n5575_1
.sym 13731 $abc$38833$n5574_1
.sym 13732 VexRiscv._zz_79_[16]
.sym 13733 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 13734 $abc$38833$n5597
.sym 13735 $abc$38833$n5644_1
.sym 13736 $abc$38833$n5617_1
.sym 13737 $abc$38833$n5633_1
.sym 13738 basesoc_vexriscv_ibus_adr[1]
.sym 13744 VexRiscv._zz_50_[9]
.sym 13746 $abc$38833$n2394
.sym 13747 VexRiscv._zz_50_[8]
.sym 13748 VexRiscv._zz_50_[7]
.sym 13750 VexRiscv._zz_50_[11]
.sym 13752 VexRiscv._zz_50_[10]
.sym 13754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 13755 VexRiscv._zz_50_[7]
.sym 13756 $abc$38833$n5954_1
.sym 13757 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 13758 VexRiscv._zz_163_[6]
.sym 13759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 13762 $abc$38833$n2123
.sym 13763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 13764 $abc$38833$n7877
.sym 13765 VexRiscv._zz_163_[5]
.sym 13775 VexRiscv._zz_50_[10]
.sym 13776 VexRiscv._zz_50_[9]
.sym 13777 VexRiscv._zz_215_[7]
.sym 13779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 13782 VexRiscv._zz_50_[11]
.sym 13783 VexRiscv._zz_163_[7]
.sym 13790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 13792 VexRiscv.lastStageIsFiring
.sym 13793 VexRiscv._zz_51_
.sym 13798 $abc$38833$n6358_1
.sym 13800 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 13801 VexRiscv._zz_50_[8]
.sym 13802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 13804 VexRiscv._zz_51_
.sym 13807 VexRiscv.lastStageIsFiring
.sym 13810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 13811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 13812 VexRiscv._zz_50_[9]
.sym 13813 VexRiscv._zz_50_[11]
.sym 13822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13823 VexRiscv._zz_50_[10]
.sym 13824 VexRiscv._zz_50_[8]
.sym 13825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 13834 VexRiscv._zz_163_[7]
.sym 13835 $abc$38833$n6358_1
.sym 13837 VexRiscv._zz_215_[7]
.sym 13842 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 13851 por_clk
.sym 13853 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 13854 VexRiscv._zz_79_[23]
.sym 13855 $abc$38833$n5571_1
.sym 13856 $abc$38833$n6358_1
.sym 13857 $abc$38833$n5723_1
.sym 13858 $abc$38833$n5966_1
.sym 13859 $abc$38833$n5837_1
.sym 13860 $abc$38833$n5722
.sym 13865 VexRiscv._zz_160_
.sym 13866 VexRiscv._zz_215_[5]
.sym 13874 $abc$38833$n5574_1
.sym 13875 VexRiscv._zz_79_[17]
.sym 13876 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 13877 VexRiscv._zz_79_[16]
.sym 13878 VexRiscv._zz_214_[23]
.sym 13879 VexRiscv._zz_79_[5]
.sym 13880 VexRiscv._zz_50_[8]
.sym 13881 VexRiscv._zz_50_[8]
.sym 13882 VexRiscv.CsrPlugin_hadException
.sym 13885 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 13886 VexRiscv._zz_50_[11]
.sym 13888 VexRiscv._zz_79_[23]
.sym 13894 VexRiscv._zz_162_[2]
.sym 13895 $abc$38833$n5574_1
.sym 13899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 13900 VexRiscv._zz_162_[1]
.sym 13902 VexRiscv._zz_162_[2]
.sym 13903 VexRiscv._zz_162_[3]
.sym 13904 VexRiscv._zz_50_[9]
.sym 13905 $abc$38833$n5839_1
.sym 13906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 13908 VexRiscv._zz_79_[7]
.sym 13910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13911 VexRiscv._zz_79_[23]
.sym 13913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 13914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 13917 VexRiscv._zz_162_[4]
.sym 13918 VexRiscv._zz_79_[3]
.sym 13921 VexRiscv._zz_160_
.sym 13922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 13924 VexRiscv._zz_50_[11]
.sym 13925 VexRiscv._zz_162_[4]
.sym 13930 VexRiscv._zz_50_[9]
.sym 13933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 13934 VexRiscv._zz_162_[2]
.sym 13935 VexRiscv._zz_162_[4]
.sym 13936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 13939 $abc$38833$n5839_1
.sym 13940 $abc$38833$n5574_1
.sym 13942 VexRiscv._zz_79_[23]
.sym 13945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 13946 VexRiscv._zz_162_[1]
.sym 13947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 13948 VexRiscv._zz_162_[4]
.sym 13952 VexRiscv._zz_79_[7]
.sym 13959 VexRiscv._zz_79_[3]
.sym 13963 VexRiscv._zz_162_[3]
.sym 13964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 13965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 13966 VexRiscv._zz_162_[2]
.sym 13971 VexRiscv._zz_50_[11]
.sym 13973 VexRiscv._zz_160_
.sym 13974 por_clk
.sym 13976 VexRiscv._zz_79_[28]
.sym 13977 $abc$38833$n5951_1
.sym 13978 VexRiscv._zz_79_[19]
.sym 13979 $abc$38833$n6047_1
.sym 13980 $abc$38833$n5967_1
.sym 13981 VexRiscv.lastStagePc[19]
.sym 13982 $abc$38833$n6046_1
.sym 13983 $abc$38833$n6006_1
.sym 13988 VexRiscv._zz_79_[13]
.sym 13989 VexRiscv._zz_328_
.sym 13990 VexRiscv._zz_35_[23]
.sym 13991 $abc$38833$n6358_1
.sym 13992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 13993 VexRiscv._zz_215_[7]
.sym 13998 VexRiscv._zz_161_
.sym 13999 VexRiscv._zz_162_[3]
.sym 14000 VexRiscv._zz_215_[13]
.sym 14002 $abc$38833$n6358_1
.sym 14003 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 14005 VexRiscv._zz_163_[7]
.sym 14007 VexRiscv._zz_214_[13]
.sym 14008 $abc$38833$n5578
.sym 14010 VexRiscv._zz_50_[7]
.sym 14017 VexRiscv._zz_163_[23]
.sym 14018 VexRiscv._zz_79_[23]
.sym 14019 VexRiscv._zz_160_
.sym 14020 $abc$38833$n6358_1
.sym 14022 VexRiscv._zz_215_[23]
.sym 14025 VexRiscv._zz_50_[7]
.sym 14032 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 14034 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14041 VexRiscv._zz_50_[8]
.sym 14046 VexRiscv._zz_79_[13]
.sym 14047 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14051 VexRiscv._zz_79_[23]
.sym 14065 VexRiscv._zz_50_[7]
.sym 14068 $abc$38833$n6358_1
.sym 14069 VexRiscv._zz_163_[23]
.sym 14070 VexRiscv._zz_215_[23]
.sym 14074 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 14075 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14077 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14087 VexRiscv._zz_50_[8]
.sym 14093 VexRiscv._zz_79_[13]
.sym 14096 VexRiscv._zz_160_
.sym 14097 por_clk
.sym 14099 $abc$38833$n5978_1
.sym 14100 $abc$38833$n6421_1
.sym 14101 $abc$38833$n5953_1
.sym 14102 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 14103 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 14104 $abc$38833$n6007_1
.sym 14105 $abc$38833$n6422_1
.sym 14106 $abc$38833$n5946_1
.sym 14108 VexRiscv.lastStagePc[19]
.sym 14115 VexRiscv._zz_160_
.sym 14116 VexRiscv._zz_161_
.sym 14117 $abc$38833$n5898_1
.sym 14118 VexRiscv._zz_79_[28]
.sym 14119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 14121 VexRiscv._zz_214_[10]
.sym 14122 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 14123 $abc$38833$n5962_1
.sym 14124 VexRiscv._zz_160_
.sym 14125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 14126 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14127 VexRiscv._zz_214_[3]
.sym 14128 VexRiscv._zz_160_
.sym 14129 VexRiscv._zz_214_[2]
.sym 14130 VexRiscv._zz_79_[7]
.sym 14131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 14132 $abc$38833$n5470
.sym 14142 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 14143 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 14144 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14145 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 14147 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14155 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 14158 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 14161 $PACKER_VCC_NET
.sym 14167 $abc$38833$n2122
.sym 14168 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 14172 $nextpnr_ICESTORM_LC_18$O
.sym 14175 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 14178 $auto$alumacc.cc:474:replace_alu$3929.C[2]
.sym 14180 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 14184 $auto$alumacc.cc:474:replace_alu$3929.C[3]
.sym 14187 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 14188 $auto$alumacc.cc:474:replace_alu$3929.C[2]
.sym 14190 $auto$alumacc.cc:474:replace_alu$3929.C[4]
.sym 14193 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 14194 $auto$alumacc.cc:474:replace_alu$3929.C[3]
.sym 14196 $auto$alumacc.cc:474:replace_alu$3929.C[5]
.sym 14198 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 14200 $auto$alumacc.cc:474:replace_alu$3929.C[4]
.sym 14202 $auto$alumacc.cc:474:replace_alu$3929.C[6]
.sym 14205 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 14206 $auto$alumacc.cc:474:replace_alu$3929.C[5]
.sym 14210 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14212 $auto$alumacc.cc:474:replace_alu$3929.C[6]
.sym 14215 $PACKER_VCC_NET
.sym 14216 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 14219 $abc$38833$n2122
.sym 14220 por_clk
.sym 14221 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14222 $abc$38833$n5963_1
.sym 14223 VexRiscv._zz_163_[5]
.sym 14224 $abc$38833$n5982_1
.sym 14225 $abc$38833$n5983_1
.sym 14226 $abc$38833$n5979_1
.sym 14227 VexRiscv._zz_163_[6]
.sym 14228 $abc$38833$n5962_1
.sym 14229 VexRiscv._zz_163_[2]
.sym 14230 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 14231 $abc$38833$n6050_1
.sym 14234 VexRiscv._zz_215_[23]
.sym 14235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 14237 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14240 VexRiscv._zz_35_[28]
.sym 14242 $abc$38833$n6423_1
.sym 14247 $PACKER_VCC_NET
.sym 14248 $abc$38833$n5954_1
.sym 14249 VexRiscv._zz_163_[6]
.sym 14251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 14252 VexRiscv._zz_35_[19]
.sym 14256 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 14257 VexRiscv._zz_163_[5]
.sym 14269 $abc$38833$n5203
.sym 14284 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14286 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14292 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14297 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14299 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14338 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 14341 $abc$38833$n5203
.sym 14343 por_clk
.sym 14344 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 14358 VexRiscv._zz_214_[22]
.sym 14360 VexRiscv._zz_253_[1]
.sym 14363 VexRiscv._zz_214_[30]
.sym 14365 VexRiscv._zz_160_
.sym 14367 VexRiscv._zz_214_[31]
.sym 14374 VexRiscv._zz_79_[16]
.sym 14375 $abc$38833$n6358_1
.sym 14379 VexRiscv._zz_79_[5]
.sym 14477 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 14480 VexRiscv._zz_79_[26]
.sym 14486 $abc$38833$n5955_1
.sym 14487 VexRiscv._zz_52_
.sym 14490 VexRiscv._zz_50_[10]
.sym 14491 VexRiscv._zz_162_[3]
.sym 14606 VexRiscv._zz_160_
.sym 15060 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 15061 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15062 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 15063 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15065 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 15066 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 15067 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 15076 $abc$38833$n3421_1
.sym 15107 $abc$38833$n4883
.sym 15108 array_muxed1[18]
.sym 15109 array_muxed1[22]
.sym 15116 $abc$38833$n5294
.sym 15121 array_muxed1[26]
.sym 15136 array_muxed1[26]
.sym 15138 $abc$38833$n4883
.sym 15141 $abc$38833$n4883
.sym 15143 $abc$38833$n5294
.sym 15148 $abc$38833$n4883
.sym 15150 array_muxed1[26]
.sym 15155 $abc$38833$n4883
.sym 15156 array_muxed1[18]
.sym 15159 array_muxed1[18]
.sym 15160 $abc$38833$n4883
.sym 15165 array_muxed1[22]
.sym 15167 $abc$38833$n4883
.sym 15172 $abc$38833$n4883
.sym 15174 $abc$38833$n5294
.sym 15177 $abc$38833$n4883
.sym 15179 array_muxed1[22]
.sym 15191 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 15192 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 15194 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 15196 spiflash_bus_dat_r[27]
.sym 15200 $abc$38833$n6150
.sym 15201 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 15202 $abc$38833$n6176_1
.sym 15204 $abc$38833$n6166_1
.sym 15206 spiflash_bus_dat_r[29]
.sym 15208 $abc$38833$n7877
.sym 15209 array_muxed0[5]
.sym 15210 spiflash_bus_dat_r[25]
.sym 15211 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 15215 array_muxed1[26]
.sym 15221 spram_datain01[10]
.sym 15230 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 15236 array_muxed1[18]
.sym 15241 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 15244 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15247 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 15249 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 15251 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 15253 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 15254 slave_sel[2]
.sym 15347 VexRiscv.CsrPlugin_mtval[9]
.sym 15348 VexRiscv.CsrPlugin_mtval[4]
.sym 15349 VexRiscv.CsrPlugin_mtval[30]
.sym 15357 $abc$38833$n2468
.sym 15359 VexRiscv.lastStagePc[16]
.sym 15361 $abc$38833$n6154
.sym 15362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 15363 spiflash_bus_dat_r[20]
.sym 15368 array_muxed0[10]
.sym 15370 array_muxed0[2]
.sym 15371 $abc$38833$n151
.sym 15372 $abc$38833$n151
.sym 15376 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 15378 slave_sel_r[2]
.sym 15382 $abc$38833$n6106_1
.sym 15471 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 15472 $abc$38833$n4415
.sym 15473 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 15474 $abc$38833$n4493
.sym 15475 $abc$38833$n6342_1
.sym 15477 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 15479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 15481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 15482 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 15484 $abc$38833$n2468
.sym 15486 spram_wren0
.sym 15488 $abc$38833$n7877
.sym 15491 VexRiscv.CsrPlugin_mtval[4]
.sym 15493 array_muxed0[2]
.sym 15494 $abc$38833$n3692
.sym 15495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 15497 $abc$38833$n6342_1
.sym 15500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 15501 $abc$38833$n2468
.sym 15504 $abc$38833$n2468
.sym 15529 slave_sel[2]
.sym 15553 slave_sel[2]
.sym 15591 por_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 15594 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 15595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 15596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 15597 array_muxed0[8]
.sym 15598 $abc$38833$n3689
.sym 15599 $abc$38833$n3692
.sym 15600 $abc$38833$n3688
.sym 15602 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 15604 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 15605 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 15606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 15608 $abc$38833$n4494_1
.sym 15610 VexRiscv.CsrPlugin_hadException
.sym 15611 $abc$38833$n6351_1
.sym 15612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 15613 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 15614 $abc$38833$n4416
.sym 15615 VexRiscv._zz_79_[5]
.sym 15616 $abc$38833$n5470
.sym 15618 array_muxed0[8]
.sym 15619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 15620 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 15621 $abc$38833$n3623_1
.sym 15622 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 15623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15624 $abc$38833$n2482
.sym 15625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15626 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 15627 $abc$38833$n2468
.sym 15628 array_muxed1[18]
.sym 15634 $abc$38833$n3687
.sym 15636 $abc$38833$n3686
.sym 15637 $abc$38833$n3694
.sym 15638 $abc$38833$n3421_1
.sym 15641 $abc$38833$n3672_1
.sym 15643 $abc$38833$n3691
.sym 15646 $abc$38833$n3421_1
.sym 15648 $abc$38833$n3690
.sym 15649 $abc$38833$n3672_1
.sym 15650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15656 $abc$38833$n3692
.sym 15657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 15659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 15660 $abc$38833$n3659
.sym 15662 $abc$38833$n3418_1
.sym 15663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 15665 $abc$38833$n3688
.sym 15667 $abc$38833$n3688
.sym 15669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 15670 $abc$38833$n3690
.sym 15673 $abc$38833$n3659
.sym 15674 $abc$38833$n3692
.sym 15675 $abc$38833$n3694
.sym 15676 $abc$38833$n3686
.sym 15679 $abc$38833$n3687
.sym 15680 $abc$38833$n3418_1
.sym 15681 $abc$38833$n3691
.sym 15686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 15687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 15688 $abc$38833$n3691
.sym 15692 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 15693 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15698 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15699 $abc$38833$n3672_1
.sym 15700 $abc$38833$n3421_1
.sym 15703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15705 $abc$38833$n3672_1
.sym 15706 $abc$38833$n3421_1
.sym 15709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 15720 VexRiscv._zz_135_[22]
.sym 15721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 15723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15724 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 15725 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 15726 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 15727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 15729 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 15731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 15734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 15735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 15736 $abc$38833$n151
.sym 15737 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 15738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 15739 $abc$38833$n151
.sym 15740 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 15741 basesoc_vexriscv_ibus_adr[3]
.sym 15742 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 15743 $abc$38833$n3855
.sym 15744 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 15745 basesoc_vexriscv_ibus_adr[11]
.sym 15746 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 15747 $abc$38833$n4313_1
.sym 15748 $abc$38833$n3418_1
.sym 15749 basesoc_vexriscv_ibus_adr[8]
.sym 15750 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15751 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 15757 $abc$38833$n3673
.sym 15759 $abc$38833$n3665
.sym 15760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15762 $abc$38833$n3667
.sym 15768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15770 $abc$38833$n3671
.sym 15773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 15780 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 15781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15784 $abc$38833$n2482
.sym 15785 $abc$38833$n3670_1
.sym 15786 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15788 $abc$38833$n3435_1
.sym 15790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15796 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 15802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 15808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15816 $abc$38833$n3665
.sym 15817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15828 $abc$38833$n3435_1
.sym 15829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15832 $abc$38833$n3667
.sym 15833 $abc$38833$n3673
.sym 15834 $abc$38833$n3670_1
.sym 15835 $abc$38833$n3671
.sym 15836 $abc$38833$n2482
.sym 15837 por_clk
.sym 15839 $abc$38833$n4930
.sym 15840 $abc$38833$n3429_1
.sym 15841 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 15842 $abc$38833$n4932
.sym 15843 array_muxed0[7]
.sym 15844 $abc$38833$n4430
.sym 15845 $abc$38833$n3668_1
.sym 15846 $abc$38833$n3435_1
.sym 15848 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 15852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 15853 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 15854 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 15856 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 15858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 15860 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15861 VexRiscv._zz_192_
.sym 15862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 15864 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 15865 $abc$38833$n6344_1
.sym 15866 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 15867 VexRiscv._zz_192_
.sym 15868 $abc$38833$n151
.sym 15869 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 15871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 15872 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 15873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15874 $abc$38833$n151
.sym 15880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15881 $abc$38833$n3669
.sym 15883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 15885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 15887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 15889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 15893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 15895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 15897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 15898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 15902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 15904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 15905 $abc$38833$n3429_1
.sym 15909 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 15910 $abc$38833$n3668_1
.sym 15915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 15922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 15926 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 15931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 15933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 15934 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 15939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 15943 $abc$38833$n3669
.sym 15944 $abc$38833$n3429_1
.sym 15945 $abc$38833$n3668_1
.sym 15949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 15950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 15951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 15952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 15958 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 15959 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 15960 por_clk
.sym 15962 basesoc_vexriscv_ibus_adr[3]
.sym 15963 $abc$38833$n4427
.sym 15964 basesoc_vexriscv_ibus_adr[11]
.sym 15965 $abc$38833$n3624_1
.sym 15966 basesoc_vexriscv_ibus_adr[5]
.sym 15967 $abc$38833$n145
.sym 15968 basesoc_vexriscv_ibus_adr[6]
.sym 15969 $abc$38833$n3381_1
.sym 15970 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 15971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 15972 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 15974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 15975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 15976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 15977 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 15978 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 15979 $abc$38833$n3435_1
.sym 15980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 15983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 15984 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 15986 $abc$38833$n3692
.sym 15987 $abc$38833$n2468
.sym 15988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15989 VexRiscv._zz_135_[22]
.sym 15990 $abc$38833$n6342_1
.sym 15991 basesoc_vexriscv_ibus_adr[6]
.sym 15993 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 15994 VexRiscv._zz_200_[8]
.sym 15995 basesoc_vexriscv_ibus_adr[3]
.sym 15996 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 15997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 16003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 16005 VexRiscv._zz_135_[22]
.sym 16006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16007 $abc$38833$n3681
.sym 16008 $abc$38833$n3421_1
.sym 16009 $abc$38833$n3668_1
.sym 16010 $abc$38833$n3679
.sym 16011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 16012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 16013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16014 $abc$38833$n3683
.sym 16016 $abc$38833$n3682_1
.sym 16017 $abc$38833$n3680_1
.sym 16022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 16025 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 16026 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 16027 VexRiscv._zz_192_
.sym 16028 $abc$38833$n151
.sym 16029 $abc$38833$n3678_1
.sym 16030 $abc$38833$n3438_1
.sym 16032 $abc$38833$n145
.sym 16033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16034 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16036 $abc$38833$n3438_1
.sym 16037 $abc$38833$n3421_1
.sym 16038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 16044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 16045 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 16048 $abc$38833$n3668_1
.sym 16049 $abc$38833$n3679
.sym 16050 $abc$38833$n3681
.sym 16051 $abc$38833$n3680_1
.sym 16054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 16056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16057 VexRiscv._zz_135_[22]
.sym 16060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 16063 VexRiscv._zz_192_
.sym 16066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16067 $abc$38833$n3683
.sym 16068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16072 $abc$38833$n3682_1
.sym 16073 $abc$38833$n3678_1
.sym 16074 $abc$38833$n145
.sym 16078 VexRiscv._zz_192_
.sym 16079 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16080 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 16081 $abc$38833$n151
.sym 16082 $abc$38833$n2420_$glb_ce
.sym 16083 por_clk
.sym 16084 $abc$38833$n145
.sym 16085 $abc$38833$n3729
.sym 16086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 16087 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 16088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 16089 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 16090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 16091 $abc$38833$n4215_1
.sym 16092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 16093 VexRiscv._zz_321_[6]
.sym 16095 $abc$38833$n5578
.sym 16096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 16097 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 16098 basesoc_vexriscv_ibus_adr[4]
.sym 16100 $abc$38833$n3624_1
.sym 16101 basesoc_vexriscv_dbus_we
.sym 16102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 16104 basesoc_vexriscv_ibus_adr[3]
.sym 16105 basesoc_vexriscv_ibus_adr[4]
.sym 16106 VexRiscv._zz_129_[4]
.sym 16107 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16108 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 16109 $abc$38833$n3401_1
.sym 16110 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 16111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 16112 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 16113 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 16114 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 16115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 16119 $abc$38833$n3623_1
.sym 16120 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 16128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 16130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16131 VexRiscv.execute_arbitration_isValid
.sym 16132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16134 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 16138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16139 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 16140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 16142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 16143 $abc$38833$n3423_1
.sym 16144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 16145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 16149 VexRiscv._zz_135_[22]
.sym 16150 $abc$38833$n3421_1
.sym 16154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 16156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 16162 $abc$38833$n3421_1
.sym 16165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 16166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 16172 VexRiscv.execute_arbitration_isValid
.sym 16173 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 16174 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 16177 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16179 VexRiscv._zz_135_[22]
.sym 16180 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16183 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 16184 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 16186 VexRiscv.execute_arbitration_isValid
.sym 16189 $abc$38833$n3423_1
.sym 16190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 16192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 16196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 16197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 16198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16205 $abc$38833$n2420_$glb_ce
.sym 16206 por_clk
.sym 16208 $abc$38833$n6452_1
.sym 16209 $abc$38833$n6450_1
.sym 16210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16211 $abc$38833$n3623_1
.sym 16212 $abc$38833$n3717
.sym 16213 $abc$38833$n6453_1
.sym 16214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16215 $abc$38833$n3705_1
.sym 16217 $abc$38833$n4464
.sym 16218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 16220 grant
.sym 16221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 16222 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 16223 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 16224 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 16225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 16226 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 16227 $abc$38833$n4178_1
.sym 16228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16229 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 16230 $abc$38833$n4310_1
.sym 16231 $abc$38833$n4191_1
.sym 16232 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 16233 basesoc_vexriscv_ibus_adr[3]
.sym 16234 basesoc_vexriscv_ibus_adr[8]
.sym 16235 VexRiscv.memory_arbitration_isValid
.sym 16236 $abc$38833$n3458_1
.sym 16237 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 16238 basesoc_vexriscv_ibus_adr[11]
.sym 16239 $abc$38833$n4313_1
.sym 16240 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 16241 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 16243 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 16249 $abc$38833$n3716_1
.sym 16251 $abc$38833$n5581_1
.sym 16253 $abc$38833$n3715
.sym 16254 $abc$38833$n3725
.sym 16255 $abc$38833$n3719
.sym 16256 $abc$38833$n3707_1
.sym 16257 $abc$38833$n3727
.sym 16258 $abc$38833$n3714_1
.sym 16261 VexRiscv._zz_287_[2]
.sym 16263 $abc$38833$n3726
.sym 16264 $abc$38833$n3728
.sym 16265 $abc$38833$n3727
.sym 16266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16267 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 16268 $abc$38833$n3722
.sym 16272 $abc$38833$n3728
.sym 16273 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 16275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16276 VexRiscv.CsrPlugin_hadException
.sym 16278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 16279 $abc$38833$n3711_1
.sym 16283 VexRiscv._zz_287_[2]
.sym 16285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16288 $abc$38833$n3725
.sym 16289 $abc$38833$n3719
.sym 16290 $abc$38833$n3722
.sym 16291 $abc$38833$n3714_1
.sym 16296 $abc$38833$n5581_1
.sym 16297 $abc$38833$n3711_1
.sym 16301 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 16306 $abc$38833$n3727
.sym 16307 $abc$38833$n3728
.sym 16308 $abc$38833$n5581_1
.sym 16309 $abc$38833$n3726
.sym 16312 $abc$38833$n3727
.sym 16313 $abc$38833$n3728
.sym 16314 $abc$38833$n3726
.sym 16315 $abc$38833$n3715
.sym 16318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 16319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16320 $abc$38833$n3716_1
.sym 16321 $abc$38833$n3707_1
.sym 16324 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 16328 VexRiscv.CsrPlugin_hadException
.sym 16329 por_clk
.sym 16331 $abc$38833$n3458_1
.sym 16332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 16333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 16334 $abc$38833$n5485
.sym 16335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 16336 $abc$38833$n6447_1
.sym 16337 VexRiscv._zz_79_[3]
.sym 16338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 16339 $abc$38833$n5580
.sym 16343 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 16344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16345 VexRiscv._zz_200_[22]
.sym 16346 $abc$38833$n3623_1
.sym 16348 $abc$38833$n3705_1
.sym 16349 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 16350 VexRiscv.decode_to_execute_IS_DIV
.sym 16351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 16352 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 16353 $abc$38833$n5580
.sym 16354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 16355 $abc$38833$n5470
.sym 16356 $abc$38833$n5955_1
.sym 16357 $abc$38833$n3695_1
.sym 16358 VexRiscv.CsrPlugin_mtval[26]
.sym 16359 VexRiscv._zz_192_
.sym 16360 $abc$38833$n5580
.sym 16361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16362 $abc$38833$n151
.sym 16363 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16364 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 16365 $abc$38833$n6344_1
.sym 16366 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 16374 $abc$38833$n149
.sym 16375 $abc$38833$n3711_1
.sym 16376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16380 $abc$38833$n3715
.sym 16381 $abc$38833$n3714_1
.sym 16382 VexRiscv._zz_287_[0]
.sym 16383 VexRiscv._zz_36_[8]
.sym 16388 $abc$38833$n3708_1
.sym 16390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 16392 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 16393 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 16395 VexRiscv.memory_arbitration_isValid
.sym 16396 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 16398 VexRiscv._zz_287_[0]
.sym 16399 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 16400 VexRiscv._zz_287_[1]
.sym 16402 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 16406 VexRiscv._zz_287_[0]
.sym 16411 VexRiscv.memory_arbitration_isValid
.sym 16413 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 16414 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 16417 VexRiscv._zz_36_[8]
.sym 16425 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 16426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16430 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 16436 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 16441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 16442 VexRiscv._zz_287_[0]
.sym 16443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16444 VexRiscv._zz_287_[1]
.sym 16447 $abc$38833$n3715
.sym 16448 $abc$38833$n3714_1
.sym 16449 $abc$38833$n3711_1
.sym 16450 $abc$38833$n3708_1
.sym 16451 $abc$38833$n149
.sym 16452 por_clk
.sym 16454 $abc$38833$n4314_1
.sym 16455 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 16456 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 16457 $abc$38833$n4313_1
.sym 16458 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 16459 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 16460 $abc$38833$n4315_1
.sym 16461 VexRiscv.execute_to_memory_IS_MUL
.sym 16462 VexRiscv.lastStagePc[20]
.sym 16463 basesoc_vexriscv_ibus_adr[7]
.sym 16464 basesoc_vexriscv_ibus_adr[7]
.sym 16466 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 16467 $PACKER_VCC_NET
.sym 16468 $abc$38833$n149
.sym 16469 basesoc_vexriscv_ibus_adr[20]
.sym 16470 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 16471 $abc$38833$n7877
.sym 16475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 16476 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 16477 VexRiscv.CsrPlugin_mtval[29]
.sym 16479 $abc$38833$n5985_1
.sym 16480 $abc$38833$n2468
.sym 16481 $abc$38833$n3351_1
.sym 16482 $abc$38833$n3763_1
.sym 16483 $abc$38833$n3692
.sym 16484 VexRiscv._zz_287_[0]
.sym 16485 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 16486 VexRiscv._zz_79_[3]
.sym 16487 $abc$38833$n6342_1
.sym 16488 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 16489 $abc$38833$n5954_1
.sym 16496 VexRiscv._zz_287_[2]
.sym 16497 $abc$38833$n3712_1
.sym 16498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 16500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 16514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 16517 $abc$38833$n3713_1
.sym 16521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16522 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 16523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 16525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 16526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 16531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 16534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 16543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 16546 VexRiscv._zz_287_[2]
.sym 16547 $abc$38833$n3713_1
.sym 16548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16549 $abc$38833$n3712_1
.sym 16552 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 16558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 16567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 16573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 16574 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 16575 por_clk
.sym 16577 basesoc_vexriscv_dbus_adr[8]
.sym 16578 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 16579 $abc$38833$n6106_1
.sym 16580 $abc$38833$n5631_1
.sym 16581 array_muxed1[18]
.sym 16582 basesoc_vexriscv_dbus_adr[7]
.sym 16583 $abc$38833$n3953
.sym 16584 array_muxed1[28]
.sym 16585 $abc$38833$n4376
.sym 16586 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 16587 $abc$38833$n5954_1
.sym 16588 $abc$38833$n5978_1
.sym 16589 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 16590 VexRiscv._zz_287_[2]
.sym 16591 $abc$38833$n3388_1
.sym 16592 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 16593 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 16594 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 16595 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16596 $abc$38833$n5580
.sym 16597 basesoc_vexriscv_ibus_adr[9]
.sym 16598 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 16599 VexRiscv.CsrPlugin_exception
.sym 16600 $abc$38833$n5642_1
.sym 16601 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 16603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 16604 $abc$38833$n3352
.sym 16605 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 16606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 16607 $abc$38833$n149
.sym 16608 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 16609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16610 VexRiscv.lastStageIsFiring
.sym 16611 VexRiscv._zz_41_[12]
.sym 16612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16618 $abc$38833$n3719
.sym 16619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16622 VexRiscv._zz_287_[1]
.sym 16625 $abc$38833$n3722
.sym 16626 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 16629 $abc$38833$n3695_1
.sym 16630 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 16631 $abc$38833$n3653
.sym 16632 $abc$38833$n3806
.sym 16633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16634 $abc$38833$n3708_1
.sym 16635 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16636 $abc$38833$n2468
.sym 16638 $abc$38833$n149
.sym 16639 $abc$38833$n5579_1
.sym 16642 VexRiscv.memory_arbitration_isValid
.sym 16644 VexRiscv._zz_287_[0]
.sym 16645 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 16646 $abc$38833$n4310_1
.sym 16647 $abc$38833$n5579_1
.sym 16654 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 16658 $abc$38833$n3695_1
.sym 16659 $abc$38833$n4310_1
.sym 16663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16665 VexRiscv._zz_287_[1]
.sym 16666 VexRiscv._zz_287_[0]
.sym 16671 $abc$38833$n5579_1
.sym 16672 $abc$38833$n3708_1
.sym 16675 $abc$38833$n2468
.sym 16677 $abc$38833$n3653
.sym 16678 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16681 VexRiscv.memory_arbitration_isValid
.sym 16683 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 16684 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 16689 $abc$38833$n149
.sym 16690 $abc$38833$n3806
.sym 16694 $abc$38833$n3719
.sym 16695 $abc$38833$n3722
.sym 16696 $abc$38833$n5579_1
.sym 16698 por_clk
.sym 16699 VexRiscv.reset_$glb_sr
.sym 16700 slave_sel[2]
.sym 16701 $abc$38833$n3351_1
.sym 16702 $abc$38833$n4221_1
.sym 16703 $abc$38833$n3730
.sym 16704 VexRiscv._zz_328_
.sym 16705 $abc$38833$n3495
.sym 16706 $abc$38833$n3762
.sym 16707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 16708 $abc$38833$n3386_1
.sym 16709 $abc$38833$n4479
.sym 16710 $abc$38833$n5643
.sym 16712 grant
.sym 16713 VexRiscv._zz_236_[1]
.sym 16714 $abc$38833$n7470
.sym 16715 VexRiscv._zz_41_[18]
.sym 16716 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 16717 VexRiscv._zz_41_[9]
.sym 16718 VexRiscv._zz_29_
.sym 16720 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 16721 VexRiscv._zz_41_[25]
.sym 16722 $abc$38833$n4310_1
.sym 16723 $abc$38833$n151
.sym 16724 VexRiscv._zz_41_[30]
.sym 16725 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 16726 basesoc_vexriscv_ibus_adr[3]
.sym 16727 $abc$38833$n5954_1
.sym 16728 VexRiscv.lastStagePc[18]
.sym 16729 $abc$38833$n5632
.sym 16730 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 16731 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 16732 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 16733 slave_sel[2]
.sym 16734 basesoc_vexriscv_ibus_adr[8]
.sym 16735 $abc$38833$n5578
.sym 16743 $abc$38833$n4485
.sym 16745 $abc$38833$n4451
.sym 16746 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 16748 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 16749 VexRiscv._zz_192_
.sym 16751 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 16752 $abc$38833$n2468
.sym 16753 $abc$38833$n3692
.sym 16754 $abc$38833$n151
.sym 16756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 16757 $abc$38833$n4484_1
.sym 16758 $abc$38833$n4490_1
.sym 16759 VexRiscv._zz_190_
.sym 16761 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 16763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 16764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16765 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 16767 VexRiscv._zz_190_
.sym 16768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 16769 $abc$38833$n4405_1
.sym 16771 $abc$38833$n4452
.sym 16772 $abc$38833$n4491
.sym 16774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 16775 VexRiscv._zz_190_
.sym 16776 $abc$38833$n151
.sym 16777 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 16780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 16781 VexRiscv._zz_190_
.sym 16782 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16783 $abc$38833$n151
.sym 16786 $abc$38833$n4485
.sym 16788 $abc$38833$n4484_1
.sym 16792 $abc$38833$n4405_1
.sym 16794 $abc$38833$n3692
.sym 16795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 16798 $abc$38833$n4491
.sym 16799 $abc$38833$n4490_1
.sym 16804 $abc$38833$n4452
.sym 16805 $abc$38833$n4451
.sym 16810 $abc$38833$n151
.sym 16811 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 16812 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 16813 VexRiscv._zz_192_
.sym 16816 VexRiscv._zz_192_
.sym 16817 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 16818 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 16819 $abc$38833$n151
.sym 16820 $abc$38833$n2468
.sym 16821 por_clk
.sym 16823 $abc$38833$n3603_1
.sym 16824 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 16825 $abc$38833$n3731
.sym 16826 $abc$38833$n3494
.sym 16827 VexRiscv.lastStageIsFiring
.sym 16828 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 16829 slave_sel[0]
.sym 16830 $abc$38833$n3604_1
.sym 16831 basesoc_vexriscv_ibus_adr[27]
.sym 16832 $abc$38833$n2468
.sym 16833 $abc$38833$n5547_1
.sym 16835 slave_sel[1]
.sym 16837 $abc$38833$n4278_1
.sym 16838 $abc$38833$n3844
.sym 16839 $abc$38833$n3607_1
.sym 16840 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 16841 $abc$38833$n7470
.sym 16842 VexRiscv._zz_35_[5]
.sym 16843 basesoc_vexriscv_ibus_adr[13]
.sym 16844 $abc$38833$n3351_1
.sym 16845 basesoc_vexriscv_ibus_adr[20]
.sym 16846 VexRiscv._zz_287_[1]
.sym 16847 $abc$38833$n3386_1
.sym 16848 VexRiscv.lastStageIsFiring
.sym 16849 $abc$38833$n5665
.sym 16850 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 16851 basesoc_vexriscv_dbus_adr[25]
.sym 16852 $abc$38833$n5580
.sym 16853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16854 $abc$38833$n151
.sym 16855 VexRiscv.memory_arbitration_isValid
.sym 16856 VexRiscv._zz_192_
.sym 16857 $abc$38833$n2115
.sym 16858 $abc$38833$n5470
.sym 16866 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16869 VexRiscv._zz_35_[6]
.sym 16872 basesoc_vexriscv_ibus_adr[25]
.sym 16876 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 16877 basesoc_vexriscv_ibus_adr[24]
.sym 16880 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 16881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 16885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 16886 basesoc_vexriscv_ibus_adr[3]
.sym 16887 $abc$38833$n5954_1
.sym 16889 basesoc_vexriscv_ibus_adr[7]
.sym 16891 $abc$38833$n5978_1
.sym 16892 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16893 $abc$38833$n5643
.sym 16895 $abc$38833$n5578
.sym 16900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16904 basesoc_vexriscv_ibus_adr[24]
.sym 16905 basesoc_vexriscv_ibus_adr[25]
.sym 16909 $abc$38833$n5643
.sym 16910 VexRiscv._zz_35_[6]
.sym 16911 $abc$38833$n5578
.sym 16915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 16924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 16927 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16928 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 16930 basesoc_vexriscv_ibus_adr[3]
.sym 16933 $abc$38833$n5978_1
.sym 16934 VexRiscv._zz_35_[6]
.sym 16936 $abc$38833$n5954_1
.sym 16939 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 16940 basesoc_vexriscv_ibus_adr[7]
.sym 16941 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16943 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16944 por_clk
.sym 16946 VexRiscv._zz_200_[9]
.sym 16947 $abc$38833$n5664_1
.sym 16948 $abc$38833$n5380
.sym 16949 VexRiscv._zz_79_[6]
.sym 16950 VexRiscv._zz_200_[27]
.sym 16951 VexRiscv._zz_200_[15]
.sym 16952 $abc$38833$n5985_1
.sym 16953 VexRiscv._zz_200_[30]
.sym 16956 VexRiscv._zz_79_[7]
.sym 16957 VexRiscv._zz_79_[2]
.sym 16958 $abc$38833$n5955_1
.sym 16959 slave_sel[0]
.sym 16960 basesoc_vexriscv_dbus_adr[23]
.sym 16961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16964 VexRiscv._zz_29_
.sym 16965 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 16966 VexRiscv.CsrPlugin_hadException
.sym 16967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 16968 basesoc_vexriscv_ibus_adr[23]
.sym 16970 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16971 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 16972 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 16974 VexRiscv._zz_79_[3]
.sym 16975 $abc$38833$n5985_1
.sym 16976 basesoc_vexriscv_ibus_adr[1]
.sym 16977 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 16978 VexRiscv._zz_79_[3]
.sym 16979 basesoc_vexriscv_dbus_adr[24]
.sym 16980 $abc$38833$n6342_1
.sym 16981 $abc$38833$n5954_1
.sym 16987 VexRiscv.CsrPlugin_exception
.sym 16988 $abc$38833$n3493
.sym 16989 $abc$38833$n149
.sym 16990 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 16993 VexRiscv._zz_36_[7]
.sym 16996 VexRiscv._zz_41_[30]
.sym 16998 grant
.sym 16999 $abc$38833$n151
.sym 17003 basesoc_vexriscv_dbus_adr[24]
.sym 17004 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 17005 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17006 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 17010 VexRiscv._zz_17_
.sym 17011 basesoc_vexriscv_dbus_adr[25]
.sym 17012 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 17013 VexRiscv._zz_203_
.sym 17016 VexRiscv._zz_192_
.sym 17017 $abc$38833$n5202
.sym 17018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 17021 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 17023 $abc$38833$n5202
.sym 17027 VexRiscv._zz_36_[7]
.sym 17032 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 17033 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 17034 VexRiscv._zz_192_
.sym 17035 $abc$38833$n151
.sym 17039 VexRiscv.CsrPlugin_exception
.sym 17045 VexRiscv._zz_17_
.sym 17053 VexRiscv._zz_41_[30]
.sym 17056 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17057 VexRiscv._zz_203_
.sym 17058 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 17059 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 17062 basesoc_vexriscv_dbus_adr[25]
.sym 17063 basesoc_vexriscv_dbus_adr[24]
.sym 17064 $abc$38833$n3493
.sym 17065 grant
.sym 17066 $abc$38833$n149
.sym 17067 por_clk
.sym 17069 $abc$38833$n5480
.sym 17070 $abc$38833$n5489
.sym 17071 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 17072 $abc$38833$n4390_1
.sym 17073 $abc$38833$n4392
.sym 17074 $abc$38833$n4400
.sym 17075 $abc$38833$n5422
.sym 17076 $abc$38833$n3352
.sym 17077 $abc$38833$n5375
.sym 17078 VexRiscv.execute_to_memory_IS_DIV
.sym 17081 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 17082 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 17083 VexRiscv.CsrPlugin_hadException
.sym 17084 VexRiscv._zz_79_[6]
.sym 17086 VexRiscv.execute_to_memory_IS_DIV
.sym 17087 VexRiscv._zz_151_[15]
.sym 17088 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17089 $abc$38833$n7877
.sym 17090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 17091 VexRiscv._zz_15_
.sym 17092 VexRiscv.CsrPlugin_hadException
.sym 17093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17095 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 17096 $abc$38833$n7877
.sym 17097 $abc$38833$n5381_1
.sym 17098 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17099 $abc$38833$n6348_1
.sym 17100 $abc$38833$n3352
.sym 17101 VexRiscv.decode_to_execute_RS2[16]
.sym 17102 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 17104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17110 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 17111 $abc$38833$n3844
.sym 17112 $abc$38833$n5380
.sym 17114 $abc$38833$n3353_1
.sym 17116 $abc$38833$n5202
.sym 17118 $abc$38833$n3354_1
.sym 17121 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 17122 $abc$38833$n5962_1
.sym 17123 $abc$38833$n2115
.sym 17124 grant
.sym 17125 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 17126 $abc$38833$n5480
.sym 17127 VexRiscv.memory_arbitration_isValid
.sym 17128 $abc$38833$n2110
.sym 17131 $abc$38833$n5596_1
.sym 17132 $abc$38833$n5578
.sym 17133 $abc$38833$n5470
.sym 17134 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 17135 VexRiscv._zz_35_[2]
.sym 17138 VexRiscv.execute_to_memory_IS_DIV
.sym 17140 $abc$38833$n6342_1
.sym 17141 $abc$38833$n5954_1
.sym 17143 $abc$38833$n5954_1
.sym 17144 $abc$38833$n5962_1
.sym 17145 VexRiscv._zz_35_[2]
.sym 17149 VexRiscv.execute_to_memory_IS_DIV
.sym 17150 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 17151 VexRiscv.memory_arbitration_isValid
.sym 17152 $abc$38833$n5380
.sym 17155 $abc$38833$n5480
.sym 17156 $abc$38833$n5470
.sym 17157 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 17158 $abc$38833$n6342_1
.sym 17162 $abc$38833$n5202
.sym 17168 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 17169 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 17173 $abc$38833$n3844
.sym 17176 $abc$38833$n5202
.sym 17179 $abc$38833$n5578
.sym 17181 VexRiscv._zz_35_[2]
.sym 17182 $abc$38833$n5596_1
.sym 17185 grant
.sym 17186 $abc$38833$n2115
.sym 17187 $abc$38833$n3354_1
.sym 17188 $abc$38833$n3353_1
.sym 17189 $abc$38833$n2110
.sym 17190 por_clk
.sym 17191 VexRiscv.reset_$glb_sr
.sym 17192 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 17193 VexRiscv._zz_285_[1]
.sym 17194 VexRiscv.decode_to_execute_RS2[16]
.sym 17195 VexRiscv._zz_199_[16]
.sym 17196 $abc$38833$n5525_1
.sym 17197 VexRiscv._zz_41_[20]
.sym 17198 VexRiscv._zz_41_[19]
.sym 17199 $abc$38833$n5543_1
.sym 17200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 17203 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 17204 $abc$38833$n5961_1
.sym 17206 $abc$38833$n5660_1
.sym 17207 VexRiscv._zz_29_
.sym 17208 $abc$38833$n5516_1
.sym 17210 $abc$38833$n5981_1
.sym 17212 VexRiscv.lastStagePc[15]
.sym 17214 $abc$38833$n3354_1
.sym 17215 $PACKER_GND_NET
.sym 17216 $abc$38833$n5632
.sym 17217 VexRiscv._zz_79_[2]
.sym 17218 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 17219 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 17220 VexRiscv.lastStagePc[18]
.sym 17221 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 17222 $abc$38833$n5423
.sym 17223 $abc$38833$n5578
.sym 17224 $abc$38833$n5422
.sym 17225 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 17226 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 17227 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 17237 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 17238 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 17241 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 17242 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 17243 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 17245 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 17246 $abc$38833$n2115
.sym 17251 $abc$38833$n7877
.sym 17256 VexRiscv._zz_253_[1]
.sym 17260 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17262 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 17269 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 17272 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 17281 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 17284 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 17291 VexRiscv._zz_253_[1]
.sym 17292 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 17299 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 17302 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 17309 $abc$38833$n2115
.sym 17311 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17312 $abc$38833$n7877
.sym 17313 por_clk
.sym 17315 $abc$38833$n5615_1
.sym 17316 VexRiscv._zz_79_[0]
.sym 17317 $abc$38833$n5758
.sym 17318 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 17319 $abc$38833$n6017_1
.sym 17320 $abc$38833$n5471
.sym 17321 VexRiscv._zz_35_[7]
.sym 17322 $abc$38833$n5545_1
.sym 17328 VexRiscv._zz_41_[19]
.sym 17329 VexRiscv._zz_79_[4]
.sym 17330 $abc$38833$n3844
.sym 17331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 17333 $abc$38833$n5503
.sym 17334 VexRiscv.CsrPlugin_exception
.sym 17335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 17336 $abc$38833$n5503
.sym 17337 $abc$38833$n5470
.sym 17338 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 17339 $abc$38833$n5982_1
.sym 17340 VexRiscv.lastStageIsFiring
.sym 17341 $abc$38833$n5665
.sym 17342 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 17343 $abc$38833$n5525_1
.sym 17344 $abc$38833$n5529_1
.sym 17345 $abc$38833$n5580
.sym 17346 $abc$38833$n6423_1
.sym 17347 VexRiscv.memory_arbitration_isValid
.sym 17349 $abc$38833$n6019_1
.sym 17350 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17358 $abc$38833$n149
.sym 17362 VexRiscv._zz_41_[19]
.sym 17365 $abc$38833$n5982_1
.sym 17367 VexRiscv._zz_41_[2]
.sym 17368 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17372 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 17373 $abc$38833$n5661_1
.sym 17375 VexRiscv._zz_41_[25]
.sym 17377 VexRiscv._zz_253_[1]
.sym 17378 VexRiscv._zz_35_[7]
.sym 17382 $abc$38833$n5954_1
.sym 17383 $abc$38833$n5578
.sym 17386 VexRiscv._zz_41_[9]
.sym 17391 VexRiscv._zz_41_[2]
.sym 17395 $abc$38833$n5661_1
.sym 17396 $abc$38833$n5578
.sym 17398 VexRiscv._zz_35_[7]
.sym 17401 VexRiscv._zz_41_[19]
.sym 17407 VexRiscv._zz_253_[1]
.sym 17408 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 17414 VexRiscv._zz_41_[9]
.sym 17421 VexRiscv._zz_41_[25]
.sym 17425 $abc$38833$n5982_1
.sym 17426 $abc$38833$n5954_1
.sym 17427 VexRiscv._zz_35_[7]
.sym 17431 VexRiscv._zz_253_[1]
.sym 17433 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17435 $abc$38833$n149
.sym 17436 por_clk
.sym 17438 $abc$38833$n5567_1
.sym 17439 $abc$38833$n5943_1
.sym 17440 $abc$38833$n5986_1
.sym 17441 $abc$38833$n5759_1
.sym 17442 VexRiscv._zz_35_[16]
.sym 17443 $abc$38833$n2394
.sym 17444 basesoc_vexriscv_ibus_adr[1]
.sym 17445 $abc$38833$n5665
.sym 17452 $abc$38833$n149
.sym 17453 $abc$38833$n5955_1
.sym 17455 $abc$38833$n7877
.sym 17457 $abc$38833$n5955_1
.sym 17459 $abc$38833$n149
.sym 17462 $abc$38833$n5954_1
.sym 17463 VexRiscv._zz_253_[1]
.sym 17464 VexRiscv._zz_215_[6]
.sym 17465 VexRiscv._zz_163_[2]
.sym 17466 basesoc_vexriscv_dbus_adr[24]
.sym 17467 basesoc_vexriscv_ibus_adr[1]
.sym 17468 VexRiscv._zz_79_[7]
.sym 17469 $abc$38833$n5574_1
.sym 17470 VexRiscv._zz_79_[3]
.sym 17471 VexRiscv._zz_79_[3]
.sym 17472 $abc$38833$n5949_1
.sym 17473 $abc$38833$n5954_1
.sym 17479 VexRiscv._zz_253_[1]
.sym 17480 $abc$38833$n5574_1
.sym 17482 $abc$38833$n6351_1
.sym 17483 $abc$38833$n5597
.sym 17484 $abc$38833$n5644_1
.sym 17485 $abc$38833$n5617_1
.sym 17486 VexRiscv._zz_79_[5]
.sym 17487 VexRiscv._zz_79_[2]
.sym 17489 VexRiscv._zz_79_[16]
.sym 17492 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 17494 $abc$38833$n5633_1
.sym 17495 VexRiscv._zz_79_[3]
.sym 17497 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 17498 $abc$38833$n5470
.sym 17504 VexRiscv._zz_79_[6]
.sym 17506 $abc$38833$n6423_1
.sym 17508 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 17513 $abc$38833$n5574_1
.sym 17514 $abc$38833$n5633_1
.sym 17515 VexRiscv._zz_79_[5]
.sym 17518 VexRiscv._zz_79_[16]
.sym 17519 $abc$38833$n6423_1
.sym 17524 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 17526 VexRiscv._zz_253_[1]
.sym 17530 $abc$38833$n5574_1
.sym 17531 VexRiscv._zz_79_[3]
.sym 17533 $abc$38833$n5617_1
.sym 17536 $abc$38833$n5597
.sym 17537 $abc$38833$n5574_1
.sym 17539 VexRiscv._zz_79_[2]
.sym 17542 $abc$38833$n5644_1
.sym 17544 $abc$38833$n5574_1
.sym 17545 VexRiscv._zz_79_[6]
.sym 17548 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 17554 $abc$38833$n5470
.sym 17556 $abc$38833$n6351_1
.sym 17557 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 17558 $abc$38833$n7876_$glb_ce
.sym 17559 por_clk
.sym 17561 VexRiscv._zz_79_[17]
.sym 17562 $abc$38833$n5688_1
.sym 17563 $abc$38833$n5687_1
.sym 17564 $abc$38833$n5568_1
.sym 17565 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 17566 VexRiscv._zz_50_[14]
.sym 17567 $abc$38833$n5666_1
.sym 17568 $abc$38833$n5770_1
.sym 17570 $abc$38833$n5578
.sym 17573 VexRiscv.execute_to_memory_IS_DIV
.sym 17574 VexRiscv._zz_41_[2]
.sym 17576 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 17579 VexRiscv.CsrPlugin_hadException
.sym 17581 VexRiscv._zz_79_[11]
.sym 17585 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 17586 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17587 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 17588 $abc$38833$n6023_1
.sym 17592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17594 $abc$38833$n5760_1
.sym 17595 $abc$38833$n5574_1
.sym 17596 $abc$38833$n6358_1
.sym 17603 $abc$38833$n5577_1
.sym 17604 $abc$38833$n5523
.sym 17605 $abc$38833$n6358_1
.sym 17606 VexRiscv._zz_35_[16]
.sym 17607 $abc$38833$n5470
.sym 17608 VexRiscv._zz_215_[2]
.sym 17610 VexRiscv._zz_160_
.sym 17613 $abc$38833$n5576
.sym 17614 VexRiscv._zz_215_[5]
.sym 17617 VexRiscv._zz_215_[3]
.sym 17618 $abc$38833$n5575_1
.sym 17620 VexRiscv._zz_163_[5]
.sym 17621 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 17622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 17623 VexRiscv._zz_163_[3]
.sym 17624 VexRiscv._zz_215_[6]
.sym 17625 VexRiscv._zz_163_[2]
.sym 17628 VexRiscv._zz_50_[7]
.sym 17631 VexRiscv._zz_163_[6]
.sym 17633 $abc$38833$n5521
.sym 17636 VexRiscv._zz_50_[7]
.sym 17637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 17638 VexRiscv._zz_160_
.sym 17641 $abc$38833$n5577_1
.sym 17642 $abc$38833$n5575_1
.sym 17644 $abc$38833$n5576
.sym 17647 $abc$38833$n5523
.sym 17648 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 17649 $abc$38833$n5521
.sym 17650 $abc$38833$n5470
.sym 17654 VexRiscv._zz_35_[16]
.sym 17659 VexRiscv._zz_215_[2]
.sym 17660 VexRiscv._zz_163_[2]
.sym 17662 $abc$38833$n6358_1
.sym 17665 $abc$38833$n6358_1
.sym 17666 VexRiscv._zz_163_[6]
.sym 17668 VexRiscv._zz_215_[6]
.sym 17672 VexRiscv._zz_163_[3]
.sym 17673 VexRiscv._zz_215_[3]
.sym 17674 $abc$38833$n6358_1
.sym 17677 VexRiscv._zz_215_[5]
.sym 17679 $abc$38833$n6358_1
.sym 17680 VexRiscv._zz_163_[5]
.sym 17682 por_clk
.sym 17683 VexRiscv.reset_$glb_sr
.sym 17684 VexRiscv._zz_163_[17]
.sym 17685 VexRiscv._zz_163_[10]
.sym 17686 $abc$38833$n6045_1
.sym 17687 $abc$38833$n5771_1
.sym 17688 VexRiscv._zz_79_[13]
.sym 17689 $abc$38833$n6022_1
.sym 17690 $abc$38833$n5994_1
.sym 17691 $abc$38833$n5521
.sym 17693 VexRiscv._zz_319_
.sym 17694 $abc$38833$n6358_1
.sym 17697 VexRiscv._zz_215_[13]
.sym 17698 VexRiscv._zz_215_[0]
.sym 17699 VexRiscv._zz_215_[8]
.sym 17700 $abc$38833$n54
.sym 17701 $abc$38833$n5770_1
.sym 17702 VexRiscv._zz_79_[16]
.sym 17703 $abc$38833$n5470
.sym 17704 VexRiscv._zz_215_[2]
.sym 17705 VexRiscv._zz_215_[10]
.sym 17706 $abc$38833$n5574_1
.sym 17707 VexRiscv._zz_79_[12]
.sym 17709 VexRiscv._zz_215_[19]
.sym 17711 $abc$38833$n5987_1
.sym 17712 VexRiscv._zz_50_[10]
.sym 17713 VexRiscv._zz_214_[17]
.sym 17714 VexRiscv._zz_50_[9]
.sym 17716 $abc$38833$n5578
.sym 17717 VexRiscv._zz_79_[19]
.sym 17718 VexRiscv._zz_79_[23]
.sym 17725 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 17726 $abc$38833$n5574_1
.sym 17727 $abc$38833$n5578
.sym 17728 $abc$38833$n6357_1
.sym 17729 $abc$38833$n5967_1
.sym 17730 VexRiscv._zz_161_
.sym 17731 $abc$38833$n6356_1
.sym 17732 VexRiscv._zz_35_[23]
.sym 17733 $abc$38833$n5470
.sym 17735 $abc$38833$n5838_1
.sym 17736 $abc$38833$n5537_1
.sym 17737 $abc$38833$n5723_1
.sym 17738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 17741 VexRiscv._zz_79_[3]
.sym 17742 $abc$38833$n6423_1
.sym 17743 $abc$38833$n5571_1
.sym 17744 $abc$38833$n6358_1
.sym 17745 VexRiscv._zz_79_[13]
.sym 17748 $abc$38833$n5521
.sym 17751 VexRiscv._zz_162_[0]
.sym 17753 VexRiscv._zz_215_[13]
.sym 17756 VexRiscv._zz_163_[13]
.sym 17759 VexRiscv._zz_35_[23]
.sym 17764 $abc$38833$n5470
.sym 17765 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 17766 $abc$38833$n5521
.sym 17767 $abc$38833$n5537_1
.sym 17770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 17771 VexRiscv._zz_162_[0]
.sym 17773 VexRiscv._zz_161_
.sym 17777 $abc$38833$n5571_1
.sym 17778 $abc$38833$n6357_1
.sym 17779 $abc$38833$n6356_1
.sym 17783 VexRiscv._zz_215_[13]
.sym 17784 VexRiscv._zz_163_[13]
.sym 17785 $abc$38833$n6358_1
.sym 17788 $abc$38833$n6423_1
.sym 17789 VexRiscv._zz_79_[3]
.sym 17791 $abc$38833$n5967_1
.sym 17794 $abc$38833$n5578
.sym 17795 VexRiscv._zz_35_[23]
.sym 17797 $abc$38833$n5838_1
.sym 17800 $abc$38833$n5574_1
.sym 17801 VexRiscv._zz_79_[13]
.sym 17802 $abc$38833$n5723_1
.sym 17805 por_clk
.sym 17806 VexRiscv.reset_$glb_sr
.sym 17807 $abc$38833$n6029
.sym 17808 $abc$38833$n6023_1
.sym 17809 $abc$38833$n5793_1
.sym 17810 $abc$38833$n5899_1
.sym 17811 $abc$38833$n5760_1
.sym 17812 $abc$38833$n5794_1
.sym 17813 $abc$38833$n5898_1
.sym 17814 $abc$38833$n5995_1
.sym 17819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 17821 $abc$38833$n5966_1
.sym 17823 $abc$38833$n4358
.sym 17824 $abc$38833$n5521
.sym 17826 VexRiscv._zz_215_[3]
.sym 17827 $abc$38833$n6358_1
.sym 17828 VexRiscv._zz_160_
.sym 17829 $abc$38833$n5470
.sym 17831 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 17832 $abc$38833$n5529_1
.sym 17833 $abc$38833$n6423_1
.sym 17834 $abc$38833$n6358_1
.sym 17835 $abc$38833$n5982_1
.sym 17837 $abc$38833$n5580
.sym 17838 VexRiscv._zz_79_[16]
.sym 17840 $abc$38833$n6019_1
.sym 17841 $abc$38833$n5521
.sym 17848 VexRiscv._zz_163_[23]
.sym 17849 VexRiscv._zz_79_[23]
.sym 17850 VexRiscv._zz_162_[0]
.sym 17851 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 17852 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 17853 VexRiscv._zz_214_[23]
.sym 17854 VexRiscv._zz_161_
.sym 17855 $abc$38833$n5521
.sym 17856 $abc$38833$n5529_1
.sym 17859 $abc$38833$n7877
.sym 17860 VexRiscv._zz_79_[13]
.sym 17861 $abc$38833$n6007_1
.sym 17862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17863 $abc$38833$n5521
.sym 17864 VexRiscv._zz_214_[3]
.sym 17865 $abc$38833$n5952_1
.sym 17866 $abc$38833$n5954_1
.sym 17867 $abc$38833$n6047_1
.sym 17869 VexRiscv._zz_163_[3]
.sym 17871 $abc$38833$n6423_1
.sym 17874 $abc$38833$n5950_1
.sym 17876 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 17877 $abc$38833$n5470
.sym 17878 $abc$38833$n5547_1
.sym 17879 $abc$38833$n6423_1
.sym 17881 $abc$38833$n5521
.sym 17882 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 17883 $abc$38833$n5470
.sym 17884 $abc$38833$n5547_1
.sym 17887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17888 VexRiscv._zz_161_
.sym 17889 $abc$38833$n5952_1
.sym 17890 VexRiscv._zz_162_[0]
.sym 17893 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 17894 $abc$38833$n5521
.sym 17895 $abc$38833$n5470
.sym 17896 $abc$38833$n5529_1
.sym 17899 $abc$38833$n5950_1
.sym 17900 VexRiscv._zz_163_[23]
.sym 17901 VexRiscv._zz_214_[23]
.sym 17905 VexRiscv._zz_214_[3]
.sym 17906 VexRiscv._zz_163_[3]
.sym 17908 $abc$38833$n5950_1
.sym 17911 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 17917 $abc$38833$n6423_1
.sym 17918 VexRiscv._zz_79_[23]
.sym 17919 $abc$38833$n5954_1
.sym 17920 $abc$38833$n6047_1
.sym 17923 VexRiscv._zz_79_[13]
.sym 17924 $abc$38833$n6007_1
.sym 17925 $abc$38833$n6423_1
.sym 17927 $abc$38833$n7877
.sym 17928 por_clk
.sym 17930 VexRiscv._zz_163_[28]
.sym 17931 $abc$38833$n6066_1
.sym 17932 $abc$38833$n5950_1
.sym 17933 $abc$38833$n6065_1
.sym 17934 VexRiscv._zz_163_[19]
.sym 17935 $abc$38833$n6030_1
.sym 17936 $abc$38833$n6067_1
.sym 17937 $abc$38833$n6423_1
.sym 17942 VexRiscv._zz_50_[7]
.sym 17943 VexRiscv._zz_35_[19]
.sym 17944 VexRiscv._zz_215_[16]
.sym 17947 VexRiscv._zz_215_[28]
.sym 17952 $PACKER_VCC_NET
.sym 17954 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 17956 VexRiscv._zz_79_[6]
.sym 17957 VexRiscv._zz_163_[2]
.sym 17958 VexRiscv._zz_79_[3]
.sym 17959 $abc$38833$n5954_1
.sym 17961 VexRiscv._zz_162_[3]
.sym 17963 VexRiscv._zz_214_[7]
.sym 17964 $abc$38833$n5949_1
.sym 17965 VexRiscv._zz_214_[6]
.sym 17974 VexRiscv._zz_79_[6]
.sym 17975 $abc$38833$n5979_1
.sym 17976 VexRiscv._zz_50_[8]
.sym 17977 VexRiscv._zz_50_[7]
.sym 17979 VexRiscv._zz_50_[11]
.sym 17980 VexRiscv._zz_35_[28]
.sym 17982 VexRiscv._zz_214_[13]
.sym 17983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 17984 VexRiscv._zz_50_[10]
.sym 17985 VexRiscv._zz_162_[3]
.sym 17986 VexRiscv._zz_50_[9]
.sym 17988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 17989 $abc$38833$n5950_1
.sym 17992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 17994 VexRiscv._zz_163_[13]
.sym 17995 VexRiscv._zz_160_
.sym 17996 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 17997 VexRiscv._zz_35_[19]
.sym 17998 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 18001 VexRiscv._zz_162_[1]
.sym 18002 $abc$38833$n6423_1
.sym 18004 $abc$38833$n6423_1
.sym 18005 VexRiscv._zz_79_[6]
.sym 18006 $abc$38833$n5979_1
.sym 18010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 18011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 18012 VexRiscv._zz_50_[8]
.sym 18013 VexRiscv._zz_50_[9]
.sym 18016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 18017 VexRiscv._zz_162_[3]
.sym 18018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 18019 VexRiscv._zz_162_[1]
.sym 18023 VexRiscv._zz_35_[28]
.sym 18029 VexRiscv._zz_35_[19]
.sym 18035 VexRiscv._zz_214_[13]
.sym 18036 VexRiscv._zz_163_[13]
.sym 18037 $abc$38833$n5950_1
.sym 18040 VexRiscv._zz_50_[10]
.sym 18041 VexRiscv._zz_50_[11]
.sym 18042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 18043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 18046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 18048 VexRiscv._zz_160_
.sym 18049 VexRiscv._zz_50_[7]
.sym 18051 por_clk
.sym 18052 VexRiscv.reset_$glb_sr
.sym 18053 VexRiscv._zz_163_[0]
.sym 18054 VexRiscv._zz_163_[16]
.sym 18055 $abc$38833$n6031_1
.sym 18056 $abc$38833$n5949_1
.sym 18057 $abc$38833$n6019_1
.sym 18058 VexRiscv._zz_163_[8]
.sym 18059 $abc$38833$n5549_1
.sym 18060 $abc$38833$n5987_1
.sym 18061 $abc$38833$n5850_1
.sym 18062 $abc$38833$n5954_1
.sym 18067 VexRiscv.CsrPlugin_hadException
.sym 18069 VexRiscv._zz_50_[8]
.sym 18070 $abc$38833$n6423_1
.sym 18071 VexRiscv._zz_79_[23]
.sym 18072 VexRiscv._zz_50_[8]
.sym 18074 VexRiscv._zz_214_[23]
.sym 18076 $abc$38833$n5950_1
.sym 18077 $abc$38833$n5950_1
.sym 18078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 18079 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 18080 $abc$38833$n5574_1
.sym 18083 $abc$38833$n5574_1
.sym 18084 VexRiscv._zz_35_[29]
.sym 18087 VexRiscv._zz_79_[29]
.sym 18088 $abc$38833$n6358_1
.sym 18094 $abc$38833$n5963_1
.sym 18096 $abc$38833$n5950_1
.sym 18099 VexRiscv._zz_163_[6]
.sym 18101 $abc$38833$n6423_1
.sym 18104 VexRiscv._zz_214_[2]
.sym 18105 $abc$38833$n5983_1
.sym 18106 VexRiscv._zz_163_[7]
.sym 18114 VexRiscv._zz_79_[2]
.sym 18115 VexRiscv._zz_79_[7]
.sym 18116 VexRiscv._zz_79_[6]
.sym 18117 VexRiscv._zz_163_[2]
.sym 18121 VexRiscv._zz_160_
.sym 18123 VexRiscv._zz_214_[7]
.sym 18124 VexRiscv._zz_79_[5]
.sym 18125 VexRiscv._zz_214_[6]
.sym 18128 VexRiscv._zz_163_[2]
.sym 18129 $abc$38833$n5950_1
.sym 18130 VexRiscv._zz_214_[2]
.sym 18135 VexRiscv._zz_79_[5]
.sym 18139 $abc$38833$n5983_1
.sym 18140 VexRiscv._zz_79_[7]
.sym 18142 $abc$38833$n6423_1
.sym 18145 VexRiscv._zz_163_[7]
.sym 18146 $abc$38833$n5950_1
.sym 18148 VexRiscv._zz_214_[7]
.sym 18151 $abc$38833$n5950_1
.sym 18153 VexRiscv._zz_214_[6]
.sym 18154 VexRiscv._zz_163_[6]
.sym 18160 VexRiscv._zz_79_[6]
.sym 18163 $abc$38833$n5963_1
.sym 18164 $abc$38833$n6423_1
.sym 18165 VexRiscv._zz_79_[2]
.sym 18172 VexRiscv._zz_79_[2]
.sym 18173 VexRiscv._zz_160_
.sym 18174 por_clk
.sym 18176 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 18177 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 18178 $abc$38833$n5531_1
.sym 18179 VexRiscv._zz_79_[29]
.sym 18180 VexRiscv._zz_79_[26]
.sym 18181 $abc$38833$n5527_1
.sym 18182 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 18183 VexRiscv._zz_79_[18]
.sym 18185 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 18189 VexRiscv._zz_214_[13]
.sym 18190 VexRiscv._zz_214_[0]
.sym 18191 VexRiscv._zz_214_[8]
.sym 18192 VexRiscv._zz_163_[5]
.sym 18193 $abc$38833$n6358_1
.sym 18195 VexRiscv._zz_79_[22]
.sym 18198 VexRiscv._zz_214_[16]
.sym 18199 $abc$38833$n5578
.sym 18201 VexRiscv._zz_214_[19]
.sym 18204 $abc$38833$n5578
.sym 18205 VexRiscv._zz_214_[17]
.sym 18206 VexRiscv._zz_79_[23]
.sym 18207 VexRiscv._zz_79_[18]
.sym 18209 VexRiscv._zz_79_[19]
.sym 18210 $abc$38833$n5987_1
.sym 18299 $abc$38833$n6071_1
.sym 18300 $abc$38833$n5874_1
.sym 18301 $abc$38833$n5873_1
.sym 18302 VexRiscv._zz_163_[29]
.sym 18303 $abc$38833$n6069_1
.sym 18304 $abc$38833$n6070_1
.sym 18307 VexRiscv.decode_to_execute_RS2[15]
.sym 18313 VexRiscv._zz_160_
.sym 18314 VexRiscv._zz_79_[29]
.sym 18317 $abc$38833$n5470
.sym 18318 VexRiscv._zz_214_[3]
.sym 18319 VexRiscv._zz_79_[7]
.sym 18320 VexRiscv._zz_214_[2]
.sym 18431 VexRiscv._zz_199_[26]
.sym 18435 VexRiscv._zz_214_[29]
.sym 18437 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 18443 $PACKER_VCC_NET
.sym 18445 $abc$38833$n5954_1
.sym 18452 $abc$38833$n5954_1
.sym 18547 $abc$38833$n5936
.sym 18548 $abc$38833$n5938
.sym 18550 $abc$38833$n3506
.sym 18551 basesoc_uart_phy_tx_bitcount[2]
.sym 18552 basesoc_uart_phy_tx_bitcount[3]
.sym 18561 VexRiscv._zz_79_[20]
.sym 18563 VexRiscv._zz_79_[16]
.sym 18566 $abc$38833$n6358_1
.sym 18669 $abc$38833$n5932
.sym 18673 basesoc_uart_phy_tx_bitcount[0]
.sym 18676 $abc$38833$n2176
.sym 18817 $abc$38833$n2176
.sym 18895 spiflash_bus_dat_r[24]
.sym 18903 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 18905 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 18907 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 18910 VexRiscv._zz_135_[22]
.sym 18912 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 18913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18914 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 18915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18934 spiflash_bus_dat_r[29]
.sym 18935 spiflash_bus_dat_r[17]
.sym 18938 $abc$38833$n6150
.sym 18940 $abc$38833$n6176_1
.sym 18941 $abc$38833$n6172_1
.sym 18942 spiflash_bus_dat_r[30]
.sym 18944 spiflash_bus_dat_r[27]
.sym 18946 spiflash_bus_dat_r[25]
.sym 18948 $abc$38833$n6166_1
.sym 18953 $abc$38833$n147
.sym 18954 $abc$38833$n6170_1
.sym 18960 spiflash_bus_dat_r[28]
.sym 18961 spiflash_bus_dat_r[24]
.sym 18962 $abc$38833$n6174_1
.sym 18963 slave_sel_r[1]
.sym 18964 $abc$38833$n6164_1
.sym 18966 $abc$38833$n6174_1
.sym 18967 spiflash_bus_dat_r[29]
.sym 18969 slave_sel_r[1]
.sym 18972 $abc$38833$n6176_1
.sym 18973 spiflash_bus_dat_r[30]
.sym 18974 slave_sel_r[1]
.sym 18979 slave_sel_r[1]
.sym 18980 spiflash_bus_dat_r[28]
.sym 18981 $abc$38833$n6172_1
.sym 18985 spiflash_bus_dat_r[25]
.sym 18986 slave_sel_r[1]
.sym 18987 $abc$38833$n6166_1
.sym 18996 spiflash_bus_dat_r[24]
.sym 18997 $abc$38833$n6164_1
.sym 18998 slave_sel_r[1]
.sym 19002 spiflash_bus_dat_r[17]
.sym 19003 $abc$38833$n6150
.sym 19005 slave_sel_r[1]
.sym 19008 slave_sel_r[1]
.sym 19009 spiflash_bus_dat_r[27]
.sym 19010 $abc$38833$n6170_1
.sym 19013 por_clk
.sym 19014 $abc$38833$n147
.sym 19023 VexRiscv.lastStagePc[16]
.sym 19025 VexRiscv.lastStagePc[11]
.sym 19028 spiflash_bus_dat_r[30]
.sym 19029 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 19030 basesoc_vexriscv_dbus_adr[8]
.sym 19031 $abc$38833$n6172_1
.sym 19034 array_muxed1[26]
.sym 19035 spiflash_bus_dat_r[17]
.sym 19036 $abc$38833$n6106_1
.sym 19037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 19038 $abc$38833$n6160_1
.sym 19039 slave_sel_r[2]
.sym 19041 $abc$38833$n6158_1
.sym 19044 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 19049 spiflash_miso1
.sym 19052 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 19056 slave_sel_r[1]
.sym 19058 slave_sel_r[1]
.sym 19061 VexRiscv.lastStagePc[11]
.sym 19068 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 19072 VexRiscv.lastStagePc[5]
.sym 19073 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 19078 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 19081 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 19096 spiflash_bus_dat_r[23]
.sym 19103 spiflash_bus_dat_r[20]
.sym 19104 spiflash_bus_dat_r[19]
.sym 19111 $abc$38833$n6154
.sym 19113 slave_sel_r[1]
.sym 19115 slave_sel_r[1]
.sym 19116 $abc$38833$n147
.sym 19117 $abc$38833$n6162_1
.sym 19123 $abc$38833$n6156
.sym 19147 spiflash_bus_dat_r[20]
.sym 19148 $abc$38833$n6156
.sym 19149 slave_sel_r[1]
.sym 19153 $abc$38833$n6154
.sym 19154 spiflash_bus_dat_r[19]
.sym 19156 slave_sel_r[1]
.sym 19166 slave_sel_r[1]
.sym 19167 spiflash_bus_dat_r[23]
.sym 19168 $abc$38833$n6162_1
.sym 19176 por_clk
.sym 19177 $abc$38833$n147
.sym 19182 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 19184 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 19185 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 19186 spiflash_bus_dat_r[23]
.sym 19188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 19189 slave_sel[2]
.sym 19193 $abc$38833$n2468
.sym 19194 VexRiscv.CsrPlugin_mepc[16]
.sym 19196 array_muxed0[11]
.sym 19197 array_muxed1[31]
.sym 19198 array_muxed1[16]
.sym 19200 spiflash_bus_dat_r[19]
.sym 19202 $abc$38833$n147
.sym 19204 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 19207 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 19210 VexRiscv.CsrPlugin_mtval[9]
.sym 19211 $abc$38833$n4454
.sym 19228 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 19230 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 19234 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 19246 VexRiscv.CsrPlugin_hadException
.sym 19254 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 19259 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 19266 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 19298 VexRiscv.CsrPlugin_hadException
.sym 19299 por_clk
.sym 19301 VexRiscv._zz_79_[5]
.sym 19302 $abc$38833$n4442
.sym 19303 $abc$38833$n4436
.sym 19304 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 19305 $abc$38833$n5491
.sym 19306 $abc$38833$n5492
.sym 19307 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 19308 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 19311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19312 $abc$38833$n6106_1
.sym 19314 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 19315 array_muxed1[17]
.sym 19316 $abc$38833$n2468
.sym 19319 $abc$38833$n2468
.sym 19320 $abc$38833$n3623_1
.sym 19321 array_muxed0[6]
.sym 19323 spram_wren0
.sym 19324 $abc$38833$n3739_1
.sym 19326 VexRiscv.CsrPlugin_mtval[30]
.sym 19328 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 19329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 19330 VexRiscv.CsrPlugin_mepc[30]
.sym 19331 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 19332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 19333 grant
.sym 19334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 19335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 19336 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19343 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 19344 $abc$38833$n4416
.sym 19345 $abc$38833$n4431
.sym 19347 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 19350 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 19352 $abc$38833$n4415
.sym 19353 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 19354 $abc$38833$n151
.sym 19355 $abc$38833$n151
.sym 19356 $abc$38833$n4494_1
.sym 19359 VexRiscv._zz_190_
.sym 19360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19362 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 19363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 19364 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 19367 VexRiscv._zz_190_
.sym 19369 $abc$38833$n2468
.sym 19370 $abc$38833$n4493
.sym 19372 $abc$38833$n4430
.sym 19381 $abc$38833$n4415
.sym 19382 $abc$38833$n4416
.sym 19387 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 19388 $abc$38833$n151
.sym 19389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19390 VexRiscv._zz_190_
.sym 19393 $abc$38833$n4493
.sym 19395 $abc$38833$n4494_1
.sym 19399 VexRiscv._zz_190_
.sym 19400 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 19401 $abc$38833$n151
.sym 19402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 19405 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 19406 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 19407 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 19408 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 19417 $abc$38833$n4430
.sym 19419 $abc$38833$n4431
.sym 19421 $abc$38833$n2468
.sym 19422 por_clk
.sym 19424 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 19425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 19426 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 19427 $abc$38833$n6346
.sym 19428 $abc$38833$n4454
.sym 19429 VexRiscv._zz_10_[0]
.sym 19430 $abc$38833$n3102
.sym 19431 VexRiscv._zz_10_[1]
.sym 19434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 19435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 19436 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 19437 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 19438 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 19439 $abc$38833$n4313_1
.sym 19440 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 19441 $abc$38833$n4431
.sym 19442 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 19444 VexRiscv._zz_41_[11]
.sym 19445 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 19447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 19448 array_muxed0[8]
.sym 19449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 19451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19452 VexRiscv._zz_41_[16]
.sym 19454 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 19455 VexRiscv._zz_10_[1]
.sym 19456 array_muxed0[7]
.sym 19457 array_muxed0[3]
.sym 19458 $abc$38833$n4430
.sym 19465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 19466 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 19467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 19469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 19470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 19472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 19474 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19475 $abc$38833$n151
.sym 19478 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 19479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 19480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19486 $abc$38833$n3689
.sym 19488 VexRiscv._zz_190_
.sym 19489 basesoc_vexriscv_dbus_adr[8]
.sym 19493 grant
.sym 19494 basesoc_vexriscv_ibus_adr[8]
.sym 19501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 19505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 19510 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 19518 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 19522 basesoc_vexriscv_ibus_adr[8]
.sym 19523 basesoc_vexriscv_dbus_adr[8]
.sym 19525 grant
.sym 19528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 19530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 19531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 19535 $abc$38833$n151
.sym 19537 VexRiscv._zz_190_
.sym 19540 $abc$38833$n3689
.sym 19541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19542 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 19543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19544 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 19545 por_clk
.sym 19547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 19548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 19549 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 19550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 19551 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 19552 $abc$38833$n3414_1
.sym 19553 $abc$38833$n6307_1
.sym 19554 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 19555 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 19556 VexRiscv._zz_10_[0]
.sym 19557 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 19558 array_muxed1[18]
.sym 19559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 19560 $abc$38833$n151
.sym 19561 $abc$38833$n151
.sym 19562 VexRiscv._zz_192_
.sym 19563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 19564 $abc$38833$n6344_1
.sym 19566 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 19567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 19568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 19571 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 19572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 19573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 19574 VexRiscv._zz_190_
.sym 19575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 19576 $abc$38833$n6307_1
.sym 19577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19578 VexRiscv.lastStagePc[12]
.sym 19579 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 19580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 19581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 19595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 19597 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 19602 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 19604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 19607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 19611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 19613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 19617 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 19624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 19627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 19633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 19639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 19645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 19646 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 19654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 19657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 19663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 19667 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 19668 por_clk
.sym 19670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 19671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 19672 $abc$38833$n4931
.sym 19673 $abc$38833$n4356
.sym 19674 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 19675 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 19676 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 19677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 19678 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 19679 $PACKER_VCC_NET
.sym 19680 basesoc_vexriscv_dbus_adr[7]
.sym 19681 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 19682 $abc$38833$n2468
.sym 19683 basesoc_vexriscv_ibus_adr[3]
.sym 19684 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 19685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 19686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 19687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 19688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 19689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 19690 $abc$38833$n3443_1
.sym 19691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 19692 VexRiscv._zz_135_[22]
.sym 19693 basesoc_vexriscv_ibus_adr[6]
.sym 19694 VexRiscv.execute_arbitration_isValid
.sym 19695 basesoc_vexriscv_ibus_adr[6]
.sym 19696 $abc$38833$n2417
.sym 19697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 19698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 19699 basesoc_vexriscv_ibus_adr[3]
.sym 19700 VexRiscv._zz_190_
.sym 19701 VexRiscv._zz_192_
.sym 19702 $abc$38833$n3692
.sym 19703 VexRiscv._zz_170_[1]
.sym 19704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 19705 $abc$38833$n3624_1
.sym 19712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 19716 $abc$38833$n3414_1
.sym 19717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 19718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 19721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19722 $abc$38833$n2417
.sym 19724 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 19726 $abc$38833$n3855
.sym 19727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 19728 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 19729 $abc$38833$n151
.sym 19730 grant
.sym 19733 basesoc_vexriscv_dbus_adr[7]
.sym 19736 VexRiscv._zz_190_
.sym 19738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 19739 basesoc_vexriscv_ibus_adr[7]
.sym 19740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 19742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 19745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 19746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 19747 $abc$38833$n3414_1
.sym 19750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19758 $abc$38833$n3855
.sym 19763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 19764 $abc$38833$n3414_1
.sym 19765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 19768 basesoc_vexriscv_dbus_adr[7]
.sym 19769 grant
.sym 19771 basesoc_vexriscv_ibus_adr[7]
.sym 19774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 19775 VexRiscv._zz_190_
.sym 19776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 19777 $abc$38833$n151
.sym 19782 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 19783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 19787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 19789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 19790 $abc$38833$n2417
.sym 19791 por_clk
.sym 19792 VexRiscv.reset_$glb_sr
.sym 19793 array_muxed1[20]
.sym 19794 VexRiscv._zz_190_
.sym 19795 $abc$38833$n3418_1
.sym 19796 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 19797 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 19798 basesoc_vexriscv_dbus_we
.sym 19799 array_muxed1[22]
.sym 19800 $abc$38833$n2417
.sym 19802 VexRiscv._zz_285_[1]
.sym 19803 VexRiscv._zz_285_[1]
.sym 19804 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 19805 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 19806 $abc$38833$n2482
.sym 19807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 19808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 19809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 19810 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 19811 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 19812 $abc$38833$n6348_1
.sym 19813 $abc$38833$n4932
.sym 19814 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 19815 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 19816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 19817 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 19818 $abc$38833$n3953
.sym 19819 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 19820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 19821 VexRiscv.CsrPlugin_mepc[8]
.sym 19822 $abc$38833$n3414_1
.sym 19823 $abc$38833$n3623_1
.sym 19824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 19825 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 19826 $abc$38833$n3844
.sym 19827 VexRiscv.lastStagePc[2]
.sym 19828 VexRiscv._zz_190_
.sym 19835 $abc$38833$n151
.sym 19836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 19837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 19838 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 19839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 19841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 19842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 19843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 19846 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 19847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 19849 $abc$38833$n3381_1
.sym 19850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 19851 VexRiscv._zz_190_
.sym 19854 VexRiscv.execute_arbitration_isValid
.sym 19860 VexRiscv.decode_to_execute_IS_CSR
.sym 19861 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 19865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 19867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 19873 $abc$38833$n151
.sym 19874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 19875 VexRiscv._zz_190_
.sym 19876 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 19881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 19885 VexRiscv.decode_to_execute_IS_CSR
.sym 19886 VexRiscv.execute_arbitration_isValid
.sym 19894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 19897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 19898 $abc$38833$n3381_1
.sym 19899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 19906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 19909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 19910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 19912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 19913 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 19914 por_clk
.sym 19916 VexRiscv.CsrPlugin_mepc[8]
.sym 19917 $abc$38833$n3768
.sym 19918 $abc$38833$n4344
.sym 19919 VexRiscv.CsrPlugin_mepc[2]
.sym 19920 $abc$38833$n4938
.sym 19921 $abc$38833$n4214_1
.sym 19922 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 19923 $abc$38833$n5472
.sym 19924 VexRiscv.decode_to_execute_RS2[16]
.sym 19925 $abc$38833$n4497
.sym 19926 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 19927 VexRiscv.decode_to_execute_RS2[16]
.sym 19928 $abc$38833$n4313_1
.sym 19929 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 19930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 19931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 19932 $abc$38833$n3855
.sym 19933 basesoc_vexriscv_ibus_adr[8]
.sym 19935 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 19936 $abc$38833$n3624_1
.sym 19938 VexRiscv._zz_129_[6]
.sym 19939 $abc$38833$n3418_1
.sym 19940 $abc$38833$n3418_1
.sym 19941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 19942 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 19943 $abc$38833$n3624_1
.sym 19944 $abc$38833$n3953
.sym 19945 basesoc_vexriscv_ibus_adr[14]
.sym 19946 $abc$38833$n2482
.sym 19947 $abc$38833$n5472
.sym 19948 VexRiscv._zz_151_[8]
.sym 19949 VexRiscv.CsrPlugin_mepc[8]
.sym 19950 VexRiscv.decode_to_execute_RS2[22]
.sym 19951 $abc$38833$n3768
.sym 19957 $abc$38833$n4178_1
.sym 19958 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 19960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19961 $abc$38833$n4191_1
.sym 19964 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 19968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 19969 VexRiscv._zz_200_[8]
.sym 19970 $abc$38833$n6453_1
.sym 19976 VexRiscv._zz_135_[22]
.sym 19977 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 19978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 19982 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 19986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19987 VexRiscv.CsrPlugin_mtval[8]
.sym 19991 VexRiscv._zz_135_[22]
.sym 19992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19998 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 20002 $abc$38833$n6453_1
.sym 20004 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 20010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 20015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 20026 $abc$38833$n4191_1
.sym 20027 VexRiscv._zz_200_[8]
.sym 20028 $abc$38833$n4178_1
.sym 20029 VexRiscv.CsrPlugin_mtval[8]
.sym 20033 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 20036 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 20037 por_clk
.sym 20039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 20040 $abc$38833$n3925_1
.sym 20041 $abc$38833$n4883
.sym 20042 $abc$38833$n6442_1
.sym 20043 $abc$38833$n3939
.sym 20044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 20045 $abc$38833$n3931_1
.sym 20046 $abc$38833$n3926
.sym 20050 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 20051 $abc$38833$n5955_1
.sym 20052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 20053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 20054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 20055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 20056 $abc$38833$n3695_1
.sym 20057 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 20058 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 20061 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 20062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20063 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 20065 VexRiscv.lastStagePc[12]
.sym 20068 $abc$38833$n6307_1
.sym 20069 VexRiscv.CsrPlugin_interrupt_valid
.sym 20070 $abc$38833$n3926
.sym 20071 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 20072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 20073 $abc$38833$n3953
.sym 20074 basesoc_vexriscv_ibus_adr[16]
.sym 20080 $abc$38833$n6452_1
.sym 20081 $abc$38833$n6450_1
.sym 20082 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20083 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 20084 $abc$38833$n3401_1
.sym 20085 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 20086 $abc$38833$n3706_1
.sym 20087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 20088 $abc$38833$n3729
.sym 20089 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 20092 $abc$38833$n3717
.sym 20093 $abc$38833$n6447_1
.sym 20094 $abc$38833$n3926
.sym 20095 VexRiscv.CsrPlugin_interrupt_valid
.sym 20097 $abc$38833$n3925_1
.sym 20100 $abc$38833$n3418_1
.sym 20102 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 20103 $abc$38833$n3624_1
.sym 20106 $abc$38833$n3730
.sym 20107 $abc$38833$n6442_1
.sym 20108 $abc$38833$n6451_1
.sym 20111 $abc$38833$n3718_1
.sym 20113 $abc$38833$n6442_1
.sym 20114 $abc$38833$n6451_1
.sym 20115 $abc$38833$n6447_1
.sym 20116 $abc$38833$n3926
.sym 20119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 20120 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20121 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 20122 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20126 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 20131 $abc$38833$n3624_1
.sym 20132 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 20134 $abc$38833$n3401_1
.sym 20137 VexRiscv.CsrPlugin_interrupt_valid
.sym 20139 $abc$38833$n3718_1
.sym 20140 $abc$38833$n3729
.sym 20143 $abc$38833$n6450_1
.sym 20144 $abc$38833$n6452_1
.sym 20145 $abc$38833$n3925_1
.sym 20151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 20155 $abc$38833$n3717
.sym 20156 $abc$38833$n3418_1
.sym 20157 $abc$38833$n3730
.sym 20158 $abc$38833$n3706_1
.sym 20159 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 20160 por_clk
.sym 20162 $abc$38833$n6424_1
.sym 20163 VexRiscv.lastStagePc[5]
.sym 20164 $abc$38833$n6446_1
.sym 20165 $abc$38833$n3945
.sym 20166 $abc$38833$n6451_1
.sym 20167 $abc$38833$n6302_1
.sym 20168 VexRiscv.lastStagePc[20]
.sym 20169 VexRiscv.lastStagePc[12]
.sym 20171 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 20173 $abc$38833$n5986_1
.sym 20174 $abc$38833$n5985_1
.sym 20175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 20177 $abc$38833$n3763_1
.sym 20178 $abc$38833$n3351_1
.sym 20179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 20180 basesoc_vexriscv_ibus_adr[6]
.sym 20181 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 20182 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 20183 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 20184 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 20185 array_muxed0[9]
.sym 20186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 20187 $abc$38833$n3692
.sym 20188 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 20189 $abc$38833$n6429_1
.sym 20190 VexRiscv.decode_to_execute_IS_MUL
.sym 20191 basesoc_vexriscv_ibus_adr[3]
.sym 20192 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20193 basesoc_vexriscv_dbus_adr[14]
.sym 20194 VexRiscv._zz_192_
.sym 20195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 20196 VexRiscv.execute_arbitration_isValid
.sym 20197 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20203 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20204 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20206 $abc$38833$n5485
.sym 20207 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 20212 $abc$38833$n3418_1
.sym 20213 $abc$38833$n6429_1
.sym 20214 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 20216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20219 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 20221 $abc$38833$n6446_1
.sym 20222 $abc$38833$n6344_1
.sym 20223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 20227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20228 $abc$38833$n5470
.sym 20230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 20231 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 20236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 20237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 20238 $abc$38833$n3418_1
.sym 20239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 20242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20248 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20254 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 20255 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 20256 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20257 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20261 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20266 $abc$38833$n6429_1
.sym 20267 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20268 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20269 $abc$38833$n6446_1
.sym 20272 $abc$38833$n5470
.sym 20273 $abc$38833$n6344_1
.sym 20274 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 20275 $abc$38833$n5485
.sym 20281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20282 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 20283 por_clk
.sym 20285 basesoc_vexriscv_ibus_adr[15]
.sym 20286 $abc$38833$n3388_1
.sym 20287 basesoc_vexriscv_ibus_adr[29]
.sym 20288 $abc$38833$n6425_1
.sym 20289 basesoc_vexriscv_ibus_adr[26]
.sym 20290 basesoc_vexriscv_ibus_adr[16]
.sym 20291 $abc$38833$n4376
.sym 20292 basesoc_vexriscv_ibus_adr[9]
.sym 20294 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 20295 VexRiscv._zz_41_[20]
.sym 20296 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 20297 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20298 $abc$38833$n3401_1
.sym 20299 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 20300 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20301 basesoc_vexriscv_ibus_adr[22]
.sym 20302 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 20303 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20304 VexRiscv._zz_41_[12]
.sym 20305 basesoc_vexriscv_ibus_adr[21]
.sym 20306 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 20307 count[4]
.sym 20308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 20309 $abc$38833$n4244_1
.sym 20310 $abc$38833$n3953
.sym 20311 basesoc_vexriscv_dbus_adr[28]
.sym 20312 $abc$38833$n5519
.sym 20313 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 20314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 20315 $abc$38833$n3730
.sym 20316 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 20317 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 20318 VexRiscv.lastStagePc[2]
.sym 20319 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 20320 VexRiscv._zz_190_
.sym 20326 $abc$38833$n3458_1
.sym 20328 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 20329 $abc$38833$n151
.sym 20331 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 20333 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 20334 $abc$38833$n4314_1
.sym 20335 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20337 VexRiscv._zz_286_[8]
.sym 20338 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20339 VexRiscv.CsrPlugin_exception
.sym 20340 $abc$38833$n4315_1
.sym 20342 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 20344 $abc$38833$n149
.sym 20348 VexRiscv._zz_41_[12]
.sym 20349 VexRiscv.dBus_cmd_payload_wr
.sym 20350 VexRiscv.decode_to_execute_IS_MUL
.sym 20355 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20356 VexRiscv._zz_41_[20]
.sym 20359 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20360 $abc$38833$n4315_1
.sym 20361 VexRiscv.CsrPlugin_exception
.sym 20362 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20366 VexRiscv._zz_41_[12]
.sym 20372 VexRiscv._zz_41_[20]
.sym 20377 $abc$38833$n151
.sym 20378 $abc$38833$n3458_1
.sym 20379 $abc$38833$n4314_1
.sym 20380 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20385 VexRiscv._zz_286_[8]
.sym 20391 VexRiscv.dBus_cmd_payload_wr
.sym 20395 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 20396 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 20397 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 20398 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 20403 VexRiscv.decode_to_execute_IS_MUL
.sym 20405 $abc$38833$n149
.sym 20406 por_clk
.sym 20408 $abc$38833$n3491
.sym 20409 $abc$38833$n6429_1
.sym 20410 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 20411 $abc$38833$n4220_1
.sym 20412 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 20413 $abc$38833$n3490
.sym 20414 $abc$38833$n3386_1
.sym 20415 $abc$38833$n4478_1
.sym 20416 count[9]
.sym 20417 $abc$38833$n5640
.sym 20418 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 20420 count[6]
.sym 20421 basesoc_vexriscv_ibus_adr[11]
.sym 20422 VexRiscv.lastStagePc[18]
.sym 20423 VexRiscv._zz_286_[8]
.sym 20424 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 20425 basesoc_vexriscv_ibus_adr[14]
.sym 20426 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 20427 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 20429 VexRiscv._zz_41_[30]
.sym 20430 VexRiscv.memory_arbitration_isValid
.sym 20431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 20432 $abc$38833$n3768
.sym 20433 VexRiscv.decode_to_execute_RS2[28]
.sym 20434 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 20435 $abc$38833$n3624_1
.sym 20436 $abc$38833$n3953
.sym 20437 grant
.sym 20438 $abc$38833$n2482
.sym 20439 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 20440 $abc$38833$n5472
.sym 20442 $abc$38833$n3350_1
.sym 20443 $abc$38833$n4191_1
.sym 20449 VexRiscv.decode_to_execute_RS2[28]
.sym 20450 $abc$38833$n3351_1
.sym 20452 VexRiscv._zz_35_[5]
.sym 20456 $abc$38833$n7470
.sym 20457 $abc$38833$n4875
.sym 20458 VexRiscv._zz_29_
.sym 20461 VexRiscv._zz_236_[1]
.sym 20464 $abc$38833$n5578
.sym 20466 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 20469 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 20470 slave_sel[2]
.sym 20471 VexRiscv._zz_170_[1]
.sym 20473 VexRiscv.lastStageIsFiring
.sym 20474 $abc$38833$n5632
.sym 20477 VexRiscv.decode_to_execute_RS2[18]
.sym 20478 VexRiscv._zz_236_[0]
.sym 20480 VexRiscv._zz_129_[2]
.sym 20482 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 20488 $abc$38833$n7470
.sym 20495 $abc$38833$n3351_1
.sym 20497 slave_sel[2]
.sym 20501 $abc$38833$n5578
.sym 20502 VexRiscv._zz_35_[5]
.sym 20503 $abc$38833$n5632
.sym 20506 VexRiscv._zz_129_[2]
.sym 20508 VexRiscv._zz_170_[1]
.sym 20509 VexRiscv.decode_to_execute_RS2[18]
.sym 20512 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 20518 VexRiscv._zz_236_[0]
.sym 20519 VexRiscv._zz_236_[1]
.sym 20520 VexRiscv._zz_29_
.sym 20521 VexRiscv.lastStageIsFiring
.sym 20524 $abc$38833$n4875
.sym 20525 VexRiscv.decode_to_execute_RS2[28]
.sym 20527 VexRiscv._zz_170_[1]
.sym 20528 $abc$38833$n7876_$glb_ce
.sym 20529 por_clk
.sym 20531 $abc$38833$n5973_1
.sym 20532 $abc$38833$n4278_1
.sym 20533 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 20534 $abc$38833$n3350_1
.sym 20535 slave_sel[1]
.sym 20536 $abc$38833$n3607_1
.sym 20537 $abc$38833$n3489
.sym 20538 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 20539 $abc$38833$n112
.sym 20540 $abc$38833$n3806
.sym 20541 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20542 VexRiscv._zz_163_[0]
.sym 20543 basesoc_vexriscv_ibus_adr[28]
.sym 20544 $abc$38833$n3386_1
.sym 20545 $abc$38833$n5580
.sym 20546 VexRiscv._zz_35_[5]
.sym 20547 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 20549 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20550 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20551 $abc$38833$n5955_1
.sym 20552 $abc$38833$n5595_1
.sym 20553 VexRiscv.CsrPlugin_mtval[26]
.sym 20554 VexRiscv.memory_arbitration_isValid
.sym 20555 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 20556 $abc$38833$n6307_1
.sym 20557 $abc$38833$n5664_1
.sym 20558 $abc$38833$n5631_1
.sym 20559 VexRiscv._zz_197_
.sym 20560 basesoc_vexriscv_dbus_adr[26]
.sym 20561 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 20562 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 20563 VexRiscv.decode_to_execute_RS2[18]
.sym 20564 $abc$38833$n3953
.sym 20565 VexRiscv.CsrPlugin_interrupt_valid
.sym 20574 $abc$38833$n3731
.sym 20575 VexRiscv._zz_198_
.sym 20576 VexRiscv._zz_36_[2]
.sym 20577 VexRiscv._zz_197_
.sym 20578 $abc$38833$n3762
.sym 20579 $abc$38833$n3352
.sym 20580 $abc$38833$n3603_1
.sym 20581 basesoc_vexriscv_dbus_cyc
.sym 20582 VexRiscv._zz_200_[10]
.sym 20583 VexRiscv.execute_arbitration_isValid
.sym 20585 $abc$38833$n3763_1
.sym 20587 $abc$38833$n3771_1
.sym 20588 VexRiscv.CsrPlugin_mtval[10]
.sym 20591 basesoc_vexriscv_ibus_adr[22]
.sym 20592 $abc$38833$n3768
.sym 20593 $abc$38833$n3495
.sym 20594 basesoc_vexriscv_dbus_adr[22]
.sym 20597 grant
.sym 20598 VexRiscv._zz_17_
.sym 20599 $abc$38833$n149
.sym 20600 $abc$38833$n4178_1
.sym 20601 VexRiscv._zz_170_[1]
.sym 20602 $abc$38833$n3489
.sym 20603 $abc$38833$n4191_1
.sym 20606 $abc$38833$n3603_1
.sym 20607 $abc$38833$n3762
.sym 20611 $abc$38833$n3352
.sym 20612 basesoc_vexriscv_dbus_cyc
.sym 20614 grant
.sym 20617 $abc$38833$n4191_1
.sym 20618 VexRiscv._zz_200_[10]
.sym 20619 VexRiscv.CsrPlugin_mtval[10]
.sym 20620 $abc$38833$n4178_1
.sym 20623 VexRiscv._zz_17_
.sym 20624 $abc$38833$n3731
.sym 20626 VexRiscv.execute_arbitration_isValid
.sym 20629 $abc$38833$n3771_1
.sym 20630 VexRiscv._zz_198_
.sym 20631 VexRiscv._zz_170_[1]
.sym 20632 VexRiscv._zz_197_
.sym 20636 basesoc_vexriscv_dbus_adr[22]
.sym 20637 basesoc_vexriscv_ibus_adr[22]
.sym 20638 grant
.sym 20641 $abc$38833$n3768
.sym 20642 $abc$38833$n3495
.sym 20643 $abc$38833$n3763_1
.sym 20644 $abc$38833$n3489
.sym 20650 VexRiscv._zz_36_[2]
.sym 20651 $abc$38833$n149
.sym 20652 por_clk
.sym 20654 array_muxed0[3]
.sym 20655 basesoc_vexriscv_dbus_adr[14]
.sym 20656 $abc$38833$n3606_1
.sym 20657 basesoc_vexriscv_dbus_adr[27]
.sym 20658 basesoc_vexriscv_dbus_adr[3]
.sym 20659 array_muxed0[4]
.sym 20660 basesoc_vexriscv_dbus_adr[22]
.sym 20661 basesoc_vexriscv_dbus_adr[4]
.sym 20662 $abc$38833$n5599_1
.sym 20663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 20664 VexRiscv._zz_163_[16]
.sym 20666 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 20668 $abc$38833$n5954_1
.sym 20669 VexRiscv.execute_arbitration_isValid
.sym 20670 VexRiscv._zz_287_[0]
.sym 20671 VexRiscv._zz_198_
.sym 20672 VexRiscv._zz_36_[2]
.sym 20673 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 20674 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 20675 $abc$38833$n3771_1
.sym 20676 VexRiscv._zz_328_
.sym 20677 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 20678 $abc$38833$n5687_1
.sym 20679 basesoc_vexriscv_ibus_adr[3]
.sym 20680 VexRiscv._zz_170_[1]
.sym 20682 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 20683 VexRiscv._zz_328_
.sym 20684 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 20685 $abc$38833$n2399
.sym 20686 $abc$38833$n4178_1
.sym 20687 VexRiscv._zz_170_[1]
.sym 20688 $abc$38833$n5578
.sym 20689 basesoc_vexriscv_dbus_adr[14]
.sym 20696 $abc$38833$n149
.sym 20698 $abc$38833$n3494
.sym 20699 basesoc_vexriscv_ibus_adr[23]
.sym 20701 basesoc_vexriscv_ibus_adr[8]
.sym 20702 basesoc_vexriscv_dbus_adr[23]
.sym 20703 VexRiscv.lastStageIsFiring
.sym 20704 VexRiscv._zz_29_
.sym 20706 $abc$38833$n3605_1
.sym 20707 grant
.sym 20708 $abc$38833$n3495
.sym 20709 $abc$38833$n3489
.sym 20710 $abc$38833$n3604_1
.sym 20711 VexRiscv._zz_35_[6]
.sym 20712 VexRiscv.memory_arbitration_isValid
.sym 20713 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20715 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20717 $abc$38833$n151
.sym 20718 $abc$38833$n3492
.sym 20720 VexRiscv.memory_arbitration_isValid
.sym 20721 $abc$38833$n3606_1
.sym 20723 VexRiscv._zz_15_
.sym 20725 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 20726 $abc$38833$n3492
.sym 20729 $abc$38833$n3606_1
.sym 20730 $abc$38833$n3604_1
.sym 20731 $abc$38833$n3492
.sym 20734 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 20735 basesoc_vexriscv_ibus_adr[8]
.sym 20737 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20740 VexRiscv._zz_29_
.sym 20741 VexRiscv._zz_15_
.sym 20742 VexRiscv.memory_arbitration_isValid
.sym 20743 VexRiscv.lastStageIsFiring
.sym 20746 grant
.sym 20747 $abc$38833$n3495
.sym 20748 basesoc_vexriscv_dbus_adr[23]
.sym 20749 basesoc_vexriscv_ibus_adr[23]
.sym 20752 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20753 $abc$38833$n149
.sym 20754 $abc$38833$n151
.sym 20755 VexRiscv.memory_arbitration_isValid
.sym 20759 VexRiscv._zz_35_[6]
.sym 20765 $abc$38833$n3489
.sym 20766 $abc$38833$n3492
.sym 20767 $abc$38833$n3494
.sym 20770 grant
.sym 20771 $abc$38833$n3605_1
.sym 20772 basesoc_vexriscv_dbus_adr[23]
.sym 20773 basesoc_vexriscv_ibus_adr[23]
.sym 20775 por_clk
.sym 20776 VexRiscv.reset_$glb_sr
.sym 20777 $abc$38833$n6308_1
.sym 20778 $abc$38833$n5686
.sym 20779 $abc$38833$n5496
.sym 20780 $abc$38833$n6021_1
.sym 20781 basesoc_bus_wishbone_ack
.sym 20782 $abc$38833$n4242_1
.sym 20783 $abc$38833$n4241_1
.sym 20784 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 20785 VexRiscv.lastStageIsFiring
.sym 20786 array_muxed0[4]
.sym 20787 VexRiscv._zz_79_[6]
.sym 20789 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 20790 $abc$38833$n149
.sym 20791 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20792 $abc$38833$n3605_1
.sym 20793 VexRiscv.decode_to_execute_RS2[16]
.sym 20794 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 20795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 20796 $abc$38833$n5381_1
.sym 20797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 20798 basesoc_vexriscv_ibus_adr[21]
.sym 20799 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 20801 VexRiscv.CsrPlugin_mepc[30]
.sym 20802 VexRiscv.CsrPlugin_mtval[15]
.sym 20803 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20804 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 20805 $abc$38833$n5519
.sym 20806 $abc$38833$n4241_1
.sym 20807 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 20808 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 20809 $abc$38833$n4244_1
.sym 20810 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 20811 $abc$38833$n6022_1
.sym 20812 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 20820 $abc$38833$n5954_1
.sym 20824 $abc$38833$n5665
.sym 20825 $abc$38833$n5470
.sym 20828 $abc$38833$n5578
.sym 20829 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 20830 $abc$38833$n3386_1
.sym 20831 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 20833 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 20834 $abc$38833$n5381_1
.sym 20835 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 20836 $abc$38833$n6348_1
.sym 20838 VexRiscv._zz_35_[8]
.sym 20841 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 20844 $abc$38833$n5496
.sym 20845 $abc$38833$n2399
.sym 20846 $abc$38833$n5986_1
.sym 20849 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 20851 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 20857 $abc$38833$n5578
.sym 20858 $abc$38833$n5665
.sym 20860 VexRiscv._zz_35_[8]
.sym 20863 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 20865 $abc$38833$n5381_1
.sym 20866 $abc$38833$n3386_1
.sym 20869 $abc$38833$n5470
.sym 20870 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 20871 $abc$38833$n5496
.sym 20872 $abc$38833$n6348_1
.sym 20876 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 20883 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 20887 VexRiscv._zz_35_[8]
.sym 20888 $abc$38833$n5986_1
.sym 20889 $abc$38833$n5954_1
.sym 20896 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 20897 $abc$38833$n2399
.sym 20898 por_clk
.sym 20899 VexRiscv.reset_$glb_sr
.sym 20900 $abc$38833$n5514_1
.sym 20901 VexRiscv.CsrPlugin_mepc[26]
.sym 20902 VexRiscv.CsrPlugin_mepc[15]
.sym 20903 VexRiscv.CsrPlugin_mepc[25]
.sym 20904 $abc$38833$n4370
.sym 20905 $abc$38833$n5516_1
.sym 20906 VexRiscv.CsrPlugin_mepc[30]
.sym 20907 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 20908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20909 VexRiscv._zz_36_[7]
.sym 20910 VexRiscv._zz_79_[0]
.sym 20912 VexRiscv._zz_200_[9]
.sym 20913 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 20914 $abc$38833$n5578
.sym 20915 $abc$38833$n6021_1
.sym 20916 $abc$38833$n5954_1
.sym 20917 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 20918 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20919 basesoc_counter[1]
.sym 20920 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20921 $abc$38833$n5423
.sym 20922 VexRiscv._zz_200_[27]
.sym 20923 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 20924 $abc$38833$n5615_1
.sym 20925 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 20927 $abc$38833$n3624_1
.sym 20928 $abc$38833$n5472
.sym 20930 basesoc_counter[0]
.sym 20931 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 20932 $abc$38833$n6029
.sym 20933 $abc$38833$n5514_1
.sym 20934 basesoc_vexriscv_ibus_adr[0]
.sym 20935 $abc$38833$n4191_1
.sym 20941 basesoc_vexriscv_ibus_adr[0]
.sym 20942 $abc$38833$n3386_1
.sym 20945 $abc$38833$n3353_1
.sym 20951 basesoc_vexriscv_ibus_adr[1]
.sym 20952 $abc$38833$n2115
.sym 20953 $PACKER_GND_NET
.sym 20955 basesoc_vexriscv_ibus_adr[2]
.sym 20956 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 20957 VexRiscv.CsrPlugin_mepc[26]
.sym 20958 VexRiscv.lastStagePc[30]
.sym 20959 $abc$38833$n5423
.sym 20960 VexRiscv.CsrPlugin_mepc[25]
.sym 20962 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20963 VexRiscv.CsrPlugin_mepc[30]
.sym 20964 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 20966 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20967 $abc$38833$n2479
.sym 20968 VexRiscv.lastStagePc[25]
.sym 20969 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 20970 VexRiscv.lastStagePc[26]
.sym 20971 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 20972 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20974 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 20975 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 20976 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20977 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20980 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20981 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20982 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 20983 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20989 $PACKER_GND_NET
.sym 20992 VexRiscv.CsrPlugin_mepc[25]
.sym 20993 VexRiscv.lastStagePc[25]
.sym 20994 $abc$38833$n2479
.sym 20998 VexRiscv.CsrPlugin_mepc[26]
.sym 20999 $abc$38833$n2479
.sym 21000 VexRiscv.lastStagePc[26]
.sym 21004 $abc$38833$n2479
.sym 21006 VexRiscv.lastStagePc[30]
.sym 21007 VexRiscv.CsrPlugin_mepc[30]
.sym 21010 $abc$38833$n5423
.sym 21011 $abc$38833$n3386_1
.sym 21013 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 21016 basesoc_vexriscv_ibus_adr[2]
.sym 21017 basesoc_vexriscv_ibus_adr[0]
.sym 21018 basesoc_vexriscv_ibus_adr[1]
.sym 21019 $abc$38833$n3353_1
.sym 21020 $abc$38833$n2115
.sym 21021 por_clk
.sym 21023 VexRiscv._zz_36_[16]
.sym 21024 VexRiscv._zz_79_[4]
.sym 21025 $abc$38833$n5504
.sym 21026 $abc$38833$n5553_1
.sym 21027 $abc$38833$n5508_1
.sym 21028 $abc$38833$n5533_1
.sym 21029 $abc$38833$n5503
.sym 21030 $abc$38833$n78
.sym 21032 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 21033 $abc$38833$n5521
.sym 21035 VexRiscv.lastStageIsFiring
.sym 21036 array_muxed0[1]
.sym 21037 $abc$38833$n5470
.sym 21038 basesoc_vexriscv_dbus_adr[25]
.sym 21042 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 21043 basesoc_vexriscv_ibus_adr[2]
.sym 21044 array_muxed0[13]
.sym 21045 $abc$38833$n4392
.sym 21046 VexRiscv.CsrPlugin_mepc[15]
.sym 21047 $abc$38833$n5470
.sym 21048 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 21049 VexRiscv.execute_to_memory_IS_DIV
.sym 21050 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 21051 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 21052 basesoc_vexriscv_dbus_adr[26]
.sym 21053 $abc$38833$n2479
.sym 21054 VexRiscv.decode_to_execute_RS2[18]
.sym 21055 $abc$38833$n5395
.sym 21056 VexRiscv._zz_253_[0]
.sym 21057 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 21058 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 21067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 21074 $abc$38833$n5758
.sym 21075 VexRiscv._zz_253_[1]
.sym 21076 $abc$38833$n6017_1
.sym 21077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21078 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 21080 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 21082 $abc$38833$n5580
.sym 21083 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 21086 $abc$38833$n5955_1
.sym 21088 VexRiscv._zz_36_[16]
.sym 21090 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 21092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 21110 VexRiscv._zz_36_[16]
.sym 21111 $abc$38833$n5580
.sym 21112 $abc$38833$n5758
.sym 21115 VexRiscv._zz_36_[16]
.sym 21116 $abc$38833$n5955_1
.sym 21117 $abc$38833$n6017_1
.sym 21121 VexRiscv._zz_253_[1]
.sym 21122 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 21129 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 21135 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 21139 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 21140 VexRiscv._zz_253_[1]
.sym 21143 $abc$38833$n2420_$glb_ce
.sym 21144 por_clk
.sym 21146 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 21147 $abc$38833$n5942_1
.sym 21148 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 21149 $abc$38833$n5932_1
.sym 21150 $abc$38833$n5510_1
.sym 21151 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 21152 $abc$38833$n5566_1
.sym 21153 $abc$38833$n5969_1
.sym 21155 VexRiscv._zz_151_[27]
.sym 21159 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21160 VexRiscv._zz_41_[20]
.sym 21161 VexRiscv._zz_253_[1]
.sym 21162 VexRiscv._zz_285_[1]
.sym 21165 VexRiscv._zz_170_[0]
.sym 21166 VexRiscv._zz_253_[1]
.sym 21167 basesoc_uart_phy_storage[0]
.sym 21170 $abc$38833$n5504
.sym 21171 basesoc_vexriscv_ibus_adr[1]
.sym 21172 $abc$38833$n5553_1
.sym 21173 VexRiscv._zz_199_[16]
.sym 21174 $abc$38833$n5687_1
.sym 21175 $abc$38833$n5574_1
.sym 21176 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 21177 $abc$38833$n2133
.sym 21178 $abc$38833$n3028
.sym 21179 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 21180 $abc$38833$n5578
.sym 21181 $abc$38833$n6423_1
.sym 21187 VexRiscv._zz_36_[16]
.sym 21189 $abc$38833$n149
.sym 21190 $abc$38833$n5578
.sym 21191 VexRiscv._zz_35_[16]
.sym 21192 VexRiscv._zz_35_[3]
.sym 21196 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 21198 $abc$38833$n5759_1
.sym 21199 VexRiscv._zz_35_[16]
.sym 21200 $abc$38833$n5471
.sym 21201 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 21202 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 21204 $abc$38833$n6018_1
.sym 21206 $abc$38833$n6019_1
.sym 21207 $abc$38833$n5470
.sym 21208 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 21209 VexRiscv.execute_to_memory_IS_DIV
.sym 21210 $abc$38833$n5472
.sym 21211 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 21212 VexRiscv.memory_arbitration_isValid
.sym 21213 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 21214 $abc$38833$n5616_1
.sym 21215 $abc$38833$n5395
.sym 21216 VexRiscv._zz_253_[1]
.sym 21217 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 21218 $abc$38833$n5954_1
.sym 21220 $abc$38833$n5616_1
.sym 21221 $abc$38833$n5578
.sym 21223 VexRiscv._zz_35_[3]
.sym 21226 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 21227 $abc$38833$n5470
.sym 21228 $abc$38833$n5472
.sym 21229 $abc$38833$n5471
.sym 21232 $abc$38833$n5759_1
.sym 21233 VexRiscv._zz_35_[16]
.sym 21235 $abc$38833$n5578
.sym 21239 VexRiscv._zz_36_[16]
.sym 21244 VexRiscv._zz_35_[16]
.sym 21245 $abc$38833$n6018_1
.sym 21246 $abc$38833$n5954_1
.sym 21247 $abc$38833$n6019_1
.sym 21250 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 21251 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 21252 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 21253 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 21256 VexRiscv.execute_to_memory_IS_DIV
.sym 21257 $abc$38833$n5395
.sym 21258 VexRiscv.memory_arbitration_isValid
.sym 21259 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 21264 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 21265 VexRiscv._zz_253_[1]
.sym 21266 $abc$38833$n149
.sym 21267 por_clk
.sym 21269 $abc$38833$n5933_1
.sym 21270 VexRiscv._zz_79_[8]
.sym 21271 $abc$38833$n5539_1
.sym 21272 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 21273 $abc$38833$n6077_1
.sym 21274 $abc$38833$n5551_1
.sym 21275 $abc$38833$n6078_1
.sym 21276 VexRiscv._zz_79_[11]
.sym 21281 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 21284 $abc$38833$n5932_1
.sym 21285 $abc$38833$n7877
.sym 21286 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 21288 VexRiscv._zz_35_[3]
.sym 21289 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 21290 VexRiscv._zz_35_[4]
.sym 21292 $abc$38833$n3028
.sym 21293 $abc$38833$n5519
.sym 21294 $abc$38833$n6079
.sym 21295 $abc$38833$n3844
.sym 21296 $abc$38833$n5508_1
.sym 21297 $abc$38833$n6045_1
.sym 21298 $abc$38833$n5543_1
.sym 21300 VexRiscv._zz_35_[9]
.sym 21302 VexRiscv._zz_79_[4]
.sym 21303 $abc$38833$n6022_1
.sym 21304 VexRiscv._zz_79_[8]
.sym 21311 $abc$38833$n5422
.sym 21313 $abc$38833$n5568_1
.sym 21317 $abc$38833$n5987_1
.sym 21319 VexRiscv._zz_79_[0]
.sym 21320 basesoc_vexriscv_ibus_adr[0]
.sym 21321 $abc$38833$n3844
.sym 21322 VexRiscv.memory_arbitration_isValid
.sym 21323 VexRiscv.execute_to_memory_IS_DIV
.sym 21324 $abc$38833$n5666_1
.sym 21327 $abc$38833$n5574_1
.sym 21328 $abc$38833$n2394
.sym 21329 $abc$38833$n5949_1
.sym 21330 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 21335 VexRiscv._zz_79_[8]
.sym 21336 VexRiscv._zz_79_[16]
.sym 21338 $abc$38833$n3028
.sym 21339 $abc$38833$n5760_1
.sym 21340 basesoc_vexriscv_ibus_adr[1]
.sym 21341 $abc$38833$n6423_1
.sym 21343 VexRiscv._zz_79_[0]
.sym 21344 $abc$38833$n5574_1
.sym 21346 $abc$38833$n5568_1
.sym 21350 $abc$38833$n6423_1
.sym 21351 $abc$38833$n5949_1
.sym 21352 VexRiscv._zz_79_[0]
.sym 21355 VexRiscv._zz_79_[8]
.sym 21356 $abc$38833$n5987_1
.sym 21357 $abc$38833$n6423_1
.sym 21361 $abc$38833$n5574_1
.sym 21363 VexRiscv._zz_79_[16]
.sym 21364 $abc$38833$n5760_1
.sym 21367 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 21368 $abc$38833$n5422
.sym 21369 VexRiscv.execute_to_memory_IS_DIV
.sym 21370 VexRiscv.memory_arbitration_isValid
.sym 21373 $abc$38833$n3028
.sym 21375 basesoc_vexriscv_ibus_adr[0]
.sym 21376 $abc$38833$n3844
.sym 21380 basesoc_vexriscv_ibus_adr[1]
.sym 21385 $abc$38833$n5666_1
.sym 21387 $abc$38833$n5574_1
.sym 21388 VexRiscv._zz_79_[8]
.sym 21389 $abc$38833$n2394
.sym 21390 por_clk
.sym 21391 VexRiscv.reset_$glb_sr
.sym 21392 VexRiscv._zz_79_[31]
.sym 21393 VexRiscv._zz_79_[10]
.sym 21394 $abc$38833$n5621_1
.sym 21395 $abc$38833$n5502
.sym 21396 VexRiscv._zz_79_[21]
.sym 21397 $abc$38833$n54
.sym 21398 $abc$38833$n5522_1
.sym 21399 $abc$38833$n5707
.sym 21400 VexRiscv._zz_41_[2]
.sym 21404 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 21408 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 21413 $abc$38833$n5987_1
.sym 21416 $abc$38833$n6029
.sym 21417 $abc$38833$n5994_1
.sym 21418 VexRiscv._zz_163_[8]
.sym 21419 VexRiscv.CsrPlugin_mepc[9]
.sym 21420 $abc$38833$n5793_1
.sym 21422 $abc$38833$n5551_1
.sym 21423 VexRiscv._zz_163_[4]
.sym 21425 $abc$38833$n5514_1
.sym 21426 $abc$38833$n5545_1
.sym 21427 $abc$38833$n5934
.sym 21434 VexRiscv._zz_163_[10]
.sym 21435 VexRiscv._zz_215_[10]
.sym 21436 VexRiscv._zz_163_[8]
.sym 21439 VexRiscv._zz_215_[8]
.sym 21440 VexRiscv._zz_215_[0]
.sym 21442 $abc$38833$n5574_1
.sym 21443 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 21444 $abc$38833$n5771_1
.sym 21445 $abc$38833$n5470
.sym 21446 $abc$38833$n5525_1
.sym 21447 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 21448 $abc$38833$n5521
.sym 21449 VexRiscv._zz_163_[0]
.sym 21450 $abc$38833$n5688_1
.sym 21452 $abc$38833$n6358_1
.sym 21457 VexRiscv._zz_79_[17]
.sym 21458 VexRiscv._zz_79_[10]
.sym 21460 VexRiscv._zz_35_[9]
.sym 21466 $abc$38833$n5525_1
.sym 21467 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 21468 $abc$38833$n5521
.sym 21469 $abc$38833$n5470
.sym 21472 $abc$38833$n6358_1
.sym 21473 VexRiscv._zz_215_[10]
.sym 21474 VexRiscv._zz_163_[10]
.sym 21478 $abc$38833$n5574_1
.sym 21480 VexRiscv._zz_79_[10]
.sym 21481 $abc$38833$n5688_1
.sym 21484 $abc$38833$n6358_1
.sym 21486 VexRiscv._zz_215_[0]
.sym 21487 VexRiscv._zz_163_[0]
.sym 21492 VexRiscv._zz_35_[9]
.sym 21496 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 21503 $abc$38833$n6358_1
.sym 21504 VexRiscv._zz_215_[8]
.sym 21505 VexRiscv._zz_163_[8]
.sym 21509 $abc$38833$n5771_1
.sym 21510 VexRiscv._zz_79_[17]
.sym 21511 $abc$38833$n5574_1
.sym 21513 por_clk
.sym 21514 VexRiscv.reset_$glb_sr
.sym 21515 $abc$38833$n5815_1
.sym 21516 basesoc_vexriscv_dbus_adr[18]
.sym 21517 $abc$38833$n6010_1
.sym 21518 $abc$38833$n6038_1
.sym 21519 VexRiscv._zz_94_[24]
.sym 21520 $abc$38833$n4358
.sym 21521 basesoc_vexriscv_dbus_adr[26]
.sym 21522 VexRiscv._zz_94_[23]
.sym 21524 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 21526 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 21528 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 21529 $abc$38833$n5462_1
.sym 21530 $abc$38833$n5502
.sym 21531 $abc$38833$n6358_1
.sym 21532 $abc$38833$n5707
.sym 21533 $abc$38833$n5470
.sym 21534 VexRiscv._zz_79_[9]
.sym 21535 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 21536 $abc$38833$n5580
.sym 21537 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 21538 $abc$38833$n5621_1
.sym 21539 VexRiscv._zz_215_[17]
.sym 21540 VexRiscv._zz_163_[11]
.sym 21542 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 21543 $abc$38833$n5950_1
.sym 21544 basesoc_vexriscv_dbus_adr[26]
.sym 21545 $abc$38833$n5521
.sym 21546 VexRiscv.decode_to_execute_RS2[18]
.sym 21547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 21548 $abc$38833$n5470
.sym 21556 VexRiscv._zz_79_[17]
.sym 21557 VexRiscv._zz_215_[17]
.sym 21558 VexRiscv._zz_160_
.sym 21559 $abc$38833$n5502
.sym 21560 $abc$38833$n5954_1
.sym 21562 $abc$38833$n5522_1
.sym 21563 $abc$38833$n6023_1
.sym 21565 VexRiscv._zz_79_[10]
.sym 21566 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 21567 $abc$38833$n6358_1
.sym 21569 $abc$38833$n5470
.sym 21571 $abc$38833$n5995_1
.sym 21578 $abc$38833$n6423_1
.sym 21579 $abc$38833$n6423_1
.sym 21580 VexRiscv._zz_163_[17]
.sym 21581 $abc$38833$n5574_1
.sym 21582 VexRiscv._zz_35_[23]
.sym 21585 $abc$38833$n5514_1
.sym 21586 $abc$38833$n6046_1
.sym 21589 VexRiscv._zz_79_[17]
.sym 21598 VexRiscv._zz_79_[10]
.sym 21602 VexRiscv._zz_35_[23]
.sym 21603 $abc$38833$n5954_1
.sym 21604 $abc$38833$n6046_1
.sym 21607 VexRiscv._zz_215_[17]
.sym 21608 $abc$38833$n5574_1
.sym 21609 VexRiscv._zz_163_[17]
.sym 21610 $abc$38833$n6358_1
.sym 21613 $abc$38833$n5514_1
.sym 21614 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 21615 $abc$38833$n5470
.sym 21616 $abc$38833$n5502
.sym 21619 $abc$38833$n6023_1
.sym 21620 VexRiscv._zz_79_[17]
.sym 21622 $abc$38833$n6423_1
.sym 21625 VexRiscv._zz_79_[10]
.sym 21626 $abc$38833$n6423_1
.sym 21627 $abc$38833$n5995_1
.sym 21632 $abc$38833$n5522_1
.sym 21633 $abc$38833$n5502
.sym 21635 VexRiscv._zz_160_
.sym 21636 por_clk
.sym 21638 VexRiscv._zz_163_[14]
.sym 21639 VexRiscv._zz_79_[24]
.sym 21640 $abc$38833$n6039_1
.sym 21641 $abc$38833$n5816_1
.sym 21642 VexRiscv._zz_163_[21]
.sym 21643 $abc$38833$n5934
.sym 21644 VexRiscv._zz_79_[30]
.sym 21645 $abc$38833$n6011_1
.sym 21646 VexRiscv._zz_193_[17]
.sym 21650 $abc$38833$n3695_1
.sym 21651 VexRiscv._zz_79_[7]
.sym 21652 VexRiscv._zz_215_[6]
.sym 21653 $abc$38833$n5722
.sym 21655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 21656 $abc$38833$n5954_1
.sym 21657 $abc$38833$n5815_1
.sym 21658 $abc$38833$n5574_1
.sym 21660 VexRiscv._zz_79_[3]
.sym 21661 $abc$38833$n6010_1
.sym 21662 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 21664 $abc$38833$n5574_1
.sym 21665 $abc$38833$n6423_1
.sym 21666 $abc$38833$n7519
.sym 21667 VexRiscv._zz_79_[13]
.sym 21669 VexRiscv._zz_160_
.sym 21671 $abc$38833$n5950_1
.sym 21673 VexRiscv._zz_160_
.sym 21679 VexRiscv._zz_163_[28]
.sym 21680 VexRiscv._zz_163_[10]
.sym 21681 VexRiscv._zz_79_[19]
.sym 21682 $abc$38833$n5574_1
.sym 21683 VexRiscv._zz_163_[19]
.sym 21684 $abc$38833$n6030_1
.sym 21686 VexRiscv._zz_215_[16]
.sym 21687 VexRiscv._zz_163_[17]
.sym 21688 VexRiscv._zz_214_[17]
.sym 21689 $abc$38833$n5950_1
.sym 21691 VexRiscv._zz_35_[19]
.sym 21692 VexRiscv._zz_215_[19]
.sym 21693 VexRiscv._zz_215_[28]
.sym 21695 VexRiscv._zz_214_[10]
.sym 21698 $abc$38833$n6358_1
.sym 21700 $abc$38833$n5794_1
.sym 21701 VexRiscv._zz_163_[16]
.sym 21704 $abc$38833$n5954_1
.sym 21706 $abc$38833$n5899_1
.sym 21708 VexRiscv._zz_79_[28]
.sym 21712 $abc$38833$n5954_1
.sym 21713 $abc$38833$n6030_1
.sym 21715 VexRiscv._zz_35_[19]
.sym 21718 VexRiscv._zz_163_[17]
.sym 21720 $abc$38833$n5950_1
.sym 21721 VexRiscv._zz_214_[17]
.sym 21725 $abc$38833$n5794_1
.sym 21726 VexRiscv._zz_79_[19]
.sym 21727 $abc$38833$n5574_1
.sym 21730 $abc$38833$n6358_1
.sym 21731 VexRiscv._zz_163_[28]
.sym 21732 VexRiscv._zz_215_[28]
.sym 21736 VexRiscv._zz_163_[16]
.sym 21737 $abc$38833$n6358_1
.sym 21739 VexRiscv._zz_215_[16]
.sym 21742 $abc$38833$n6358_1
.sym 21743 VexRiscv._zz_163_[19]
.sym 21745 VexRiscv._zz_215_[19]
.sym 21748 VexRiscv._zz_79_[28]
.sym 21750 $abc$38833$n5899_1
.sym 21751 $abc$38833$n5574_1
.sym 21754 $abc$38833$n5950_1
.sym 21756 VexRiscv._zz_163_[10]
.sym 21757 VexRiscv._zz_214_[10]
.sym 21761 $abc$38833$n5971_1
.sym 21762 $abc$38833$n5851_1
.sym 21763 $abc$38833$n6074_1
.sym 21764 $abc$38833$n5921_1
.sym 21765 VexRiscv.CsrPlugin_mcause_interrupt
.sym 21766 $abc$38833$n5970_1
.sym 21767 $abc$38833$n5850_1
.sym 21768 $abc$38833$n6050_1
.sym 21774 VexRiscv._zz_79_[25]
.sym 21775 $abc$38833$n6358_1
.sym 21776 $abc$38833$n5574_1
.sym 21777 $abc$38833$n6006_1
.sym 21779 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 21780 $abc$38833$n5574_1
.sym 21783 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 21784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 21785 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 21786 $abc$38833$n5543_1
.sym 21788 VexRiscv._zz_163_[31]
.sym 21790 VexRiscv._zz_79_[4]
.sym 21791 $abc$38833$n6423_1
.sym 21792 VexRiscv._zz_79_[8]
.sym 21793 $abc$38833$n6079
.sym 21803 $abc$38833$n6421_1
.sym 21804 $abc$38833$n6031_1
.sym 21808 $abc$38833$n6422_1
.sym 21809 $abc$38833$n5946_1
.sym 21811 $abc$38833$n6066_1
.sym 21812 $abc$38833$n5953_1
.sym 21814 VexRiscv._zz_35_[28]
.sym 21818 VexRiscv._zz_79_[28]
.sym 21819 $abc$38833$n5951_1
.sym 21820 VexRiscv._zz_79_[19]
.sym 21824 $abc$38833$n6067_1
.sym 21825 $abc$38833$n6423_1
.sym 21826 VexRiscv._zz_163_[28]
.sym 21827 VexRiscv._zz_214_[28]
.sym 21828 $abc$38833$n5950_1
.sym 21829 VexRiscv._zz_160_
.sym 21830 $abc$38833$n5954_1
.sym 21833 $abc$38833$n6423_1
.sym 21835 VexRiscv._zz_79_[28]
.sym 21841 $abc$38833$n6423_1
.sym 21844 VexRiscv._zz_79_[28]
.sym 21848 $abc$38833$n5953_1
.sym 21850 $abc$38833$n5951_1
.sym 21853 $abc$38833$n5954_1
.sym 21854 $abc$38833$n6066_1
.sym 21855 VexRiscv._zz_35_[28]
.sym 21856 $abc$38833$n6067_1
.sym 21861 VexRiscv._zz_79_[19]
.sym 21865 $abc$38833$n6423_1
.sym 21866 VexRiscv._zz_79_[19]
.sym 21867 $abc$38833$n5954_1
.sym 21868 $abc$38833$n6031_1
.sym 21871 $abc$38833$n6423_1
.sym 21872 $abc$38833$n5950_1
.sym 21873 VexRiscv._zz_214_[28]
.sym 21874 VexRiscv._zz_163_[28]
.sym 21877 $abc$38833$n5946_1
.sym 21879 $abc$38833$n6421_1
.sym 21880 $abc$38833$n6422_1
.sym 21881 VexRiscv._zz_160_
.sym 21882 por_clk
.sym 21884 VexRiscv._zz_163_[22]
.sym 21885 $abc$38833$n6043_1
.sym 21886 $abc$38833$n6079
.sym 21887 $abc$38833$n6075_1
.sym 21888 VexRiscv._zz_163_[24]
.sym 21889 $abc$38833$n5974_1
.sym 21890 $abc$38833$n5975_1
.sym 21891 $abc$38833$n6051_1
.sym 21896 VexRiscv._zz_215_[19]
.sym 21899 $abc$38833$n5921_1
.sym 21901 $abc$38833$n5922_1
.sym 21902 $abc$38833$n5950_1
.sym 21904 $abc$38833$n6065_1
.sym 21905 $abc$38833$n2479
.sym 21906 VexRiscv._zz_79_[19]
.sym 21908 $abc$38833$n7519
.sym 21909 $abc$38833$n5950_1
.sym 21910 VexRiscv._zz_163_[8]
.sym 21913 VexRiscv._zz_214_[28]
.sym 21914 $abc$38833$n5545_1
.sym 21915 VexRiscv._zz_163_[4]
.sym 21916 VexRiscv._zz_215_[29]
.sym 21917 VexRiscv._zz_214_[24]
.sym 21919 $abc$38833$n6423_1
.sym 21925 VexRiscv._zz_163_[0]
.sym 21927 $abc$38833$n5950_1
.sym 21930 VexRiscv._zz_214_[16]
.sym 21931 VexRiscv._zz_214_[8]
.sym 21932 VexRiscv._zz_214_[0]
.sym 21937 VexRiscv._zz_163_[19]
.sym 21939 VexRiscv._zz_79_[16]
.sym 21940 $abc$38833$n6423_1
.sym 21942 VexRiscv._zz_163_[16]
.sym 21943 VexRiscv._zz_160_
.sym 21944 VexRiscv._zz_253_[1]
.sym 21946 VexRiscv._zz_163_[8]
.sym 21947 VexRiscv._zz_79_[0]
.sym 21949 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 21952 VexRiscv._zz_79_[8]
.sym 21954 VexRiscv._zz_214_[19]
.sym 21960 VexRiscv._zz_79_[0]
.sym 21964 VexRiscv._zz_79_[16]
.sym 21970 VexRiscv._zz_214_[19]
.sym 21971 VexRiscv._zz_163_[19]
.sym 21972 $abc$38833$n5950_1
.sym 21977 VexRiscv._zz_163_[0]
.sym 21978 VexRiscv._zz_214_[0]
.sym 21979 $abc$38833$n5950_1
.sym 21982 $abc$38833$n6423_1
.sym 21983 VexRiscv._zz_214_[16]
.sym 21984 $abc$38833$n5950_1
.sym 21985 VexRiscv._zz_163_[16]
.sym 21991 VexRiscv._zz_79_[8]
.sym 21995 VexRiscv._zz_253_[1]
.sym 21997 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 22000 VexRiscv._zz_163_[8]
.sym 22001 $abc$38833$n5950_1
.sym 22003 VexRiscv._zz_214_[8]
.sym 22004 VexRiscv._zz_160_
.sym 22005 por_clk
.sym 22007 VexRiscv._zz_163_[18]
.sym 22008 VexRiscv._zz_163_[31]
.sym 22009 VexRiscv._zz_94_[17]
.sym 22010 VexRiscv._zz_163_[30]
.sym 22011 VexRiscv._zz_52_
.sym 22012 $abc$38833$n6027
.sym 22013 $abc$38833$n7519
.sym 22014 VexRiscv._zz_94_[19]
.sym 22020 $abc$38833$n5580
.sym 22022 $abc$38833$n5521
.sym 22028 $abc$38833$n6043_1
.sym 22029 $abc$38833$n6358_1
.sym 22031 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 22033 $abc$38833$n5521
.sym 22035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 22037 VexRiscv._zz_79_[18]
.sym 22040 $abc$38833$n5470
.sym 22041 $abc$38833$n6423_1
.sym 22049 $abc$38833$n5470
.sym 22051 VexRiscv._zz_35_[29]
.sym 22053 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 22056 $abc$38833$n5543_1
.sym 22057 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 22058 VexRiscv._zz_253_[1]
.sym 22062 $abc$38833$n5549_1
.sym 22063 VexRiscv._zz_35_[26]
.sym 22064 $abc$38833$n5470
.sym 22065 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 22068 VexRiscv._zz_35_[18]
.sym 22070 $abc$38833$n5521
.sym 22072 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 22077 $abc$38833$n5527_1
.sym 22078 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 22082 VexRiscv._zz_35_[29]
.sym 22088 VexRiscv._zz_35_[26]
.sym 22093 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 22096 VexRiscv._zz_253_[1]
.sym 22099 $abc$38833$n5549_1
.sym 22100 $abc$38833$n5521
.sym 22101 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 22102 $abc$38833$n5470
.sym 22105 $abc$38833$n5470
.sym 22106 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 22107 $abc$38833$n5521
.sym 22108 $abc$38833$n5543_1
.sym 22111 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 22113 VexRiscv._zz_253_[1]
.sym 22117 VexRiscv._zz_35_[18]
.sym 22123 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 22124 $abc$38833$n5527_1
.sym 22125 $abc$38833$n5470
.sym 22126 $abc$38833$n5521
.sym 22128 por_clk
.sym 22129 VexRiscv.reset_$glb_sr
.sym 22130 VexRiscv._zz_79_[27]
.sym 22131 $abc$38833$n5911_1
.sym 22132 $abc$38833$n5910_1
.sym 22133 $abc$38833$n5875_1
.sym 22134 $abc$38833$n6057_1
.sym 22135 $abc$38833$n6059_1
.sym 22136 $abc$38833$n6058_1
.sym 22137 VexRiscv._zz_163_[26]
.sym 22142 $abc$38833$n3695_1
.sym 22143 VexRiscv._zz_162_[3]
.sym 22144 VexRiscv._zz_214_[6]
.sym 22145 VexRiscv._zz_163_[30]
.sym 22146 VexRiscv._zz_253_[1]
.sym 22147 VexRiscv._zz_79_[6]
.sym 22148 $abc$38833$n5531_1
.sym 22149 VexRiscv._zz_79_[3]
.sym 22151 VexRiscv._zz_35_[26]
.sym 22152 VexRiscv._zz_214_[7]
.sym 22154 VexRiscv._zz_35_[18]
.sym 22155 b_n
.sym 22157 csrbankarray_csrbank0_leds_out0_w[1]
.sym 22161 $abc$38833$n5574_1
.sym 22162 $abc$38833$n7519
.sym 22163 $abc$38833$n5950_1
.sym 22165 VexRiscv._zz_160_
.sym 22172 $abc$38833$n5950_1
.sym 22173 $abc$38833$n5574_1
.sym 22174 VexRiscv._zz_79_[29]
.sym 22175 VexRiscv._zz_214_[29]
.sym 22177 VexRiscv._zz_35_[29]
.sym 22179 $abc$38833$n5578
.sym 22182 VexRiscv._zz_163_[29]
.sym 22183 VexRiscv._zz_79_[26]
.sym 22187 $abc$38833$n6071_1
.sym 22188 $abc$38833$n5874_1
.sym 22189 $abc$38833$n6423_1
.sym 22190 $abc$38833$n5875_1
.sym 22192 $abc$38833$n6070_1
.sym 22197 $abc$38833$n5954_1
.sym 22198 VexRiscv._zz_160_
.sym 22200 VexRiscv._zz_35_[26]
.sym 22204 VexRiscv._zz_163_[29]
.sym 22205 $abc$38833$n5950_1
.sym 22206 VexRiscv._zz_214_[29]
.sym 22210 VexRiscv._zz_79_[26]
.sym 22212 $abc$38833$n5875_1
.sym 22213 $abc$38833$n5574_1
.sym 22216 VexRiscv._zz_35_[26]
.sym 22217 $abc$38833$n5578
.sym 22219 $abc$38833$n5874_1
.sym 22222 VexRiscv._zz_79_[29]
.sym 22228 VexRiscv._zz_35_[29]
.sym 22229 $abc$38833$n5954_1
.sym 22231 $abc$38833$n6070_1
.sym 22234 VexRiscv._zz_79_[29]
.sym 22235 $abc$38833$n6423_1
.sym 22236 $abc$38833$n5954_1
.sym 22237 $abc$38833$n6071_1
.sym 22250 VexRiscv._zz_160_
.sym 22251 por_clk
.sym 22253 $abc$38833$n6063_1
.sym 22254 VexRiscv._zz_163_[27]
.sym 22256 $abc$38833$n6062_1
.sym 22257 $abc$38833$n5887_1
.sym 22260 $abc$38833$n5886_1
.sym 22266 VexRiscv._zz_79_[25]
.sym 22268 VexRiscv._zz_79_[29]
.sym 22270 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 22271 $abc$38833$n6358_1
.sym 22272 VexRiscv._zz_79_[27]
.sym 22273 VexRiscv._zz_35_[29]
.sym 22274 $abc$38833$n5574_1
.sym 22275 $abc$38833$n6069_1
.sym 22286 VexRiscv._zz_35_[26]
.sym 22287 VexRiscv._zz_35_[26]
.sym 22380 basesoc_uart_phy_tx_bitcount[1]
.sym 22388 VexRiscv._zz_214_[19]
.sym 22392 VexRiscv._zz_79_[19]
.sym 22394 VexRiscv._zz_214_[17]
.sym 22396 VexRiscv._zz_79_[18]
.sym 22397 VexRiscv._zz_79_[23]
.sym 22398 $abc$38833$n5954_1
.sym 22401 $PACKER_VCC_NET
.sym 22419 $abc$38833$n2170
.sym 22420 $abc$38833$n5938
.sym 22422 basesoc_uart_phy_tx_bitcount[0]
.sym 22427 $abc$38833$n5936
.sym 22428 $abc$38833$n2176
.sym 22445 basesoc_uart_phy_tx_bitcount[1]
.sym 22447 basesoc_uart_phy_tx_bitcount[2]
.sym 22448 basesoc_uart_phy_tx_bitcount[3]
.sym 22449 $nextpnr_ICESTORM_LC_1$O
.sym 22451 basesoc_uart_phy_tx_bitcount[0]
.sym 22455 $auto$alumacc.cc:474:replace_alu$3836.C[2]
.sym 22458 basesoc_uart_phy_tx_bitcount[1]
.sym 22461 $auto$alumacc.cc:474:replace_alu$3836.C[3]
.sym 22463 basesoc_uart_phy_tx_bitcount[2]
.sym 22465 $auto$alumacc.cc:474:replace_alu$3836.C[2]
.sym 22469 basesoc_uart_phy_tx_bitcount[3]
.sym 22471 $auto$alumacc.cc:474:replace_alu$3836.C[3]
.sym 22480 basesoc_uart_phy_tx_bitcount[2]
.sym 22482 basesoc_uart_phy_tx_bitcount[1]
.sym 22483 basesoc_uart_phy_tx_bitcount[3]
.sym 22486 $abc$38833$n2176
.sym 22489 $abc$38833$n5936
.sym 22492 $abc$38833$n5938
.sym 22493 $abc$38833$n2176
.sym 22496 $abc$38833$n2170
.sym 22497 por_clk
.sym 22498 sys_rst_$glb_sr
.sym 22499 rgb_led0_b
.sym 22501 rgb_led0_g
.sym 22506 $abc$38833$n7876
.sym 22512 $abc$38833$n2176
.sym 22513 $abc$38833$n3506
.sym 22515 $abc$38833$n2170
.sym 22549 $abc$38833$n5932
.sym 22553 basesoc_uart_phy_tx_bitcount[0]
.sym 22561 $PACKER_VCC_NET
.sym 22566 $abc$38833$n2176
.sym 22567 $abc$38833$n2170
.sym 22579 $PACKER_VCC_NET
.sym 22582 basesoc_uart_phy_tx_bitcount[0]
.sym 22604 $abc$38833$n5932
.sym 22605 $abc$38833$n2176
.sym 22619 $abc$38833$n2170
.sym 22620 por_clk
.sym 22621 sys_rst_$glb_sr
.sym 22632 basesoc_uart_phy_tx_bitcount[0]
.sym 22646 csrbankarray_csrbank0_leds_out0_w[1]
.sym 22649 $abc$38833$n2170
.sym 22651 b_n
.sym 22667 rgb_led0_b
.sym 22676 rgb_led0_b
.sym 22736 $abc$38833$n6346
.sym 22740 $abc$38833$n4356
.sym 22745 VexRiscv.lastStagePc[5]
.sym 22746 VexRiscv._zz_79_[5]
.sym 22766 $abc$38833$n2349
.sym 22778 spiflash_miso1
.sym 22822 spiflash_miso1
.sym 22843 $abc$38833$n2349
.sym 22844 por_clk
.sym 22845 sys_rst_$glb_sr
.sym 22860 VexRiscv._zz_286_[1]
.sym 22861 VexRiscv.dBus_cmd_payload_wr
.sym 22864 $abc$38833$n2349
.sym 22866 $abc$38833$n5297
.sym 22867 $abc$38833$n6148_1
.sym 22869 $abc$38833$n6178_1
.sym 22872 spiflash_bus_dat_r[24]
.sym 22891 $abc$38833$n4455
.sym 22899 $abc$38833$n4883
.sym 22905 $abc$38833$n4443
.sym 22911 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 22912 VexRiscv._zz_190_
.sym 22916 $abc$38833$n7877
.sym 22919 $abc$38833$n4883
.sym 22942 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 22945 $abc$38833$n7877
.sym 22950 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 22987 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 22998 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 23006 $abc$38833$n7877
.sym 23007 por_clk
.sym 23017 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 23019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 23021 array_muxed0[12]
.sym 23023 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23026 spiflash_miso1
.sym 23027 slave_sel_r[1]
.sym 23028 $abc$38833$n2479
.sym 23029 slave_sel_r[1]
.sym 23032 VexRiscv.CsrPlugin_mepc[4]
.sym 23033 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 23034 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 23035 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 23036 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 23039 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23040 $abc$38833$n149
.sym 23042 array_muxed1[22]
.sym 23043 $abc$38833$n151
.sym 23044 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 23051 $abc$38833$n4437
.sym 23052 $abc$38833$n4436
.sym 23058 $abc$38833$n4455
.sym 23059 $abc$38833$n4442
.sym 23068 $abc$38833$n2468
.sym 23071 $abc$38833$n4443
.sym 23074 $abc$38833$n4454
.sym 23107 $abc$38833$n4442
.sym 23108 $abc$38833$n4443
.sym 23120 $abc$38833$n4437
.sym 23121 $abc$38833$n4436
.sym 23125 $abc$38833$n4454
.sym 23127 $abc$38833$n4455
.sym 23129 $abc$38833$n2468
.sym 23130 por_clk
.sym 23140 array_muxed0[3]
.sym 23142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 23143 array_muxed0[3]
.sym 23145 array_muxed0[8]
.sym 23146 array_muxed0[11]
.sym 23147 VexRiscv.lastStagePc[5]
.sym 23148 array_muxed0[7]
.sym 23150 array_muxed1[30]
.sym 23151 VexRiscv._zz_41_[16]
.sym 23152 VexRiscv._zz_10_[1]
.sym 23153 VexRiscv.lastStagePc[11]
.sym 23154 VexRiscv.CsrPlugin_mepc[12]
.sym 23155 $abc$38833$n4437
.sym 23156 $abc$38833$n4883
.sym 23157 $PACKER_VCC_NET
.sym 23158 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 23159 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 23160 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23161 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 23162 $PACKER_VCC_NET
.sym 23164 VexRiscv._zz_79_[5]
.sym 23165 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 23166 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23174 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 23175 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 23176 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 23177 $abc$38833$n5491
.sym 23178 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 23179 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 23180 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 23182 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23184 VexRiscv._zz_41_[11]
.sym 23187 VexRiscv._zz_190_
.sym 23188 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23189 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 23190 $abc$38833$n5470
.sym 23191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 23192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 23193 VexRiscv._zz_190_
.sym 23197 VexRiscv._zz_41_[16]
.sym 23199 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23200 $abc$38833$n149
.sym 23202 $abc$38833$n5492
.sym 23203 $abc$38833$n151
.sym 23206 $abc$38833$n5492
.sym 23207 $abc$38833$n5470
.sym 23208 $abc$38833$n5491
.sym 23209 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 23212 $abc$38833$n151
.sym 23213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 23214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 23215 VexRiscv._zz_190_
.sym 23218 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 23219 VexRiscv._zz_190_
.sym 23220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 23221 $abc$38833$n151
.sym 23225 VexRiscv._zz_41_[11]
.sym 23230 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23231 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 23232 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23233 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23236 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 23237 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23238 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 23239 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23242 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 23250 VexRiscv._zz_41_[16]
.sym 23252 $abc$38833$n149
.sym 23253 por_clk
.sym 23256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 23258 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 23260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 23262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 23263 $abc$38833$n6351_1
.sym 23265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 23266 $abc$38833$n6351_1
.sym 23269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 23270 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 23271 VexRiscv._zz_190_
.sym 23272 $abc$38833$n2479
.sym 23275 VexRiscv.lastStagePc[12]
.sym 23276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 23277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 23279 basesoc_vexriscv_ibus_adr[7]
.sym 23282 VexRiscv.lastStagePc[8]
.sym 23284 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23286 VexRiscv._zz_203_
.sym 23287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 23288 $abc$38833$n4883
.sym 23289 $abc$38833$n4883
.sym 23290 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 23296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 23300 $abc$38833$n151
.sym 23303 VexRiscv._zz_10_[1]
.sym 23305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 23306 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 23308 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 23309 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 23311 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 23317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 23318 VexRiscv._zz_190_
.sym 23319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 23320 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 23323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 23325 VexRiscv._zz_10_[0]
.sym 23326 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 23336 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 23342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 23347 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23348 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23349 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23350 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 23353 $abc$38833$n151
.sym 23354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 23355 VexRiscv._zz_190_
.sym 23356 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 23359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 23361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 23366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 23367 VexRiscv._zz_10_[0]
.sym 23368 VexRiscv._zz_10_[1]
.sym 23371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 23372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 23373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 23375 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 23376 por_clk
.sym 23379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 23381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 23383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 23385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 23386 VexRiscv._zz_129_[3]
.sym 23387 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 23388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 23390 basesoc_vexriscv_ibus_adr[6]
.sym 23391 $abc$38833$n2468
.sym 23393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 23394 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 23395 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 23396 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 23397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23398 VexRiscv._zz_192_
.sym 23399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 23400 $abc$38833$n147
.sym 23401 VexRiscv.CsrPlugin_mtval[9]
.sym 23402 array_muxed1[20]
.sym 23403 basesoc_vexriscv_ibus_adr[5]
.sym 23404 VexRiscv._zz_190_
.sym 23406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 23407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 23408 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 23409 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 23412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 23413 $abc$38833$n2479
.sym 23419 VexRiscv.CsrPlugin_mtval[30]
.sym 23426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 23427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 23428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23431 VexRiscv.CsrPlugin_mepc[30]
.sym 23433 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 23434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 23435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 23436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 23441 VexRiscv._zz_286_[0]
.sym 23443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23449 VexRiscv._zz_286_[1]
.sym 23455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 23460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 23465 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 23476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 23482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 23483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 23485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 23488 VexRiscv._zz_286_[0]
.sym 23489 VexRiscv.CsrPlugin_mepc[30]
.sym 23490 VexRiscv.CsrPlugin_mtval[30]
.sym 23491 VexRiscv._zz_286_[1]
.sym 23494 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 23498 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 23499 por_clk
.sym 23502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 23504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 23506 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 23508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 23509 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 23511 $abc$38833$n5974_1
.sym 23512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 23513 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23514 VexRiscv.CsrPlugin_mepc[30]
.sym 23515 $abc$38833$n3414_1
.sym 23516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 23517 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 23518 basesoc_vexriscv_ibus_adr[8]
.sym 23519 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 23520 $abc$38833$n3953
.sym 23521 $abc$38833$n5519
.sym 23522 $abc$38833$n3623_1
.sym 23523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 23524 grant
.sym 23525 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 23526 array_muxed1[22]
.sym 23527 VexRiscv._zz_286_[0]
.sym 23528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 23529 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 23530 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 23531 $abc$38833$n2468
.sym 23532 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23534 VexRiscv._zz_170_[0]
.sym 23535 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 23536 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 23544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 23550 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 23552 VexRiscv.lastStagePc[8]
.sym 23555 $abc$38833$n3414_1
.sym 23558 VexRiscv.CsrPlugin_mepc[8]
.sym 23561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 23565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 23566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 23569 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 23571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 23573 $abc$38833$n2479
.sym 23578 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 23582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 23587 $abc$38833$n3414_1
.sym 23588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 23590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 23593 VexRiscv.lastStagePc[8]
.sym 23594 VexRiscv.CsrPlugin_mepc[8]
.sym 23596 $abc$38833$n2479
.sym 23602 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 23605 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 23613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 23620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 23621 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 23622 por_clk
.sym 23625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 23627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 23629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 23631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 23632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 23633 $abc$38833$n4021_1
.sym 23634 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 23636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 23637 VexRiscv.CsrPlugin_mepc[8]
.sym 23638 $abc$38833$n3953
.sym 23639 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 23640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 23641 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 23642 $abc$38833$n3953
.sym 23643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 23644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 23645 $abc$38833$n2482
.sym 23646 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 23647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 23648 $abc$38833$n4340
.sym 23649 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 23651 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23652 $abc$38833$n4883
.sym 23653 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 23654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 23655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 23656 VexRiscv._zz_79_[5]
.sym 23657 $PACKER_VCC_NET
.sym 23658 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 23659 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 23670 VexRiscv._zz_129_[6]
.sym 23672 $abc$38833$n3855
.sym 23673 VexRiscv.decode_to_execute_RS2[20]
.sym 23678 VexRiscv._zz_170_[1]
.sym 23681 $abc$38833$n3844
.sym 23683 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 23687 VexRiscv.decode_to_execute_RS2[22]
.sym 23688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 23689 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 23690 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 23691 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 23692 VexRiscv.dBus_cmd_payload_wr
.sym 23694 VexRiscv._zz_170_[0]
.sym 23696 VexRiscv._zz_129_[4]
.sym 23698 VexRiscv._zz_129_[4]
.sym 23700 VexRiscv._zz_170_[1]
.sym 23701 VexRiscv.decode_to_execute_RS2[20]
.sym 23704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 23705 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 23706 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 23707 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 23710 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 23711 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 23712 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 23713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 23716 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 23717 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 23719 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 23724 VexRiscv._zz_170_[0]
.sym 23729 VexRiscv.dBus_cmd_payload_wr
.sym 23734 VexRiscv.decode_to_execute_RS2[22]
.sym 23735 VexRiscv._zz_129_[6]
.sym 23736 VexRiscv._zz_170_[1]
.sym 23742 $abc$38833$n3855
.sym 23743 $abc$38833$n3844
.sym 23744 $abc$38833$n7876_$glb_ce
.sym 23745 por_clk
.sym 23748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 23750 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 23752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 23754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 23755 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 23757 $abc$38833$n6346
.sym 23759 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 23760 basesoc_vexriscv_ibus_adr[11]
.sym 23761 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 23762 $abc$38833$n3953
.sym 23763 VexRiscv._zz_190_
.sym 23764 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 23765 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 23766 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23767 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 23768 $abc$38833$n2419
.sym 23769 VexRiscv._zz_287_[3]
.sym 23770 $abc$38833$n3267
.sym 23771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 23772 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 23773 $abc$38833$n4214_1
.sym 23774 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 23776 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23777 VexRiscv.CsrPlugin_mepc[26]
.sym 23778 VexRiscv._zz_203_
.sym 23779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 23780 $abc$38833$n4883
.sym 23781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 23782 basesoc_vexriscv_ibus_adr[7]
.sym 23788 VexRiscv.CsrPlugin_mepc[8]
.sym 23790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 23791 VexRiscv._zz_170_[1]
.sym 23794 $abc$38833$n4215_1
.sym 23796 basesoc_vexriscv_dbus_adr[16]
.sym 23797 $abc$38833$n3414_1
.sym 23798 $abc$38833$n4344
.sym 23800 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 23802 VexRiscv.lastStagePc[2]
.sym 23804 VexRiscv._zz_170_[0]
.sym 23805 VexRiscv._zz_151_[8]
.sym 23806 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23807 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 23808 $abc$38833$n4340
.sym 23809 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23810 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 23811 $abc$38833$n2479
.sym 23812 grant
.sym 23813 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 23814 $abc$38833$n4356
.sym 23815 VexRiscv.CsrPlugin_mepc[2]
.sym 23816 $abc$38833$n4175_1
.sym 23817 $abc$38833$n4214_1
.sym 23818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 23819 basesoc_vexriscv_ibus_adr[16]
.sym 23821 $abc$38833$n4340
.sym 23822 $abc$38833$n4356
.sym 23823 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 23827 grant
.sym 23829 basesoc_vexriscv_dbus_adr[16]
.sym 23830 basesoc_vexriscv_ibus_adr[16]
.sym 23833 VexRiscv.CsrPlugin_mepc[2]
.sym 23834 VexRiscv.lastStagePc[2]
.sym 23836 $abc$38833$n2479
.sym 23839 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 23841 $abc$38833$n4344
.sym 23842 $abc$38833$n4340
.sym 23845 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 23846 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 23847 $abc$38833$n3414_1
.sym 23852 VexRiscv.CsrPlugin_mepc[8]
.sym 23853 $abc$38833$n4175_1
.sym 23854 $abc$38833$n4215_1
.sym 23857 VexRiscv._zz_170_[0]
.sym 23858 VexRiscv._zz_151_[8]
.sym 23859 $abc$38833$n4214_1
.sym 23860 VexRiscv._zz_170_[1]
.sym 23863 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23864 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23865 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 23866 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 23868 por_clk
.sym 23871 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 23873 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 23875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 23877 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 23878 $abc$38833$n4869
.sym 23879 basesoc_vexriscv_dbus_adr[19]
.sym 23882 basesoc_vexriscv_dbus_adr[16]
.sym 23883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 23884 $abc$38833$n3624_1
.sym 23885 VexRiscv.execute_arbitration_isValid
.sym 23886 $abc$38833$n3768
.sym 23887 VexRiscv._zz_170_[1]
.sym 23888 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 23889 VexRiscv.decode_to_execute_IS_MUL
.sym 23890 VexRiscv.CsrPlugin_mepc[2]
.sym 23891 $abc$38833$n4461
.sym 23892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 23893 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 23894 $abc$38833$n7470
.sym 23895 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 23896 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 23897 $abc$38833$n2479
.sym 23898 basesoc_vexriscv_ibus_adr[5]
.sym 23899 $abc$38833$n4938
.sym 23900 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 23901 basesoc_vexriscv_ibus_adr[19]
.sym 23902 basesoc_vexriscv_ibus_adr[6]
.sym 23903 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 23904 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 23905 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 23911 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 23912 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 23913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 23914 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 23915 $abc$38833$n3939
.sym 23916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 23918 grant
.sym 23920 basesoc_vexriscv_ibus_adr[14]
.sym 23923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 23926 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 23927 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 23929 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 23932 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 23933 $abc$38833$n3931_1
.sym 23934 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 23935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 23936 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 23937 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 23938 basesoc_vexriscv_dbus_adr[14]
.sym 23939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 23940 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 23942 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 23950 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 23951 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 23952 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 23953 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23956 basesoc_vexriscv_ibus_adr[14]
.sym 23957 grant
.sym 23958 basesoc_vexriscv_dbus_adr[14]
.sym 23962 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 23963 $abc$38833$n3939
.sym 23964 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 23965 $abc$38833$n3931_1
.sym 23968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 23969 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 23970 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 23971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 23975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 23981 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 23982 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 23983 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 23986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 23987 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 23988 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 23989 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 23990 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 23991 por_clk
.sym 23993 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 23994 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 23995 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 23996 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 23997 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 23998 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 23999 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 24000 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 24001 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 24004 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 24005 $abc$38833$n5580
.sym 24007 $abc$38833$n4244_1
.sym 24008 VexRiscv._zz_287_[3]
.sym 24009 basesoc_vexriscv_ibus_adr[8]
.sym 24010 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 24011 $abc$38833$n4883
.sym 24012 $abc$38833$n3953
.sym 24013 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24014 grant
.sym 24015 $abc$38833$n3844
.sym 24016 basesoc_vexriscv_dbus_adr[28]
.sym 24017 $abc$38833$n4175_1
.sym 24018 $abc$38833$n5475
.sym 24019 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 24020 VexRiscv._zz_170_[0]
.sym 24021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 24022 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24023 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 24024 basesoc_vexriscv_ibus_adr[10]
.sym 24026 $abc$38833$n3653
.sym 24027 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 24028 $abc$38833$n2468
.sym 24035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 24036 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24037 $abc$38833$n3945
.sym 24039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 24045 $abc$38833$n6425_1
.sym 24046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 24047 $abc$38833$n6302_1
.sym 24048 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 24049 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 24051 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 24052 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24053 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24054 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24056 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 24058 $abc$38833$n6424_1
.sym 24059 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 24060 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 24061 $abc$38833$n7877
.sym 24063 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 24064 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 24065 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24067 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 24069 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 24070 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24073 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 24079 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24080 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24081 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24082 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 24085 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 24086 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 24087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 24088 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24091 $abc$38833$n6425_1
.sym 24092 $abc$38833$n3945
.sym 24093 $abc$38833$n6302_1
.sym 24094 $abc$38833$n6424_1
.sym 24097 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24098 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24099 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 24100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 24104 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 24110 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 24113 $abc$38833$n7877
.sym 24114 por_clk
.sym 24116 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 24117 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 24118 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24119 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24120 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24121 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 24122 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 24123 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 24124 $abc$38833$n4191_1
.sym 24125 $abc$38833$n4190_1
.sym 24127 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 24128 count[1]
.sym 24129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 24130 grant
.sym 24131 basesoc_vexriscv_ibus_adr[14]
.sym 24132 $abc$38833$n3624_1
.sym 24133 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 24134 $abc$38833$n4191_1
.sym 24135 $abc$38833$n3953
.sym 24136 VexRiscv.decode_to_execute_RS2[22]
.sym 24137 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 24138 basesoc_vexriscv_ibus_adr[12]
.sym 24140 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24141 $abc$38833$n3386_1
.sym 24142 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24143 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24144 VexRiscv._zz_79_[5]
.sym 24145 $abc$38833$n4340
.sym 24146 VexRiscv.CsrPlugin_mepc[27]
.sym 24147 $abc$38833$n4176_1
.sym 24148 slave_sel[1]
.sym 24149 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24150 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 24151 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 24162 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 24163 VexRiscv.CsrPlugin_mepc[18]
.sym 24164 VexRiscv.lastStagePc[18]
.sym 24165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 24167 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24168 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 24169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 24170 VexRiscv.memory_arbitration_isValid
.sym 24171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 24175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 24176 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 24177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 24179 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 24188 $abc$38833$n2479
.sym 24191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 24196 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 24198 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 24199 VexRiscv.memory_arbitration_isValid
.sym 24204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 24208 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24209 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24210 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 24211 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 24215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 24223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 24226 $abc$38833$n2479
.sym 24228 VexRiscv.CsrPlugin_mepc[18]
.sym 24229 VexRiscv.lastStagePc[18]
.sym 24234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 24236 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 24237 por_clk
.sym 24248 $abc$38833$n4877
.sym 24249 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 24250 VexRiscv._zz_79_[5]
.sym 24251 basesoc_vexriscv_ibus_adr[15]
.sym 24252 array_muxed1[29]
.sym 24253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 24254 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 24255 $abc$38833$n5631_1
.sym 24256 $abc$38833$n5664_1
.sym 24257 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 24258 VexRiscv._zz_197_
.sym 24259 VexRiscv._zz_195_[7]
.sym 24260 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 24261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 24262 array_muxed1[24]
.sym 24263 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 24264 basesoc_vexriscv_ibus_adr[29]
.sym 24265 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24266 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 24267 $abc$38833$n3386_1
.sym 24268 basesoc_vexriscv_ibus_adr[26]
.sym 24269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 24270 basesoc_vexriscv_ibus_adr[25]
.sym 24271 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 24272 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 24273 VexRiscv.CsrPlugin_mepc[26]
.sym 24274 basesoc_vexriscv_ibus_adr[7]
.sym 24280 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 24281 VexRiscv._zz_192_
.sym 24282 VexRiscv.memory_arbitration_isValid
.sym 24283 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 24284 VexRiscv.CsrPlugin_mepc[10]
.sym 24285 $abc$38833$n4479
.sym 24287 $abc$38833$n4478_1
.sym 24288 $abc$38833$n3692
.sym 24289 $abc$38833$n4175_1
.sym 24290 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 24292 basesoc_vexriscv_ibus_adr[26]
.sym 24293 basesoc_vexriscv_ibus_adr[28]
.sym 24294 basesoc_vexriscv_dbus_adr[28]
.sym 24295 VexRiscv._zz_190_
.sym 24296 $abc$38833$n3491
.sym 24297 $abc$38833$n151
.sym 24298 $abc$38833$n2468
.sym 24302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 24304 grant
.sym 24305 basesoc_vexriscv_dbus_adr[26]
.sym 24306 $abc$38833$n4221_1
.sym 24307 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24309 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 24310 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24311 VexRiscv.execute_to_memory_IS_MUL
.sym 24314 basesoc_vexriscv_ibus_adr[26]
.sym 24315 basesoc_vexriscv_ibus_adr[28]
.sym 24319 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 24321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 24322 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24326 VexRiscv._zz_192_
.sym 24327 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 24328 $abc$38833$n3692
.sym 24331 $abc$38833$n4221_1
.sym 24332 VexRiscv.CsrPlugin_mepc[10]
.sym 24334 $abc$38833$n4175_1
.sym 24338 $abc$38833$n4479
.sym 24340 $abc$38833$n4478_1
.sym 24343 basesoc_vexriscv_dbus_adr[28]
.sym 24344 basesoc_vexriscv_dbus_adr[26]
.sym 24345 grant
.sym 24346 $abc$38833$n3491
.sym 24349 VexRiscv.memory_arbitration_isValid
.sym 24351 VexRiscv.execute_to_memory_IS_MUL
.sym 24355 $abc$38833$n151
.sym 24356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 24357 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 24358 VexRiscv._zz_190_
.sym 24359 $abc$38833$n2468
.sym 24360 por_clk
.sym 24363 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24364 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24365 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24366 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24367 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24368 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24369 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24370 VexRiscv._zz_194_[3]
.sym 24371 VexRiscv._zz_286_[1]
.sym 24374 $abc$38833$n2399
.sym 24375 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24376 VexRiscv.memory_arbitration_isValid
.sym 24377 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 24378 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 24379 VexRiscv._zz_170_[1]
.sym 24380 VexRiscv.memory_arbitration_isValid
.sym 24381 VexRiscv.execute_arbitration_isValid
.sym 24382 $abc$38833$n4220_1
.sym 24383 VexRiscv._zz_287_[4]
.sym 24385 $abc$38833$n4178_1
.sym 24386 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 24387 basesoc_vexriscv_ibus_adr[6]
.sym 24388 basesoc_vexriscv_ibus_adr[5]
.sym 24389 $abc$38833$n2479
.sym 24390 $abc$38833$n7470
.sym 24391 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 24392 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 24393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 24395 $abc$38833$n3386_1
.sym 24396 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24397 $abc$38833$n5969_1
.sym 24404 $abc$38833$n3351_1
.sym 24405 $abc$38833$n2482
.sym 24406 basesoc_vexriscv_dbus_adr[27]
.sym 24407 basesoc_vexriscv_ibus_adr[27]
.sym 24408 $abc$38833$n3495
.sym 24410 $abc$38833$n5954_1
.sym 24412 grant
.sym 24414 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 24415 basesoc_vexriscv_ibus_adr[27]
.sym 24416 $abc$38833$n3490
.sym 24417 VexRiscv.CsrPlugin_mtval[27]
.sym 24418 VexRiscv.CsrPlugin_mepc[27]
.sym 24420 $abc$38833$n5974_1
.sym 24423 $abc$38833$n3354_1
.sym 24424 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 24427 $abc$38833$n3603_1
.sym 24428 $abc$38833$n4175_1
.sym 24429 $abc$38833$n3607_1
.sym 24431 $abc$38833$n4178_1
.sym 24432 VexRiscv._zz_35_[5]
.sym 24437 $abc$38833$n5974_1
.sym 24438 VexRiscv._zz_35_[5]
.sym 24439 $abc$38833$n5954_1
.sym 24442 VexRiscv.CsrPlugin_mtval[27]
.sym 24443 $abc$38833$n4175_1
.sym 24444 $abc$38833$n4178_1
.sym 24445 VexRiscv.CsrPlugin_mepc[27]
.sym 24450 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 24454 $abc$38833$n3351_1
.sym 24455 $abc$38833$n3354_1
.sym 24460 $abc$38833$n3490
.sym 24461 $abc$38833$n3607_1
.sym 24463 $abc$38833$n3603_1
.sym 24466 $abc$38833$n3495
.sym 24467 grant
.sym 24468 basesoc_vexriscv_dbus_adr[27]
.sym 24469 basesoc_vexriscv_ibus_adr[27]
.sym 24472 grant
.sym 24473 basesoc_vexriscv_ibus_adr[27]
.sym 24474 $abc$38833$n3490
.sym 24475 basesoc_vexriscv_dbus_adr[27]
.sym 24478 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 24482 $abc$38833$n2482
.sym 24483 por_clk
.sym 24486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 24488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 24490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 24492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 24494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 24497 $abc$38833$n5973_1
.sym 24498 grant
.sym 24499 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 24500 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 24503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 24505 $abc$38833$n3350_1
.sym 24506 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 24507 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24508 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24509 $abc$38833$n3354_1
.sym 24510 basesoc_vexriscv_dbus_adr[21]
.sym 24511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 24512 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 24513 VexRiscv._zz_170_[0]
.sym 24514 $abc$38833$n4175_1
.sym 24515 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24516 $abc$38833$n3352
.sym 24517 array_muxed0[3]
.sym 24518 $abc$38833$n5475
.sym 24519 $abc$38833$n5954_1
.sym 24520 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 24526 basesoc_vexriscv_dbus_adr[21]
.sym 24527 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 24530 grant
.sym 24531 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 24536 basesoc_vexriscv_ibus_adr[21]
.sym 24541 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 24542 basesoc_vexriscv_ibus_adr[4]
.sym 24546 basesoc_vexriscv_dbus_adr[3]
.sym 24549 basesoc_vexriscv_dbus_adr[4]
.sym 24550 basesoc_vexriscv_ibus_adr[3]
.sym 24555 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 24557 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 24559 basesoc_vexriscv_dbus_adr[3]
.sym 24560 basesoc_vexriscv_ibus_adr[3]
.sym 24561 grant
.sym 24568 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 24571 basesoc_vexriscv_dbus_adr[21]
.sym 24572 basesoc_vexriscv_ibus_adr[21]
.sym 24573 grant
.sym 24577 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 24583 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 24590 basesoc_vexriscv_ibus_adr[4]
.sym 24591 basesoc_vexriscv_dbus_adr[4]
.sym 24592 grant
.sym 24597 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 24601 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 24605 $abc$38833$n7876_$glb_ce
.sym 24606 por_clk
.sym 24609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 24611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 24613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 24615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 24618 VexRiscv._zz_79_[4]
.sym 24620 VexRiscv.decode_to_execute_RS2[28]
.sym 24621 $abc$38833$n5615_1
.sym 24622 array_muxed0[4]
.sym 24623 VexRiscv._zz_151_[8]
.sym 24624 $abc$38833$n6029
.sym 24625 $PACKER_VCC_NET
.sym 24626 $abc$38833$n3350_1
.sym 24627 $abc$38833$n3350_1
.sym 24628 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24629 basesoc_counter[0]
.sym 24630 VexRiscv.lastStageIsFiring
.sym 24631 $PACKER_VCC_NET
.sym 24632 VexRiscv._zz_79_[5]
.sym 24633 VexRiscv._zz_328_
.sym 24634 basesoc_vexriscv_dbus_adr[18]
.sym 24635 VexRiscv._zz_41_[20]
.sym 24636 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24637 $abc$38833$n4340
.sym 24638 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 24639 $abc$38833$n4176_1
.sym 24640 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24641 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 24642 $abc$38833$n5686
.sym 24643 VexRiscv.CsrPlugin_mepc[25]
.sym 24649 basesoc_counter[1]
.sym 24651 $abc$38833$n2150
.sym 24653 $abc$38833$n5687_1
.sym 24654 VexRiscv._zz_200_[15]
.sym 24655 $abc$38833$n4176_1
.sym 24656 $abc$38833$n5578
.sym 24657 $abc$38833$n6307_1
.sym 24658 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24659 VexRiscv.CsrPlugin_mepc[15]
.sym 24660 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24661 $abc$38833$n4178_1
.sym 24662 VexRiscv._zz_35_[17]
.sym 24663 VexRiscv._zz_170_[1]
.sym 24664 VexRiscv._zz_200_[30]
.sym 24665 VexRiscv.CsrPlugin_mtval[15]
.sym 24666 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 24667 basesoc_counter[0]
.sym 24668 $abc$38833$n6022_1
.sym 24669 VexRiscv._zz_151_[15]
.sym 24670 $abc$38833$n4242_1
.sym 24671 $abc$38833$n4241_1
.sym 24672 $abc$38833$n4191_1
.sym 24673 VexRiscv._zz_170_[0]
.sym 24674 $abc$38833$n4175_1
.sym 24675 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24677 VexRiscv._zz_35_[10]
.sym 24679 $abc$38833$n5954_1
.sym 24680 $abc$38833$n4191_1
.sym 24682 $abc$38833$n4176_1
.sym 24683 $abc$38833$n4191_1
.sym 24684 VexRiscv._zz_200_[30]
.sym 24685 $abc$38833$n6307_1
.sym 24688 VexRiscv._zz_35_[10]
.sym 24689 $abc$38833$n5687_1
.sym 24690 $abc$38833$n5578
.sym 24694 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24695 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 24696 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24697 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24700 $abc$38833$n6022_1
.sym 24702 $abc$38833$n5954_1
.sym 24703 VexRiscv._zz_35_[17]
.sym 24706 basesoc_counter[0]
.sym 24708 basesoc_counter[1]
.sym 24712 $abc$38833$n4178_1
.sym 24713 VexRiscv.CsrPlugin_mtval[15]
.sym 24714 VexRiscv.CsrPlugin_mepc[15]
.sym 24715 $abc$38833$n4175_1
.sym 24719 VexRiscv._zz_200_[15]
.sym 24720 $abc$38833$n4191_1
.sym 24721 $abc$38833$n4242_1
.sym 24724 VexRiscv._zz_170_[1]
.sym 24725 $abc$38833$n4241_1
.sym 24726 VexRiscv._zz_170_[0]
.sym 24727 VexRiscv._zz_151_[15]
.sym 24728 $abc$38833$n2150
.sym 24729 por_clk
.sym 24730 sys_rst_$glb_sr
.sym 24742 $abc$38833$n6351_1
.sym 24743 $abc$38833$n6308_1
.sym 24744 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 24745 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 24746 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 24747 VexRiscv._zz_253_[0]
.sym 24748 VexRiscv.execute_to_memory_IS_DIV
.sym 24749 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 24750 VexRiscv._zz_35_[17]
.sym 24751 VexRiscv.CsrPlugin_interrupt_valid
.sym 24752 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 24753 basesoc_bus_wishbone_ack
.sym 24754 $abc$38833$n5395
.sym 24757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 24759 basesoc_vexriscv_ibus_adr[4]
.sym 24760 $abc$38833$n6077_1
.sym 24761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 24762 VexRiscv._zz_203_
.sym 24764 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 24765 VexRiscv.CsrPlugin_mepc[26]
.sym 24766 basesoc_vexriscv_ibus_adr[7]
.sym 24773 VexRiscv._zz_170_[1]
.sym 24774 VexRiscv._zz_151_[30]
.sym 24775 $abc$38833$n4390_1
.sym 24776 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 24777 $abc$38833$n4392
.sym 24778 $abc$38833$n5503
.sym 24779 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 24780 $abc$38833$n6308_1
.sym 24782 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 24784 $abc$38833$n4370
.sym 24785 $abc$38833$n4400
.sym 24788 $abc$38833$n5475
.sym 24790 VexRiscv.CsrPlugin_mepc[15]
.sym 24792 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 24793 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24794 VexRiscv.lastStagePc[15]
.sym 24795 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 24796 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24797 $abc$38833$n4340
.sym 24800 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24802 $abc$38833$n2479
.sym 24803 VexRiscv._zz_170_[0]
.sym 24805 $abc$38833$n5503
.sym 24806 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 24807 $abc$38833$n5475
.sym 24808 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24811 $abc$38833$n4392
.sym 24812 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 24814 $abc$38833$n4340
.sym 24817 $abc$38833$n4340
.sym 24818 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 24820 $abc$38833$n4370
.sym 24823 $abc$38833$n4390_1
.sym 24824 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 24826 $abc$38833$n4340
.sym 24829 VexRiscv.CsrPlugin_mepc[15]
.sym 24831 VexRiscv.lastStagePc[15]
.sym 24832 $abc$38833$n2479
.sym 24835 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24836 $abc$38833$n5475
.sym 24837 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24838 $abc$38833$n5503
.sym 24841 $abc$38833$n4340
.sym 24842 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 24843 $abc$38833$n4400
.sym 24847 $abc$38833$n6308_1
.sym 24848 VexRiscv._zz_151_[30]
.sym 24849 VexRiscv._zz_170_[1]
.sym 24850 VexRiscv._zz_170_[0]
.sym 24852 por_clk
.sym 24862 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 24863 VexRiscv._zz_199_[7]
.sym 24866 basesoc_vexriscv_ibus_adr[1]
.sym 24868 VexRiscv._zz_151_[30]
.sym 24869 $abc$38833$n3352
.sym 24870 VexRiscv.CsrPlugin_mepc[26]
.sym 24872 VexRiscv._zz_328_
.sym 24873 $abc$38833$n5578
.sym 24874 VexRiscv.CsrPlugin_mepc[25]
.sym 24875 VexRiscv._zz_199_[16]
.sym 24876 $abc$38833$n3028
.sym 24877 VexRiscv._zz_170_[1]
.sym 24881 $abc$38833$n5969_1
.sym 24882 $abc$38833$n5503
.sym 24884 $abc$38833$n5970_1
.sym 24885 $abc$38833$n5942_1
.sym 24887 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24888 $abc$38833$n2479
.sym 24896 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 24897 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 24898 $abc$38833$n6379
.sym 24901 $abc$38833$n5503
.sym 24904 $abc$38833$n4244_1
.sym 24905 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24906 VexRiscv._zz_253_[1]
.sym 24908 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24909 $abc$38833$n5503
.sym 24910 $abc$38833$n3624_1
.sym 24911 $abc$38833$n5470
.sym 24912 $abc$38833$n5489
.sym 24913 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24916 $abc$38833$n6346
.sym 24917 $abc$38833$n7
.sym 24919 VexRiscv._zz_253_[0]
.sym 24920 $abc$38833$n5475
.sym 24921 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24922 $abc$38833$n2133
.sym 24924 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 24925 VexRiscv._zz_253_[1]
.sym 24928 $abc$38833$n3624_1
.sym 24930 $abc$38833$n4244_1
.sym 24931 $abc$38833$n6379
.sym 24934 $abc$38833$n5489
.sym 24935 $abc$38833$n5470
.sym 24936 $abc$38833$n6346
.sym 24937 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 24940 $abc$38833$n5475
.sym 24941 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 24942 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24943 $abc$38833$n5503
.sym 24947 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 24948 VexRiscv._zz_253_[1]
.sym 24952 $abc$38833$n5503
.sym 24953 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24954 $abc$38833$n5475
.sym 24955 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24958 VexRiscv._zz_253_[1]
.sym 24959 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24964 VexRiscv._zz_253_[1]
.sym 24967 VexRiscv._zz_253_[0]
.sym 24971 $abc$38833$n7
.sym 24974 $abc$38833$n2133
.sym 24975 por_clk
.sym 24985 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 24986 VexRiscv._zz_151_[21]
.sym 24987 $abc$38833$n5974_1
.sym 24989 slave_sel_r[1]
.sym 24991 $abc$38833$n6045_1
.sym 24992 $abc$38833$n6379
.sym 24993 VexRiscv._zz_79_[4]
.sym 24995 $abc$38833$n4241_1
.sym 24996 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 24997 $abc$38833$n5443_1
.sym 24999 $abc$38833$n5508_1
.sym 25000 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 25001 VexRiscv.CsrPlugin_hadException
.sym 25002 array_muxed0[3]
.sym 25003 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 25004 VexRiscv._zz_79_[2]
.sym 25005 $abc$38833$n5954_1
.sym 25006 $abc$38833$n5475
.sym 25008 $abc$38833$n5533_1
.sym 25010 $abc$38833$n5503
.sym 25011 VexRiscv._zz_253_[1]
.sym 25012 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 25020 VexRiscv._zz_35_[4]
.sym 25022 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 25024 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 25026 $abc$38833$n5933_1
.sym 25028 VexRiscv._zz_35_[0]
.sym 25029 VexRiscv._zz_35_[31]
.sym 25030 $abc$38833$n5475
.sym 25031 $abc$38833$n5954_1
.sym 25032 $abc$38833$n5503
.sym 25034 $abc$38833$n5567_1
.sym 25037 $abc$38833$n5578
.sym 25041 VexRiscv._zz_35_[11]
.sym 25043 $abc$38833$n5943_1
.sym 25044 $abc$38833$n5970_1
.sym 25045 $abc$38833$n5578
.sym 25054 VexRiscv._zz_35_[0]
.sym 25057 VexRiscv._zz_35_[0]
.sym 25058 $abc$38833$n5943_1
.sym 25060 $abc$38833$n5954_1
.sym 25063 VexRiscv._zz_35_[4]
.sym 25069 $abc$38833$n5578
.sym 25071 $abc$38833$n5933_1
.sym 25072 VexRiscv._zz_35_[31]
.sym 25075 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 25076 $abc$38833$n5503
.sym 25077 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 25078 $abc$38833$n5475
.sym 25083 VexRiscv._zz_35_[11]
.sym 25087 $abc$38833$n5578
.sym 25089 $abc$38833$n5567_1
.sym 25090 VexRiscv._zz_35_[0]
.sym 25094 $abc$38833$n5954_1
.sym 25095 $abc$38833$n5970_1
.sym 25096 VexRiscv._zz_35_[4]
.sym 25098 por_clk
.sym 25099 VexRiscv.reset_$glb_sr
.sym 25112 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 25114 VexRiscv._zz_35_[0]
.sym 25115 basesoc_vexriscv_ibus_adr[0]
.sym 25116 $abc$38833$n3624_1
.sym 25117 VexRiscv._zz_35_[31]
.sym 25118 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 25119 por_rst
.sym 25120 $abc$38833$n5994_1
.sym 25122 $abc$38833$n5383_1
.sym 25123 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 25125 VexRiscv._zz_328_
.sym 25126 basesoc_vexriscv_dbus_adr[18]
.sym 25127 VexRiscv._zz_35_[11]
.sym 25128 $abc$38833$n7
.sym 25129 VexRiscv._zz_79_[5]
.sym 25130 VexRiscv._zz_79_[11]
.sym 25131 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 25132 VexRiscv.lastStagePc[9]
.sym 25133 VexRiscv._zz_328_
.sym 25134 VexRiscv._zz_79_[8]
.sym 25141 VexRiscv._zz_79_[31]
.sym 25142 $abc$38833$n5574_1
.sym 25143 $abc$38833$n2479
.sym 25145 $abc$38833$n5504
.sym 25146 VexRiscv._zz_35_[31]
.sym 25147 $abc$38833$n6078_1
.sym 25148 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 25149 $abc$38833$n5470
.sym 25151 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 25152 $abc$38833$n5502
.sym 25153 $abc$38833$n5510_1
.sym 25154 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 25156 $abc$38833$n6423_1
.sym 25157 $abc$38833$n6079
.sym 25161 VexRiscv.CsrPlugin_hadException
.sym 25163 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 25164 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 25165 $abc$38833$n5954_1
.sym 25168 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 25171 VexRiscv._zz_253_[1]
.sym 25172 $abc$38833$n5934
.sym 25174 $abc$38833$n5934
.sym 25175 $abc$38833$n5574_1
.sym 25176 VexRiscv._zz_79_[31]
.sym 25180 $abc$38833$n5470
.sym 25181 $abc$38833$n5504
.sym 25182 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 25183 $abc$38833$n5502
.sym 25187 VexRiscv._zz_253_[1]
.sym 25189 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 25193 VexRiscv.CsrPlugin_hadException
.sym 25194 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 25195 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 25198 $abc$38833$n6078_1
.sym 25199 VexRiscv._zz_35_[31]
.sym 25200 $abc$38833$n6079
.sym 25201 $abc$38833$n5954_1
.sym 25206 VexRiscv._zz_253_[1]
.sym 25207 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 25210 $abc$38833$n6423_1
.sym 25212 VexRiscv._zz_79_[31]
.sym 25216 $abc$38833$n5470
.sym 25217 $abc$38833$n5502
.sym 25218 $abc$38833$n5510_1
.sym 25219 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 25220 $abc$38833$n2479
.sym 25221 por_clk
.sym 25223 VexRiscv._zz_215_[15]
.sym 25224 VexRiscv._zz_215_[14]
.sym 25225 VexRiscv._zz_215_[13]
.sym 25226 VexRiscv._zz_215_[12]
.sym 25227 VexRiscv._zz_215_[11]
.sym 25228 VexRiscv._zz_215_[10]
.sym 25229 VexRiscv._zz_215_[9]
.sym 25230 VexRiscv._zz_215_[8]
.sym 25237 $abc$38833$n2160
.sym 25239 $abc$38833$n2479
.sym 25241 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 25242 VexRiscv._zz_35_[31]
.sym 25243 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 25245 $abc$38833$n5470
.sym 25247 VexRiscv._zz_215_[1]
.sym 25248 $abc$38833$n5539_1
.sym 25249 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 25250 $abc$38833$n2127
.sym 25252 $abc$38833$n6077_1
.sym 25253 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 25255 VexRiscv._zz_79_[31]
.sym 25256 $abc$38833$n7519
.sym 25257 VexRiscv._zz_79_[10]
.sym 25258 VexRiscv._zz_79_[0]
.sym 25264 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 25265 VexRiscv._zz_253_[1]
.sym 25266 $abc$38833$n2127
.sym 25267 $abc$38833$n5502
.sym 25268 $abc$38833$n5519
.sym 25269 VexRiscv._zz_50_[14]
.sym 25271 $abc$38833$n6358_1
.sym 25273 $abc$38833$n5470
.sym 25275 $abc$38833$n5553_1
.sym 25277 VexRiscv._zz_253_[0]
.sym 25278 $abc$38833$n5533_1
.sym 25279 $abc$38833$n5508_1
.sym 25280 $abc$38833$n5503
.sym 25282 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 25283 VexRiscv._zz_215_[4]
.sym 25285 $abc$38833$n5470
.sym 25286 VexRiscv._zz_163_[4]
.sym 25287 $abc$38833$n5521
.sym 25288 $abc$38833$n7
.sym 25291 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 25292 VexRiscv._zz_215_[11]
.sym 25293 VexRiscv._zz_163_[11]
.sym 25295 $abc$38833$n6351_1
.sym 25297 $abc$38833$n5553_1
.sym 25298 $abc$38833$n5470
.sym 25299 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 25300 $abc$38833$n5521
.sym 25303 $abc$38833$n5502
.sym 25304 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 25305 $abc$38833$n5470
.sym 25306 $abc$38833$n5508_1
.sym 25310 $abc$38833$n6358_1
.sym 25311 VexRiscv._zz_163_[4]
.sym 25312 VexRiscv._zz_215_[4]
.sym 25316 $abc$38833$n5503
.sym 25317 VexRiscv._zz_50_[14]
.sym 25318 $abc$38833$n6351_1
.sym 25321 $abc$38833$n5470
.sym 25322 $abc$38833$n5521
.sym 25323 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 25324 $abc$38833$n5533_1
.sym 25327 $abc$38833$n7
.sym 25333 $abc$38833$n5519
.sym 25334 VexRiscv._zz_253_[1]
.sym 25335 VexRiscv._zz_253_[0]
.sym 25336 VexRiscv._zz_50_[14]
.sym 25339 VexRiscv._zz_215_[11]
.sym 25341 $abc$38833$n6358_1
.sym 25342 VexRiscv._zz_163_[11]
.sym 25343 $abc$38833$n2127
.sym 25344 por_clk
.sym 25346 VexRiscv._zz_215_[7]
.sym 25347 VexRiscv._zz_215_[6]
.sym 25348 VexRiscv._zz_215_[5]
.sym 25349 VexRiscv._zz_215_[4]
.sym 25350 VexRiscv._zz_215_[3]
.sym 25351 VexRiscv._zz_215_[2]
.sym 25352 VexRiscv._zz_215_[1]
.sym 25353 VexRiscv._zz_215_[0]
.sym 25358 VexRiscv._zz_79_[9]
.sym 25359 VexRiscv._zz_160_
.sym 25360 $abc$38833$n7519
.sym 25361 $abc$38833$n5578
.sym 25362 VexRiscv._zz_319_
.sym 25365 VexRiscv._zz_215_[15]
.sym 25366 $abc$38833$n2133
.sym 25367 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25368 VexRiscv._zz_199_[16]
.sym 25369 VexRiscv._zz_79_[13]
.sym 25370 VexRiscv._zz_50_[10]
.sym 25371 VexRiscv._zz_214_[21]
.sym 25372 VexRiscv._zz_50_[8]
.sym 25373 $abc$38833$n5502
.sym 25374 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25375 VexRiscv._zz_79_[21]
.sym 25376 VexRiscv._zz_50_[7]
.sym 25377 VexRiscv._zz_50_[11]
.sym 25378 VexRiscv.CsrPlugin_mcause_interrupt
.sym 25379 $abc$38833$n2479
.sym 25380 $abc$38833$n5970_1
.sym 25381 VexRiscv._zz_50_[9]
.sym 25388 $abc$38833$n5954_1
.sym 25390 $abc$38833$n5816_1
.sym 25391 VexRiscv._zz_79_[21]
.sym 25392 $abc$38833$n3695_1
.sym 25393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 25394 $abc$38833$n6011_1
.sym 25397 $abc$38833$n6039_1
.sym 25398 $abc$38833$n5574_1
.sym 25401 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 25402 VexRiscv.CsrPlugin_mepc[9]
.sym 25403 $abc$38833$n2479
.sym 25404 VexRiscv.lastStagePc[9]
.sym 25407 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 25410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 25411 VexRiscv._zz_79_[14]
.sym 25414 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 25418 $abc$38833$n6423_1
.sym 25420 VexRiscv._zz_79_[21]
.sym 25421 $abc$38833$n5816_1
.sym 25422 $abc$38833$n5574_1
.sym 25426 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 25433 VexRiscv._zz_79_[14]
.sym 25434 $abc$38833$n6423_1
.sym 25435 $abc$38833$n6011_1
.sym 25438 $abc$38833$n6039_1
.sym 25439 $abc$38833$n6423_1
.sym 25440 $abc$38833$n5954_1
.sym 25441 VexRiscv._zz_79_[21]
.sym 25445 $abc$38833$n3695_1
.sym 25446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 25447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 25450 VexRiscv.lastStagePc[9]
.sym 25451 VexRiscv.CsrPlugin_mepc[9]
.sym 25453 $abc$38833$n2479
.sym 25456 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 25464 $abc$38833$n3695_1
.sym 25465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 25466 $abc$38833$n7876_$glb_ce
.sym 25467 por_clk
.sym 25469 VexRiscv._zz_215_[31]
.sym 25470 VexRiscv._zz_215_[30]
.sym 25471 VexRiscv._zz_215_[29]
.sym 25472 VexRiscv._zz_215_[28]
.sym 25473 VexRiscv._zz_215_[27]
.sym 25474 VexRiscv._zz_215_[26]
.sym 25475 VexRiscv._zz_215_[25]
.sym 25476 VexRiscv._zz_215_[24]
.sym 25481 basesoc_timer0_reload_storage[0]
.sym 25482 VexRiscv._zz_35_[9]
.sym 25483 $abc$38833$n3844
.sym 25485 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 25487 basesoc_timer0_reload_storage[1]
.sym 25488 $abc$38833$n5580
.sym 25489 $abc$38833$n6038_1
.sym 25492 $PACKER_VCC_NET
.sym 25493 VexRiscv._zz_215_[5]
.sym 25494 $abc$38833$n5574_1
.sym 25495 array_muxed0[3]
.sym 25496 VexRiscv._zz_214_[14]
.sym 25497 VexRiscv._zz_79_[14]
.sym 25499 VexRiscv._zz_52_
.sym 25500 VexRiscv._zz_253_[1]
.sym 25501 VexRiscv._zz_163_[14]
.sym 25502 VexRiscv._zz_79_[17]
.sym 25503 VexRiscv._zz_79_[24]
.sym 25504 VexRiscv._zz_79_[2]
.sym 25510 $abc$38833$n5950_1
.sym 25515 VexRiscv._zz_79_[14]
.sym 25517 $abc$38833$n5551_1
.sym 25518 $abc$38833$n5539_1
.sym 25519 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 25520 VexRiscv._zz_214_[14]
.sym 25523 $abc$38833$n5470
.sym 25525 $abc$38833$n6358_1
.sym 25526 VexRiscv._zz_163_[14]
.sym 25528 VexRiscv._zz_160_
.sym 25530 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 25531 VexRiscv._zz_214_[21]
.sym 25533 $abc$38833$n5521
.sym 25534 VexRiscv._zz_215_[31]
.sym 25535 VexRiscv._zz_79_[21]
.sym 25536 VexRiscv._zz_215_[21]
.sym 25538 VexRiscv._zz_163_[21]
.sym 25541 VexRiscv._zz_163_[31]
.sym 25546 VexRiscv._zz_79_[14]
.sym 25549 $abc$38833$n5539_1
.sym 25550 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 25551 $abc$38833$n5521
.sym 25552 $abc$38833$n5470
.sym 25555 $abc$38833$n5950_1
.sym 25556 VexRiscv._zz_163_[21]
.sym 25558 VexRiscv._zz_214_[21]
.sym 25561 VexRiscv._zz_163_[21]
.sym 25562 $abc$38833$n6358_1
.sym 25563 VexRiscv._zz_215_[21]
.sym 25567 VexRiscv._zz_79_[21]
.sym 25574 VexRiscv._zz_163_[31]
.sym 25575 VexRiscv._zz_215_[31]
.sym 25576 $abc$38833$n6358_1
.sym 25579 $abc$38833$n5470
.sym 25580 $abc$38833$n5521
.sym 25581 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 25582 $abc$38833$n5551_1
.sym 25585 VexRiscv._zz_214_[14]
.sym 25586 $abc$38833$n5950_1
.sym 25588 VexRiscv._zz_163_[14]
.sym 25589 VexRiscv._zz_160_
.sym 25590 por_clk
.sym 25592 VexRiscv._zz_215_[23]
.sym 25593 VexRiscv._zz_215_[22]
.sym 25594 VexRiscv._zz_215_[21]
.sym 25595 VexRiscv._zz_215_[20]
.sym 25596 VexRiscv._zz_215_[19]
.sym 25597 VexRiscv._zz_215_[18]
.sym 25598 VexRiscv._zz_215_[17]
.sym 25599 VexRiscv._zz_215_[16]
.sym 25605 $abc$38833$n7519
.sym 25607 $abc$38833$n5793_1
.sym 25608 VexRiscv.CsrPlugin_mepc[9]
.sym 25609 $abc$38833$n6423_1
.sym 25612 VexRiscv._zz_163_[4]
.sym 25613 $PACKER_VCC_NET
.sym 25615 VexRiscv._zz_215_[29]
.sym 25616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 25617 VexRiscv._zz_79_[5]
.sym 25619 $abc$38833$n7
.sym 25620 VexRiscv._zz_215_[27]
.sym 25621 $abc$38833$n6358_1
.sym 25622 VexRiscv._zz_79_[11]
.sym 25623 VexRiscv._zz_79_[26]
.sym 25625 VexRiscv._zz_79_[30]
.sym 25626 VexRiscv._zz_79_[8]
.sym 25627 VexRiscv._zz_79_[11]
.sym 25634 $abc$38833$n5851_1
.sym 25635 $abc$38833$n2479
.sym 25636 $abc$38833$n6075_1
.sym 25637 VexRiscv._zz_163_[24]
.sym 25638 $abc$38833$n5954_1
.sym 25639 VexRiscv._zz_79_[30]
.sym 25640 $abc$38833$n6051_1
.sym 25642 VexRiscv._zz_79_[24]
.sym 25643 $abc$38833$n5950_1
.sym 25645 $abc$38833$n6358_1
.sym 25647 $abc$38833$n5922_1
.sym 25648 VexRiscv._zz_215_[24]
.sym 25654 $abc$38833$n5574_1
.sym 25655 VexRiscv._zz_79_[4]
.sym 25657 $abc$38833$n5971_1
.sym 25659 VexRiscv.CsrPlugin_hadException
.sym 25660 VexRiscv._zz_163_[4]
.sym 25663 VexRiscv._zz_214_[4]
.sym 25664 $abc$38833$n6423_1
.sym 25667 $abc$38833$n5950_1
.sym 25668 VexRiscv._zz_163_[4]
.sym 25669 VexRiscv._zz_214_[4]
.sym 25672 $abc$38833$n5574_1
.sym 25673 VexRiscv._zz_215_[24]
.sym 25674 $abc$38833$n6358_1
.sym 25675 VexRiscv._zz_163_[24]
.sym 25678 $abc$38833$n6423_1
.sym 25679 $abc$38833$n5954_1
.sym 25680 VexRiscv._zz_79_[30]
.sym 25681 $abc$38833$n6075_1
.sym 25684 $abc$38833$n5574_1
.sym 25686 $abc$38833$n5922_1
.sym 25687 VexRiscv._zz_79_[30]
.sym 25693 VexRiscv.CsrPlugin_hadException
.sym 25697 VexRiscv._zz_79_[4]
.sym 25698 $abc$38833$n5971_1
.sym 25699 $abc$38833$n6423_1
.sym 25703 $abc$38833$n5851_1
.sym 25704 VexRiscv._zz_79_[24]
.sym 25705 $abc$38833$n5574_1
.sym 25708 $abc$38833$n6051_1
.sym 25709 VexRiscv._zz_79_[24]
.sym 25710 $abc$38833$n5954_1
.sym 25711 $abc$38833$n6423_1
.sym 25712 $abc$38833$n2479
.sym 25713 por_clk
.sym 25715 VexRiscv._zz_214_[15]
.sym 25716 VexRiscv._zz_214_[14]
.sym 25717 VexRiscv._zz_214_[13]
.sym 25718 VexRiscv._zz_214_[12]
.sym 25719 VexRiscv._zz_214_[11]
.sym 25720 VexRiscv._zz_214_[10]
.sym 25721 VexRiscv._zz_214_[9]
.sym 25722 VexRiscv._zz_214_[8]
.sym 25723 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 25726 VexRiscv._zz_79_[5]
.sym 25727 VexRiscv._zz_79_[18]
.sym 25728 VexRiscv._zz_215_[17]
.sym 25730 VexRiscv._zz_215_[20]
.sym 25733 $abc$38833$n6074_1
.sym 25734 $abc$38833$n5950_1
.sym 25735 VexRiscv.decode_to_execute_RS2[18]
.sym 25736 VexRiscv._zz_163_[11]
.sym 25738 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 25739 VexRiscv._zz_79_[27]
.sym 25740 $abc$38833$n7519
.sym 25741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25742 VexRiscv._zz_214_[10]
.sym 25743 VexRiscv._zz_79_[28]
.sym 25744 VexRiscv._zz_215_[26]
.sym 25745 VexRiscv._zz_79_[10]
.sym 25746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 25747 VexRiscv._zz_79_[31]
.sym 25749 VexRiscv._zz_214_[4]
.sym 25750 VexRiscv._zz_79_[0]
.sym 25757 VexRiscv._zz_163_[31]
.sym 25758 VexRiscv._zz_160_
.sym 25760 VexRiscv._zz_163_[24]
.sym 25762 $abc$38833$n5975_1
.sym 25764 $abc$38833$n5950_1
.sym 25767 VexRiscv._zz_163_[30]
.sym 25772 VexRiscv._zz_163_[22]
.sym 25773 VexRiscv._zz_214_[30]
.sym 25774 VexRiscv._zz_163_[5]
.sym 25775 VexRiscv._zz_79_[24]
.sym 25777 VexRiscv._zz_79_[22]
.sym 25779 VexRiscv._zz_79_[5]
.sym 25780 VexRiscv._zz_214_[24]
.sym 25782 VexRiscv._zz_214_[5]
.sym 25784 VexRiscv._zz_214_[22]
.sym 25785 VexRiscv._zz_214_[31]
.sym 25787 $abc$38833$n6423_1
.sym 25792 VexRiscv._zz_79_[22]
.sym 25795 $abc$38833$n5950_1
.sym 25796 VexRiscv._zz_163_[22]
.sym 25797 VexRiscv._zz_214_[22]
.sym 25801 $abc$38833$n6423_1
.sym 25802 VexRiscv._zz_163_[31]
.sym 25803 VexRiscv._zz_214_[31]
.sym 25804 $abc$38833$n5950_1
.sym 25807 VexRiscv._zz_214_[30]
.sym 25808 VexRiscv._zz_163_[30]
.sym 25809 $abc$38833$n5950_1
.sym 25814 VexRiscv._zz_79_[24]
.sym 25819 VexRiscv._zz_79_[5]
.sym 25820 $abc$38833$n5975_1
.sym 25822 $abc$38833$n6423_1
.sym 25825 VexRiscv._zz_163_[5]
.sym 25826 VexRiscv._zz_214_[5]
.sym 25828 $abc$38833$n5950_1
.sym 25831 $abc$38833$n5950_1
.sym 25833 VexRiscv._zz_214_[24]
.sym 25834 VexRiscv._zz_163_[24]
.sym 25835 VexRiscv._zz_160_
.sym 25836 por_clk
.sym 25838 VexRiscv._zz_214_[7]
.sym 25839 VexRiscv._zz_214_[6]
.sym 25840 VexRiscv._zz_214_[5]
.sym 25841 VexRiscv._zz_214_[4]
.sym 25842 VexRiscv._zz_214_[3]
.sym 25843 VexRiscv._zz_214_[2]
.sym 25844 VexRiscv._zz_214_[1]
.sym 25845 VexRiscv._zz_214_[0]
.sym 25850 VexRiscv._zz_163_[22]
.sym 25851 VexRiscv._zz_35_[18]
.sym 25854 csrbankarray_csrbank0_leds_out0_w[1]
.sym 25855 $abc$38833$n5574_1
.sym 25856 VexRiscv._zz_79_[13]
.sym 25857 VexRiscv._zz_79_[9]
.sym 25858 b_n
.sym 25859 basesoc_dat_w[2]
.sym 25860 $abc$38833$n5950_1
.sym 25862 VexRiscv._zz_50_[9]
.sym 25863 VexRiscv._zz_79_[21]
.sym 25864 VexRiscv._zz_149_
.sym 25865 VexRiscv._zz_50_[11]
.sym 25866 $abc$38833$n7519
.sym 25867 VexRiscv._zz_214_[21]
.sym 25868 VexRiscv._zz_50_[7]
.sym 25869 VexRiscv._zz_50_[11]
.sym 25870 VexRiscv._zz_50_[10]
.sym 25873 VexRiscv._zz_214_[18]
.sym 25879 VexRiscv._zz_163_[18]
.sym 25880 VexRiscv._zz_214_[18]
.sym 25882 VexRiscv._zz_149_
.sym 25884 $abc$38833$n3695_1
.sym 25888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 25892 $abc$38833$n5950_1
.sym 25894 VexRiscv._zz_79_[18]
.sym 25895 VexRiscv._zz_79_[30]
.sym 25897 VexRiscv._zz_160_
.sym 25900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 25901 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 25907 VexRiscv._zz_79_[31]
.sym 25909 $abc$38833$n7519
.sym 25912 VexRiscv._zz_79_[18]
.sym 25920 VexRiscv._zz_79_[31]
.sym 25924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 25927 $abc$38833$n3695_1
.sym 25931 VexRiscv._zz_79_[30]
.sym 25939 $abc$38833$n7519
.sym 25943 VexRiscv._zz_163_[18]
.sym 25944 VexRiscv._zz_214_[18]
.sym 25945 $abc$38833$n5950_1
.sym 25948 VexRiscv._zz_160_
.sym 25949 VexRiscv._zz_149_
.sym 25954 $abc$38833$n3695_1
.sym 25955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 25956 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 25958 VexRiscv._zz_160_
.sym 25959 por_clk
.sym 25961 VexRiscv._zz_214_[31]
.sym 25962 VexRiscv._zz_214_[30]
.sym 25963 VexRiscv._zz_214_[29]
.sym 25964 VexRiscv._zz_214_[28]
.sym 25965 VexRiscv._zz_214_[27]
.sym 25966 VexRiscv._zz_214_[26]
.sym 25967 VexRiscv._zz_214_[25]
.sym 25968 VexRiscv._zz_214_[24]
.sym 25969 VexRiscv._zz_52_
.sym 25973 VexRiscv._zz_163_[18]
.sym 25974 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 25975 $abc$38833$n6027
.sym 25976 VexRiscv._zz_79_[18]
.sym 25977 VexRiscv._zz_35_[26]
.sym 25979 VexRiscv._zz_79_[4]
.sym 25980 VexRiscv._zz_35_[26]
.sym 25982 $abc$38833$n6423_1
.sym 25983 $PACKER_VCC_NET
.sym 25984 VexRiscv._zz_35_[15]
.sym 25985 VexRiscv._zz_79_[2]
.sym 25988 VexRiscv._zz_79_[24]
.sym 25990 VexRiscv._zz_52_
.sym 25991 VexRiscv._zz_214_[22]
.sym 25992 VexRiscv._zz_160_
.sym 25994 VexRiscv._zz_214_[31]
.sym 25995 VexRiscv._zz_79_[17]
.sym 25996 VexRiscv._zz_214_[30]
.sym 26002 $abc$38833$n5950_1
.sym 26003 VexRiscv._zz_215_[29]
.sym 26004 $abc$38833$n6423_1
.sym 26006 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 26007 $abc$38833$n5470
.sym 26008 $abc$38833$n6058_1
.sym 26009 VexRiscv._zz_163_[26]
.sym 26011 $abc$38833$n6358_1
.sym 26013 VexRiscv._zz_163_[29]
.sym 26014 VexRiscv._zz_215_[26]
.sym 26016 $abc$38833$n5521
.sym 26017 $abc$38833$n5545_1
.sym 26019 $abc$38833$n5954_1
.sym 26020 VexRiscv._zz_160_
.sym 26021 VexRiscv._zz_79_[29]
.sym 26022 VexRiscv._zz_79_[26]
.sym 26023 VexRiscv._zz_214_[26]
.sym 26024 $abc$38833$n5574_1
.sym 26027 $abc$38833$n5911_1
.sym 26031 $abc$38833$n6059_1
.sym 26032 VexRiscv._zz_35_[26]
.sym 26033 VexRiscv._zz_163_[26]
.sym 26035 $abc$38833$n5545_1
.sym 26036 $abc$38833$n5521
.sym 26037 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 26038 $abc$38833$n5470
.sym 26042 VexRiscv._zz_163_[29]
.sym 26043 VexRiscv._zz_215_[29]
.sym 26044 $abc$38833$n6358_1
.sym 26047 $abc$38833$n5911_1
.sym 26049 $abc$38833$n5574_1
.sym 26050 VexRiscv._zz_79_[29]
.sym 26054 VexRiscv._zz_163_[26]
.sym 26055 VexRiscv._zz_215_[26]
.sym 26056 $abc$38833$n6358_1
.sym 26059 $abc$38833$n6059_1
.sym 26060 $abc$38833$n5954_1
.sym 26061 $abc$38833$n6058_1
.sym 26062 VexRiscv._zz_35_[26]
.sym 26065 VexRiscv._zz_214_[26]
.sym 26066 $abc$38833$n5950_1
.sym 26067 VexRiscv._zz_163_[26]
.sym 26068 $abc$38833$n6423_1
.sym 26071 VexRiscv._zz_79_[26]
.sym 26073 $abc$38833$n6423_1
.sym 26078 VexRiscv._zz_79_[26]
.sym 26081 VexRiscv._zz_160_
.sym 26082 por_clk
.sym 26084 VexRiscv._zz_214_[23]
.sym 26085 VexRiscv._zz_214_[22]
.sym 26086 VexRiscv._zz_214_[21]
.sym 26087 VexRiscv._zz_214_[20]
.sym 26088 VexRiscv._zz_214_[19]
.sym 26089 VexRiscv._zz_214_[18]
.sym 26090 VexRiscv._zz_214_[17]
.sym 26091 VexRiscv._zz_214_[16]
.sym 26096 $abc$38833$n5950_1
.sym 26097 $abc$38833$n5873_1
.sym 26098 $abc$38833$n6423_1
.sym 26099 VexRiscv._zz_214_[28]
.sym 26101 VexRiscv._zz_214_[24]
.sym 26102 $abc$38833$n5910_1
.sym 26103 VexRiscv._zz_163_[20]
.sym 26104 $PACKER_VCC_NET
.sym 26106 $abc$38833$n6057_1
.sym 26107 $PACKER_VCC_NET
.sym 26109 VexRiscv._zz_79_[26]
.sym 26113 VexRiscv._zz_79_[30]
.sym 26117 VexRiscv._zz_215_[27]
.sym 26119 VexRiscv._zz_52_
.sym 26128 $abc$38833$n5574_1
.sym 26130 $abc$38833$n5950_1
.sym 26133 VexRiscv._zz_79_[27]
.sym 26136 $abc$38833$n6423_1
.sym 26137 VexRiscv._zz_214_[27]
.sym 26138 $abc$38833$n5954_1
.sym 26141 VexRiscv._zz_215_[27]
.sym 26142 VexRiscv._zz_163_[27]
.sym 26145 $abc$38833$n5887_1
.sym 26149 $abc$38833$n6063_1
.sym 26150 VexRiscv._zz_163_[27]
.sym 26152 VexRiscv._zz_160_
.sym 26156 $abc$38833$n6358_1
.sym 26158 VexRiscv._zz_163_[27]
.sym 26159 VexRiscv._zz_214_[27]
.sym 26161 $abc$38833$n5950_1
.sym 26166 VexRiscv._zz_79_[27]
.sym 26176 VexRiscv._zz_79_[27]
.sym 26177 $abc$38833$n5954_1
.sym 26178 $abc$38833$n6063_1
.sym 26179 $abc$38833$n6423_1
.sym 26182 VexRiscv._zz_215_[27]
.sym 26183 VexRiscv._zz_163_[27]
.sym 26184 $abc$38833$n6358_1
.sym 26185 $abc$38833$n5574_1
.sym 26200 $abc$38833$n5574_1
.sym 26202 VexRiscv._zz_79_[27]
.sym 26203 $abc$38833$n5887_1
.sym 26204 VexRiscv._zz_160_
.sym 26205 por_clk
.sym 26220 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 26222 VexRiscv._zz_214_[20]
.sym 26227 $abc$38833$n6062_1
.sym 26242 $abc$38833$n5886_1
.sym 26259 $abc$38833$n2179
.sym 26260 $abc$38833$n2176
.sym 26268 basesoc_uart_phy_tx_bitcount[1]
.sym 26306 $abc$38833$n2176
.sym 26307 basesoc_uart_phy_tx_bitcount[1]
.sym 26327 $abc$38833$n2179
.sym 26328 por_clk
.sym 26329 sys_rst_$glb_sr
.sym 26347 $abc$38833$n2179
.sym 26350 $abc$38833$n2170
.sym 26374 basesoc_vexriscv_dbus_cyc
.sym 26387 csrbankarray_csrbank0_leds_out0_w[1]
.sym 26400 b_n
.sym 26406 b_n
.sym 26418 csrbankarray_csrbank0_leds_out0_w[1]
.sym 26446 basesoc_vexriscv_dbus_cyc
.sym 26466 basesoc_vexriscv_dbus_cyc
.sym 26498 rgb_led0_g
.sym 26509 rgb_led0_g
.sym 26527 $abc$38833$n149
.sym 26545 $abc$38833$n149
.sym 26558 spram_wren0
.sym 26585 $abc$38833$n149
.sym 26629 VexRiscv.CsrPlugin_mtval[7]
.sym 26630 $abc$38833$n4372_1
.sym 26631 VexRiscv.CsrPlugin_mtval[5]
.sym 26636 VexRiscv.CsrPlugin_mtval[11]
.sym 26671 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 26672 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 26674 $abc$38833$n151
.sym 26676 spiflash_bus_dat_r[28]
.sym 26679 $abc$38833$n149
.sym 26680 $abc$38833$n5297
.sym 26682 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 26694 VexRiscv.lastStagePc[16]
.sym 26702 spram_wren0
.sym 26703 VexRiscv.CsrPlugin_mtval[11]
.sym 26715 VexRiscv.CsrPlugin_hadException
.sym 26718 VexRiscv.CsrPlugin_mepc[12]
.sym 26719 $abc$38833$n5470
.sym 26767 VexRiscv.CsrPlugin_mepc[12]
.sym 26769 VexRiscv.CsrPlugin_mepc[10]
.sym 26809 $PACKER_VCC_NET
.sym 26810 $abc$38833$n2694
.sym 26811 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 26812 array_muxed1[19]
.sym 26813 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 26816 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 26817 $abc$38833$n4883
.sym 26818 $abc$38833$n6152
.sym 26821 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 26822 $abc$38833$n5080_1
.sym 26823 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 26827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 26829 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 26830 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 26831 $abc$38833$n151
.sym 26869 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 26870 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 26871 $abc$38833$n4424
.sym 26872 $abc$38833$n4431
.sym 26873 $abc$38833$n4418
.sym 26875 $abc$38833$n4364
.sym 26907 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 26908 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 26909 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 26912 $abc$38833$n4883
.sym 26915 VexRiscv.lastStagePc[8]
.sym 26916 $abc$38833$n4350
.sym 26917 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 26918 $abc$38833$n4413
.sym 26920 $abc$38833$n4455
.sym 26921 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 26922 VexRiscv.lastStagePc[10]
.sym 26923 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 26924 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 26925 VexRiscv._zz_192_
.sym 26927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 26928 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 26932 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 26933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 26934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 26971 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 26972 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 26973 $abc$38833$n4416
.sym 26974 $abc$38833$n6344_1
.sym 26975 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 26976 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 26977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 26978 VexRiscv._zz_192_
.sym 27013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 27014 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 27018 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 27021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 27022 $abc$38833$n4443
.sym 27023 VexRiscv._zz_190_
.sym 27024 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 27025 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27028 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27029 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 27030 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27031 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27032 $abc$38833$n149
.sym 27033 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 27035 VexRiscv._zz_90_
.sym 27036 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27041 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27042 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27045 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27047 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27052 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27054 $PACKER_VCC_NET
.sym 27057 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27063 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27064 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27065 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27067 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27068 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27069 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27070 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27072 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27073 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27074 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 27075 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27076 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 27077 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27078 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27079 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27080 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27089 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27090 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27093 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27094 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27095 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27096 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27097 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27098 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27100 por_clk
.sym 27101 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27102 $PACKER_VCC_NET
.sym 27103 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27105 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27107 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27109 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27111 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 27112 $abc$38833$n2465
.sym 27113 $abc$38833$n2465
.sym 27115 $abc$38833$n3102
.sym 27116 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 27117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 27118 $abc$38833$n3971
.sym 27119 $abc$38833$n2482
.sym 27120 VexRiscv._zz_192_
.sym 27121 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27122 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 27124 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 27125 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 27126 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 27127 $abc$38833$n4416
.sym 27128 basesoc_vexriscv_ibus_adr[4]
.sym 27129 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27130 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27131 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 27132 $abc$38833$n4005
.sym 27133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 27134 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 27135 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 27136 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27137 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 27138 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27143 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27145 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27147 basesoc_vexriscv_ibus_adr[7]
.sym 27148 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27151 basesoc_vexriscv_ibus_adr[4]
.sym 27154 VexRiscv._zz_203_
.sym 27156 $PACKER_VCC_NET
.sym 27157 basesoc_vexriscv_ibus_adr[8]
.sym 27158 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27159 basesoc_vexriscv_ibus_adr[5]
.sym 27160 basesoc_vexriscv_ibus_adr[6]
.sym 27161 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27162 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27168 basesoc_vexriscv_ibus_adr[3]
.sym 27170 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27175 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 27176 $abc$38833$n3739_1
.sym 27177 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 27178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 27179 $abc$38833$n6348_1
.sym 27180 $abc$38833$n2425
.sym 27181 $abc$38833$n3977
.sym 27182 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 27191 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27192 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27194 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27195 basesoc_vexriscv_ibus_adr[3]
.sym 27196 basesoc_vexriscv_ibus_adr[4]
.sym 27197 basesoc_vexriscv_ibus_adr[5]
.sym 27198 basesoc_vexriscv_ibus_adr[6]
.sym 27199 basesoc_vexriscv_ibus_adr[7]
.sym 27200 basesoc_vexriscv_ibus_adr[8]
.sym 27202 por_clk
.sym 27203 VexRiscv._zz_203_
.sym 27204 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27206 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27208 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27210 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27212 $PACKER_VCC_NET
.sym 27213 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27214 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27215 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27217 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 27218 $abc$38833$n4340
.sym 27219 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 27220 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 27221 $PACKER_VCC_NET
.sym 27223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 27224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 27225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 27226 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 27227 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 27228 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 27229 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27230 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27231 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27232 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 27233 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27234 $abc$38833$n5080_1
.sym 27235 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27236 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27237 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27238 $abc$38833$n4310_1
.sym 27239 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 27245 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27251 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27253 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27255 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27256 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27257 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27258 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27260 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27262 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27263 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27265 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27267 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27270 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27273 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27274 $PACKER_VCC_NET
.sym 27277 $abc$38833$n2431
.sym 27278 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27279 $abc$38833$n4005
.sym 27280 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 27281 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27282 $abc$38833$n3657_1
.sym 27283 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27284 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27293 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27294 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27296 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27297 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27298 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27299 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27300 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27301 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27302 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27304 por_clk
.sym 27305 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27306 $PACKER_VCC_NET
.sym 27307 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27309 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27311 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27313 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27315 $abc$38833$n4049_1
.sym 27316 $abc$38833$n4006
.sym 27317 VexRiscv.CsrPlugin_mepc[27]
.sym 27319 VexRiscv.CsrPlugin_mepc[26]
.sym 27320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 27321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 27322 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 27324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27325 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 27326 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 27327 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27328 $abc$38833$n3739_1
.sym 27329 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 27330 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 27331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 27332 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27333 $abc$38833$n3705_1
.sym 27334 $abc$38833$n3950
.sym 27336 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27337 $abc$38833$n3844
.sym 27338 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 27339 $abc$38833$n5080_1
.sym 27341 VexRiscv._zz_192_
.sym 27342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 27350 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27353 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27355 basesoc_vexriscv_ibus_adr[8]
.sym 27357 basesoc_vexriscv_ibus_adr[6]
.sym 27358 basesoc_vexriscv_ibus_adr[5]
.sym 27360 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27362 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27363 basesoc_vexriscv_ibus_adr[3]
.sym 27366 basesoc_vexriscv_ibus_adr[4]
.sym 27367 $PACKER_VCC_NET
.sym 27372 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27373 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27374 VexRiscv._zz_203_
.sym 27376 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27378 basesoc_vexriscv_ibus_adr[7]
.sym 27379 basesoc_vexriscv_dbus_adr[9]
.sym 27380 array_muxed1[25]
.sym 27381 $abc$38833$n5080_1
.sym 27382 $abc$38833$n3695_1
.sym 27383 basesoc_vexriscv_dbus_adr[16]
.sym 27384 $abc$38833$n6340
.sym 27395 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27396 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27398 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27399 basesoc_vexriscv_ibus_adr[3]
.sym 27400 basesoc_vexriscv_ibus_adr[4]
.sym 27401 basesoc_vexriscv_ibus_adr[5]
.sym 27402 basesoc_vexriscv_ibus_adr[6]
.sym 27403 basesoc_vexriscv_ibus_adr[7]
.sym 27404 basesoc_vexriscv_ibus_adr[8]
.sym 27406 por_clk
.sym 27407 VexRiscv._zz_203_
.sym 27408 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27410 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27412 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27414 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27416 $PACKER_VCC_NET
.sym 27421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 27422 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 27424 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 27425 basesoc_vexriscv_ibus_adr[6]
.sym 27426 basesoc_vexriscv_ibus_adr[5]
.sym 27427 $abc$38833$n4938
.sym 27428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 27429 basesoc_vexriscv_ibus_adr[19]
.sym 27430 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27431 basesoc_vexriscv_ibus_adr[8]
.sym 27432 $abc$38833$n3418_1
.sym 27433 $PACKER_VCC_NET
.sym 27434 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27436 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27437 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27438 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27439 $abc$38833$n149
.sym 27440 VexRiscv._zz_90_
.sym 27441 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27444 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27450 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27451 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27453 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27455 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27457 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27460 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27461 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27462 $PACKER_VCC_NET
.sym 27464 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27467 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27470 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27471 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27472 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27474 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27480 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27481 VexRiscv._zz_287_[2]
.sym 27482 $abc$38833$n4244_1
.sym 27483 $abc$38833$n3601_1
.sym 27484 VexRiscv._zz_41_[9]
.sym 27485 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 27486 VexRiscv._zz_199_[8]
.sym 27487 array_muxed0[9]
.sym 27488 $abc$38833$n4245_1
.sym 27497 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27498 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27500 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27501 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27502 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27503 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27504 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27505 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27506 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27508 por_clk
.sym 27509 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27510 $PACKER_VCC_NET
.sym 27511 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27513 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27515 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27517 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 27523 $abc$38833$n4434
.sym 27524 $abc$38833$n4175_1
.sym 27525 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27526 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 27527 $abc$38833$n3653
.sym 27528 VexRiscv._zz_286_[0]
.sym 27529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 27530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 27531 $abc$38833$n5475
.sym 27532 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 27533 VexRiscv._zz_170_[0]
.sym 27534 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 27535 basesoc_vexriscv_ibus_adr[4]
.sym 27536 basesoc_vexriscv_ibus_adr[9]
.sym 27537 basesoc_vexriscv_ibus_adr[28]
.sym 27538 VexRiscv._zz_199_[8]
.sym 27539 basesoc_vexriscv_ibus_adr[3]
.sym 27540 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27541 basesoc_vexriscv_dbus_we
.sym 27542 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27544 VexRiscv._zz_287_[2]
.sym 27545 $abc$38833$n3624_1
.sym 27546 basesoc_vexriscv_ibus_adr[3]
.sym 27552 basesoc_vexriscv_ibus_adr[4]
.sym 27554 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27557 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27558 basesoc_vexriscv_ibus_adr[8]
.sym 27560 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27561 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27562 VexRiscv._zz_203_
.sym 27564 basesoc_vexriscv_ibus_adr[3]
.sym 27566 basesoc_vexriscv_ibus_adr[7]
.sym 27569 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27571 $PACKER_VCC_NET
.sym 27573 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27579 basesoc_vexriscv_ibus_adr[6]
.sym 27580 basesoc_vexriscv_ibus_adr[5]
.sym 27582 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27585 $abc$38833$n5599
.sym 27586 $abc$38833$n5601
.sym 27587 $abc$38833$n5603
.sym 27588 $abc$38833$n5605
.sym 27589 $abc$38833$n5607
.sym 27590 $abc$38833$n5609
.sym 27599 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27600 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27602 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27603 basesoc_vexriscv_ibus_adr[3]
.sym 27604 basesoc_vexriscv_ibus_adr[4]
.sym 27605 basesoc_vexriscv_ibus_adr[5]
.sym 27606 basesoc_vexriscv_ibus_adr[6]
.sym 27607 basesoc_vexriscv_ibus_adr[7]
.sym 27608 basesoc_vexriscv_ibus_adr[8]
.sym 27610 por_clk
.sym 27611 VexRiscv._zz_203_
.sym 27612 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27614 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27616 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27618 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27620 $PACKER_VCC_NET
.sym 27625 $abc$38833$n5955_1
.sym 27626 VexRiscv.CsrPlugin_mtval[18]
.sym 27628 VexRiscv._zz_41_[9]
.sym 27629 slave_sel[1]
.sym 27630 $abc$38833$n3697
.sym 27631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 27632 VexRiscv._zz_287_[2]
.sym 27633 $abc$38833$n4176_1
.sym 27634 $abc$38833$n2399
.sym 27636 $abc$38833$n3601_1
.sym 27637 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27638 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27639 VexRiscv._zz_41_[9]
.sym 27640 $abc$38833$n2420
.sym 27641 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 27642 grant
.sym 27644 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27645 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27646 $abc$38833$n4178_1
.sym 27647 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27648 count[5]
.sym 27653 basesoc_vexriscv_ibus_adr[17]
.sym 27657 $abc$38833$n7470
.sym 27661 basesoc_vexriscv_ibus_adr[18]
.sym 27662 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27664 basesoc_vexriscv_ibus_adr[19]
.sym 27665 $abc$38833$n7470
.sym 27666 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27669 basesoc_vexriscv_ibus_adr[15]
.sym 27670 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27671 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27672 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27673 $PACKER_VCC_NET
.sym 27674 basesoc_vexriscv_ibus_adr[16]
.sym 27675 basesoc_vexriscv_ibus_adr[21]
.sym 27676 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27678 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27679 basesoc_vexriscv_ibus_adr[22]
.sym 27683 basesoc_vexriscv_ibus_adr[20]
.sym 27685 $abc$38833$n5611
.sym 27686 $abc$38833$n5613
.sym 27687 $abc$38833$n5615
.sym 27688 $abc$38833$n5617
.sym 27689 $abc$38833$n5619
.sym 27690 $abc$38833$n5621
.sym 27691 $abc$38833$n5623
.sym 27692 $abc$38833$n5625
.sym 27693 $abc$38833$n7470
.sym 27694 $abc$38833$n7470
.sym 27695 $abc$38833$n7470
.sym 27696 $abc$38833$n7470
.sym 27697 $abc$38833$n7470
.sym 27698 $abc$38833$n7470
.sym 27699 $abc$38833$n7470
.sym 27700 $abc$38833$n7470
.sym 27701 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27702 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27704 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27705 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27706 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27707 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27712 por_clk
.sym 27713 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27714 $PACKER_VCC_NET
.sym 27715 basesoc_vexriscv_ibus_adr[17]
.sym 27716 basesoc_vexriscv_ibus_adr[18]
.sym 27717 basesoc_vexriscv_ibus_adr[19]
.sym 27718 basesoc_vexriscv_ibus_adr[20]
.sym 27719 basesoc_vexriscv_ibus_adr[21]
.sym 27720 basesoc_vexriscv_ibus_adr[22]
.sym 27721 basesoc_vexriscv_ibus_adr[15]
.sym 27722 basesoc_vexriscv_ibus_adr[16]
.sym 27724 $abc$38833$n4235_1
.sym 27727 basesoc_vexriscv_ibus_adr[18]
.sym 27728 $abc$38833$n5607
.sym 27729 basesoc_vexriscv_ibus_adr[7]
.sym 27730 basesoc_vexriscv_ibus_adr[10]
.sym 27731 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 27732 $abc$38833$n4214_1
.sym 27733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 27734 $abc$38833$n4188_1
.sym 27735 VexRiscv.CsrPlugin_mtval[19]
.sym 27736 VexRiscv._zz_151_[18]
.sym 27737 basesoc_vexriscv_ibus_adr[17]
.sym 27738 VexRiscv.execute_LightShifterPlugin_isActive
.sym 27739 $abc$38833$n5599
.sym 27740 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 27741 $abc$38833$n5601
.sym 27742 $abc$38833$n5621
.sym 27743 $abc$38833$n5603
.sym 27744 count[15]
.sym 27745 VexRiscv._zz_192_
.sym 27746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 27747 $abc$38833$n5080_1
.sym 27748 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27749 $abc$38833$n3844
.sym 27750 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 27756 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 27757 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 27758 basesoc_vexriscv_ibus_adr[10]
.sym 27759 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 27760 $abc$38833$n7470
.sym 27761 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 27764 basesoc_vexriscv_ibus_adr[13]
.sym 27765 basesoc_vexriscv_ibus_adr[12]
.sym 27768 $abc$38833$n7470
.sym 27770 basesoc_vexriscv_ibus_adr[9]
.sym 27773 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 27774 basesoc_vexriscv_ibus_adr[14]
.sym 27775 $PACKER_VCC_NET
.sym 27776 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 27777 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 27779 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 27780 basesoc_vexriscv_ibus_adr[11]
.sym 27783 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 27787 $abc$38833$n5627
.sym 27788 $abc$38833$n5629
.sym 27789 $abc$38833$n5631
.sym 27790 $abc$38833$n5633
.sym 27791 $abc$38833$n3356_1
.sym 27792 $abc$38833$n2437
.sym 27793 VexRiscv.memory_arbitration_isValid
.sym 27794 count[19]
.sym 27795 $abc$38833$n7470
.sym 27796 $abc$38833$n7470
.sym 27797 $abc$38833$n7470
.sym 27798 $abc$38833$n7470
.sym 27799 $abc$38833$n7470
.sym 27800 $abc$38833$n7470
.sym 27801 $abc$38833$n7470
.sym 27802 $abc$38833$n7470
.sym 27803 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 27804 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 27806 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 27807 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 27808 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 27809 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 27814 por_clk
.sym 27815 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 27816 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 27817 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 27818 basesoc_vexriscv_ibus_adr[9]
.sym 27819 basesoc_vexriscv_ibus_adr[10]
.sym 27820 basesoc_vexriscv_ibus_adr[11]
.sym 27821 basesoc_vexriscv_ibus_adr[12]
.sym 27822 basesoc_vexriscv_ibus_adr[13]
.sym 27823 basesoc_vexriscv_ibus_adr[14]
.sym 27824 $PACKER_VCC_NET
.sym 27825 $abc$38833$n5387_1
.sym 27827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 27829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 27830 $abc$38833$n5623
.sym 27831 array_muxed1[23]
.sym 27832 $abc$38833$n5375
.sym 27833 basesoc_vexriscv_ibus_adr[12]
.sym 27834 $abc$38833$n5969_1
.sym 27835 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 27836 $abc$38833$n7470
.sym 27837 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 27838 $abc$38833$n5613
.sym 27839 $abc$38833$n3386_1
.sym 27840 basesoc_vexriscv_ibus_adr[13]
.sym 27841 $PACKER_VCC_NET
.sym 27842 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27843 $abc$38833$n5617
.sym 27844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27845 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27846 $PACKER_VCC_NET
.sym 27847 $PACKER_VCC_NET
.sym 27848 count[7]
.sym 27849 $PACKER_VCC_NET
.sym 27850 basesoc_vexriscv_ibus_adr[23]
.sym 27851 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27852 $abc$38833$n5605
.sym 27857 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27859 $PACKER_VCC_NET
.sym 27861 $PACKER_VCC_NET
.sym 27862 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27865 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27866 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27869 $PACKER_VCC_NET
.sym 27876 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27884 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27886 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27889 count[8]
.sym 27890 count[13]
.sym 27891 count[15]
.sym 27892 count[12]
.sym 27893 count[3]
.sym 27894 count[2]
.sym 27895 count[11]
.sym 27896 count[4]
.sym 27897 $PACKER_VCC_NET
.sym 27898 $PACKER_VCC_NET
.sym 27899 $PACKER_VCC_NET
.sym 27900 $PACKER_VCC_NET
.sym 27901 $PACKER_VCC_NET
.sym 27902 $PACKER_VCC_NET
.sym 27903 $PACKER_VCC_NET
.sym 27904 $PACKER_VCC_NET
.sym 27905 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27906 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27908 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27909 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27911 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27916 por_clk
.sym 27917 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27918 $PACKER_VCC_NET
.sym 27929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 27931 $abc$38833$n3386_1
.sym 27932 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 27933 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 27934 $abc$38833$n3352
.sym 27936 VexRiscv._zz_194_[3]
.sym 27937 VexRiscv._zz_129_[2]
.sym 27938 $abc$38833$n5627
.sym 27939 VexRiscv._zz_316_[16]
.sym 27940 $abc$38833$n3354_1
.sym 27941 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 27942 grant
.sym 27943 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27944 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 27945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 27946 $abc$38833$n3624_1
.sym 27947 $abc$38833$n5580
.sym 27948 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 27949 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27950 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27951 VexRiscv.memory_arbitration_isValid
.sym 27952 VexRiscv.CsrPlugin_exception
.sym 27953 basesoc_vexriscv_ibus_adr[28]
.sym 27954 basesoc_vexriscv_ibus_adr[3]
.sym 27959 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 27960 basesoc_vexriscv_ibus_adr[26]
.sym 27961 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 27963 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 27964 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 27968 basesoc_vexriscv_ibus_adr[27]
.sym 27969 basesoc_vexriscv_ibus_adr[24]
.sym 27970 basesoc_vexriscv_ibus_adr[25]
.sym 27971 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 27972 basesoc_vexriscv_ibus_adr[29]
.sym 27978 basesoc_vexriscv_ibus_adr[28]
.sym 27979 $PACKER_VCC_NET
.sym 27980 $abc$38833$n7470
.sym 27981 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 27984 $abc$38833$n7470
.sym 27987 $PACKER_VCC_NET
.sym 27988 basesoc_vexriscv_ibus_adr[23]
.sym 27989 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 27991 $abc$38833$n2154
.sym 27992 $abc$38833$n4312_1
.sym 27993 count[0]
.sym 27994 count[7]
.sym 27995 $abc$38833$n3357_1
.sym 27996 count[5]
.sym 27997 count[10]
.sym 27998 $abc$38833$n5595
.sym 27999 $abc$38833$n7470
.sym 28000 $abc$38833$n7470
.sym 28001 $abc$38833$n7470
.sym 28002 $abc$38833$n7470
.sym 28003 $abc$38833$n7470
.sym 28004 $abc$38833$n7470
.sym 28005 $abc$38833$n7470
.sym 28006 $PACKER_VCC_NET
.sym 28007 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28008 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28010 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28011 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28012 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28013 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28018 por_clk
.sym 28019 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28020 basesoc_vexriscv_ibus_adr[23]
.sym 28021 basesoc_vexriscv_ibus_adr[24]
.sym 28022 basesoc_vexriscv_ibus_adr[25]
.sym 28023 basesoc_vexriscv_ibus_adr[26]
.sym 28024 basesoc_vexriscv_ibus_adr[27]
.sym 28025 basesoc_vexriscv_ibus_adr[28]
.sym 28026 basesoc_vexriscv_ibus_adr[29]
.sym 28028 $PACKER_VCC_NET
.sym 28033 $abc$38833$n3386_1
.sym 28034 basesoc_vexriscv_ibus_adr[27]
.sym 28035 basesoc_vexriscv_ibus_adr[24]
.sym 28036 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28037 VexRiscv._zz_41_[20]
.sym 28038 VexRiscv.CsrPlugin_mepc[25]
.sym 28039 $abc$38833$n5686
.sym 28040 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28041 VexRiscv._zz_41_[18]
.sym 28042 $abc$38833$n149
.sym 28043 basesoc_vexriscv_dbus_adr[18]
.sym 28044 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 28045 $abc$38833$n4310_1
.sym 28046 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28047 $abc$38833$n151
.sym 28048 count[5]
.sym 28049 grant
.sym 28050 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28051 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28052 sys_rst
.sym 28053 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28054 $abc$38833$n3354_1
.sym 28056 $abc$38833$n2420
.sym 28061 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28063 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28065 $PACKER_VCC_NET
.sym 28069 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28071 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28072 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28073 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28074 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28076 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28077 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28079 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28080 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28081 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28083 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28087 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28093 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 28094 $abc$38833$n4335_1
.sym 28095 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 28096 $abc$38833$n2150
.sym 28097 VexRiscv.CsrPlugin_exception
.sym 28098 VexRiscv._zz_253_[0]
.sym 28099 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 28100 VexRiscv.CsrPlugin_interrupt_valid
.sym 28109 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28113 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28114 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28116 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28117 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28118 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28120 por_clk
.sym 28121 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28122 $PACKER_VCC_NET
.sym 28123 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28125 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28127 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28129 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28132 $abc$38833$n5778_1
.sym 28135 VexRiscv.execute_LightShifterPlugin_isActive
.sym 28136 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28137 $abc$38833$n3349
.sym 28138 $abc$38833$n3386_1
.sym 28141 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 28142 $abc$38833$n3386_1
.sym 28145 VexRiscv._zz_35_[6]
.sym 28146 $abc$38833$n6077_1
.sym 28148 VexRiscv.CsrPlugin_exception
.sym 28149 $abc$38833$n4278_1
.sym 28150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 28151 slave_sel[1]
.sym 28152 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 28153 $abc$38833$n3351_1
.sym 28154 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 28155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 28156 basesoc_vexriscv_ibus_adr[13]
.sym 28157 $abc$38833$n3844
.sym 28158 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 28166 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28167 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28169 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 28171 basesoc_vexriscv_ibus_adr[6]
.sym 28173 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28174 basesoc_vexriscv_ibus_adr[5]
.sym 28175 basesoc_vexriscv_ibus_adr[8]
.sym 28178 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28179 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28181 basesoc_vexriscv_ibus_adr[3]
.sym 28183 $PACKER_VCC_NET
.sym 28187 basesoc_vexriscv_ibus_adr[4]
.sym 28188 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28190 VexRiscv._zz_203_
.sym 28194 basesoc_vexriscv_ibus_adr[7]
.sym 28195 $abc$38833$n3028
.sym 28196 $abc$38833$n5769_1
.sym 28197 array_muxed0[1]
.sym 28198 basesoc_vexriscv_dbus_adr[13]
.sym 28199 $abc$38833$n4277_1
.sym 28200 array_muxed0[13]
.sym 28201 basesoc_vexriscv_dbus_adr[23]
.sym 28202 basesoc_vexriscv_dbus_adr[25]
.sym 28211 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28212 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28214 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28215 basesoc_vexriscv_ibus_adr[3]
.sym 28216 basesoc_vexriscv_ibus_adr[4]
.sym 28217 basesoc_vexriscv_ibus_adr[5]
.sym 28218 basesoc_vexriscv_ibus_adr[6]
.sym 28219 basesoc_vexriscv_ibus_adr[7]
.sym 28220 basesoc_vexriscv_ibus_adr[8]
.sym 28222 por_clk
.sym 28223 VexRiscv._zz_203_
.sym 28224 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 28226 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28228 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28230 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28232 $PACKER_VCC_NET
.sym 28233 VexRiscv._zz_199_[0]
.sym 28238 VexRiscv._zz_35_[10]
.sym 28239 VexRiscv.execute_to_memory_IS_DIV
.sym 28240 $abc$38833$n5942_1
.sym 28241 $abc$38833$n3386_1
.sym 28242 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28243 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 28244 $abc$38833$n2465
.sym 28245 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 28246 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 28247 VexRiscv._zz_35_[8]
.sym 28248 VexRiscv._zz_129_[0]
.sym 28249 $PACKER_VCC_NET
.sym 28250 $abc$38833$n4277_1
.sym 28251 VexRiscv._zz_29_
.sym 28252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 28253 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 28254 basesoc_vexriscv_dbus_adr[23]
.sym 28255 $PACKER_VCC_NET
.sym 28258 $abc$38833$n4340
.sym 28260 $abc$38833$n5769_1
.sym 28297 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 28298 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 28299 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 28300 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 28301 slave_sel_r[1]
.sym 28302 $abc$38833$n5814_1
.sym 28303 $abc$38833$n5373
.sym 28304 $abc$38833$n5868
.sym 28336 array_muxed0[13]
.sym 28337 $abc$38833$n2465
.sym 28339 VexRiscv._zz_199_[9]
.sym 28341 VexRiscv._zz_170_[0]
.sym 28342 VexRiscv.CsrPlugin_hadException
.sym 28343 VexRiscv._zz_129_[7]
.sym 28344 $abc$38833$n5562_1
.sym 28345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 28346 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 28347 VexRiscv._zz_199_[7]
.sym 28348 basesoc_vexriscv_dbus_adr[21]
.sym 28349 $abc$38833$n4175_1
.sym 28351 array_muxed0[1]
.sym 28352 VexRiscv.memory_arbitration_isValid
.sym 28353 $abc$38833$n5619_1
.sym 28354 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 28355 $abc$38833$n3624_1
.sym 28356 VexRiscv._zz_79_[6]
.sym 28357 VexRiscv.execute_to_memory_IS_DIV
.sym 28358 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 28359 VexRiscv.memory_arbitration_isValid
.sym 28360 VexRiscv._zz_15_
.sym 28362 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 28399 $abc$38833$n5965_1
.sym 28400 VexRiscv._zz_35_[0]
.sym 28401 $abc$38833$n5512_1
.sym 28402 basesoc_ctrl_storage[0]
.sym 28403 VexRiscv._zz_35_[3]
.sym 28404 VexRiscv._zz_35_[4]
.sym 28405 $abc$38833$n5476
.sym 28406 $abc$38833$n5619_1
.sym 28438 $abc$38833$n5814_1
.sym 28441 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 28443 basesoc_uart_phy_rx_busy
.sym 28444 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 28446 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 28447 $abc$38833$n6376
.sym 28448 $abc$38833$n5876
.sym 28449 VexRiscv._zz_285_[1]
.sym 28450 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 28452 VexRiscv._zz_35_[21]
.sym 28453 basesoc_uart_phy_rx_busy
.sym 28454 VexRiscv.lastStagePc[15]
.sym 28455 basesoc_uart_phy_storage[17]
.sym 28456 $abc$38833$n5516_1
.sym 28457 $abc$38833$n5470
.sym 28458 $abc$38833$n5675_1
.sym 28461 $abc$38833$n5770_1
.sym 28462 $abc$38833$n5574_1
.sym 28463 VexRiscv._zz_29_
.sym 28464 sys_rst
.sym 28501 $abc$38833$n5470
.sym 28502 $abc$38833$n5506
.sym 28503 basesoc_uart_phy_storage[23]
.sym 28504 basesoc_uart_phy_storage[19]
.sym 28505 $abc$38833$n5518_1
.sym 28506 VexRiscv._zz_79_[1]
.sym 28507 $abc$38833$n5620_1
.sym 28508 basesoc_uart_phy_storage[17]
.sym 28540 VexRiscv.CsrPlugin_mepc[27]
.sym 28546 basesoc_ctrl_storage[0]
.sym 28548 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 28553 $abc$38833$n2127
.sym 28554 $abc$38833$n5566_1
.sym 28555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 28556 $abc$38833$n6358_1
.sym 28557 VexRiscv._zz_79_[4]
.sym 28558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 28559 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 28560 $abc$38833$n5966_1
.sym 28561 $abc$38833$n5503
.sym 28562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 28563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 28564 $abc$38833$n5470
.sym 28565 $abc$38833$n3844
.sym 28603 $abc$38833$n5743
.sym 28604 $abc$38833$n5742_1
.sym 28605 $abc$38833$n5675_1
.sym 28606 VexRiscv._zz_79_[14]
.sym 28607 VexRiscv._zz_79_[9]
.sym 28608 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 28609 $abc$38833$n5706_1
.sym 28610 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 28645 basesoc_uart_phy_rx_busy
.sym 28646 basesoc_dat_w[1]
.sym 28648 basesoc_dat_w[3]
.sym 28649 VexRiscv.CsrPlugin_mcause_interrupt
.sym 28650 basesoc_uart_phy_storage[17]
.sym 28651 VexRiscv._zz_311_
.sym 28652 $abc$38833$n5503
.sym 28654 VexRiscv._zz_50_[7]
.sym 28657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 28658 VexRiscv._zz_29_
.sym 28659 $abc$38833$n7877
.sym 28660 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 28661 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 28662 $PACKER_VCC_NET
.sym 28663 VexRiscv._zz_79_[1]
.sym 28664 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28665 basesoc_timer0_reload_storage[5]
.sym 28666 $abc$38833$n4277_1
.sym 28667 $abc$38833$n4340
.sym 28668 $PACKER_VCC_NET
.sym 28677 $PACKER_VCC_NET
.sym 28678 VexRiscv._zz_79_[15]
.sym 28680 $abc$38833$n7519
.sym 28682 VexRiscv._zz_79_[10]
.sym 28685 VexRiscv._zz_79_[13]
.sym 28689 $abc$38833$n7519
.sym 28691 $PACKER_VCC_NET
.sym 28692 VexRiscv._zz_94_[20]
.sym 28693 VexRiscv._zz_79_[12]
.sym 28694 VexRiscv._zz_79_[9]
.sym 28696 VexRiscv._zz_79_[11]
.sym 28697 VexRiscv._zz_94_[22]
.sym 28698 VexRiscv._zz_79_[8]
.sym 28700 VexRiscv._zz_79_[14]
.sym 28701 VexRiscv._zz_94_[24]
.sym 28702 VexRiscv._zz_94_[21]
.sym 28704 VexRiscv._zz_94_[23]
.sym 28705 VexRiscv._zz_94_[22]
.sym 28706 $abc$38833$n5677
.sym 28707 basesoc_timer0_reload_storage[5]
.sym 28708 VexRiscv._zz_94_[20]
.sym 28709 basesoc_timer0_reload_storage[0]
.sym 28710 VexRiscv._zz_94_[21]
.sym 28711 basesoc_timer0_reload_storage[1]
.sym 28712 $abc$38833$n5676_1
.sym 28713 $abc$38833$n7519
.sym 28714 $abc$38833$n7519
.sym 28715 $abc$38833$n7519
.sym 28716 $abc$38833$n7519
.sym 28717 $abc$38833$n7519
.sym 28718 $abc$38833$n7519
.sym 28719 $abc$38833$n7519
.sym 28720 $abc$38833$n7519
.sym 28721 VexRiscv._zz_94_[20]
.sym 28722 VexRiscv._zz_94_[21]
.sym 28724 VexRiscv._zz_94_[22]
.sym 28725 VexRiscv._zz_94_[23]
.sym 28726 VexRiscv._zz_94_[24]
.sym 28732 por_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 VexRiscv._zz_79_[10]
.sym 28736 VexRiscv._zz_79_[11]
.sym 28737 VexRiscv._zz_79_[12]
.sym 28738 VexRiscv._zz_79_[13]
.sym 28739 VexRiscv._zz_79_[14]
.sym 28740 VexRiscv._zz_79_[15]
.sym 28741 VexRiscv._zz_79_[8]
.sym 28742 VexRiscv._zz_79_[9]
.sym 28743 $abc$38833$n4630
.sym 28744 $abc$38833$n4642
.sym 28747 basesoc_uart_phy_storage[30]
.sym 28748 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 28749 $abc$38833$n5574_1
.sym 28750 VexRiscv._zz_79_[14]
.sym 28752 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 28754 VexRiscv._zz_79_[15]
.sym 28755 VexRiscv._zz_253_[1]
.sym 28758 VexRiscv._zz_163_[14]
.sym 28759 $abc$38833$n3624_1
.sym 28760 VexRiscv._zz_79_[6]
.sym 28761 VexRiscv._zz_79_[14]
.sym 28762 VexRiscv._zz_215_[12]
.sym 28763 VexRiscv._zz_79_[9]
.sym 28765 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 28766 VexRiscv._zz_79_[11]
.sym 28767 VexRiscv.CsrPlugin_hadException
.sym 28768 VexRiscv._zz_15_
.sym 28769 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 28770 VexRiscv._zz_79_[1]
.sym 28775 VexRiscv._zz_79_[6]
.sym 28776 VexRiscv._zz_79_[1]
.sym 28779 $PACKER_VCC_NET
.sym 28780 $abc$38833$n7519
.sym 28786 VexRiscv._zz_79_[4]
.sym 28787 VexRiscv._zz_79_[5]
.sym 28788 $abc$38833$n7519
.sym 28790 VexRiscv._zz_79_[0]
.sym 28792 VexRiscv._zz_79_[7]
.sym 28793 VexRiscv._zz_52_
.sym 28798 VexRiscv._zz_50_[7]
.sym 28799 VexRiscv._zz_79_[3]
.sym 28800 VexRiscv._zz_50_[10]
.sym 28801 VexRiscv._zz_50_[9]
.sym 28802 VexRiscv._zz_50_[8]
.sym 28805 VexRiscv._zz_50_[11]
.sym 28806 VexRiscv._zz_79_[2]
.sym 28807 VexRiscv._zz_29_
.sym 28808 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 28809 $abc$38833$n5718_1
.sym 28810 $abc$38833$n5897_1
.sym 28811 $abc$38833$n5998_1
.sym 28812 VexRiscv.CsrPlugin_mepc[9]
.sym 28813 $abc$38833$n5990_1
.sym 28814 $abc$38833$n5719
.sym 28815 $abc$38833$n7519
.sym 28816 $abc$38833$n7519
.sym 28817 $abc$38833$n7519
.sym 28818 $abc$38833$n7519
.sym 28819 $abc$38833$n7519
.sym 28820 $abc$38833$n7519
.sym 28821 $abc$38833$n7519
.sym 28822 $abc$38833$n7519
.sym 28823 VexRiscv._zz_50_[7]
.sym 28824 VexRiscv._zz_50_[8]
.sym 28826 VexRiscv._zz_50_[9]
.sym 28827 VexRiscv._zz_50_[10]
.sym 28828 VexRiscv._zz_50_[11]
.sym 28834 por_clk
.sym 28835 VexRiscv._zz_52_
.sym 28836 VexRiscv._zz_79_[0]
.sym 28837 VexRiscv._zz_79_[1]
.sym 28838 VexRiscv._zz_79_[2]
.sym 28839 VexRiscv._zz_79_[3]
.sym 28840 VexRiscv._zz_79_[4]
.sym 28841 VexRiscv._zz_79_[5]
.sym 28842 VexRiscv._zz_79_[6]
.sym 28843 VexRiscv._zz_79_[7]
.sym 28844 $PACKER_VCC_NET
.sym 28845 $abc$38833$n4650
.sym 28846 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 28849 VexRiscv._zz_215_[7]
.sym 28850 VexRiscv._zz_328_
.sym 28851 VexRiscv._zz_35_[23]
.sym 28852 $abc$38833$n6358_1
.sym 28854 basesoc_uart_phy_uart_clk_rxen
.sym 28857 VexRiscv._zz_328_
.sym 28858 $abc$38833$n6406_1
.sym 28859 VexRiscv._zz_161_
.sym 28860 VexRiscv._zz_35_[11]
.sym 28861 VexRiscv.execute_LightShifterPlugin_isActive
.sym 28862 VexRiscv.lastStagePc[15]
.sym 28863 VexRiscv._zz_79_[12]
.sym 28865 VexRiscv._zz_79_[22]
.sym 28866 VexRiscv._zz_79_[16]
.sym 28867 $abc$38833$n149
.sym 28868 VexRiscv._zz_215_[2]
.sym 28869 VexRiscv._zz_253_[1]
.sym 28870 VexRiscv._zz_29_
.sym 28871 basesoc_uart_phy_storage[17]
.sym 28872 VexRiscv._zz_215_[0]
.sym 28877 VexRiscv._zz_79_[28]
.sym 28878 VexRiscv._zz_79_[31]
.sym 28879 $PACKER_VCC_NET
.sym 28880 VexRiscv._zz_94_[20]
.sym 28881 $abc$38833$n7519
.sym 28883 VexRiscv._zz_79_[30]
.sym 28885 VexRiscv._zz_94_[22]
.sym 28886 VexRiscv._zz_79_[24]
.sym 28889 $abc$38833$n7519
.sym 28890 VexRiscv._zz_94_[21]
.sym 28891 VexRiscv._zz_79_[27]
.sym 28894 VexRiscv._zz_79_[25]
.sym 28901 VexRiscv._zz_79_[29]
.sym 28904 VexRiscv._zz_79_[26]
.sym 28905 VexRiscv._zz_94_[24]
.sym 28906 $PACKER_VCC_NET
.sym 28908 VexRiscv._zz_94_[23]
.sym 28909 VexRiscv._zz_79_[22]
.sym 28910 $abc$38833$n5991_1
.sym 28911 VexRiscv._zz_149_
.sym 28912 $abc$38833$n5922_1
.sym 28913 $abc$38833$n6002_1
.sym 28914 $abc$38833$n5535_1
.sym 28915 $abc$38833$n5999_1
.sym 28916 VexRiscv._zz_79_[12]
.sym 28917 $abc$38833$n7519
.sym 28918 $abc$38833$n7519
.sym 28919 $abc$38833$n7519
.sym 28920 $abc$38833$n7519
.sym 28921 $abc$38833$n7519
.sym 28922 $abc$38833$n7519
.sym 28923 $abc$38833$n7519
.sym 28924 $abc$38833$n7519
.sym 28925 VexRiscv._zz_94_[20]
.sym 28926 VexRiscv._zz_94_[21]
.sym 28928 VexRiscv._zz_94_[22]
.sym 28929 VexRiscv._zz_94_[23]
.sym 28930 VexRiscv._zz_94_[24]
.sym 28936 por_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 VexRiscv._zz_79_[26]
.sym 28940 VexRiscv._zz_79_[27]
.sym 28941 VexRiscv._zz_79_[28]
.sym 28942 VexRiscv._zz_79_[29]
.sym 28943 VexRiscv._zz_79_[30]
.sym 28944 VexRiscv._zz_79_[31]
.sym 28945 VexRiscv._zz_79_[24]
.sym 28946 VexRiscv._zz_79_[25]
.sym 28948 VexRiscv._zz_163_[1]
.sym 28951 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 28952 VexRiscv._zz_215_[1]
.sym 28953 VexRiscv._zz_215_[26]
.sym 28954 $abc$38833$n5882_1
.sym 28955 VexRiscv._zz_160_
.sym 28956 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 28957 $abc$38833$n5898_1
.sym 28958 VexRiscv._zz_160_
.sym 28959 VexRiscv._zz_79_[27]
.sym 28960 VexRiscv._zz_161_
.sym 28961 VexRiscv._zz_79_[28]
.sym 28963 basesoc_dat_w[1]
.sym 28964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 28965 $abc$38833$n5521
.sym 28966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 28967 VexRiscv._zz_79_[29]
.sym 28969 $abc$38833$n4358
.sym 28970 $abc$38833$n6358_1
.sym 28972 VexRiscv._zz_215_[25]
.sym 28973 $abc$38833$n5470
.sym 28974 VexRiscv._zz_79_[20]
.sym 28981 VexRiscv._zz_52_
.sym 28984 VexRiscv._zz_79_[17]
.sym 28986 VexRiscv._zz_50_[7]
.sym 28988 VexRiscv._zz_50_[10]
.sym 28989 VexRiscv._zz_50_[9]
.sym 28991 VexRiscv._zz_79_[21]
.sym 28992 VexRiscv._zz_79_[18]
.sym 28993 VexRiscv._zz_50_[11]
.sym 28995 VexRiscv._zz_79_[22]
.sym 28996 VexRiscv._zz_79_[23]
.sym 28997 VexRiscv._zz_79_[20]
.sym 28999 $PACKER_VCC_NET
.sym 29000 $abc$38833$n7519
.sym 29003 VexRiscv._zz_79_[19]
.sym 29004 VexRiscv._zz_79_[16]
.sym 29008 $abc$38833$n7519
.sym 29010 VexRiscv._zz_50_[8]
.sym 29011 VexRiscv._zz_79_[15]
.sym 29012 $abc$38833$n5827_1
.sym 29013 $abc$38833$n6003_1
.sym 29015 csrbankarray_csrbank0_leds_out0_w[0]
.sym 29016 csrbankarray_csrbank0_leds_out0_w[1]
.sym 29018 b_n
.sym 29019 $abc$38833$n7519
.sym 29020 $abc$38833$n7519
.sym 29021 $abc$38833$n7519
.sym 29022 $abc$38833$n7519
.sym 29023 $abc$38833$n7519
.sym 29024 $abc$38833$n7519
.sym 29025 $abc$38833$n7519
.sym 29026 $abc$38833$n7519
.sym 29027 VexRiscv._zz_50_[7]
.sym 29028 VexRiscv._zz_50_[8]
.sym 29030 VexRiscv._zz_50_[9]
.sym 29031 VexRiscv._zz_50_[10]
.sym 29032 VexRiscv._zz_50_[11]
.sym 29038 por_clk
.sym 29039 VexRiscv._zz_52_
.sym 29040 VexRiscv._zz_79_[16]
.sym 29041 VexRiscv._zz_79_[17]
.sym 29042 VexRiscv._zz_79_[18]
.sym 29043 VexRiscv._zz_79_[19]
.sym 29044 VexRiscv._zz_79_[20]
.sym 29045 VexRiscv._zz_79_[21]
.sym 29046 VexRiscv._zz_79_[22]
.sym 29047 VexRiscv._zz_79_[23]
.sym 29048 $PACKER_VCC_NET
.sym 29053 VexRiscv._zz_215_[23]
.sym 29054 VexRiscv._zz_163_[9]
.sym 29057 $abc$38833$n5502
.sym 29058 $abc$38833$n2479
.sym 29059 VexRiscv._zz_35_[28]
.sym 29061 $abc$38833$n6423_1
.sym 29062 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 29064 VexRiscv._zz_149_
.sym 29065 $PACKER_VCC_NET
.sym 29067 VexRiscv._zz_94_[18]
.sym 29068 $PACKER_VCC_NET
.sym 29069 VexRiscv._zz_50_[7]
.sym 29070 $PACKER_VCC_NET
.sym 29071 VexRiscv._zz_79_[1]
.sym 29072 VexRiscv._zz_215_[18]
.sym 29073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 29074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 29075 $abc$38833$n7877
.sym 29076 VexRiscv._zz_215_[16]
.sym 29082 VexRiscv._zz_79_[13]
.sym 29083 $PACKER_VCC_NET
.sym 29085 $PACKER_VCC_NET
.sym 29086 VexRiscv._zz_79_[15]
.sym 29087 VexRiscv._zz_79_[8]
.sym 29088 VexRiscv._zz_79_[11]
.sym 29089 VexRiscv._zz_79_[9]
.sym 29092 VexRiscv._zz_94_[18]
.sym 29096 VexRiscv._zz_79_[12]
.sym 29099 VexRiscv._zz_94_[16]
.sym 29103 $abc$38833$n7519
.sym 29104 VexRiscv._zz_94_[19]
.sym 29105 VexRiscv._zz_94_[15]
.sym 29107 VexRiscv._zz_94_[17]
.sym 29108 VexRiscv._zz_79_[14]
.sym 29111 $abc$38833$n7519
.sym 29112 VexRiscv._zz_79_[10]
.sym 29113 VexRiscv._zz_94_[15]
.sym 29114 $abc$38833$n6026_1
.sym 29115 VexRiscv._zz_94_[16]
.sym 29116 $abc$38833$n5783_1
.sym 29117 $abc$38833$n5782_1
.sym 29118 VexRiscv._zz_79_[20]
.sym 29119 VexRiscv._zz_163_[12]
.sym 29120 VexRiscv._zz_94_[18]
.sym 29121 $abc$38833$n7519
.sym 29122 $abc$38833$n7519
.sym 29123 $abc$38833$n7519
.sym 29124 $abc$38833$n7519
.sym 29125 $abc$38833$n7519
.sym 29126 $abc$38833$n7519
.sym 29127 $abc$38833$n7519
.sym 29128 $abc$38833$n7519
.sym 29129 VexRiscv._zz_94_[15]
.sym 29130 VexRiscv._zz_94_[16]
.sym 29132 VexRiscv._zz_94_[17]
.sym 29133 VexRiscv._zz_94_[18]
.sym 29134 VexRiscv._zz_94_[19]
.sym 29140 por_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 VexRiscv._zz_79_[10]
.sym 29144 VexRiscv._zz_79_[11]
.sym 29145 VexRiscv._zz_79_[12]
.sym 29146 VexRiscv._zz_79_[13]
.sym 29147 VexRiscv._zz_79_[14]
.sym 29148 VexRiscv._zz_79_[15]
.sym 29149 VexRiscv._zz_79_[8]
.sym 29150 VexRiscv._zz_79_[9]
.sym 29152 $abc$38833$n5565_1
.sym 29155 VexRiscv._zz_214_[15]
.sym 29160 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 29162 VexRiscv._zz_79_[15]
.sym 29164 $abc$38833$n2336
.sym 29166 array_muxed0[3]
.sym 29167 VexRiscv._zz_214_[23]
.sym 29169 $abc$38833$n6423_1
.sym 29170 VexRiscv._zz_79_[20]
.sym 29171 VexRiscv._zz_214_[1]
.sym 29173 VexRiscv._zz_50_[8]
.sym 29174 VexRiscv._zz_79_[14]
.sym 29176 $abc$38833$n6423_1
.sym 29177 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 29178 VexRiscv._zz_50_[8]
.sym 29189 $abc$38833$n7519
.sym 29191 VexRiscv._zz_79_[5]
.sym 29192 VexRiscv._zz_79_[4]
.sym 29194 VexRiscv._zz_52_
.sym 29196 $PACKER_VCC_NET
.sym 29197 $abc$38833$n7519
.sym 29198 VexRiscv._zz_79_[0]
.sym 29200 VexRiscv._zz_50_[9]
.sym 29201 VexRiscv._zz_50_[8]
.sym 29202 VexRiscv._zz_79_[7]
.sym 29203 VexRiscv._zz_79_[2]
.sym 29204 VexRiscv._zz_79_[3]
.sym 29207 VexRiscv._zz_50_[7]
.sym 29208 VexRiscv._zz_50_[10]
.sym 29209 VexRiscv._zz_79_[1]
.sym 29210 VexRiscv._zz_79_[6]
.sym 29213 VexRiscv._zz_50_[11]
.sym 29215 VexRiscv.lastStagePc[0]
.sym 29216 $abc$38833$n5909_1
.sym 29217 VexRiscv._zz_79_[25]
.sym 29219 VexRiscv.lastStagePc[15]
.sym 29220 $abc$38833$n5863_1
.sym 29221 $abc$38833$n6055_1
.sym 29222 $abc$38833$n5541_1
.sym 29223 $abc$38833$n7519
.sym 29224 $abc$38833$n7519
.sym 29225 $abc$38833$n7519
.sym 29226 $abc$38833$n7519
.sym 29227 $abc$38833$n7519
.sym 29228 $abc$38833$n7519
.sym 29229 $abc$38833$n7519
.sym 29230 $abc$38833$n7519
.sym 29231 VexRiscv._zz_50_[7]
.sym 29232 VexRiscv._zz_50_[8]
.sym 29234 VexRiscv._zz_50_[9]
.sym 29235 VexRiscv._zz_50_[10]
.sym 29236 VexRiscv._zz_50_[11]
.sym 29242 por_clk
.sym 29243 VexRiscv._zz_52_
.sym 29244 VexRiscv._zz_79_[0]
.sym 29245 VexRiscv._zz_79_[1]
.sym 29246 VexRiscv._zz_79_[2]
.sym 29247 VexRiscv._zz_79_[3]
.sym 29248 VexRiscv._zz_79_[4]
.sym 29249 VexRiscv._zz_79_[5]
.sym 29250 VexRiscv._zz_79_[6]
.sym 29251 VexRiscv._zz_79_[7]
.sym 29252 $PACKER_VCC_NET
.sym 29254 VexRiscv._zz_79_[20]
.sym 29258 VexRiscv._zz_79_[11]
.sym 29259 $abc$38833$n11
.sym 29260 VexRiscv._zz_50_[10]
.sym 29263 $abc$38833$n5955_1
.sym 29265 VexRiscv._zz_162_[3]
.sym 29268 $abc$38833$n7
.sym 29269 VexRiscv._zz_79_[22]
.sym 29270 VexRiscv.lastStagePc[15]
.sym 29272 VexRiscv._zz_214_[16]
.sym 29276 $abc$38833$n2133
.sym 29280 VexRiscv._zz_214_[0]
.sym 29286 VexRiscv._zz_79_[31]
.sym 29287 VexRiscv._zz_94_[16]
.sym 29289 $PACKER_VCC_NET
.sym 29293 VexRiscv._zz_94_[15]
.sym 29296 $PACKER_VCC_NET
.sym 29298 VexRiscv._zz_79_[28]
.sym 29300 VexRiscv._zz_94_[18]
.sym 29302 VexRiscv._zz_79_[25]
.sym 29303 VexRiscv._zz_79_[24]
.sym 29304 VexRiscv._zz_79_[29]
.sym 29306 VexRiscv._zz_79_[27]
.sym 29307 $abc$38833$n7519
.sym 29308 VexRiscv._zz_94_[19]
.sym 29310 VexRiscv._zz_79_[30]
.sym 29311 VexRiscv._zz_94_[17]
.sym 29314 VexRiscv._zz_79_[26]
.sym 29315 $abc$38833$n7519
.sym 29323 basesoc_ctrl_storage[31]
.sym 29325 $abc$38833$n7519
.sym 29326 $abc$38833$n7519
.sym 29327 $abc$38833$n7519
.sym 29328 $abc$38833$n7519
.sym 29329 $abc$38833$n7519
.sym 29330 $abc$38833$n7519
.sym 29331 $abc$38833$n7519
.sym 29332 $abc$38833$n7519
.sym 29333 VexRiscv._zz_94_[15]
.sym 29334 VexRiscv._zz_94_[16]
.sym 29336 VexRiscv._zz_94_[17]
.sym 29337 VexRiscv._zz_94_[18]
.sym 29338 VexRiscv._zz_94_[19]
.sym 29344 por_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 VexRiscv._zz_79_[26]
.sym 29348 VexRiscv._zz_79_[27]
.sym 29349 VexRiscv._zz_79_[28]
.sym 29350 VexRiscv._zz_79_[29]
.sym 29351 VexRiscv._zz_79_[30]
.sym 29352 VexRiscv._zz_79_[31]
.sym 29353 VexRiscv._zz_79_[24]
.sym 29354 VexRiscv._zz_79_[25]
.sym 29360 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 29361 $abc$38833$n5886_1
.sym 29370 VexRiscv._zz_79_[25]
.sym 29374 basesoc_dat_w[7]
.sym 29375 VexRiscv._zz_163_[25]
.sym 29380 VexRiscv._zz_215_[25]
.sym 29388 VexRiscv._zz_50_[9]
.sym 29392 $abc$38833$n7519
.sym 29394 VexRiscv._zz_50_[7]
.sym 29395 VexRiscv._zz_79_[21]
.sym 29396 VexRiscv._zz_50_[10]
.sym 29397 VexRiscv._zz_50_[11]
.sym 29400 $abc$38833$n7519
.sym 29401 VexRiscv._zz_79_[17]
.sym 29402 VexRiscv._zz_50_[8]
.sym 29405 VexRiscv._zz_52_
.sym 29407 VexRiscv._zz_79_[22]
.sym 29409 VexRiscv._zz_79_[18]
.sym 29410 VexRiscv._zz_79_[23]
.sym 29412 VexRiscv._zz_79_[16]
.sym 29413 VexRiscv._zz_79_[19]
.sym 29416 $PACKER_VCC_NET
.sym 29418 VexRiscv._zz_79_[20]
.sym 29422 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 29427 $abc$38833$n7519
.sym 29428 $abc$38833$n7519
.sym 29429 $abc$38833$n7519
.sym 29430 $abc$38833$n7519
.sym 29431 $abc$38833$n7519
.sym 29432 $abc$38833$n7519
.sym 29433 $abc$38833$n7519
.sym 29434 $abc$38833$n7519
.sym 29435 VexRiscv._zz_50_[7]
.sym 29436 VexRiscv._zz_50_[8]
.sym 29438 VexRiscv._zz_50_[9]
.sym 29439 VexRiscv._zz_50_[10]
.sym 29440 VexRiscv._zz_50_[11]
.sym 29446 por_clk
.sym 29447 VexRiscv._zz_52_
.sym 29448 VexRiscv._zz_79_[16]
.sym 29449 VexRiscv._zz_79_[17]
.sym 29450 VexRiscv._zz_79_[18]
.sym 29451 VexRiscv._zz_79_[19]
.sym 29452 VexRiscv._zz_79_[20]
.sym 29453 VexRiscv._zz_79_[21]
.sym 29454 VexRiscv._zz_79_[22]
.sym 29455 VexRiscv._zz_79_[23]
.sym 29456 $PACKER_VCC_NET
.sym 29482 $PACKER_VCC_NET
.sym 29483 $PACKER_VCC_NET
.sym 29523 rgb_led0_r
.sym 29560 $abc$38833$n2465
.sym 29577 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 29697 $abc$38833$n7876
.sym 29698 rgb_led0_r
.sym 29709 rgb_led0_r
.sym 29714 $abc$38833$n7876
.sym 29755 $abc$38833$n5642
.sym 29756 $abc$38833$n5644
.sym 29757 $abc$38833$n5646
.sym 29758 $abc$38833$n5648
.sym 29759 $abc$38833$n5650
.sym 29760 $abc$38833$n5652
.sym 29765 VexRiscv.memory_arbitration_isValid
.sym 29768 $abc$38833$n5470
.sym 29769 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 29771 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 29774 $abc$38833$n5080_1
.sym 29815 $abc$38833$n5080_1
.sym 29825 $abc$38833$n6106_1
.sym 29858 $abc$38833$n6106_1
.sym 29861 $abc$38833$n5080_1
.sym 29881 spiflash_counter[5]
.sym 29882 spiflash_counter[2]
.sym 29883 spiflash_counter[4]
.sym 29884 spiflash_counter[0]
.sym 29885 spiflash_counter[7]
.sym 29886 spiflash_counter[3]
.sym 29887 $abc$38833$n5638
.sym 29888 spiflash_counter[6]
.sym 29892 VexRiscv.CsrPlugin_mepc[10]
.sym 29895 spram_wren0
.sym 29896 array_muxed0[5]
.sym 29897 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 29899 spiflash_bus_dat_r[29]
.sym 29900 $abc$38833$n5080_1
.sym 29901 $abc$38833$n7877
.sym 29902 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 29903 spiflash_bus_dat_r[25]
.sym 29915 $abc$38833$n3608_1
.sym 29925 spram_wren0
.sym 29926 VexRiscv.CsrPlugin_mtval[7]
.sym 29927 $PACKER_VCC_NET
.sym 29930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 29933 $abc$38833$n2468
.sym 29937 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 29945 $abc$38833$n5519
.sym 29972 VexRiscv.lastStagePc[16]
.sym 29977 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 29978 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 29984 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 29985 VexRiscv.CsrPlugin_hadException
.sym 29987 $abc$38833$n2479
.sym 29989 VexRiscv.CsrPlugin_mepc[16]
.sym 29994 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 29998 $abc$38833$n2479
.sym 29999 VexRiscv.lastStagePc[16]
.sym 30000 VexRiscv.CsrPlugin_mepc[16]
.sym 30003 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 30035 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 30037 VexRiscv.CsrPlugin_hadException
.sym 30038 por_clk
.sym 30040 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 30042 $abc$38833$n2358
.sym 30043 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 30044 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 30045 $abc$38833$n4360_1
.sym 30046 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 30047 $abc$38833$n4422
.sym 30050 $abc$38833$n6340
.sym 30053 array_muxed0[2]
.sym 30054 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 30055 spiflash_bus_dat_r[20]
.sym 30056 $abc$38833$n4372_1
.sym 30058 VexRiscv.CsrPlugin_mtval[5]
.sym 30060 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 30061 array_muxed0[10]
.sym 30062 VexRiscv._zz_192_
.sym 30063 spiflash_counter[4]
.sym 30065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 30066 $abc$38833$n151
.sym 30067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 30068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 30070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 30071 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 30072 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 30073 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 30074 array_muxed1[26]
.sym 30075 $abc$38833$n151
.sym 30086 $abc$38833$n4340
.sym 30092 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 30095 $abc$38833$n4364
.sym 30102 $abc$38833$n4360_1
.sym 30112 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 30115 $abc$38833$n4340
.sym 30116 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 30117 $abc$38833$n4364
.sym 30126 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 30127 $abc$38833$n4340
.sym 30129 $abc$38833$n4360_1
.sym 30161 por_clk
.sym 30163 VexRiscv.CsrPlugin_mtval[14]
.sym 30164 VexRiscv.CsrPlugin_mtval[3]
.sym 30165 $abc$38833$n4469
.sym 30166 $abc$38833$n4412
.sym 30167 $abc$38833$n5519
.sym 30168 $abc$38833$n4421
.sym 30169 $abc$38833$n4425
.sym 30170 $abc$38833$n4445
.sym 30173 VexRiscv.decode_to_execute_RS2[25]
.sym 30175 $abc$38833$n7877
.sym 30176 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 30177 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 30179 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 30180 VexRiscv.CsrPlugin_mtval[4]
.sym 30181 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 30182 $abc$38833$n4340
.sym 30183 array_muxed0[2]
.sym 30184 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 30186 VexRiscv.CsrPlugin_mtval[11]
.sym 30187 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 30188 VexRiscv.CsrPlugin_mepc[10]
.sym 30189 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 30190 $abc$38833$n3608_1
.sym 30191 $abc$38833$n3601_1
.sym 30192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 30194 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 30195 VexRiscv.CsrPlugin_mepc[5]
.sym 30197 VexRiscv.CsrPlugin_mepc[16]
.sym 30198 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 30212 VexRiscv.CsrPlugin_mepc[12]
.sym 30213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 30217 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 30218 $abc$38833$n151
.sym 30219 VexRiscv._zz_192_
.sym 30222 VexRiscv._zz_190_
.sym 30223 $abc$38833$n2479
.sym 30225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 30226 VexRiscv.lastStagePc[12]
.sym 30227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 30228 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 30230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 30233 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 30238 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 30245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 30249 VexRiscv._zz_190_
.sym 30250 $abc$38833$n151
.sym 30251 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 30252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 30255 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 30256 VexRiscv._zz_192_
.sym 30257 $abc$38833$n151
.sym 30258 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 30261 VexRiscv._zz_190_
.sym 30262 $abc$38833$n151
.sym 30263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 30264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 30274 VexRiscv.CsrPlugin_mepc[12]
.sym 30275 VexRiscv.lastStagePc[12]
.sym 30276 $abc$38833$n2479
.sym 30283 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 30284 por_clk
.sym 30286 $abc$38833$n3965
.sym 30287 $abc$38833$n3985_1
.sym 30288 $abc$38833$n3961_1
.sym 30289 $abc$38833$n3969
.sym 30290 $abc$38833$n3970_1
.sym 30291 $abc$38833$n3973_1
.sym 30292 $abc$38833$n3974
.sym 30293 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 30294 array_muxed0[9]
.sym 30295 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 30296 $abc$38833$n4312_1
.sym 30297 array_muxed0[9]
.sym 30299 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30300 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 30301 VexRiscv.CsrPlugin_mepc[12]
.sym 30302 $abc$38833$n4470_1
.sym 30303 $abc$38833$n4494_1
.sym 30304 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 30306 VexRiscv.CsrPlugin_hadException
.sym 30307 VexRiscv.CsrPlugin_mtval[3]
.sym 30308 $abc$38833$n6351_1
.sym 30309 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30310 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30312 $abc$38833$n3739_1
.sym 30313 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 30315 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 30316 $abc$38833$n2482
.sym 30317 VexRiscv.CsrPlugin_mepc[3]
.sym 30318 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 30319 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 30320 VexRiscv.CsrPlugin_mepc[9]
.sym 30328 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 30330 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 30332 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 30333 $abc$38833$n151
.sym 30335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 30338 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 30340 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 30342 VexRiscv._zz_192_
.sym 30346 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 30348 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 30354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 30355 VexRiscv.memory_arbitration_isValid
.sym 30357 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30358 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 30361 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 30368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 30372 $abc$38833$n151
.sym 30373 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 30374 VexRiscv._zz_192_
.sym 30375 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 30378 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30379 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30380 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30381 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 30386 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 30393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 30397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 30402 VexRiscv.memory_arbitration_isValid
.sym 30404 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 30405 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 30406 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 30407 por_clk
.sym 30409 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 30410 $abc$38833$n3966
.sym 30411 $abc$38833$n3958_1
.sym 30412 $abc$38833$n3957
.sym 30413 $abc$38833$n4065
.sym 30414 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 30415 $abc$38833$n3986_1
.sym 30416 $abc$38833$n3962
.sym 30417 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 30418 $abc$38833$n2482
.sym 30419 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 30420 count[0]
.sym 30421 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 30422 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 30423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 30424 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 30426 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 30427 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 30428 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30429 $abc$38833$n151
.sym 30430 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 30431 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 30433 $abc$38833$n3252
.sym 30434 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30435 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 30437 $abc$38833$n5475
.sym 30438 $abc$38833$n5519
.sym 30439 $abc$38833$n3261
.sym 30440 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 30442 $abc$38833$n3255
.sym 30443 $abc$38833$n4313_1
.sym 30444 VexRiscv._zz_192_
.sym 30450 $abc$38833$n3258
.sym 30451 $abc$38833$n3985_1
.sym 30452 $abc$38833$n3249
.sym 30453 $abc$38833$n3969
.sym 30455 $abc$38833$n3973_1
.sym 30456 VexRiscv._zz_90_
.sym 30457 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 30458 $abc$38833$n3965
.sym 30459 $abc$38833$n3252
.sym 30460 $abc$38833$n3961_1
.sym 30461 $abc$38833$n149
.sym 30462 $abc$38833$n3970_1
.sym 30463 $abc$38833$n3270
.sym 30464 $abc$38833$n3974
.sym 30465 $abc$38833$n3261
.sym 30466 $abc$38833$n3255
.sym 30467 $abc$38833$n3966
.sym 30469 $abc$38833$n3957
.sym 30472 $abc$38833$n3739_1
.sym 30473 $abc$38833$n3962
.sym 30476 $abc$38833$n3958_1
.sym 30480 $abc$38833$n3986_1
.sym 30483 $abc$38833$n3270
.sym 30484 $abc$38833$n3985_1
.sym 30485 $abc$38833$n3739_1
.sym 30486 $abc$38833$n3986_1
.sym 30492 VexRiscv._zz_90_
.sym 30495 $abc$38833$n3739_1
.sym 30496 $abc$38833$n3962
.sym 30497 $abc$38833$n3252
.sym 30498 $abc$38833$n3961_1
.sym 30503 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 30507 $abc$38833$n3739_1
.sym 30508 $abc$38833$n3970_1
.sym 30509 $abc$38833$n3258
.sym 30510 $abc$38833$n3969
.sym 30513 $abc$38833$n3958_1
.sym 30514 $abc$38833$n3249
.sym 30515 $abc$38833$n3957
.sym 30516 $abc$38833$n3739_1
.sym 30519 $abc$38833$n3739_1
.sym 30520 $abc$38833$n3974
.sym 30521 $abc$38833$n3261
.sym 30522 $abc$38833$n3973_1
.sym 30525 $abc$38833$n3965
.sym 30526 $abc$38833$n3255
.sym 30527 $abc$38833$n3966
.sym 30528 $abc$38833$n3739_1
.sym 30529 $abc$38833$n149
.sym 30530 por_clk
.sym 30532 $abc$38833$n3978
.sym 30533 $abc$38833$n3982_1
.sym 30534 $abc$38833$n3949_1
.sym 30535 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 30536 $abc$38833$n3948
.sym 30537 $abc$38833$n3981
.sym 30538 $abc$38833$n4049_1
.sym 30539 $abc$38833$n4021_1
.sym 30540 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 30541 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 30542 $abc$38833$n5609
.sym 30543 count[3]
.sym 30544 $abc$38833$n3258
.sym 30545 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 30546 $abc$38833$n3249
.sym 30547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 30548 $abc$38833$n3950
.sym 30549 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 30550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 30551 $abc$38833$n3270
.sym 30552 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 30554 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 30555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 30556 VexRiscv.CsrPlugin_mepc[19]
.sym 30557 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 30558 $abc$38833$n2425
.sym 30559 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 30560 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 30561 $abc$38833$n151
.sym 30562 VexRiscv.CsrPlugin_mepc[15]
.sym 30563 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 30564 basesoc_vexriscv_ibus_adr[28]
.sym 30565 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 30566 array_muxed1[26]
.sym 30567 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 30574 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 30575 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 30576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 30579 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 30581 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 30584 $abc$38833$n2425
.sym 30586 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 30587 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30588 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30590 VexRiscv.CsrPlugin_mepc[8]
.sym 30591 $abc$38833$n4312_1
.sym 30594 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30596 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 30597 $abc$38833$n4310_1
.sym 30598 $abc$38833$n3855
.sym 30599 $abc$38833$n3844
.sym 30600 $abc$38833$n3654_1
.sym 30601 $abc$38833$n3953
.sym 30603 $abc$38833$n4313_1
.sym 30604 $abc$38833$n3950
.sym 30606 $abc$38833$n3855
.sym 30609 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 30612 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 30614 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 30615 $abc$38833$n3654_1
.sym 30619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 30620 $abc$38833$n3855
.sym 30624 $abc$38833$n4310_1
.sym 30625 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30626 $abc$38833$n4313_1
.sym 30627 $abc$38833$n4312_1
.sym 30630 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 30631 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30632 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 30633 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30637 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30638 $abc$38833$n3844
.sym 30639 $abc$38833$n3855
.sym 30642 $abc$38833$n3950
.sym 30643 $abc$38833$n3953
.sym 30644 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 30645 VexRiscv.CsrPlugin_mepc[8]
.sym 30651 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30652 $abc$38833$n2425
.sym 30653 por_clk
.sym 30654 VexRiscv.reset_$glb_sr
.sym 30655 basesoc_vexriscv_ibus_adr[8]
.sym 30656 $abc$38833$n3855
.sym 30657 basesoc_vexriscv_ibus_adr[28]
.sym 30658 $abc$38833$n3654_1
.sym 30659 $abc$38833$n2422
.sym 30660 $abc$38833$n2419
.sym 30661 $abc$38833$n4458
.sym 30662 basesoc_vexriscv_ibus_adr[19]
.sym 30665 count[2]
.sym 30666 VexRiscv.memory_arbitration_isValid
.sym 30667 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 30668 $abc$38833$n149
.sym 30669 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 30670 VexRiscv._zz_90_
.sym 30671 $abc$38833$n3739_1
.sym 30672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 30673 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 30675 $abc$38833$n3435_1
.sym 30676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 30677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 30678 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 30679 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 30680 $abc$38833$n2468
.sym 30681 VexRiscv.execute_arbitration_isValid
.sym 30682 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 30683 $abc$38833$n3601_1
.sym 30684 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 30685 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30686 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 30687 $abc$38833$n2431
.sym 30689 VexRiscv.CsrPlugin_mepc[16]
.sym 30690 $abc$38833$n3695_1
.sym 30696 $abc$38833$n2468
.sym 30697 $abc$38833$n3739_1
.sym 30698 $abc$38833$n2431
.sym 30699 $abc$38833$n3695_1
.sym 30700 $abc$38833$n3264
.sym 30701 $abc$38833$n4310_1
.sym 30702 $abc$38833$n3977
.sym 30704 $abc$38833$n3978
.sym 30705 $abc$38833$n3739_1
.sym 30706 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 30707 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 30708 $abc$38833$n3948
.sym 30709 $abc$38833$n3981
.sym 30710 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 30711 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30713 $abc$38833$n4312_1
.sym 30714 $abc$38833$n3950
.sym 30715 $abc$38833$n3654_1
.sym 30718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 30719 $abc$38833$n3844
.sym 30720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 30721 $abc$38833$n3267
.sym 30722 VexRiscv.CsrPlugin_mepc[15]
.sym 30723 $abc$38833$n3953
.sym 30725 $abc$38833$n4313_1
.sym 30726 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 30727 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 30729 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30730 $abc$38833$n3739_1
.sym 30732 $abc$38833$n3844
.sym 30735 $abc$38833$n3948
.sym 30736 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 30737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 30738 $abc$38833$n3739_1
.sym 30741 $abc$38833$n3953
.sym 30742 VexRiscv.CsrPlugin_mepc[15]
.sym 30743 $abc$38833$n3950
.sym 30744 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 30747 $abc$38833$n4312_1
.sym 30748 $abc$38833$n4313_1
.sym 30749 $abc$38833$n4310_1
.sym 30750 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30753 $abc$38833$n3977
.sym 30754 $abc$38833$n3739_1
.sym 30755 $abc$38833$n3264
.sym 30756 $abc$38833$n3978
.sym 30759 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 30760 $abc$38833$n2468
.sym 30761 $abc$38833$n3654_1
.sym 30765 $abc$38833$n3267
.sym 30766 $abc$38833$n3739_1
.sym 30767 $abc$38833$n3981
.sym 30771 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 30772 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 30773 $abc$38833$n3695_1
.sym 30774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 30775 $abc$38833$n2431
.sym 30776 por_clk
.sym 30777 VexRiscv.reset_$glb_sr
.sym 30778 $abc$38833$n4939
.sym 30779 $abc$38833$n4464
.sym 30780 $abc$38833$n2441
.sym 30781 $abc$38833$n4218_1
.sym 30782 $abc$38833$n4434
.sym 30783 $abc$38833$n3653
.sym 30784 $abc$38833$n4449
.sym 30785 VexRiscv.execute_arbitration_isValid
.sym 30787 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 30788 $abc$38833$n3695_1
.sym 30789 $abc$38833$n5470
.sym 30790 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 30791 VexRiscv._zz_287_[2]
.sym 30792 $abc$38833$n4005
.sym 30793 VexRiscv._zz_129_[4]
.sym 30794 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 30795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 30796 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 30797 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 30798 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 30799 $abc$38833$n3624_1
.sym 30800 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 30801 basesoc_vexriscv_ibus_adr[28]
.sym 30802 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 30803 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 30804 VexRiscv.CsrPlugin_mepc[9]
.sym 30805 $abc$38833$n149
.sym 30806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 30807 VexRiscv._zz_287_[2]
.sym 30808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 30809 $abc$38833$n4235_1
.sym 30810 $abc$38833$n3401_1
.sym 30811 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 30812 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 30813 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 30819 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 30820 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 30826 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 30828 grant
.sym 30830 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30831 $abc$38833$n4869
.sym 30833 $abc$38833$n3705_1
.sym 30835 $abc$38833$n3699_1
.sym 30838 VexRiscv._zz_170_[1]
.sym 30839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 30840 $abc$38833$n3696
.sym 30845 basesoc_vexriscv_dbus_we
.sym 30846 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30848 VexRiscv.decode_to_execute_RS2[25]
.sym 30850 $abc$38833$n149
.sym 30854 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 30858 VexRiscv._zz_170_[1]
.sym 30859 VexRiscv.decode_to_execute_RS2[25]
.sym 30860 $abc$38833$n4869
.sym 30865 basesoc_vexriscv_dbus_we
.sym 30866 grant
.sym 30870 $abc$38833$n3696
.sym 30871 $abc$38833$n3699_1
.sym 30872 $abc$38833$n3705_1
.sym 30873 $abc$38833$n149
.sym 30878 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 30882 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 30883 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30884 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 30885 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30898 $abc$38833$n7876_$glb_ce
.sym 30899 por_clk
.sym 30901 $abc$38833$n3699_1
.sym 30902 VexRiscv._zz_200_[19]
.sym 30903 $abc$38833$n4251_1
.sym 30904 VexRiscv._zz_200_[18]
.sym 30905 VexRiscv._zz_200_[16]
.sym 30906 $abc$38833$n3696
.sym 30907 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 30908 $abc$38833$n4250_1
.sym 30909 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 30911 VexRiscv._zz_253_[0]
.sym 30912 count[10]
.sym 30914 $abc$38833$n4191_1
.sym 30916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 30917 $abc$38833$n4178_1
.sym 30918 $abc$38833$n149
.sym 30919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 30920 $abc$38833$n4939
.sym 30921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 30922 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 30923 $abc$38833$n2420
.sym 30924 grant
.sym 30925 $abc$38833$n5475
.sym 30926 $abc$38833$n5519
.sym 30927 basesoc_vexriscv_ibus_adr[14]
.sym 30928 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 30929 basesoc_counter[1]
.sym 30930 $abc$38833$n2154
.sym 30931 $abc$38833$n3653
.sym 30932 count[6]
.sym 30933 $abc$38833$n3418_1
.sym 30934 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30935 $abc$38833$n3624_1
.sym 30936 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 30942 basesoc_vexriscv_dbus_adr[9]
.sym 30943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 30944 $abc$38833$n4175_1
.sym 30946 VexRiscv.CsrPlugin_mtval[16]
.sym 30947 $abc$38833$n5955_1
.sym 30954 spiflash_i
.sym 30957 slave_sel[1]
.sym 30958 basesoc_vexriscv_ibus_adr[9]
.sym 30959 grant
.sym 30961 VexRiscv.CsrPlugin_mepc[16]
.sym 30963 $abc$38833$n4178_1
.sym 30964 VexRiscv._zz_36_[8]
.sym 30965 $abc$38833$n3351_1
.sym 30966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 30968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 30969 $abc$38833$n4235_1
.sym 30970 VexRiscv._zz_200_[16]
.sym 30971 $abc$38833$n5985_1
.sym 30973 $abc$38833$n4245_1
.sym 30976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 30981 VexRiscv._zz_200_[16]
.sym 30982 $abc$38833$n4245_1
.sym 30984 $abc$38833$n4235_1
.sym 30987 slave_sel[1]
.sym 30988 spiflash_i
.sym 30990 $abc$38833$n3351_1
.sym 30995 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 31000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 31006 VexRiscv._zz_36_[8]
.sym 31007 $abc$38833$n5955_1
.sym 31008 $abc$38833$n5985_1
.sym 31011 basesoc_vexriscv_ibus_adr[9]
.sym 31012 grant
.sym 31013 basesoc_vexriscv_dbus_adr[9]
.sym 31017 $abc$38833$n4178_1
.sym 31018 VexRiscv.CsrPlugin_mtval[16]
.sym 31019 VexRiscv.CsrPlugin_mepc[16]
.sym 31020 $abc$38833$n4175_1
.sym 31021 $abc$38833$n2420_$glb_ce
.sym 31022 por_clk
.sym 31024 basesoc_vexriscv_ibus_adr[17]
.sym 31025 basesoc_vexriscv_ibus_adr[7]
.sym 31026 $abc$38833$n4254_1
.sym 31027 $abc$38833$n4253_1
.sym 31028 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 31029 $abc$38833$n3765_1
.sym 31030 VexRiscv._zz_36_[8]
.sym 31031 basesoc_vexriscv_ibus_adr[14]
.sym 31033 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 31035 $abc$38833$n5615
.sym 31036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 31037 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 31038 $abc$38833$n4175_1
.sym 31039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 31040 $abc$38833$n3623_1
.sym 31041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 31042 $abc$38833$n5580
.sym 31043 VexRiscv.decode_to_execute_IS_DIV
.sym 31044 VexRiscv._zz_200_[22]
.sym 31047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 31048 VexRiscv.CsrPlugin_mepc[19]
.sym 31049 basesoc_vexriscv_ibus_adr[28]
.sym 31050 array_muxed1[26]
.sym 31051 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 31052 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 31053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 31054 $abc$38833$n3386_1
.sym 31055 VexRiscv._zz_199_[8]
.sym 31056 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 31057 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 31058 VexRiscv.CsrPlugin_mepc[15]
.sym 31059 VexRiscv._zz_151_[16]
.sym 31069 $PACKER_VCC_NET
.sym 31077 $PACKER_VCC_NET
.sym 31079 count[7]
.sym 31082 count[2]
.sym 31086 count[4]
.sym 31088 count[3]
.sym 31089 count[1]
.sym 31091 count[5]
.sym 31092 count[6]
.sym 31093 count[0]
.sym 31097 $nextpnr_ICESTORM_LC_7$O
.sym 31099 count[0]
.sym 31103 $auto$alumacc.cc:474:replace_alu$3857.C[2]
.sym 31105 $PACKER_VCC_NET
.sym 31106 count[1]
.sym 31109 $auto$alumacc.cc:474:replace_alu$3857.C[3]
.sym 31111 count[2]
.sym 31112 $PACKER_VCC_NET
.sym 31113 $auto$alumacc.cc:474:replace_alu$3857.C[2]
.sym 31115 $auto$alumacc.cc:474:replace_alu$3857.C[4]
.sym 31117 $PACKER_VCC_NET
.sym 31118 count[3]
.sym 31119 $auto$alumacc.cc:474:replace_alu$3857.C[3]
.sym 31121 $auto$alumacc.cc:474:replace_alu$3857.C[5]
.sym 31123 count[4]
.sym 31124 $PACKER_VCC_NET
.sym 31125 $auto$alumacc.cc:474:replace_alu$3857.C[4]
.sym 31127 $auto$alumacc.cc:474:replace_alu$3857.C[6]
.sym 31129 $PACKER_VCC_NET
.sym 31130 count[5]
.sym 31131 $auto$alumacc.cc:474:replace_alu$3857.C[5]
.sym 31133 $auto$alumacc.cc:474:replace_alu$3857.C[7]
.sym 31135 $PACKER_VCC_NET
.sym 31136 count[6]
.sym 31137 $auto$alumacc.cc:474:replace_alu$3857.C[6]
.sym 31139 $auto$alumacc.cc:474:replace_alu$3857.C[8]
.sym 31141 $PACKER_VCC_NET
.sym 31142 count[7]
.sym 31143 $auto$alumacc.cc:474:replace_alu$3857.C[7]
.sym 31147 $abc$38833$n5392
.sym 31148 array_muxed1[23]
.sym 31149 array_muxed1[29]
.sym 31150 basesoc_vexriscv_dbus_adr[17]
.sym 31151 $abc$38833$n5386
.sym 31152 basesoc_vexriscv_dbus_adr[1]
.sym 31153 array_muxed1[24]
.sym 31154 array_muxed1[26]
.sym 31156 $abc$38833$n3765_1
.sym 31157 count[13]
.sym 31159 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 31160 VexRiscv._zz_90_
.sym 31161 $abc$38833$n5605
.sym 31162 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 31163 VexRiscv._zz_319_
.sym 31164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 31165 $PACKER_VCC_NET
.sym 31166 VexRiscv.CsrPlugin_mtval[29]
.sym 31167 count[7]
.sym 31168 $abc$38833$n149
.sym 31170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31171 $abc$38833$n5619
.sym 31172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 31173 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 31174 basesoc_vexriscv_dbus_adr[1]
.sym 31175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 31176 $abc$38833$n3695_1
.sym 31177 count[12]
.sym 31178 VexRiscv.execute_arbitration_isValid
.sym 31179 $abc$38833$n5611
.sym 31180 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 31181 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 31182 $abc$38833$n118
.sym 31183 $auto$alumacc.cc:474:replace_alu$3857.C[8]
.sym 31193 count[14]
.sym 31195 count[9]
.sym 31203 count[12]
.sym 31205 $PACKER_VCC_NET
.sym 31207 count[10]
.sym 31208 $PACKER_VCC_NET
.sym 31209 count[11]
.sym 31213 count[8]
.sym 31216 count[15]
.sym 31218 count[13]
.sym 31220 $auto$alumacc.cc:474:replace_alu$3857.C[9]
.sym 31222 $PACKER_VCC_NET
.sym 31223 count[8]
.sym 31224 $auto$alumacc.cc:474:replace_alu$3857.C[8]
.sym 31226 $auto$alumacc.cc:474:replace_alu$3857.C[10]
.sym 31228 $PACKER_VCC_NET
.sym 31229 count[9]
.sym 31230 $auto$alumacc.cc:474:replace_alu$3857.C[9]
.sym 31232 $auto$alumacc.cc:474:replace_alu$3857.C[11]
.sym 31234 count[10]
.sym 31235 $PACKER_VCC_NET
.sym 31236 $auto$alumacc.cc:474:replace_alu$3857.C[10]
.sym 31238 $auto$alumacc.cc:474:replace_alu$3857.C[12]
.sym 31240 $PACKER_VCC_NET
.sym 31241 count[11]
.sym 31242 $auto$alumacc.cc:474:replace_alu$3857.C[11]
.sym 31244 $auto$alumacc.cc:474:replace_alu$3857.C[13]
.sym 31246 $PACKER_VCC_NET
.sym 31247 count[12]
.sym 31248 $auto$alumacc.cc:474:replace_alu$3857.C[12]
.sym 31250 $auto$alumacc.cc:474:replace_alu$3857.C[14]
.sym 31252 $PACKER_VCC_NET
.sym 31253 count[13]
.sym 31254 $auto$alumacc.cc:474:replace_alu$3857.C[13]
.sym 31256 $auto$alumacc.cc:474:replace_alu$3857.C[15]
.sym 31258 count[14]
.sym 31259 $PACKER_VCC_NET
.sym 31260 $auto$alumacc.cc:474:replace_alu$3857.C[14]
.sym 31262 $auto$alumacc.cc:474:replace_alu$3857.C[16]
.sym 31264 $PACKER_VCC_NET
.sym 31265 count[15]
.sym 31266 $auto$alumacc.cc:474:replace_alu$3857.C[15]
.sym 31270 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 31271 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 31272 $abc$38833$n5398
.sym 31273 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 31274 count[18]
.sym 31275 count[16]
.sym 31276 count[17]
.sym 31277 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 31279 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31280 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31282 $abc$38833$n5642_1
.sym 31283 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 31284 $abc$38833$n3388_1
.sym 31286 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31289 $abc$38833$n3624_1
.sym 31290 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 31291 basesoc_vexriscv_dbus_we
.sym 31292 VexRiscv._zz_199_[8]
.sym 31293 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 31294 $abc$38833$n3401_1
.sym 31295 count[11]
.sym 31296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 31297 count[4]
.sym 31298 $abc$38833$n5386
.sym 31299 count[8]
.sym 31300 VexRiscv.CsrPlugin_mepc[9]
.sym 31301 $abc$38833$n116
.sym 31302 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 31303 $abc$38833$n149
.sym 31304 $abc$38833$n3605_1
.sym 31305 $abc$38833$n5625
.sym 31306 $auto$alumacc.cc:474:replace_alu$3857.C[16]
.sym 31312 count[13]
.sym 31313 count[15]
.sym 31314 count[12]
.sym 31317 count[11]
.sym 31320 $abc$38833$n151
.sym 31321 $abc$38833$n2420
.sym 31322 $abc$38833$n149
.sym 31325 $abc$38833$n3844
.sym 31326 count[19]
.sym 31328 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31331 count[18]
.sym 31332 count[16]
.sym 31336 $PACKER_VCC_NET
.sym 31337 $abc$38833$n3653
.sym 31338 $abc$38833$n2437
.sym 31339 $PACKER_VCC_NET
.sym 31340 VexRiscv.execute_arbitration_isValid
.sym 31341 count[17]
.sym 31342 $abc$38833$n118
.sym 31343 $auto$alumacc.cc:474:replace_alu$3857.C[17]
.sym 31345 count[16]
.sym 31346 $PACKER_VCC_NET
.sym 31347 $auto$alumacc.cc:474:replace_alu$3857.C[16]
.sym 31349 $auto$alumacc.cc:474:replace_alu$3857.C[18]
.sym 31351 $PACKER_VCC_NET
.sym 31352 count[17]
.sym 31353 $auto$alumacc.cc:474:replace_alu$3857.C[17]
.sym 31355 $auto$alumacc.cc:474:replace_alu$3857.C[19]
.sym 31357 $PACKER_VCC_NET
.sym 31358 count[18]
.sym 31359 $auto$alumacc.cc:474:replace_alu$3857.C[18]
.sym 31363 count[19]
.sym 31364 $PACKER_VCC_NET
.sym 31365 $auto$alumacc.cc:474:replace_alu$3857.C[19]
.sym 31368 count[15]
.sym 31369 count[13]
.sym 31370 count[11]
.sym 31371 count[12]
.sym 31374 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31375 $abc$38833$n151
.sym 31376 $abc$38833$n3844
.sym 31377 $abc$38833$n149
.sym 31381 $abc$38833$n2420
.sym 31382 VexRiscv.execute_arbitration_isValid
.sym 31383 $abc$38833$n3653
.sym 31389 $abc$38833$n118
.sym 31390 $abc$38833$n2437
.sym 31391 por_clk
.sym 31392 VexRiscv.reset_$glb_sr
.sym 31393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 31394 $abc$38833$n3358
.sym 31395 $abc$38833$n3360_1
.sym 31396 $abc$38833$n3605_1
.sym 31397 $abc$38833$n3355
.sym 31398 $abc$38833$n3766
.sym 31399 $abc$38833$n3401_1
.sym 31400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 31401 grant
.sym 31402 $abc$38833$n114
.sym 31405 $abc$38833$n147
.sym 31406 VexRiscv._zz_236_[1]
.sym 31408 VexRiscv._zz_41_[18]
.sym 31409 $abc$38833$n3354_1
.sym 31410 $abc$38833$n149
.sym 31411 grant
.sym 31412 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 31414 VexRiscv._zz_41_[25]
.sym 31415 VexRiscv._zz_151_[10]
.sym 31416 $abc$38833$n151
.sym 31417 $abc$38833$n5398
.sym 31418 $abc$38833$n5631
.sym 31419 $abc$38833$n5519
.sym 31420 $abc$38833$n5633
.sym 31421 basesoc_counter[1]
.sym 31422 $abc$38833$n2154
.sym 31423 $abc$38833$n3653
.sym 31424 $abc$38833$n2437
.sym 31425 $abc$38833$n5475
.sym 31426 VexRiscv.memory_arbitration_isValid
.sym 31427 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 31428 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 31435 $abc$38833$n5599
.sym 31436 $PACKER_VCC_NET
.sym 31437 $abc$38833$n5601
.sym 31440 $abc$38833$n5617
.sym 31443 $abc$38833$n5619
.sym 31444 $abc$38833$n5621
.sym 31447 $abc$38833$n5603
.sym 31451 $abc$38833$n5611
.sym 31456 $abc$38833$n3350_1
.sym 31465 $abc$38833$n5625
.sym 31467 $abc$38833$n3350_1
.sym 31468 $abc$38833$n5611
.sym 31473 $abc$38833$n5621
.sym 31476 $abc$38833$n3350_1
.sym 31479 $abc$38833$n3350_1
.sym 31481 $abc$38833$n5625
.sym 31486 $abc$38833$n3350_1
.sym 31488 $abc$38833$n5619
.sym 31491 $abc$38833$n3350_1
.sym 31494 $abc$38833$n5601
.sym 31498 $abc$38833$n3350_1
.sym 31499 $abc$38833$n5599
.sym 31503 $abc$38833$n5617
.sym 31505 $abc$38833$n3350_1
.sym 31510 $abc$38833$n5603
.sym 31512 $abc$38833$n3350_1
.sym 31513 $PACKER_VCC_NET
.sym 31514 por_clk
.sym 31515 sys_rst_$glb_sr
.sym 31516 VexRiscv._zz_35_[6]
.sym 31517 $abc$38833$n3349
.sym 31518 $abc$38833$n3400_1
.sym 31519 $abc$38833$n116
.sym 31520 $abc$38833$n2373
.sym 31521 $abc$38833$n118
.sym 31522 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31523 $abc$38833$n3399_1
.sym 31526 $abc$38833$n6340
.sym 31529 VexRiscv._zz_287_[1]
.sym 31531 basesoc_vexriscv_ibus_adr[20]
.sym 31532 basesoc_vexriscv_ibus_adr[13]
.sym 31533 $abc$38833$n5080_1
.sym 31534 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 31535 $abc$38833$n114
.sym 31536 $abc$38833$n149
.sym 31537 VexRiscv._zz_192_
.sym 31538 VexRiscv._zz_314_[27]
.sym 31539 VexRiscv._zz_35_[5]
.sym 31540 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 31541 $abc$38833$n5965_1
.sym 31542 VexRiscv.CsrPlugin_mepc[15]
.sym 31543 VexRiscv._zz_151_[16]
.sym 31544 VexRiscv.CsrPlugin_mepc[19]
.sym 31545 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31546 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 31547 $abc$38833$n3386_1
.sym 31548 VexRiscv._zz_199_[8]
.sym 31549 VexRiscv.CsrPlugin_mtval[26]
.sym 31550 $abc$38833$n5955_1
.sym 31551 $abc$38833$n5580
.sym 31557 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 31559 $abc$38833$n5605
.sym 31560 count[7]
.sym 31565 count[8]
.sym 31567 count[0]
.sym 31568 $abc$38833$n2150
.sym 31569 slave_sel[0]
.sym 31570 count[5]
.sym 31572 $abc$38833$n5595
.sym 31575 $abc$38833$n3351_1
.sym 31579 count[10]
.sym 31580 basesoc_counter[0]
.sym 31582 $PACKER_VCC_NET
.sym 31583 $abc$38833$n3653
.sym 31584 $PACKER_VCC_NET
.sym 31586 $abc$38833$n3350_1
.sym 31587 $abc$38833$n5609
.sym 31588 $abc$38833$n5615
.sym 31590 $abc$38833$n3351_1
.sym 31591 basesoc_counter[0]
.sym 31592 $abc$38833$n2150
.sym 31593 slave_sel[0]
.sym 31596 $abc$38833$n3653
.sym 31597 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 31602 $abc$38833$n3350_1
.sym 31604 $abc$38833$n5595
.sym 31609 $abc$38833$n3350_1
.sym 31610 $abc$38833$n5609
.sym 31614 count[5]
.sym 31615 count[7]
.sym 31616 count[10]
.sym 31617 count[8]
.sym 31621 $abc$38833$n5605
.sym 31623 $abc$38833$n3350_1
.sym 31626 $abc$38833$n3350_1
.sym 31628 $abc$38833$n5615
.sym 31632 count[0]
.sym 31633 $PACKER_VCC_NET
.sym 31636 $PACKER_VCC_NET
.sym 31637 por_clk
.sym 31638 sys_rst_$glb_sr
.sym 31639 VexRiscv._zz_35_[8]
.sym 31640 VexRiscv.execute_to_memory_IS_DIV
.sym 31641 $abc$38833$n5993_1
.sym 31642 $abc$38833$n4217_1
.sym 31643 VexRiscv._zz_35_[17]
.sym 31644 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 31645 $abc$38833$n5395
.sym 31646 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 31648 VexRiscv._zz_151_[6]
.sym 31649 VexRiscv.decode_to_execute_RS2[25]
.sym 31652 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 31653 $abc$38833$n5769_1
.sym 31654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31655 $abc$38833$n4340
.sym 31656 $abc$38833$n5955_1
.sym 31657 slave_sel[0]
.sym 31659 $PACKER_VCC_NET
.sym 31660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 31661 VexRiscv._zz_29_
.sym 31662 VexRiscv.CsrPlugin_hadException
.sym 31663 VexRiscv._zz_328_
.sym 31664 VexRiscv._zz_170_[0]
.sym 31665 VexRiscv._zz_198_
.sym 31666 basesoc_vexriscv_dbus_adr[1]
.sym 31667 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 31668 $abc$38833$n3695_1
.sym 31669 $abc$38833$n118
.sym 31670 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 31671 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 31672 $abc$38833$n5815_1
.sym 31673 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 31674 $abc$38833$n5954_1
.sym 31681 $abc$38833$n4335_1
.sym 31683 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 31686 $abc$38833$n151
.sym 31688 $abc$38833$n2465
.sym 31689 $abc$38833$n4312_1
.sym 31690 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 31691 sys_rst
.sym 31692 $abc$38833$n4310_1
.sym 31693 basesoc_counter[1]
.sym 31694 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31695 $abc$38833$n2420
.sym 31696 VexRiscv._zz_35_[8]
.sym 31697 $abc$38833$n3695_1
.sym 31707 $abc$38833$n149
.sym 31713 $abc$38833$n4312_1
.sym 31714 $abc$38833$n4310_1
.sym 31715 $abc$38833$n2420
.sym 31716 $abc$38833$n3695_1
.sym 31719 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 31720 $abc$38833$n149
.sym 31721 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31722 $abc$38833$n151
.sym 31725 $abc$38833$n2420
.sym 31726 $abc$38833$n4335_1
.sym 31727 $abc$38833$n4312_1
.sym 31732 sys_rst
.sym 31734 basesoc_counter[1]
.sym 31737 $abc$38833$n149
.sym 31738 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31739 $abc$38833$n151
.sym 31740 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 31745 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 31749 VexRiscv._zz_35_[8]
.sym 31757 $abc$38833$n2465
.sym 31760 por_clk
.sym 31761 VexRiscv.reset_$glb_sr
.sym 31762 VexRiscv.decode_to_execute_RS2[9]
.sym 31763 $abc$38833$n4274_1
.sym 31764 $abc$38833$n4275_1
.sym 31765 VexRiscv._zz_285_[2]
.sym 31766 VexRiscv._zz_199_[9]
.sym 31767 VexRiscv._zz_129_[7]
.sym 31768 $abc$38833$n5401
.sym 31769 VexRiscv._zz_199_[7]
.sym 31770 array_muxed0[9]
.sym 31772 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 31773 $abc$38833$n5470
.sym 31774 VexRiscv._zz_151_[9]
.sym 31775 VexRiscv._zz_151_[15]
.sym 31776 VexRiscv.CsrPlugin_hadException
.sym 31779 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 31781 $abc$38833$n5580
.sym 31782 $abc$38833$n7877
.sym 31783 VexRiscv.execute_to_memory_IS_DIV
.sym 31784 $abc$38833$n5619_1
.sym 31785 VexRiscv.CsrPlugin_hadException
.sym 31786 $abc$38833$n5792_1
.sym 31787 basesoc_uart_phy_rx_busy
.sym 31788 VexRiscv._zz_170_[1]
.sym 31789 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 31790 $abc$38833$n5386
.sym 31791 $abc$38833$n5401
.sym 31792 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 31793 $abc$38833$n149
.sym 31794 $abc$38833$n3028
.sym 31795 VexRiscv.decode_to_execute_RS2[9]
.sym 31796 VexRiscv.CsrPlugin_mepc[9]
.sym 31797 $abc$38833$n4274_1
.sym 31804 $abc$38833$n5770_1
.sym 31805 $abc$38833$n4191_1
.sym 31807 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 31808 basesoc_vexriscv_ibus_adr[13]
.sym 31811 $abc$38833$n3354_1
.sym 31814 basesoc_vexriscv_dbus_adr[13]
.sym 31815 VexRiscv._zz_35_[17]
.sym 31816 grant
.sym 31817 $abc$38833$n4278_1
.sym 31819 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 31823 VexRiscv._zz_200_[27]
.sym 31826 basesoc_vexriscv_dbus_adr[1]
.sym 31827 basesoc_vexriscv_ibus_adr[1]
.sym 31830 $abc$38833$n3352
.sym 31832 $abc$38833$n5578
.sym 31834 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 31836 $abc$38833$n3352
.sym 31838 grant
.sym 31839 $abc$38833$n3354_1
.sym 31842 VexRiscv._zz_35_[17]
.sym 31844 $abc$38833$n5770_1
.sym 31845 $abc$38833$n5578
.sym 31849 basesoc_vexriscv_dbus_adr[1]
.sym 31850 grant
.sym 31851 basesoc_vexriscv_ibus_adr[1]
.sym 31857 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 31860 VexRiscv._zz_200_[27]
.sym 31862 $abc$38833$n4191_1
.sym 31863 $abc$38833$n4278_1
.sym 31867 grant
.sym 31868 basesoc_vexriscv_ibus_adr[13]
.sym 31869 basesoc_vexriscv_dbus_adr[13]
.sym 31874 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 31879 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 31882 $abc$38833$n7876_$glb_ce
.sym 31883 por_clk
.sym 31885 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 31886 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 31887 $abc$38833$n6377
.sym 31888 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 31889 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 31890 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 31891 $abc$38833$n5750_1
.sym 31892 $abc$38833$n6379
.sym 31894 VexRiscv._zz_129_[7]
.sym 31895 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 31896 $abc$38833$n5512_1
.sym 31897 $abc$38833$n5981_1
.sym 31898 $abc$38833$n5660_1
.sym 31899 $abc$38833$n4191_1
.sym 31900 VexRiscv._zz_285_[2]
.sym 31901 $abc$38833$n4271_1
.sym 31902 $abc$38833$n5961_1
.sym 31903 $abc$38833$n5675_1
.sym 31904 $abc$38833$n5764_1
.sym 31905 $PACKER_GND_NET
.sym 31906 $abc$38833$n4274_1
.sym 31907 $abc$38833$n3634_1
.sym 31908 $abc$38833$n5770_1
.sym 31909 VexRiscv._zz_200_[27]
.sym 31910 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 31911 $abc$38833$n5519
.sym 31912 $abc$38833$n5954_1
.sym 31913 $abc$38833$n5475
.sym 31914 $abc$38833$n5741_1
.sym 31915 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 31916 $abc$38833$n2127
.sym 31917 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 31918 VexRiscv.memory_arbitration_isValid
.sym 31919 VexRiscv.memory_arbitration_isValid
.sym 31920 $abc$38833$n5578
.sym 31926 $abc$38833$n5876
.sym 31927 $abc$38833$n5578
.sym 31928 $abc$38833$n5870
.sym 31930 VexRiscv._zz_35_[21]
.sym 31931 slave_sel[1]
.sym 31932 VexRiscv._zz_151_[27]
.sym 31934 VexRiscv._zz_170_[0]
.sym 31936 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 31938 $abc$38833$n4277_1
.sym 31941 $abc$38833$n5374
.sym 31942 $abc$38833$n5815_1
.sym 31944 basesoc_uart_phy_storage[0]
.sym 31945 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 31946 basesoc_uart_phy_rx_busy
.sym 31948 VexRiscv._zz_170_[1]
.sym 31953 $abc$38833$n3386_1
.sym 31957 $abc$38833$n5868
.sym 31959 $abc$38833$n5876
.sym 31961 basesoc_uart_phy_rx_busy
.sym 31966 basesoc_uart_phy_rx_busy
.sym 31968 $abc$38833$n5870
.sym 31971 VexRiscv._zz_170_[1]
.sym 31972 VexRiscv._zz_170_[0]
.sym 31973 VexRiscv._zz_151_[27]
.sym 31974 $abc$38833$n4277_1
.sym 31978 $abc$38833$n5868
.sym 31980 basesoc_uart_phy_rx_busy
.sym 31986 slave_sel[1]
.sym 31990 VexRiscv._zz_35_[21]
.sym 31991 $abc$38833$n5578
.sym 31992 $abc$38833$n5815_1
.sym 31995 $abc$38833$n5374
.sym 31997 $abc$38833$n3386_1
.sym 31998 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32001 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 32004 basesoc_uart_phy_storage[0]
.sym 32006 por_clk
.sym 32007 sys_rst_$glb_sr
.sym 32008 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 32009 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 32010 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 32011 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 32012 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 32013 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 32014 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 32015 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 32016 slave_sel_r[1]
.sym 32017 basesoc_uart_phy_storage[4]
.sym 32020 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 32021 VexRiscv._zz_41_[19]
.sym 32022 $abc$38833$n5870
.sym 32023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32024 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32025 $abc$38833$n5560_1
.sym 32026 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 32028 basesoc_uart_phy_storage[5]
.sym 32029 $abc$38833$n5374
.sym 32030 slave_sel_r[1]
.sym 32031 $abc$38833$n5765_1
.sym 32032 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 32033 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 32034 $abc$38833$n5621_1
.sym 32035 VexRiscv.CsrPlugin_mepc[19]
.sym 32036 VexRiscv.lastStageIsFiring
.sym 32037 $abc$38833$n5470
.sym 32038 $abc$38833$n5955_1
.sym 32039 $abc$38833$n3386_1
.sym 32040 $abc$38833$n5965_1
.sym 32041 basesoc_uart_phy_storage[23]
.sym 32042 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 32043 $abc$38833$n5462_1
.sym 32049 basesoc_ctrl_reset_reset_r
.sym 32051 VexRiscv.execute_to_memory_IS_DIV
.sym 32053 VexRiscv._zz_35_[3]
.sym 32054 VexRiscv._zz_35_[4]
.sym 32055 $abc$38833$n5620_1
.sym 32057 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 32058 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 32059 VexRiscv.execute_to_memory_IS_DIV
.sym 32060 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 32061 VexRiscv.memory_arbitration_isValid
.sym 32062 $abc$38833$n5386
.sym 32063 $abc$38833$n5373
.sym 32065 $abc$38833$n5383_1
.sym 32066 $abc$38833$n5966_1
.sym 32067 $abc$38833$n5503
.sym 32070 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 32071 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 32072 $abc$38833$n5954_1
.sym 32073 $abc$38833$n5475
.sym 32074 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 32075 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 32076 $abc$38833$n2127
.sym 32077 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 32078 VexRiscv.memory_arbitration_isValid
.sym 32079 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 32080 $abc$38833$n5578
.sym 32083 $abc$38833$n5966_1
.sym 32084 VexRiscv._zz_35_[3]
.sym 32085 $abc$38833$n5954_1
.sym 32088 $abc$38833$n5373
.sym 32089 VexRiscv.execute_to_memory_IS_DIV
.sym 32090 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 32091 VexRiscv.memory_arbitration_isValid
.sym 32094 $abc$38833$n5503
.sym 32095 $abc$38833$n5475
.sym 32096 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 32097 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 32101 basesoc_ctrl_reset_reset_r
.sym 32106 $abc$38833$n5383_1
.sym 32107 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 32108 VexRiscv.memory_arbitration_isValid
.sym 32109 VexRiscv.execute_to_memory_IS_DIV
.sym 32112 VexRiscv.memory_arbitration_isValid
.sym 32113 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 32114 VexRiscv.execute_to_memory_IS_DIV
.sym 32115 $abc$38833$n5386
.sym 32118 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 32119 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 32120 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 32121 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 32124 VexRiscv._zz_35_[4]
.sym 32125 $abc$38833$n5578
.sym 32127 $abc$38833$n5620_1
.sym 32128 $abc$38833$n2127
.sym 32129 por_clk
.sym 32130 sys_rst_$glb_sr
.sym 32131 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 32132 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 32133 $abc$38833$n5741_1
.sym 32134 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 32135 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 32136 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 32137 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 32138 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 32144 $abc$38833$n5955_1
.sym 32146 basesoc_uart_phy_storage[15]
.sym 32147 basesoc_uart_phy_storage[14]
.sym 32148 VexRiscv._zz_193_[1]
.sym 32149 basesoc_uart_phy_storage[11]
.sym 32151 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 32152 $abc$38833$n5955_1
.sym 32153 basesoc_ctrl_reset_reset_r
.sym 32154 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 32155 $abc$38833$n5518_1
.sym 32156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 32157 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 32159 $abc$38833$n5815_1
.sym 32160 VexRiscv._zz_198_
.sym 32161 $abc$38833$n3695_1
.sym 32162 $abc$38833$n5954_1
.sym 32163 $abc$38833$n6010_1
.sym 32164 $abc$38833$n5957_1
.sym 32166 VexRiscv._zz_170_[0]
.sym 32172 $abc$38833$n5503
.sym 32175 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 32176 basesoc_dat_w[1]
.sym 32177 $abc$38833$n5574_1
.sym 32178 $abc$38833$n5476
.sym 32180 $abc$38833$n5503
.sym 32183 $abc$38833$n5519
.sym 32185 $abc$38833$n5475
.sym 32186 basesoc_dat_w[3]
.sym 32187 basesoc_dat_w[7]
.sym 32188 $abc$38833$n5470
.sym 32190 $abc$38833$n2160
.sym 32191 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 32192 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 32193 $abc$38833$n6340
.sym 32194 $abc$38833$n5621_1
.sym 32196 VexRiscv.lastStageIsFiring
.sym 32199 VexRiscv._zz_79_[4]
.sym 32203 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 32206 VexRiscv.lastStageIsFiring
.sym 32207 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 32211 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 32212 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 32213 $abc$38833$n5503
.sym 32214 $abc$38833$n5475
.sym 32219 basesoc_dat_w[7]
.sym 32223 basesoc_dat_w[3]
.sym 32229 $abc$38833$n5519
.sym 32231 $abc$38833$n5503
.sym 32235 $abc$38833$n6340
.sym 32236 $abc$38833$n5476
.sym 32237 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 32238 $abc$38833$n5470
.sym 32241 $abc$38833$n5621_1
.sym 32242 $abc$38833$n5574_1
.sym 32243 VexRiscv._zz_79_[4]
.sym 32248 basesoc_dat_w[1]
.sym 32251 $abc$38833$n2160
.sym 32252 por_clk
.sym 32253 sys_rst_$glb_sr
.sym 32254 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 32255 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 32256 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 32257 $abc$38833$n6009_1
.sym 32258 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 32259 $abc$38833$n5705_1
.sym 32260 $abc$38833$n4630
.sym 32261 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 32263 basesoc_vexriscv_ibus_adr[0]
.sym 32264 $abc$38833$n3695_1
.sym 32266 VexRiscv.memory_arbitration_isValid
.sym 32267 array_muxed0[1]
.sym 32268 VexRiscv._zz_79_[1]
.sym 32269 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 32272 basesoc_uart_phy_storage[23]
.sym 32273 VexRiscv._zz_193_[11]
.sym 32274 basesoc_uart_phy_storage[19]
.sym 32275 basesoc_dat_w[7]
.sym 32276 basesoc_uart_phy_storage[20]
.sym 32277 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 32278 $abc$38833$n4274_1
.sym 32279 basesoc_uart_phy_storage[23]
.sym 32280 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 32281 basesoc_uart_phy_storage[19]
.sym 32282 $abc$38833$n4280_1
.sym 32283 $abc$38833$n6358_1
.sym 32284 $abc$38833$n5401
.sym 32285 VexRiscv._zz_79_[1]
.sym 32286 basesoc_uart_phy_rx_busy
.sym 32288 VexRiscv.CsrPlugin_mepc[9]
.sym 32289 $abc$38833$n5792_1
.sym 32295 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 32296 $abc$38833$n5506
.sym 32299 VexRiscv._zz_163_[14]
.sym 32300 $abc$38833$n6358_1
.sym 32302 $abc$38833$n5574_1
.sym 32303 $abc$38833$n5470
.sym 32304 VexRiscv._zz_215_[14]
.sym 32305 $abc$38833$n5516_1
.sym 32306 $abc$38833$n149
.sym 32310 $abc$38833$n5676_1
.sym 32311 $abc$38833$n5743
.sym 32314 VexRiscv._zz_79_[14]
.sym 32315 $abc$38833$n5578
.sym 32316 VexRiscv._zz_36_[28]
.sym 32317 $abc$38833$n5502
.sym 32321 VexRiscv._zz_35_[9]
.sym 32322 VexRiscv._zz_79_[11]
.sym 32324 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 32325 $abc$38833$n5707
.sym 32326 VexRiscv._zz_170_[0]
.sym 32328 VexRiscv._zz_215_[14]
.sym 32329 $abc$38833$n6358_1
.sym 32330 VexRiscv._zz_163_[14]
.sym 32334 VexRiscv._zz_79_[14]
.sym 32335 $abc$38833$n5743
.sym 32336 $abc$38833$n5574_1
.sym 32340 $abc$38833$n5676_1
.sym 32341 VexRiscv._zz_35_[9]
.sym 32342 $abc$38833$n5578
.sym 32346 $abc$38833$n5516_1
.sym 32347 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 32348 $abc$38833$n5470
.sym 32349 $abc$38833$n5502
.sym 32352 $abc$38833$n5502
.sym 32353 $abc$38833$n5506
.sym 32354 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 32355 $abc$38833$n5470
.sym 32361 VexRiscv._zz_170_[0]
.sym 32364 VexRiscv._zz_79_[11]
.sym 32365 $abc$38833$n5707
.sym 32367 $abc$38833$n5574_1
.sym 32370 VexRiscv._zz_36_[28]
.sym 32374 $abc$38833$n149
.sym 32375 por_clk
.sym 32377 $abc$38833$n6408_1
.sym 32378 VexRiscv._zz_35_[23]
.sym 32379 VexRiscv._zz_35_[9]
.sym 32380 VexRiscv.decode_to_execute_RS2[28]
.sym 32381 $abc$38833$n5989_1
.sym 32382 VexRiscv._zz_36_[28]
.sym 32383 $abc$38833$n5997_1
.sym 32384 VexRiscv._zz_199_[28]
.sym 32385 basesoc_uart_phy_storage[31]
.sym 32386 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 32390 basesoc_uart_phy_rx_busy
.sym 32391 $abc$38833$n5918
.sym 32392 $abc$38833$n149
.sym 32393 $abc$38833$n54
.sym 32394 VexRiscv._zz_253_[1]
.sym 32395 $abc$38833$n5018
.sym 32396 sys_rst
.sym 32398 $abc$38833$n149
.sym 32399 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 32401 $abc$38833$n5578
.sym 32402 $abc$38833$n6065_1
.sym 32403 $abc$38833$n2127
.sym 32404 VexRiscv.memory_arbitration_isValid
.sym 32405 $abc$38833$n5954_1
.sym 32406 VexRiscv.memory_arbitration_isValid
.sym 32407 VexRiscv.memory_arbitration_isValid
.sym 32408 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 32410 VexRiscv._zz_163_[12]
.sym 32411 VexRiscv.decode_to_execute_RS2[29]
.sym 32412 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32418 basesoc_ctrl_reset_reset_r
.sym 32419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 32420 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 32422 basesoc_dat_w[5]
.sym 32424 $abc$38833$n6358_1
.sym 32426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 32427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 32428 VexRiscv._zz_163_[9]
.sym 32429 $abc$38833$n2312
.sym 32430 VexRiscv._zz_79_[9]
.sym 32431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 32433 basesoc_dat_w[1]
.sym 32437 $abc$38833$n5574_1
.sym 32438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 32439 $abc$38833$n3695_1
.sym 32443 $abc$38833$n5677
.sym 32447 $abc$38833$n3695_1
.sym 32448 VexRiscv._zz_215_[9]
.sym 32451 $abc$38833$n3695_1
.sym 32452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 32453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 32457 VexRiscv._zz_215_[9]
.sym 32459 VexRiscv._zz_163_[9]
.sym 32460 $abc$38833$n6358_1
.sym 32465 basesoc_dat_w[5]
.sym 32469 $abc$38833$n3695_1
.sym 32470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 32472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 32477 basesoc_ctrl_reset_reset_r
.sym 32482 $abc$38833$n3695_1
.sym 32483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 32484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 32487 basesoc_dat_w[1]
.sym 32493 $abc$38833$n5574_1
.sym 32494 $abc$38833$n5677
.sym 32495 VexRiscv._zz_79_[9]
.sym 32497 $abc$38833$n2312
.sym 32498 por_clk
.sym 32499 sys_rst_$glb_sr
.sym 32500 $abc$38833$n5592
.sym 32501 $abc$38833$n5593_1
.sym 32502 $abc$38833$n4378_1
.sym 32503 $abc$38833$n5591
.sym 32504 $abc$38833$n5957_1
.sym 32505 $abc$38833$n5792_1
.sym 32506 VexRiscv._zz_35_[19]
.sym 32507 VexRiscv.CsrPlugin_mepc[19]
.sym 32508 basesoc_ctrl_reset_reset_r
.sym 32513 $abc$38833$n5997_1
.sym 32514 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 32515 $abc$38833$n2312
.sym 32516 VexRiscv._zz_163_[9]
.sym 32517 VexRiscv._zz_199_[28]
.sym 32518 basesoc_dat_w[5]
.sym 32520 $abc$38833$n3844
.sym 32521 basesoc_dat_w[1]
.sym 32523 VexRiscv._zz_79_[4]
.sym 32524 $abc$38833$n6043_1
.sym 32525 $abc$38833$n5580
.sym 32526 $abc$38833$n5462_1
.sym 32529 basesoc_timer0_reload_storage[0]
.sym 32530 $abc$38833$n5955_1
.sym 32531 VexRiscv.CsrPlugin_mepc[19]
.sym 32532 $abc$38833$n3386_1
.sym 32533 basesoc_uart_phy_storage[23]
.sym 32534 $abc$38833$n5502
.sym 32541 VexRiscv._zz_79_[9]
.sym 32542 $abc$38833$n5898_1
.sym 32544 VexRiscv._zz_79_[11]
.sym 32546 $abc$38833$n4340
.sym 32547 $abc$38833$n5999_1
.sym 32548 VexRiscv._zz_215_[12]
.sym 32550 $abc$38833$n5991_1
.sym 32552 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 32554 VexRiscv._zz_15_
.sym 32556 VexRiscv._zz_79_[12]
.sym 32560 $abc$38833$n6423_1
.sym 32561 $abc$38833$n5578
.sym 32562 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 32564 $abc$38833$n6358_1
.sym 32565 $abc$38833$n5574_1
.sym 32567 $abc$38833$n4358
.sym 32570 VexRiscv._zz_163_[12]
.sym 32571 VexRiscv._zz_35_[28]
.sym 32572 $abc$38833$n5719
.sym 32576 VexRiscv._zz_15_
.sym 32582 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 32586 $abc$38833$n5719
.sym 32587 $abc$38833$n5574_1
.sym 32588 VexRiscv._zz_79_[12]
.sym 32592 VexRiscv._zz_35_[28]
.sym 32593 $abc$38833$n5578
.sym 32594 $abc$38833$n5898_1
.sym 32599 VexRiscv._zz_79_[11]
.sym 32600 $abc$38833$n5999_1
.sym 32601 $abc$38833$n6423_1
.sym 32604 $abc$38833$n4358
.sym 32606 $abc$38833$n4340
.sym 32607 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 32610 VexRiscv._zz_79_[9]
.sym 32611 $abc$38833$n6423_1
.sym 32612 $abc$38833$n5991_1
.sym 32616 $abc$38833$n6358_1
.sym 32618 VexRiscv._zz_215_[12]
.sym 32619 VexRiscv._zz_163_[12]
.sym 32621 por_clk
.sym 32623 $abc$38833$n5959_1
.sym 32624 $abc$38833$n6042_1
.sym 32625 VexRiscv._zz_35_[29]
.sym 32626 $abc$38833$n5461_1
.sym 32627 $abc$38833$n5458_1
.sym 32628 basesoc_ctrl_storage[7]
.sym 32629 VexRiscv._zz_35_[28]
.sym 32630 $abc$38833$n5958_1
.sym 32636 VexRiscv._zz_35_[19]
.sym 32638 $PACKER_VCC_NET
.sym 32639 VexRiscv._zz_194_[20]
.sym 32640 basesoc_timer0_reload_storage[5]
.sym 32641 $abc$38833$n5718_1
.sym 32642 $abc$38833$n4340
.sym 32643 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32644 VexRiscv._zz_35_[1]
.sym 32645 $abc$38833$n4277_1
.sym 32646 VexRiscv._zz_194_[29]
.sym 32647 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 32649 basesoc_ctrl_reset_reset_r
.sym 32650 b_n
.sym 32651 $abc$38833$n5957_1
.sym 32652 VexRiscv._zz_79_[15]
.sym 32653 $abc$38833$n3695_1
.sym 32654 $abc$38833$n5954_1
.sym 32655 $abc$38833$n5518_1
.sym 32657 VexRiscv._zz_163_[30]
.sym 32664 VexRiscv._zz_163_[30]
.sym 32665 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 32666 VexRiscv.reset
.sym 32667 $abc$38833$n6423_1
.sym 32668 VexRiscv._zz_163_[9]
.sym 32669 $abc$38833$n5535_1
.sym 32671 $abc$38833$n5502
.sym 32673 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 32674 $abc$38833$n6003_1
.sym 32675 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 32676 VexRiscv._zz_253_[1]
.sym 32679 VexRiscv._zz_79_[12]
.sym 32680 $abc$38833$n5470
.sym 32681 VexRiscv._zz_215_[30]
.sym 32683 $abc$38833$n5512_1
.sym 32684 VexRiscv._zz_214_[11]
.sym 32685 $abc$38833$n5950_1
.sym 32686 $abc$38833$n6358_1
.sym 32687 VexRiscv._zz_163_[11]
.sym 32691 $abc$38833$n5521
.sym 32694 VexRiscv._zz_214_[9]
.sym 32697 $abc$38833$n5470
.sym 32698 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 32699 $abc$38833$n5521
.sym 32700 $abc$38833$n5535_1
.sym 32703 $abc$38833$n5950_1
.sym 32705 VexRiscv._zz_214_[9]
.sym 32706 VexRiscv._zz_163_[9]
.sym 32709 VexRiscv.reset
.sym 32715 VexRiscv._zz_215_[30]
.sym 32716 VexRiscv._zz_163_[30]
.sym 32718 $abc$38833$n6358_1
.sym 32722 $abc$38833$n6003_1
.sym 32723 VexRiscv._zz_79_[12]
.sym 32724 $abc$38833$n6423_1
.sym 32727 VexRiscv._zz_253_[1]
.sym 32728 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 32733 VexRiscv._zz_214_[11]
.sym 32734 VexRiscv._zz_163_[11]
.sym 32736 $abc$38833$n5950_1
.sym 32739 $abc$38833$n5502
.sym 32740 $abc$38833$n5470
.sym 32741 $abc$38833$n5512_1
.sym 32742 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 32744 por_clk
.sym 32746 $abc$38833$n5428
.sym 32747 $abc$38833$n5826_1
.sym 32748 VexRiscv._zz_35_[18]
.sym 32749 $abc$38833$n6015_1
.sym 32750 VexRiscv._zz_36_[15]
.sym 32751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 32752 $abc$38833$n5756_1
.sym 32753 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 32755 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32758 $abc$38833$n5950_1
.sym 32759 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 32760 VexRiscv.reset
.sym 32761 basesoc_dat_w[7]
.sym 32762 VexRiscv._zz_35_[22]
.sym 32764 VexRiscv._zz_79_[1]
.sym 32765 VexRiscv._zz_214_[1]
.sym 32766 basesoc_timer0_value[31]
.sym 32767 $abc$38833$n3624_1
.sym 32768 $abc$38833$n6002_1
.sym 32769 VexRiscv.CsrPlugin_hadException
.sym 32770 VexRiscv._zz_35_[29]
.sym 32773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 32774 basesoc_uart_phy_storage[19]
.sym 32775 $abc$38833$n4274_1
.sym 32776 VexRiscv._zz_79_[25]
.sym 32777 basesoc_uart_phy_rx_busy
.sym 32778 VexRiscv._zz_163_[1]
.sym 32779 basesoc_uart_phy_storage[23]
.sym 32780 $abc$38833$n5574_1
.sym 32781 VexRiscv._zz_79_[12]
.sym 32789 $abc$38833$n2336
.sym 32790 VexRiscv._zz_214_[12]
.sym 32791 basesoc_dat_w[1]
.sym 32793 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 32798 $abc$38833$n6358_1
.sym 32801 VexRiscv._zz_163_[12]
.sym 32803 $abc$38833$n5950_1
.sym 32806 $abc$38833$n5502
.sym 32809 basesoc_ctrl_reset_reset_r
.sym 32810 basesoc_dat_w[2]
.sym 32811 VexRiscv._zz_163_[22]
.sym 32812 VexRiscv._zz_215_[22]
.sym 32815 $abc$38833$n5518_1
.sym 32818 $abc$38833$n5470
.sym 32820 $abc$38833$n5470
.sym 32821 $abc$38833$n5518_1
.sym 32822 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 32823 $abc$38833$n5502
.sym 32827 $abc$38833$n6358_1
.sym 32828 VexRiscv._zz_163_[22]
.sym 32829 VexRiscv._zz_215_[22]
.sym 32833 VexRiscv._zz_214_[12]
.sym 32834 $abc$38833$n5950_1
.sym 32835 VexRiscv._zz_163_[12]
.sym 32846 basesoc_ctrl_reset_reset_r
.sym 32851 basesoc_dat_w[1]
.sym 32862 basesoc_dat_w[2]
.sym 32866 $abc$38833$n2336
.sym 32867 por_clk
.sym 32868 sys_rst_$glb_sr
.sym 32869 $abc$38833$n5805_1
.sym 32870 $abc$38833$n90
.sym 32871 $abc$38833$n84
.sym 32872 $abc$38833$n5755
.sym 32873 $abc$38833$n6014_1
.sym 32874 $abc$38833$n5781_1
.sym 32875 $abc$38833$n6025_1
.sym 32876 $abc$38833$n5754_1
.sym 32877 csrbankarray_csrbank0_leds_out0_w[0]
.sym 32882 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32883 csrbankarray_csrbank0_leds_out0_w[1]
.sym 32884 basesoc_uart_phy_storage[17]
.sym 32886 $abc$38833$n6358_1
.sym 32887 VexRiscv._zz_35_[22]
.sym 32889 $abc$38833$n2133
.sym 32890 $abc$38833$n149
.sym 32892 $abc$38833$n5578
.sym 32893 $abc$38833$n5578
.sym 32895 VexRiscv.decode_to_execute_RS2[29]
.sym 32897 VexRiscv._zz_163_[12]
.sym 32898 csrbankarray_csrbank0_leds_out0_w[0]
.sym 32899 VexRiscv.memory_arbitration_isValid
.sym 32901 $abc$38833$n5950_1
.sym 32902 $abc$38833$n5954_1
.sym 32911 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 32912 VexRiscv._zz_160_
.sym 32913 VexRiscv._zz_215_[18]
.sym 32914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 32916 $abc$38833$n6358_1
.sym 32918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 32920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 32921 $abc$38833$n5521
.sym 32923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 32924 $abc$38833$n5954_1
.sym 32926 $abc$38833$n6423_1
.sym 32927 $abc$38833$n5531_1
.sym 32928 $abc$38833$n6027
.sym 32929 VexRiscv._zz_79_[18]
.sym 32930 $abc$38833$n5470
.sym 32931 $abc$38833$n3695_1
.sym 32933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 32934 VexRiscv._zz_163_[18]
.sym 32937 $abc$38833$n5783_1
.sym 32939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 32940 $abc$38833$n5574_1
.sym 32941 VexRiscv._zz_79_[12]
.sym 32944 $abc$38833$n3695_1
.sym 32945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 32946 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 32949 VexRiscv._zz_79_[18]
.sym 32950 $abc$38833$n6423_1
.sym 32951 $abc$38833$n5954_1
.sym 32952 $abc$38833$n6027
.sym 32955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 32956 $abc$38833$n3695_1
.sym 32958 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 32961 VexRiscv._zz_215_[18]
.sym 32963 VexRiscv._zz_163_[18]
.sym 32964 $abc$38833$n6358_1
.sym 32967 $abc$38833$n5783_1
.sym 32968 VexRiscv._zz_79_[18]
.sym 32970 $abc$38833$n5574_1
.sym 32973 $abc$38833$n5531_1
.sym 32974 $abc$38833$n5521
.sym 32975 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 32976 $abc$38833$n5470
.sym 32979 VexRiscv._zz_79_[12]
.sym 32985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 32987 $abc$38833$n3695_1
.sym 32988 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 32989 VexRiscv._zz_160_
.sym 32990 por_clk
.sym 32992 VexRiscv._zz_199_[29]
.sym 32993 VexRiscv._zz_199_[26]
.sym 32994 $abc$38833$n6035_1
.sym 32995 $abc$38833$n5804_1
.sym 32996 VexRiscv.decode_to_execute_RS2[26]
.sym 32997 $abc$38833$n5862_1
.sym 32998 $abc$38833$n6034_1
.sym 32999 VexRiscv.decode_to_execute_RS2[29]
.sym 33004 VexRiscv.decode_to_execute_RS2[18]
.sym 33006 VexRiscv._zz_160_
.sym 33007 VexRiscv._zz_163_[25]
.sym 33010 VexRiscv._zz_163_[20]
.sym 33013 $abc$38833$n90
.sym 33014 basesoc_dat_w[7]
.sym 33015 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 33016 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 33017 basesoc_ctrl_storage[31]
.sym 33018 $abc$38833$n5955_1
.sym 33021 $abc$38833$n5521
.sym 33023 $abc$38833$n5580
.sym 33025 $abc$38833$n6358_1
.sym 33034 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 33037 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 33042 VexRiscv._zz_35_[29]
.sym 33044 $abc$38833$n7877
.sym 33045 $abc$38833$n5521
.sym 33047 VexRiscv._zz_214_[25]
.sym 33048 $abc$38833$n5541_1
.sym 33049 $abc$38833$n5950_1
.sym 33051 $abc$38833$n5574_1
.sym 33052 $abc$38833$n5470
.sym 33053 $abc$38833$n5578
.sym 33054 VexRiscv._zz_215_[25]
.sym 33055 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 33057 VexRiscv._zz_163_[25]
.sym 33058 $abc$38833$n6358_1
.sym 33060 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 33061 $abc$38833$n5910_1
.sym 33063 VexRiscv._zz_253_[1]
.sym 33067 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 33073 VexRiscv._zz_35_[29]
.sym 33074 $abc$38833$n5910_1
.sym 33075 $abc$38833$n5578
.sym 33078 $abc$38833$n5541_1
.sym 33079 $abc$38833$n5521
.sym 33080 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 33081 $abc$38833$n5470
.sym 33092 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 33096 VexRiscv._zz_215_[25]
.sym 33097 $abc$38833$n6358_1
.sym 33098 VexRiscv._zz_163_[25]
.sym 33099 $abc$38833$n5574_1
.sym 33103 VexRiscv._zz_163_[25]
.sym 33104 $abc$38833$n5950_1
.sym 33105 VexRiscv._zz_214_[25]
.sym 33108 VexRiscv._zz_253_[1]
.sym 33109 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 33112 $abc$38833$n7877
.sym 33113 por_clk
.sym 33115 $abc$38833$n6054_1
.sym 33117 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 33118 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 33124 VexRiscv.decode_to_execute_RS2[25]
.sym 33127 VexRiscv.lastStagePc[0]
.sym 33130 $PACKER_VCC_NET
.sym 33131 $PACKER_VCC_NET
.sym 33136 VexRiscv._zz_199_[26]
.sym 33137 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 33138 $abc$38833$n5954_1
.sym 33144 basesoc_uart_phy_tx_bitcount[0]
.sym 33146 $abc$38833$n5954_1
.sym 33147 $abc$38833$n5954_1
.sym 33149 VexRiscv._zz_253_[1]
.sym 33167 $abc$38833$n2133
.sym 33182 basesoc_dat_w[7]
.sym 33226 basesoc_dat_w[7]
.sym 33235 $abc$38833$n2133
.sym 33236 por_clk
.sym 33237 sys_rst_$glb_sr
.sym 33240 $abc$38833$n2188
.sym 33241 $abc$38833$n2179
.sym 33243 $abc$38833$n5590
.sym 33244 basesoc_uart_phy_tx_busy
.sym 33251 sys_rst
.sym 33255 $abc$38833$n6423_1
.sym 33281 $abc$38833$n2465
.sym 33298 $PACKER_VCC_NET
.sym 33330 $PACKER_VCC_NET
.sym 33358 $abc$38833$n2465
.sym 33359 por_clk
.sym 33373 sys_rst
.sym 33374 basesoc_uart_phy_tx_busy
.sym 33377 VexRiscv._zz_194_[9]
.sym 33383 basesoc_uart_phy_uart_clk_txen
.sym 33384 VexRiscv._zz_311_
.sym 33391 csrbankarray_csrbank0_leds_out0_w[0]
.sym 33409 csrbankarray_csrbank0_leds_out0_w[0]
.sym 33450 csrbankarray_csrbank0_leds_out0_w[0]
.sym 33501 $abc$38833$n2266
.sym 33584 spiflash_bus_dat_r[25]
.sym 33585 spiflash_bus_dat_r[30]
.sym 33586 spiflash_bus_dat_r[27]
.sym 33587 spiflash_bus_dat_r[28]
.sym 33588 $abc$38833$n3346
.sym 33590 $abc$38833$n5095_1
.sym 33591 spiflash_bus_dat_r[31]
.sym 33600 sys_rst
.sym 33607 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 33608 $abc$38833$n2422
.sym 33627 spiflash_counter[2]
.sym 33629 spiflash_counter[0]
.sym 33630 spiflash_counter[7]
.sym 33631 spiflash_counter[3]
.sym 33634 spiflash_counter[5]
.sym 33636 spiflash_counter[4]
.sym 33640 spiflash_counter[1]
.sym 33641 spiflash_counter[6]
.sym 33658 $nextpnr_ICESTORM_LC_19$O
.sym 33660 spiflash_counter[0]
.sym 33664 $auto$alumacc.cc:474:replace_alu$3932.C[2]
.sym 33667 spiflash_counter[1]
.sym 33670 $auto$alumacc.cc:474:replace_alu$3932.C[3]
.sym 33672 spiflash_counter[2]
.sym 33674 $auto$alumacc.cc:474:replace_alu$3932.C[2]
.sym 33676 $auto$alumacc.cc:474:replace_alu$3932.C[4]
.sym 33679 spiflash_counter[3]
.sym 33680 $auto$alumacc.cc:474:replace_alu$3932.C[3]
.sym 33682 $auto$alumacc.cc:474:replace_alu$3932.C[5]
.sym 33684 spiflash_counter[4]
.sym 33686 $auto$alumacc.cc:474:replace_alu$3932.C[4]
.sym 33688 $auto$alumacc.cc:474:replace_alu$3932.C[6]
.sym 33691 spiflash_counter[5]
.sym 33692 $auto$alumacc.cc:474:replace_alu$3932.C[5]
.sym 33694 $auto$alumacc.cc:474:replace_alu$3932.C[7]
.sym 33697 spiflash_counter[6]
.sym 33698 $auto$alumacc.cc:474:replace_alu$3932.C[6]
.sym 33702 spiflash_counter[7]
.sym 33704 $auto$alumacc.cc:474:replace_alu$3932.C[7]
.sym 33712 $abc$38833$n3347_1
.sym 33713 $abc$38833$n3595_1
.sym 33714 $abc$38833$n2694
.sym 33715 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 33716 $abc$38833$n3609_1
.sym 33717 $abc$38833$n3345_1
.sym 33718 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 33719 $abc$38833$n5098_1
.sym 33725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 33727 spiflash_bus_dat_r[28]
.sym 33728 spiflash_bus_dat_r[17]
.sym 33729 spiflash_bus_dat_r[31]
.sym 33731 $abc$38833$n6160_1
.sym 33732 spiflash_counter[1]
.sym 33734 $abc$38833$n6158_1
.sym 33735 slave_sel_r[2]
.sym 33740 spiflash_counter[5]
.sym 33757 $abc$38833$n4437
.sym 33760 spiflash_bus_dat_r[31]
.sym 33761 spiflash_bus_dat_r[18]
.sym 33763 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 33765 VexRiscv.lastStagePc[5]
.sym 33766 VexRiscv.CsrPlugin_mtval[14]
.sym 33771 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 33772 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 33774 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 33775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 33777 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 33781 spiflash_bus_dat_r[18]
.sym 33789 $PACKER_VCC_NET
.sym 33791 $abc$38833$n2358
.sym 33792 $abc$38833$n5644
.sym 33793 $abc$38833$n5646
.sym 33795 $abc$38833$n5095_1
.sym 33796 $abc$38833$n3608_1
.sym 33799 $abc$38833$n5642
.sym 33802 $abc$38833$n5648
.sym 33803 $abc$38833$n5650
.sym 33804 $abc$38833$n5652
.sym 33808 spiflash_counter[0]
.sym 33811 $abc$38833$n5638
.sym 33812 $abc$38833$n5098_1
.sym 33824 $abc$38833$n5648
.sym 33825 $abc$38833$n5098_1
.sym 33828 $abc$38833$n5642
.sym 33830 $abc$38833$n5098_1
.sym 33836 $abc$38833$n5646
.sym 33837 $abc$38833$n5098_1
.sym 33841 $abc$38833$n5095_1
.sym 33842 $abc$38833$n3608_1
.sym 33843 $abc$38833$n5638
.sym 33847 $abc$38833$n5098_1
.sym 33848 $abc$38833$n5652
.sym 33852 $abc$38833$n5098_1
.sym 33854 $abc$38833$n5644
.sym 33860 $PACKER_VCC_NET
.sym 33861 spiflash_counter[0]
.sym 33864 $abc$38833$n5650
.sym 33866 $abc$38833$n5098_1
.sym 33868 $abc$38833$n2358
.sym 33869 por_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 $abc$38833$n4419
.sym 33872 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 33873 $abc$38833$n4437
.sym 33874 $abc$38833$n4350
.sym 33875 $abc$38833$n4413
.sym 33876 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 33877 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 33884 array_muxed0[11]
.sym 33885 array_muxed1[16]
.sym 33886 VexRiscv.CsrPlugin_mepc[16]
.sym 33887 $abc$38833$n3608_1
.sym 33888 VexRiscv.CsrPlugin_mepc[5]
.sym 33890 spiflash_bus_dat_r[26]
.sym 33891 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 33892 $abc$38833$n2468
.sym 33893 spiflash_bus_dat_r[19]
.sym 33894 array_muxed1[31]
.sym 33895 $abc$38833$n6144_1
.sym 33897 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 33898 spiflash_counter[0]
.sym 33899 $abc$38833$n151
.sym 33900 $abc$38833$n147
.sym 33901 $abc$38833$n2468
.sym 33902 VexRiscv._zz_192_
.sym 33903 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 33904 $abc$38833$n147
.sym 33905 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 33906 $abc$38833$n6178_1
.sym 33914 $abc$38833$n2468
.sym 33917 $abc$38833$n4421
.sym 33918 VexRiscv._zz_192_
.sym 33922 VexRiscv.CsrPlugin_mepc[10]
.sym 33923 $abc$38833$n4412
.sym 33926 $abc$38833$n4425
.sym 33927 $abc$38833$n4422
.sym 33928 $abc$38833$n3601_1
.sym 33929 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 33930 $abc$38833$n4424
.sym 33932 sys_rst
.sym 33933 $abc$38833$n4413
.sym 33935 $abc$38833$n3608_1
.sym 33936 $abc$38833$n4419
.sym 33937 VexRiscv.lastStagePc[10]
.sym 33938 $abc$38833$n151
.sym 33939 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 33940 $abc$38833$n4418
.sym 33942 $abc$38833$n2479
.sym 33945 $abc$38833$n4412
.sym 33948 $abc$38833$n4413
.sym 33957 sys_rst
.sym 33958 $abc$38833$n3608_1
.sym 33959 $abc$38833$n3601_1
.sym 33963 $abc$38833$n4425
.sym 33964 $abc$38833$n4424
.sym 33970 $abc$38833$n4418
.sym 33972 $abc$38833$n4419
.sym 33975 VexRiscv.CsrPlugin_mepc[10]
.sym 33976 VexRiscv.lastStagePc[10]
.sym 33977 $abc$38833$n2479
.sym 33983 $abc$38833$n4422
.sym 33984 $abc$38833$n4421
.sym 33987 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 33988 VexRiscv._zz_192_
.sym 33989 $abc$38833$n151
.sym 33990 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 33991 $abc$38833$n2468
.sym 33992 por_clk
.sym 33994 $abc$38833$n6351_1
.sym 33995 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 33996 $abc$38833$n6350_1
.sym 33997 $abc$38833$n5475
.sym 33998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 33999 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 34000 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 34001 $abc$38833$n4466
.sym 34003 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 34006 VexRiscv.CsrPlugin_mtval[12]
.sym 34007 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 34008 array_muxed0[6]
.sym 34009 $abc$38833$n2468
.sym 34010 array_muxed1[17]
.sym 34011 $abc$38833$n3739_1
.sym 34012 VexRiscv.CsrPlugin_mtval[7]
.sym 34013 $PACKER_VCC_NET
.sym 34014 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 34015 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 34016 $abc$38833$n3623_1
.sym 34017 $abc$38833$n3739_1
.sym 34018 $abc$38833$n5519
.sym 34019 slave_sel_r[1]
.sym 34020 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 34021 VexRiscv.CsrPlugin_mepc[7]
.sym 34023 slave_sel_r[1]
.sym 34024 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 34025 $abc$38833$n2399
.sym 34026 VexRiscv.CsrPlugin_mepc[4]
.sym 34027 VexRiscv._zz_122_
.sym 34028 $abc$38833$n2479
.sym 34029 spiflash_bus_dat_r[15]
.sym 34035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 34038 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 34041 $abc$38833$n151
.sym 34042 $abc$38833$n151
.sym 34043 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 34044 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34046 VexRiscv.CsrPlugin_hadException
.sym 34048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 34049 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34052 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 34055 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 34057 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 34058 VexRiscv._zz_192_
.sym 34059 VexRiscv._zz_190_
.sym 34060 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 34061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 34062 $abc$38833$n5475
.sym 34063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 34066 VexRiscv._zz_190_
.sym 34068 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 34076 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 34080 $abc$38833$n151
.sym 34081 VexRiscv._zz_190_
.sym 34082 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 34083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 34086 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 34087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 34088 $abc$38833$n151
.sym 34089 VexRiscv._zz_190_
.sym 34092 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34093 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34094 $abc$38833$n5475
.sym 34098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 34099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 34100 $abc$38833$n151
.sym 34101 VexRiscv._zz_190_
.sym 34104 $abc$38833$n151
.sym 34105 VexRiscv._zz_192_
.sym 34106 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 34107 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34111 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 34112 $abc$38833$n151
.sym 34113 VexRiscv._zz_190_
.sym 34114 VexRiscv.CsrPlugin_hadException
.sym 34115 por_clk
.sym 34119 VexRiscv._zz_255_[3]
.sym 34120 VexRiscv._zz_255_[4]
.sym 34121 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 34122 $abc$38833$n3975
.sym 34123 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 34124 $abc$38833$n3971
.sym 34127 VexRiscv.execute_arbitration_isValid
.sym 34128 basesoc_vexriscv_ibus_adr[8]
.sym 34129 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34130 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 34131 VexRiscv._zz_41_[11]
.sym 34132 $abc$38833$n5475
.sym 34133 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 34134 VexRiscv._zz_192_
.sym 34135 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34137 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 34138 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 34139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 34140 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 34141 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 34142 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 34145 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 34146 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 34147 $abc$38833$n2482
.sym 34148 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 34149 $abc$38833$n3954
.sym 34150 $abc$38833$n3953
.sym 34151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 34152 array_muxed0[11]
.sym 34159 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 34160 $abc$38833$n2482
.sym 34161 $abc$38833$n3953
.sym 34162 VexRiscv.CsrPlugin_mepc[5]
.sym 34163 VexRiscv.CsrPlugin_mepc[10]
.sym 34164 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34165 VexRiscv.CsrPlugin_mepc[6]
.sym 34166 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 34168 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 34174 $abc$38833$n3953
.sym 34177 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 34179 $abc$38833$n3975
.sym 34180 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 34181 VexRiscv.CsrPlugin_mepc[7]
.sym 34184 $abc$38833$n3954
.sym 34185 $abc$38833$n3971
.sym 34186 VexRiscv.CsrPlugin_mepc[4]
.sym 34187 $abc$38833$n3950
.sym 34188 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 34189 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 34191 $abc$38833$n3950
.sym 34192 $abc$38833$n3953
.sym 34193 VexRiscv.CsrPlugin_mepc[5]
.sym 34194 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 34197 $abc$38833$n3953
.sym 34198 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 34199 VexRiscv.CsrPlugin_mepc[10]
.sym 34200 $abc$38833$n3950
.sym 34203 $abc$38833$n3950
.sym 34204 VexRiscv.CsrPlugin_mepc[4]
.sym 34205 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 34206 $abc$38833$n3953
.sym 34209 VexRiscv.CsrPlugin_mepc[6]
.sym 34210 $abc$38833$n3950
.sym 34211 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 34212 $abc$38833$n3953
.sym 34216 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 34217 $abc$38833$n3971
.sym 34218 $abc$38833$n3954
.sym 34221 VexRiscv.CsrPlugin_mepc[7]
.sym 34222 $abc$38833$n3953
.sym 34223 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 34224 $abc$38833$n3950
.sym 34227 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34228 $abc$38833$n3954
.sym 34230 $abc$38833$n3975
.sym 34233 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 34237 $abc$38833$n2482
.sym 34238 por_clk
.sym 34240 $abc$38833$n4046_1
.sym 34241 $abc$38833$n3963
.sym 34242 $abc$38833$n3954
.sym 34243 $abc$38833$n3987
.sym 34244 $abc$38833$n3959
.sym 34245 $abc$38833$n3950
.sym 34246 $abc$38833$n3967_1
.sym 34247 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 34248 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34251 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34252 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 34253 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 34254 $abc$38833$n151
.sym 34256 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 34257 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 34258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 34259 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 34260 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34261 VexRiscv.CsrPlugin_mepc[6]
.sym 34262 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 34263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 34264 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 34265 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34266 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 34267 $abc$38833$n3950
.sym 34268 $abc$38833$n3953
.sym 34269 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 34270 $abc$38833$n2419
.sym 34271 VexRiscv.CsrPlugin_mepc[18]
.sym 34272 $abc$38833$n2479
.sym 34273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 34274 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 34282 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34283 $abc$38833$n2482
.sym 34284 VexRiscv.CsrPlugin_mepc[3]
.sym 34285 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34288 $abc$38833$n3950
.sym 34295 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 34296 $abc$38833$n3950
.sym 34298 $abc$38833$n3963
.sym 34299 $abc$38833$n3954
.sym 34300 $abc$38833$n3987
.sym 34301 $abc$38833$n3959
.sym 34302 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 34303 $abc$38833$n3967_1
.sym 34304 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 34305 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 34307 $abc$38833$n3954
.sym 34308 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 34309 VexRiscv.CsrPlugin_mepc[30]
.sym 34310 $abc$38833$n3953
.sym 34312 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 34315 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 34321 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 34322 $abc$38833$n3954
.sym 34323 $abc$38833$n3967_1
.sym 34326 $abc$38833$n3959
.sym 34328 $abc$38833$n3954
.sym 34329 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 34332 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 34333 $abc$38833$n3950
.sym 34334 VexRiscv.CsrPlugin_mepc[3]
.sym 34335 $abc$38833$n3953
.sym 34338 $abc$38833$n3953
.sym 34339 $abc$38833$n3950
.sym 34340 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 34341 VexRiscv.CsrPlugin_mepc[30]
.sym 34344 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34350 $abc$38833$n3954
.sym 34351 $abc$38833$n3987
.sym 34352 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34356 $abc$38833$n3963
.sym 34357 $abc$38833$n3954
.sym 34358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 34360 $abc$38833$n2482
.sym 34361 por_clk
.sym 34363 $abc$38833$n4019
.sym 34364 $abc$38833$n4007
.sym 34365 $abc$38833$n3983
.sym 34366 $abc$38833$n3979_1
.sym 34367 $abc$38833$n4018
.sym 34368 $abc$38833$n3955_1
.sym 34369 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 34370 $abc$38833$n4006
.sym 34371 VexRiscv._zz_170_[0]
.sym 34372 $abc$38833$n3950
.sym 34373 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 34374 VexRiscv._zz_170_[0]
.sym 34375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 34376 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 34377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 34378 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 34379 $abc$38833$n3443_1
.sym 34380 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 34381 VexRiscv._zz_135_[22]
.sym 34382 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 34383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34384 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 34385 $abc$38833$n2468
.sym 34386 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 34387 $abc$38833$n4175_1
.sym 34388 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 34389 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 34390 VexRiscv.CsrPlugin_mtval[9]
.sym 34391 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 34392 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 34393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 34394 VexRiscv.CsrPlugin_mepc[2]
.sym 34396 $abc$38833$n147
.sym 34397 VexRiscv._zz_192_
.sym 34398 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34404 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 34405 $abc$38833$n3855
.sym 34406 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 34408 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 34409 $abc$38833$n3950
.sym 34410 VexRiscv.CsrPlugin_mepc[2]
.sym 34412 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 34413 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34414 $abc$38833$n3954
.sym 34415 VexRiscv.CsrPlugin_mepc[9]
.sym 34417 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 34420 VexRiscv.CsrPlugin_mepc[26]
.sym 34421 VexRiscv.CsrPlugin_mepc[19]
.sym 34422 $abc$38833$n3949_1
.sym 34423 $abc$38833$n3979_1
.sym 34424 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34425 $abc$38833$n3955_1
.sym 34428 $abc$38833$n3953
.sym 34429 $abc$38833$n3982_1
.sym 34430 $abc$38833$n3983
.sym 34431 $abc$38833$n2422
.sym 34433 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 34435 $abc$38833$n3953
.sym 34438 $abc$38833$n3954
.sym 34439 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34440 $abc$38833$n3979_1
.sym 34443 $abc$38833$n3950
.sym 34444 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 34445 $abc$38833$n3953
.sym 34446 VexRiscv.CsrPlugin_mepc[9]
.sym 34449 VexRiscv.CsrPlugin_mepc[2]
.sym 34450 $abc$38833$n3950
.sym 34451 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 34452 $abc$38833$n3953
.sym 34456 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 34457 $abc$38833$n3855
.sym 34461 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34462 $abc$38833$n3955_1
.sym 34463 $abc$38833$n3949_1
.sym 34464 $abc$38833$n3954
.sym 34467 $abc$38833$n3983
.sym 34468 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 34469 $abc$38833$n3954
.sym 34470 $abc$38833$n3982_1
.sym 34473 $abc$38833$n3953
.sym 34474 $abc$38833$n3950
.sym 34475 VexRiscv.CsrPlugin_mepc[26]
.sym 34476 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 34479 VexRiscv.CsrPlugin_mepc[19]
.sym 34480 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 34481 $abc$38833$n3950
.sym 34482 $abc$38833$n3953
.sym 34483 $abc$38833$n2422
.sym 34484 por_clk
.sym 34485 VexRiscv.reset_$glb_sr
.sym 34486 $abc$38833$n4017
.sym 34487 $abc$38833$n4936
.sym 34488 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 34489 $abc$38833$n4935
.sym 34490 $abc$38833$n4934
.sym 34491 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 34492 VexRiscv._zz_122_
.sym 34493 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 34494 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 34497 VexRiscv.decode_to_execute_RS2[26]
.sym 34498 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 34499 VexRiscv.CsrPlugin_mepc[3]
.sym 34500 $abc$38833$n2482
.sym 34501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 34502 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 34503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 34504 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 34505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 34507 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 34508 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 34509 $abc$38833$n4932
.sym 34510 grant
.sym 34511 slave_sel_r[1]
.sym 34512 $abc$38833$n3414_1
.sym 34513 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 34514 $abc$38833$n3844
.sym 34515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 34517 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 34518 basesoc_vexriscv_ibus_adr[8]
.sym 34519 slave_sel_r[1]
.sym 34520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34521 $abc$38833$n2399
.sym 34528 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 34529 $abc$38833$n3855
.sym 34531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 34532 $abc$38833$n3844
.sym 34536 $abc$38833$n151
.sym 34537 VexRiscv._zz_192_
.sym 34540 $abc$38833$n3657_1
.sym 34541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 34543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 34546 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34550 $abc$38833$n149
.sym 34551 $abc$38833$n2420
.sym 34552 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 34553 $abc$38833$n3695_1
.sym 34554 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 34558 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 34566 $abc$38833$n3695_1
.sym 34567 $abc$38833$n3657_1
.sym 34569 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 34572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 34580 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34581 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34585 $abc$38833$n2420
.sym 34586 $abc$38833$n3855
.sym 34587 $abc$38833$n3844
.sym 34590 $abc$38833$n149
.sym 34591 $abc$38833$n3855
.sym 34592 $abc$38833$n3844
.sym 34596 $abc$38833$n151
.sym 34597 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 34598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 34599 VexRiscv._zz_192_
.sym 34605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 34606 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34607 por_clk
.sym 34609 $abc$38833$n2420
.sym 34610 $abc$38833$n4933
.sym 34611 $abc$38833$n4940
.sym 34613 $abc$38833$n4941
.sym 34614 $abc$38833$n4937
.sym 34615 $abc$38833$n3767_1
.sym 34616 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 34619 $abc$38833$n4218_1
.sym 34620 $abc$38833$n5392
.sym 34621 basesoc_vexriscv_ibus_adr[8]
.sym 34622 $abc$38833$n3252
.sym 34623 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 34624 basesoc_counter[1]
.sym 34625 $abc$38833$n3855
.sym 34626 $abc$38833$n3255
.sym 34628 $abc$38833$n4017
.sym 34629 $abc$38833$n3624_1
.sym 34630 $abc$38833$n3261
.sym 34631 VexRiscv._zz_129_[6]
.sym 34632 $abc$38833$n2154
.sym 34633 VexRiscv._zz_151_[19]
.sym 34634 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 34635 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 34636 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 34637 $abc$38833$n3953
.sym 34638 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 34640 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 34641 $abc$38833$n4191_1
.sym 34642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 34643 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 34644 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 34650 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 34652 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 34653 $abc$38833$n3695_1
.sym 34654 $abc$38833$n151
.sym 34655 $abc$38833$n2468
.sym 34657 $abc$38833$n4178_1
.sym 34658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 34659 $abc$38833$n4175_1
.sym 34660 VexRiscv.CsrPlugin_mtval[9]
.sym 34661 $abc$38833$n3654_1
.sym 34662 $abc$38833$n151
.sym 34666 $abc$38833$n2420
.sym 34667 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 34668 $abc$38833$n2441
.sym 34669 VexRiscv._zz_192_
.sym 34670 $abc$38833$n3418_1
.sym 34671 $abc$38833$n3653
.sym 34672 $abc$38833$n3414_1
.sym 34674 $abc$38833$n3844
.sym 34675 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34676 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 34677 VexRiscv.CsrPlugin_mepc[9]
.sym 34678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 34681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 34683 $abc$38833$n3414_1
.sym 34684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 34686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 34689 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 34690 $abc$38833$n151
.sym 34691 VexRiscv._zz_192_
.sym 34692 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 34695 $abc$38833$n2420
.sym 34696 $abc$38833$n3844
.sym 34698 $abc$38833$n3653
.sym 34701 $abc$38833$n4178_1
.sym 34702 $abc$38833$n4175_1
.sym 34703 VexRiscv.CsrPlugin_mtval[9]
.sym 34704 VexRiscv.CsrPlugin_mepc[9]
.sym 34707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 34708 VexRiscv._zz_192_
.sym 34709 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34710 $abc$38833$n151
.sym 34714 $abc$38833$n151
.sym 34716 $abc$38833$n3654_1
.sym 34719 $abc$38833$n151
.sym 34720 VexRiscv._zz_192_
.sym 34721 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 34722 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 34725 $abc$38833$n2468
.sym 34726 $abc$38833$n3654_1
.sym 34727 $abc$38833$n3695_1
.sym 34728 $abc$38833$n3418_1
.sym 34729 $abc$38833$n2441
.sym 34730 por_clk
.sym 34731 VexRiscv.reset_$glb_sr
.sym 34732 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 34733 $abc$38833$n3764
.sym 34734 $abc$38833$n4189_1
.sym 34735 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 34736 $abc$38833$n4867
.sym 34737 $abc$38833$n2399
.sym 34738 $abc$38833$n4337_1
.sym 34739 $abc$38833$n3763_1
.sym 34740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 34741 VexRiscv._zz_321_[17]
.sym 34742 VexRiscv.decode_to_execute_IS_DIV
.sym 34743 sys_rst
.sym 34744 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 34745 $abc$38833$n3767_1
.sym 34746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 34748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 34749 $abc$38833$n5955_1
.sym 34750 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 34751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 34752 VexRiscv._zz_199_[8]
.sym 34753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 34754 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 34755 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 34757 basesoc_vexriscv_ibus_adr[15]
.sym 34758 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 34760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 34761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 34762 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 34763 VexRiscv.CsrPlugin_mepc[18]
.sym 34764 $abc$38833$n5664_1
.sym 34765 VexRiscv.decode_to_execute_RS2[23]
.sym 34766 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34767 VexRiscv.execute_arbitration_isValid
.sym 34775 $abc$38833$n3700
.sym 34776 $abc$38833$n4235_1
.sym 34777 $abc$38833$n3401_1
.sym 34779 VexRiscv.CsrPlugin_mepc[18]
.sym 34780 $abc$38833$n4175_1
.sym 34782 $abc$38833$n4244_1
.sym 34783 $abc$38833$n3634_1
.sym 34784 VexRiscv._zz_200_[18]
.sym 34785 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34787 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 34789 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 34791 $abc$38833$n2399
.sym 34792 $abc$38833$n3697
.sym 34795 VexRiscv._zz_170_[1]
.sym 34796 VexRiscv._zz_151_[16]
.sym 34797 VexRiscv._zz_170_[0]
.sym 34798 VexRiscv.CsrPlugin_mtval[18]
.sym 34799 $abc$38833$n4251_1
.sym 34800 $abc$38833$n3624_1
.sym 34801 $abc$38833$n4178_1
.sym 34803 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 34808 $abc$38833$n3700
.sym 34809 $abc$38833$n3634_1
.sym 34814 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34818 VexRiscv.CsrPlugin_mepc[18]
.sym 34819 $abc$38833$n4235_1
.sym 34820 VexRiscv._zz_200_[18]
.sym 34821 $abc$38833$n4175_1
.sym 34825 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 34833 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 34836 $abc$38833$n3697
.sym 34837 $abc$38833$n3401_1
.sym 34838 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 34839 $abc$38833$n3624_1
.sym 34842 VexRiscv._zz_170_[1]
.sym 34843 VexRiscv._zz_170_[0]
.sym 34844 $abc$38833$n4244_1
.sym 34845 VexRiscv._zz_151_[16]
.sym 34848 $abc$38833$n4178_1
.sym 34850 $abc$38833$n4251_1
.sym 34851 VexRiscv.CsrPlugin_mtval[18]
.sym 34852 $abc$38833$n2399
.sym 34853 por_clk
.sym 34854 VexRiscv.reset_$glb_sr
.sym 34855 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 34856 VexRiscv.decode_to_execute_RS2[8]
.sym 34857 VexRiscv._zz_41_[12]
.sym 34858 $abc$38833$n5651
.sym 34859 $abc$38833$n4188_1
.sym 34860 $abc$38833$n5672_1
.sym 34861 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 34862 $abc$38833$n3888
.sym 34863 VexRiscv.CsrPlugin_mtval[2]
.sym 34865 VexRiscv.decode_to_execute_RS2[29]
.sym 34866 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 34867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 34868 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 34869 $abc$38833$n3700
.sym 34871 $abc$38833$n3634_1
.sym 34872 $abc$38833$n3763_1
.sym 34873 $abc$38833$n3695_1
.sym 34875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 34876 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 34879 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 34880 VexRiscv.memory_arbitration_isValid
.sym 34881 VexRiscv._zz_170_[1]
.sym 34882 VexRiscv.CsrPlugin_mepc[2]
.sym 34883 $abc$38833$n4867
.sym 34884 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 34885 $abc$38833$n2399
.sym 34886 VexRiscv._zz_194_[9]
.sym 34887 $abc$38833$n4178_1
.sym 34888 $abc$38833$n147
.sym 34889 $abc$38833$n4175_1
.sym 34890 $abc$38833$n3354_1
.sym 34896 $abc$38833$n4175_1
.sym 34897 VexRiscv._zz_200_[19]
.sym 34899 basesoc_vexriscv_dbus_adr[17]
.sym 34901 $abc$38833$n5668
.sym 34902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 34904 VexRiscv._zz_170_[1]
.sym 34905 VexRiscv._zz_151_[19]
.sym 34906 $abc$38833$n4254_1
.sym 34909 $abc$38833$n4235_1
.sym 34910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 34913 $abc$38833$n4178_1
.sym 34914 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34915 $abc$38833$n4214_1
.sym 34916 grant
.sym 34917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 34919 VexRiscv._zz_170_[0]
.sym 34920 basesoc_vexriscv_ibus_adr[17]
.sym 34921 VexRiscv.CsrPlugin_mepc[19]
.sym 34923 $abc$38833$n4253_1
.sym 34925 $abc$38833$n5672_1
.sym 34926 VexRiscv.CsrPlugin_mtval[19]
.sym 34927 $abc$38833$n3624_1
.sym 34929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 34935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 34941 $abc$38833$n4175_1
.sym 34942 $abc$38833$n4178_1
.sym 34943 VexRiscv.CsrPlugin_mepc[19]
.sym 34944 VexRiscv.CsrPlugin_mtval[19]
.sym 34947 VexRiscv._zz_200_[19]
.sym 34948 $abc$38833$n4235_1
.sym 34949 $abc$38833$n4254_1
.sym 34953 $abc$38833$n4253_1
.sym 34954 VexRiscv._zz_170_[0]
.sym 34955 VexRiscv._zz_151_[19]
.sym 34956 VexRiscv._zz_170_[1]
.sym 34959 basesoc_vexriscv_ibus_adr[17]
.sym 34960 grant
.sym 34961 basesoc_vexriscv_dbus_adr[17]
.sym 34965 $abc$38833$n5672_1
.sym 34966 $abc$38833$n5668
.sym 34967 $abc$38833$n3624_1
.sym 34968 $abc$38833$n4214_1
.sym 34971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 34975 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34976 por_clk
.sym 34978 $abc$38833$n5683
.sym 34979 $abc$38833$n5658_1
.sym 34980 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 34981 VexRiscv.CsrPlugin_mepc[18]
.sym 34982 $abc$38833$n5383_1
.sym 34983 $abc$38833$n5659_1
.sym 34984 $abc$38833$n3384_1
.sym 34985 $abc$38833$n5393_1
.sym 34986 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34987 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 34988 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 34989 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34991 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 34992 VexRiscv._zz_287_[2]
.sym 34993 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 34994 $abc$38833$n149
.sym 34995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 34996 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34997 $abc$38833$n5668
.sym 34998 $abc$38833$n4235_1
.sym 34999 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 35000 VexRiscv._zz_170_[1]
.sym 35001 VexRiscv._zz_41_[12]
.sym 35002 grant
.sym 35003 slave_sel_r[1]
.sym 35004 $abc$38833$n3634_1
.sym 35005 $abc$38833$n4253_1
.sym 35006 $abc$38833$n5580
.sym 35007 $abc$38833$n5565_1
.sym 35009 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 35011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 35012 $abc$38833$n3766
.sym 35013 $abc$38833$n3844
.sym 35021 $abc$38833$n3386_1
.sym 35023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 35024 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 35025 $abc$38833$n4871
.sym 35027 VexRiscv.decode_to_execute_RS2[24]
.sym 35029 $abc$38833$n3386_1
.sym 35031 $abc$38833$n5387_1
.sym 35033 $abc$38833$n4877
.sym 35034 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 35035 VexRiscv.decode_to_execute_RS2[23]
.sym 35040 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 35041 VexRiscv._zz_170_[1]
.sym 35042 VexRiscv.decode_to_execute_RS2[26]
.sym 35043 $abc$38833$n4867
.sym 35048 VexRiscv.decode_to_execute_RS2[29]
.sym 35049 VexRiscv._zz_129_[7]
.sym 35050 $abc$38833$n5393_1
.sym 35052 $abc$38833$n5393_1
.sym 35054 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 35055 $abc$38833$n3386_1
.sym 35059 VexRiscv.decode_to_execute_RS2[23]
.sym 35060 VexRiscv._zz_129_[7]
.sym 35061 VexRiscv._zz_170_[1]
.sym 35064 VexRiscv._zz_170_[1]
.sym 35065 $abc$38833$n4877
.sym 35066 VexRiscv.decode_to_execute_RS2[29]
.sym 35070 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 35076 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 35077 $abc$38833$n5387_1
.sym 35078 $abc$38833$n3386_1
.sym 35082 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 35088 VexRiscv._zz_170_[1]
.sym 35089 $abc$38833$n4867
.sym 35091 VexRiscv.decode_to_execute_RS2[24]
.sym 35094 VexRiscv.decode_to_execute_RS2[26]
.sym 35095 $abc$38833$n4871
.sym 35097 VexRiscv._zz_170_[1]
.sym 35098 $abc$38833$n7876_$glb_ce
.sym 35099 por_clk
.sym 35101 $abc$38833$n3359_1
.sym 35102 spram_bus_ack
.sym 35103 $abc$38833$n5399
.sym 35104 $abc$38833$n5407
.sym 35105 $abc$38833$n147
.sym 35106 $abc$38833$n3354_1
.sym 35107 grant
.sym 35108 $abc$38833$n5404
.sym 35109 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 35111 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 35113 VexRiscv.decode_to_execute_RS2[24]
.sym 35115 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 35116 VexRiscv._zz_194_[7]
.sym 35117 $abc$38833$n2462
.sym 35118 VexRiscv._zz_286_[8]
.sym 35119 count[6]
.sym 35120 VexRiscv._zz_194_[5]
.sym 35121 $abc$38833$n4871
.sym 35122 VexRiscv._zz_41_[30]
.sym 35123 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 35124 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 35125 basesoc_vexriscv_dbus_cyc
.sym 35126 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 35127 VexRiscv._zz_316_[2]
.sym 35128 VexRiscv.lastStageIsFiring
.sym 35129 $abc$38833$n5383_1
.sym 35130 grant
.sym 35131 $abc$38833$n3624_1
.sym 35132 count[1]
.sym 35133 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 35134 VexRiscv._zz_151_[8]
.sym 35135 VexRiscv._zz_129_[7]
.sym 35136 VexRiscv._zz_151_[19]
.sym 35142 $abc$38833$n112
.sym 35144 $abc$38833$n114
.sym 35147 VexRiscv._zz_151_[10]
.sym 35149 $abc$38833$n3386_1
.sym 35153 VexRiscv._zz_170_[1]
.sym 35161 VexRiscv._zz_170_[0]
.sym 35162 VexRiscv._zz_35_[10]
.sym 35166 VexRiscv._zz_35_[31]
.sym 35167 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 35168 $abc$38833$n5399
.sym 35169 $abc$38833$n4220_1
.sym 35170 VexRiscv._zz_35_[17]
.sym 35172 $abc$38833$n116
.sym 35175 VexRiscv._zz_35_[10]
.sym 35181 VexRiscv._zz_35_[17]
.sym 35188 $abc$38833$n5399
.sym 35189 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 35190 $abc$38833$n3386_1
.sym 35193 VexRiscv._zz_170_[0]
.sym 35194 VexRiscv._zz_170_[1]
.sym 35195 VexRiscv._zz_151_[10]
.sym 35196 $abc$38833$n4220_1
.sym 35202 $abc$38833$n116
.sym 35206 $abc$38833$n112
.sym 35213 $abc$38833$n114
.sym 35217 VexRiscv._zz_35_[31]
.sym 35222 por_clk
.sym 35223 VexRiscv.reset_$glb_sr
.sym 35224 VexRiscv._zz_36_[19]
.sym 35225 $abc$38833$n3697
.sym 35226 basesoc_vexriscv_ibus_adr[27]
.sym 35227 $abc$38833$n4485
.sym 35228 VexRiscv._zz_35_[10]
.sym 35229 $abc$38833$n5432
.sym 35230 basesoc_vexriscv_ibus_adr[18]
.sym 35231 $abc$38833$n5431
.sym 35232 $abc$38833$n4875
.sym 35233 $abc$38833$n3798
.sym 35234 VexRiscv.execute_to_memory_IS_DIV
.sym 35236 VexRiscv._zz_316_[8]
.sym 35238 $abc$38833$n5580
.sym 35239 VexRiscv._zz_316_[10]
.sym 35240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35241 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 35242 VexRiscv._zz_41_[7]
.sym 35243 $abc$38833$n5965_1
.sym 35244 $abc$38833$n3361
.sym 35245 $abc$38833$n5595_1
.sym 35246 VexRiscv._zz_35_[5]
.sym 35247 VexRiscv.memory_arbitration_isValid
.sym 35248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 35249 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 35250 VexRiscv.execute_to_memory_IS_DIV
.sym 35251 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 35252 VexRiscv._zz_35_[31]
.sym 35253 $abc$38833$n4209_1
.sym 35254 VexRiscv._zz_316_[9]
.sym 35255 $abc$38833$n5431
.sym 35256 VexRiscv._zz_35_[17]
.sym 35257 basesoc_bus_wishbone_ack
.sym 35258 VexRiscv._zz_195_[7]
.sym 35259 VexRiscv.execute_arbitration_isValid
.sym 35265 $abc$38833$n114
.sym 35266 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35268 $abc$38833$n116
.sym 35270 $abc$38833$n118
.sym 35271 basesoc_vexriscv_ibus_adr[20]
.sym 35272 count[4]
.sym 35274 basesoc_vexriscv_dbus_adr[20]
.sym 35277 count[3]
.sym 35278 count[2]
.sym 35279 grant
.sym 35283 count[0]
.sym 35285 $abc$38833$n3356_1
.sym 35287 basesoc_vexriscv_ibus_adr[18]
.sym 35288 VexRiscv.lastStageIsFiring
.sym 35289 basesoc_vexriscv_dbus_adr[18]
.sym 35290 $abc$38833$n3358
.sym 35291 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35292 count[1]
.sym 35293 $abc$38833$n3357_1
.sym 35295 VexRiscv.memory_arbitration_isValid
.sym 35301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35304 count[4]
.sym 35305 count[1]
.sym 35306 count[3]
.sym 35307 count[2]
.sym 35310 $abc$38833$n114
.sym 35311 $abc$38833$n118
.sym 35312 count[0]
.sym 35313 $abc$38833$n116
.sym 35317 basesoc_vexriscv_ibus_adr[20]
.sym 35318 grant
.sym 35319 basesoc_vexriscv_dbus_adr[20]
.sym 35322 $abc$38833$n3358
.sym 35323 $abc$38833$n3357_1
.sym 35324 $abc$38833$n3356_1
.sym 35328 basesoc_vexriscv_dbus_adr[18]
.sym 35329 basesoc_vexriscv_ibus_adr[18]
.sym 35330 grant
.sym 35335 VexRiscv.lastStageIsFiring
.sym 35337 VexRiscv.memory_arbitration_isValid
.sym 35340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35344 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 35345 por_clk
.sym 35347 $abc$38833$n5381_1
.sym 35348 $abc$38833$n5426
.sym 35349 $abc$38833$n5443_1
.sym 35350 count[1]
.sym 35351 $abc$38833$n5425
.sym 35352 $abc$38833$n6385
.sym 35353 $abc$38833$n5799_1
.sym 35354 $abc$38833$n5778_1
.sym 35355 VexRiscv._zz_287_[1]
.sym 35356 basesoc_vexriscv_dbus_cyc
.sym 35357 VexRiscv._zz_163_[15]
.sym 35358 $abc$38833$n5989_1
.sym 35359 VexRiscv._zz_193_[13]
.sym 35360 basesoc_vexriscv_dbus_adr[20]
.sym 35361 VexRiscv._zz_314_[5]
.sym 35362 VexRiscv._zz_44_[1]
.sym 35363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 35364 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 35365 VexRiscv._zz_151_[18]
.sym 35366 VexRiscv._zz_36_[19]
.sym 35367 VexRiscv._zz_287_[0]
.sym 35368 $abc$38833$n3771_1
.sym 35369 VexRiscv._zz_36_[2]
.sym 35370 VexRiscv._zz_194_[21]
.sym 35371 VexRiscv._zz_316_[17]
.sym 35372 $abc$38833$n4178_1
.sym 35373 $abc$38833$n2399
.sym 35374 $abc$38833$n5705_1
.sym 35375 VexRiscv._zz_35_[10]
.sym 35376 VexRiscv.memory_arbitration_isValid
.sym 35377 $abc$38833$n3399_1
.sym 35378 VexRiscv._zz_194_[9]
.sym 35379 VexRiscv._zz_170_[1]
.sym 35380 VexRiscv._zz_195_[8]
.sym 35381 VexRiscv._zz_316_[19]
.sym 35382 $abc$38833$n2399
.sym 35388 VexRiscv.lastStageIsFiring
.sym 35389 VexRiscv.execute_to_memory_IS_DIV
.sym 35390 count[0]
.sym 35392 VexRiscv.memory_arbitration_isValid
.sym 35393 $abc$38833$n5631
.sym 35394 $abc$38833$n3401_1
.sym 35395 $abc$38833$n5633
.sym 35397 $abc$38833$n3349
.sym 35398 $abc$38833$n3400_1
.sym 35399 $PACKER_VCC_NET
.sym 35400 VexRiscv.CsrPlugin_hadException
.sym 35401 VexRiscv._zz_29_
.sym 35404 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 35405 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 35406 VexRiscv.execute_arbitration_isValid
.sym 35407 $abc$38833$n5392
.sym 35408 sys_rst
.sym 35411 $abc$38833$n3399_1
.sym 35412 $abc$38833$n3350_1
.sym 35414 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 35415 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 35416 VexRiscv.CsrPlugin_exception
.sym 35419 VexRiscv.CsrPlugin_interrupt_valid
.sym 35421 VexRiscv.memory_arbitration_isValid
.sym 35422 VexRiscv.execute_to_memory_IS_DIV
.sym 35423 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 35424 $abc$38833$n5392
.sym 35427 $abc$38833$n3350_1
.sym 35428 sys_rst
.sym 35433 VexRiscv.execute_arbitration_isValid
.sym 35434 VexRiscv.CsrPlugin_exception
.sym 35435 VexRiscv.CsrPlugin_interrupt_valid
.sym 35436 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 35439 $abc$38833$n5631
.sym 35442 $abc$38833$n3349
.sym 35445 count[0]
.sym 35447 $abc$38833$n3349
.sym 35451 $abc$38833$n5633
.sym 35452 $abc$38833$n3349
.sym 35457 VexRiscv._zz_29_
.sym 35458 VexRiscv.CsrPlugin_hadException
.sym 35459 VexRiscv.lastStageIsFiring
.sym 35460 $abc$38833$n3399_1
.sym 35463 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 35464 $abc$38833$n3401_1
.sym 35465 $abc$38833$n3400_1
.sym 35466 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 35467 $PACKER_VCC_NET
.sym 35468 por_clk
.sym 35470 $abc$38833$n4272_1
.sym 35471 VexRiscv._zz_36_[7]
.sym 35472 $abc$38833$n5375
.sym 35473 $abc$38833$n5423
.sym 35474 $abc$38833$n5396
.sym 35475 VexRiscv.CsrPlugin_mtval[25]
.sym 35476 VexRiscv.CsrPlugin_mtval[16]
.sym 35477 $abc$38833$n5402
.sym 35478 VexRiscv._zz_199_[29]
.sym 35479 $abc$38833$n6374
.sym 35480 $abc$38833$n6374
.sym 35481 VexRiscv._zz_199_[29]
.sym 35482 $abc$38833$n149
.sym 35483 $abc$38833$n5792_1
.sym 35484 VexRiscv.decode_to_execute_RS2[16]
.sym 35485 $abc$38833$n3605_1
.sym 35486 VexRiscv.decode_to_execute_RS2[19]
.sym 35487 VexRiscv._zz_170_[1]
.sym 35488 $abc$38833$n7500
.sym 35489 $abc$38833$n5381_1
.sym 35491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 35492 VexRiscv.decode_to_execute_RS2[9]
.sym 35494 $abc$38833$n5443_1
.sym 35495 slave_sel_r[1]
.sym 35496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 35497 VexRiscv._zz_199_[7]
.sym 35498 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 35499 $abc$38833$n3634_1
.sym 35500 VexRiscv._zz_316_[28]
.sym 35501 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 35502 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 35503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 35504 $abc$38833$n5565_1
.sym 35505 VexRiscv._zz_151_[26]
.sym 35511 VexRiscv.memory_arbitration_isValid
.sym 35512 $abc$38833$n5398
.sym 35513 $abc$38833$n5954_1
.sym 35514 $abc$38833$n4217_1
.sym 35516 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 35519 $abc$38833$n4191_1
.sym 35520 VexRiscv.execute_to_memory_IS_DIV
.sym 35521 VexRiscv.execute_to_memory_IS_DIV
.sym 35522 VexRiscv._zz_200_[9]
.sym 35523 $abc$38833$n5425
.sym 35524 VexRiscv._zz_151_[9]
.sym 35527 VexRiscv._zz_170_[0]
.sym 35529 $abc$38833$n3386_1
.sym 35531 $abc$38833$n5396
.sym 35532 $abc$38833$n5994_1
.sym 35534 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 35535 VexRiscv._zz_35_[10]
.sym 35536 $abc$38833$n4218_1
.sym 35537 VexRiscv.decode_to_execute_IS_DIV
.sym 35538 $abc$38833$n149
.sym 35539 VexRiscv._zz_170_[1]
.sym 35542 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 35544 VexRiscv.memory_arbitration_isValid
.sym 35545 $abc$38833$n5398
.sym 35546 VexRiscv.execute_to_memory_IS_DIV
.sym 35547 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 35550 VexRiscv.decode_to_execute_IS_DIV
.sym 35557 VexRiscv._zz_35_[10]
.sym 35558 $abc$38833$n5954_1
.sym 35559 $abc$38833$n5994_1
.sym 35563 $abc$38833$n4218_1
.sym 35564 $abc$38833$n4191_1
.sym 35565 VexRiscv._zz_200_[9]
.sym 35568 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 35569 $abc$38833$n5425
.sym 35570 VexRiscv.memory_arbitration_isValid
.sym 35571 VexRiscv.execute_to_memory_IS_DIV
.sym 35574 VexRiscv._zz_170_[1]
.sym 35575 VexRiscv._zz_170_[0]
.sym 35576 $abc$38833$n4217_1
.sym 35577 VexRiscv._zz_151_[9]
.sym 35580 $abc$38833$n5396
.sym 35582 $abc$38833$n3386_1
.sym 35583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 35586 VexRiscv._zz_170_[1]
.sym 35590 $abc$38833$n149
.sym 35591 por_clk
.sym 35593 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 35594 VexRiscv._zz_200_[26]
.sym 35595 VexRiscv._zz_36_[9]
.sym 35596 $abc$38833$n6378
.sym 35597 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 35598 $abc$38833$n4271_1
.sym 35599 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 35600 $abc$38833$n5679_1
.sym 35602 VexRiscv._zz_151_[0]
.sym 35604 $abc$38833$n6377
.sym 35606 VexRiscv._zz_194_[10]
.sym 35607 $abc$38833$n5954_1
.sym 35608 $abc$38833$n5423
.sym 35609 VexRiscv.execute_to_memory_IS_DIV
.sym 35610 VexRiscv._zz_200_[9]
.sym 35611 $abc$38833$n5741_1
.sym 35612 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 35614 $abc$38833$n6021_1
.sym 35615 $abc$38833$n4191_1
.sym 35616 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 35617 basesoc_counter[0]
.sym 35618 $abc$38833$n5994_1
.sym 35619 VexRiscv._zz_129_[7]
.sym 35620 basesoc_uart_phy_storage[6]
.sym 35621 VexRiscv._zz_194_[17]
.sym 35622 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 35623 $abc$38833$n3624_1
.sym 35624 VexRiscv.decode_to_execute_RS2[28]
.sym 35625 $PACKER_VCC_NET
.sym 35626 $abc$38833$n5383_1
.sym 35627 VexRiscv._zz_194_[8]
.sym 35628 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 35634 VexRiscv.CsrPlugin_mtval[26]
.sym 35635 $abc$38833$n5675_1
.sym 35636 $abc$38833$n5580
.sym 35637 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 35639 $abc$38833$n5981_1
.sym 35640 $abc$38833$n3386_1
.sym 35641 $abc$38833$n4191_1
.sym 35642 $abc$38833$n4178_1
.sym 35643 VexRiscv._zz_36_[7]
.sym 35644 $abc$38833$n4275_1
.sym 35645 $abc$38833$n5955_1
.sym 35646 $abc$38833$n5660_1
.sym 35649 $abc$38833$n5402
.sym 35650 $abc$38833$n4175_1
.sym 35654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 35657 VexRiscv.CsrPlugin_mepc[26]
.sym 35659 VexRiscv._zz_200_[26]
.sym 35660 VexRiscv._zz_36_[9]
.sym 35661 $abc$38833$n5989_1
.sym 35667 $abc$38833$n5580
.sym 35668 $abc$38833$n5675_1
.sym 35670 VexRiscv._zz_36_[9]
.sym 35673 $abc$38833$n4275_1
.sym 35675 VexRiscv.CsrPlugin_mepc[26]
.sym 35676 $abc$38833$n4175_1
.sym 35679 VexRiscv.CsrPlugin_mtval[26]
.sym 35680 $abc$38833$n4191_1
.sym 35681 VexRiscv._zz_200_[26]
.sym 35682 $abc$38833$n4178_1
.sym 35686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 35691 $abc$38833$n5989_1
.sym 35692 VexRiscv._zz_36_[9]
.sym 35693 $abc$38833$n5955_1
.sym 35698 VexRiscv._zz_36_[7]
.sym 35699 $abc$38833$n5660_1
.sym 35700 $abc$38833$n5580
.sym 35703 $abc$38833$n3386_1
.sym 35705 $abc$38833$n5402
.sym 35706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 35710 $abc$38833$n5955_1
.sym 35711 $abc$38833$n5981_1
.sym 35712 VexRiscv._zz_36_[7]
.sym 35713 $abc$38833$n2420_$glb_ce
.sym 35714 por_clk
.sym 35717 $abc$38833$n5870
.sym 35718 $abc$38833$n5872
.sym 35719 $abc$38833$n5874
.sym 35720 $abc$38833$n5876
.sym 35721 $abc$38833$n5878
.sym 35722 $abc$38833$n5880
.sym 35723 $abc$38833$n5882
.sym 35724 VexRiscv._zz_199_[9]
.sym 35725 VexRiscv._zz_291_[14]
.sym 35728 VexRiscv.decode_to_execute_RS2[9]
.sym 35729 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 35730 VexRiscv._zz_194_[30]
.sym 35731 $abc$38833$n5680
.sym 35732 VexRiscv._zz_151_[16]
.sym 35733 VexRiscv._zz_199_[8]
.sym 35734 $abc$38833$n5462_1
.sym 35736 basesoc_vexriscv_ibus_adr[2]
.sym 35737 VexRiscv._zz_151_[1]
.sym 35739 VexRiscv._zz_36_[9]
.sym 35740 VexRiscv._zz_47_[1]
.sym 35741 VexRiscv._zz_199_[20]
.sym 35742 VexRiscv.execute_to_memory_IS_DIV
.sym 35743 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35744 VexRiscv._zz_35_[31]
.sym 35745 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 35746 VexRiscv._zz_47_[1]
.sym 35747 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 35748 $abc$38833$n5431
.sym 35749 VexRiscv._zz_195_[32]
.sym 35750 VexRiscv._zz_195_[7]
.sym 35751 $abc$38833$n5591
.sym 35757 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 35761 $abc$38833$n5765_1
.sym 35763 $abc$38833$n5750_1
.sym 35768 $abc$38833$n6378
.sym 35769 $abc$38833$n3634_1
.sym 35770 $abc$38833$n5562_1
.sym 35771 $abc$38833$n5560_1
.sym 35775 basesoc_uart_phy_rx_busy
.sym 35776 $abc$38833$n5874
.sym 35777 $abc$38833$n6376
.sym 35778 $abc$38833$n5878
.sym 35779 $abc$38833$n5880
.sym 35783 $abc$38833$n5872
.sym 35788 $abc$38833$n5882
.sym 35790 basesoc_uart_phy_rx_busy
.sym 35791 $abc$38833$n5872
.sym 35797 $abc$38833$n5880
.sym 35799 basesoc_uart_phy_rx_busy
.sym 35802 $abc$38833$n6376
.sym 35803 $abc$38833$n3634_1
.sym 35804 $abc$38833$n5750_1
.sym 35805 $abc$38833$n5560_1
.sym 35810 $abc$38833$n5874
.sym 35811 basesoc_uart_phy_rx_busy
.sym 35816 basesoc_uart_phy_rx_busy
.sym 35817 $abc$38833$n5878
.sym 35821 $abc$38833$n5882
.sym 35823 basesoc_uart_phy_rx_busy
.sym 35826 $abc$38833$n5562_1
.sym 35828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 35833 $abc$38833$n6378
.sym 35834 $abc$38833$n3634_1
.sym 35835 $abc$38833$n5765_1
.sym 35837 por_clk
.sym 35838 sys_rst_$glb_sr
.sym 35839 $abc$38833$n5884
.sym 35840 $abc$38833$n5886
.sym 35841 $abc$38833$n5888
.sym 35842 $abc$38833$n5890
.sym 35843 $abc$38833$n5892
.sym 35844 $abc$38833$n5894
.sym 35845 $abc$38833$n5896
.sym 35846 $abc$38833$n5898
.sym 35848 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35849 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35851 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 35852 $abc$38833$n5957_1
.sym 35853 VexRiscv._zz_198_
.sym 35854 basesoc_uart_phy_storage[0]
.sym 35855 VexRiscv._zz_285_[1]
.sym 35856 VexRiscv._zz_253_[1]
.sym 35857 $abc$38833$n5954_1
.sym 35858 $abc$38833$n5562_1
.sym 35859 VexRiscv._zz_41_[20]
.sym 35860 VexRiscv._zz_328_
.sym 35862 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 35863 $abc$38833$n3624_1
.sym 35864 VexRiscv.memory_arbitration_isValid
.sym 35865 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 35867 VexRiscv._zz_35_[14]
.sym 35868 VexRiscv.memory_arbitration_isValid
.sym 35869 $abc$38833$n6009_1
.sym 35870 VexRiscv._zz_194_[9]
.sym 35871 basesoc_uart_phy_storage[10]
.sym 35872 VexRiscv._zz_195_[8]
.sym 35873 $abc$38833$n5705_1
.sym 35874 $abc$38833$n3399_1
.sym 35888 basesoc_uart_phy_rx_busy
.sym 35897 $abc$38833$n5886
.sym 35898 $abc$38833$n5888
.sym 35902 $abc$38833$n5896
.sym 35903 $abc$38833$n5898
.sym 35904 $abc$38833$n5884
.sym 35907 $abc$38833$n5890
.sym 35908 $abc$38833$n5892
.sym 35909 $abc$38833$n5894
.sym 35915 $abc$38833$n5890
.sym 35916 basesoc_uart_phy_rx_busy
.sym 35919 basesoc_uart_phy_rx_busy
.sym 35921 $abc$38833$n5886
.sym 35926 $abc$38833$n5892
.sym 35928 basesoc_uart_phy_rx_busy
.sym 35931 $abc$38833$n5884
.sym 35933 basesoc_uart_phy_rx_busy
.sym 35938 $abc$38833$n5898
.sym 35940 basesoc_uart_phy_rx_busy
.sym 35943 basesoc_uart_phy_rx_busy
.sym 35944 $abc$38833$n5896
.sym 35949 $abc$38833$n5894
.sym 35952 basesoc_uart_phy_rx_busy
.sym 35955 basesoc_uart_phy_rx_busy
.sym 35958 $abc$38833$n5888
.sym 35960 por_clk
.sym 35961 sys_rst_$glb_sr
.sym 35962 $abc$38833$n5900
.sym 35963 $abc$38833$n5902
.sym 35964 $abc$38833$n5904
.sym 35965 $abc$38833$n5906
.sym 35966 $abc$38833$n5908
.sym 35967 $abc$38833$n5910
.sym 35968 $abc$38833$n5912
.sym 35969 $abc$38833$n5914
.sym 35973 VexRiscv.decode_to_execute_RS2[26]
.sym 35976 $abc$38833$n7877
.sym 35977 $abc$38833$n4280_1
.sym 35978 VexRiscv._zz_193_[6]
.sym 35979 $abc$38833$n149
.sym 35982 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 35983 $abc$38833$n5932_1
.sym 35985 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 35988 VexRiscv._zz_316_[28]
.sym 35989 basesoc_uart_phy_storage[8]
.sym 35990 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 35991 $abc$38833$n3634_1
.sym 35992 $abc$38833$n5907_1
.sym 35994 $abc$38833$n4241_1
.sym 35996 $abc$38833$n5443_1
.sym 36012 VexRiscv._zz_35_[14]
.sym 36013 $abc$38833$n5578
.sym 36019 $abc$38833$n5900
.sym 36020 $abc$38833$n5902
.sym 36023 $abc$38833$n5908
.sym 36024 $abc$38833$n5910
.sym 36025 $abc$38833$n5912
.sym 36027 basesoc_uart_phy_rx_busy
.sym 36028 $abc$38833$n5742_1
.sym 36029 $abc$38833$n5904
.sym 36034 $abc$38833$n5914
.sym 36037 basesoc_uart_phy_rx_busy
.sym 36039 $abc$38833$n5902
.sym 36042 basesoc_uart_phy_rx_busy
.sym 36044 $abc$38833$n5910
.sym 36048 VexRiscv._zz_35_[14]
.sym 36049 $abc$38833$n5578
.sym 36050 $abc$38833$n5742_1
.sym 36056 basesoc_uart_phy_rx_busy
.sym 36057 $abc$38833$n5900
.sym 36061 basesoc_uart_phy_rx_busy
.sym 36062 $abc$38833$n5912
.sym 36067 $abc$38833$n5914
.sym 36068 basesoc_uart_phy_rx_busy
.sym 36073 $abc$38833$n5904
.sym 36075 basesoc_uart_phy_rx_busy
.sym 36078 basesoc_uart_phy_rx_busy
.sym 36081 $abc$38833$n5908
.sym 36083 por_clk
.sym 36084 sys_rst_$glb_sr
.sym 36085 $abc$38833$n5916
.sym 36086 $abc$38833$n5918
.sym 36087 $abc$38833$n5920
.sym 36088 $abc$38833$n5922
.sym 36089 $abc$38833$n5924
.sym 36090 $abc$38833$n5926
.sym 36091 $abc$38833$n5928
.sym 36092 $abc$38833$n5930
.sym 36094 VexRiscv._zz_321_[0]
.sym 36097 VexRiscv.execute_to_memory_IS_DIV
.sym 36098 VexRiscv._zz_35_[14]
.sym 36100 VexRiscv.decode_to_execute_RS2[29]
.sym 36102 $abc$38833$n2127
.sym 36103 $abc$38833$n5578
.sym 36105 $abc$38833$n2127
.sym 36107 VexRiscv.memory_arbitration_isValid
.sym 36108 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 36111 $abc$38833$n5906
.sym 36112 VexRiscv._zz_194_[17]
.sym 36114 basesoc_uart_phy_storage[16]
.sym 36115 $abc$38833$n3624_1
.sym 36116 $PACKER_VCC_NET
.sym 36118 VexRiscv._zz_194_[8]
.sym 36120 VexRiscv.decode_to_execute_RS2[28]
.sym 36127 VexRiscv._zz_198_
.sym 36130 basesoc_uart_phy_rx_busy
.sym 36137 $abc$38833$n5954_1
.sym 36138 $abc$38833$n6010_1
.sym 36139 VexRiscv._zz_35_[14]
.sym 36140 $abc$38833$n5706_1
.sym 36142 $abc$38833$n5916
.sym 36145 $abc$38833$n5922
.sym 36146 $abc$38833$n5578
.sym 36147 VexRiscv._zz_199_[16]
.sym 36152 $abc$38833$n5920
.sym 36155 $abc$38833$n5926
.sym 36156 VexRiscv._zz_35_[11]
.sym 36157 $abc$38833$n5930
.sym 36159 basesoc_uart_phy_rx_busy
.sym 36162 $abc$38833$n5922
.sym 36165 $abc$38833$n5920
.sym 36166 basesoc_uart_phy_rx_busy
.sym 36171 basesoc_uart_phy_rx_busy
.sym 36173 $abc$38833$n5926
.sym 36178 $abc$38833$n5954_1
.sym 36179 $abc$38833$n6010_1
.sym 36180 VexRiscv._zz_35_[14]
.sym 36183 basesoc_uart_phy_rx_busy
.sym 36185 $abc$38833$n5930
.sym 36189 $abc$38833$n5706_1
.sym 36190 $abc$38833$n5578
.sym 36191 VexRiscv._zz_35_[11]
.sym 36196 VexRiscv._zz_198_
.sym 36198 VexRiscv._zz_199_[16]
.sym 36202 $abc$38833$n5916
.sym 36204 basesoc_uart_phy_rx_busy
.sym 36206 por_clk
.sym 36207 sys_rst_$glb_sr
.sym 36208 $abc$38833$n5663
.sym 36209 $abc$38833$n6440_1
.sym 36210 $abc$38833$n4621
.sym 36211 basesoc_uart_phy_uart_clk_rxen
.sym 36212 $abc$38833$n4656
.sym 36213 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 36214 VexRiscv._zz_35_[11]
.sym 36215 $abc$38833$n5906_1
.sym 36216 sys_rst
.sym 36217 $abc$38833$n4644
.sym 36220 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 36221 $abc$38833$n5928
.sym 36223 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 36224 basesoc_uart_phy_storage[27]
.sym 36226 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 36228 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 36229 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 36230 VexRiscv._zz_193_[14]
.sym 36232 basesoc_uart_phy_storage[25]
.sym 36233 $abc$38833$n5431
.sym 36234 VexRiscv._zz_47_[1]
.sym 36235 VexRiscv._zz_195_[7]
.sym 36236 basesoc_uart_phy_storage[24]
.sym 36238 VexRiscv._zz_199_[29]
.sym 36239 $abc$38833$n2479
.sym 36240 VexRiscv._zz_199_[20]
.sym 36241 VexRiscv._zz_195_[32]
.sym 36242 VexRiscv.execute_to_memory_IS_DIV
.sym 36243 $abc$38833$n5591
.sym 36249 $abc$38833$n4280_1
.sym 36251 $abc$38833$n5401
.sym 36254 VexRiscv._zz_36_[28]
.sym 36256 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 36258 VexRiscv._zz_35_[11]
.sym 36259 VexRiscv._zz_35_[9]
.sym 36261 $abc$38833$n3634_1
.sym 36263 $abc$38833$n5954_1
.sym 36265 $abc$38833$n6408_1
.sym 36267 $abc$38833$n5955_1
.sym 36268 $abc$38833$n5443_1
.sym 36269 $abc$38833$n5998_1
.sym 36270 $abc$38833$n5580
.sym 36271 VexRiscv.execute_to_memory_IS_DIV
.sym 36272 $abc$38833$n5906_1
.sym 36273 $abc$38833$n6065_1
.sym 36274 $abc$38833$n6440_1
.sym 36275 $abc$38833$n3624_1
.sym 36276 $abc$38833$n5897_1
.sym 36277 VexRiscv.memory_arbitration_isValid
.sym 36278 $abc$38833$n5954_1
.sym 36279 $abc$38833$n5990_1
.sym 36280 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 36283 $abc$38833$n3634_1
.sym 36284 $abc$38833$n6440_1
.sym 36285 $abc$38833$n5906_1
.sym 36288 $abc$38833$n5443_1
.sym 36289 VexRiscv.execute_to_memory_IS_DIV
.sym 36290 VexRiscv.memory_arbitration_isValid
.sym 36291 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 36294 $abc$38833$n5401
.sym 36295 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 36296 VexRiscv.execute_to_memory_IS_DIV
.sym 36297 VexRiscv.memory_arbitration_isValid
.sym 36300 $abc$38833$n5580
.sym 36301 $abc$38833$n5897_1
.sym 36302 VexRiscv._zz_36_[28]
.sym 36307 $abc$38833$n5990_1
.sym 36308 $abc$38833$n5954_1
.sym 36309 VexRiscv._zz_35_[9]
.sym 36313 $abc$38833$n4280_1
.sym 36314 $abc$38833$n3624_1
.sym 36315 $abc$38833$n6408_1
.sym 36318 VexRiscv._zz_35_[11]
.sym 36319 $abc$38833$n5954_1
.sym 36320 $abc$38833$n5998_1
.sym 36324 VexRiscv._zz_36_[28]
.sym 36326 $abc$38833$n6065_1
.sym 36327 $abc$38833$n5955_1
.sym 36328 $abc$38833$n2420_$glb_ce
.sym 36329 por_clk
.sym 36331 $abc$38833$n4620_1
.sym 36332 VexRiscv._zz_194_[17]
.sym 36333 VexRiscv._zz_194_[28]
.sym 36334 $abc$38833$n4611
.sym 36335 $abc$38833$n4644_1
.sym 36336 VexRiscv._zz_194_[20]
.sym 36337 $abc$38833$n5883_1
.sym 36338 $abc$38833$n5882_1
.sym 36340 $abc$38833$n4658
.sym 36341 VexRiscv.decode_to_execute_RS2[29]
.sym 36343 VexRiscv._zz_193_[24]
.sym 36344 VexRiscv._zz_35_[11]
.sym 36345 VexRiscv._zz_198_
.sym 36346 $abc$38833$n5722
.sym 36347 VexRiscv._zz_193_[25]
.sym 36348 basesoc_ctrl_reset_reset_r
.sym 36351 VexRiscv._zz_314_[14]
.sym 36352 b_n
.sym 36354 VexRiscv._zz_198_
.sym 36355 basesoc_uart_phy_storage[10]
.sym 36356 VexRiscv._zz_79_[9]
.sym 36357 VexRiscv.memory_arbitration_isValid
.sym 36358 VexRiscv._zz_319_
.sym 36359 VexRiscv._zz_215_[15]
.sym 36360 $abc$38833$n5578
.sym 36361 VexRiscv.memory_arbitration_isValid
.sym 36362 $abc$38833$n3399_1
.sym 36363 $abc$38833$n3624_1
.sym 36364 VexRiscv._zz_195_[8]
.sym 36365 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 36366 VexRiscv._zz_194_[9]
.sym 36372 $abc$38833$n5954_1
.sym 36373 $abc$38833$n5593_1
.sym 36375 VexRiscv.memory_arbitration_isValid
.sym 36376 $abc$38833$n5578
.sym 36377 VexRiscv.lastStagePc[19]
.sym 36378 VexRiscv._zz_79_[1]
.sym 36379 $abc$38833$n5958_1
.sym 36380 $abc$38833$n4340
.sym 36382 VexRiscv._zz_35_[1]
.sym 36383 $abc$38833$n5574_1
.sym 36384 $abc$38833$n6358_1
.sym 36385 VexRiscv._zz_163_[1]
.sym 36386 VexRiscv._zz_35_[19]
.sym 36388 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 36389 VexRiscv._zz_215_[1]
.sym 36391 $abc$38833$n2479
.sym 36393 $abc$38833$n5431
.sym 36396 $abc$38833$n5592
.sym 36398 $abc$38833$n4378_1
.sym 36399 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 36401 VexRiscv.execute_to_memory_IS_DIV
.sym 36402 $abc$38833$n5793_1
.sym 36403 VexRiscv.CsrPlugin_mepc[19]
.sym 36405 VexRiscv._zz_79_[1]
.sym 36406 $abc$38833$n5593_1
.sym 36407 $abc$38833$n5574_1
.sym 36411 VexRiscv._zz_215_[1]
.sym 36413 $abc$38833$n6358_1
.sym 36414 VexRiscv._zz_163_[1]
.sym 36417 VexRiscv.CsrPlugin_mepc[19]
.sym 36418 VexRiscv.lastStagePc[19]
.sym 36420 $abc$38833$n2479
.sym 36423 $abc$38833$n5592
.sym 36424 $abc$38833$n5578
.sym 36425 VexRiscv._zz_35_[1]
.sym 36430 VexRiscv._zz_35_[1]
.sym 36431 $abc$38833$n5954_1
.sym 36432 $abc$38833$n5958_1
.sym 36435 VexRiscv._zz_35_[19]
.sym 36437 $abc$38833$n5793_1
.sym 36438 $abc$38833$n5578
.sym 36441 VexRiscv.execute_to_memory_IS_DIV
.sym 36442 VexRiscv.memory_arbitration_isValid
.sym 36443 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 36444 $abc$38833$n5431
.sym 36447 $abc$38833$n4378_1
.sym 36448 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 36449 $abc$38833$n4340
.sym 36452 por_clk
.sym 36454 $abc$38833$n5456_1
.sym 36455 basesoc_timer0_value_status[10]
.sym 36456 $abc$38833$n5459_1
.sym 36457 $abc$38833$n2479
.sym 36458 basesoc_timer0_value_status[31]
.sym 36459 $abc$38833$n6041_1
.sym 36460 basesoc_timer0_value_status[7]
.sym 36461 basesoc_timer0_value_status[26]
.sym 36466 VexRiscv._zz_79_[1]
.sym 36467 VexRiscv._zz_151_[27]
.sym 36468 VexRiscv._zz_193_[28]
.sym 36469 $abc$38833$n5574_1
.sym 36470 basesoc_uart_phy_storage[19]
.sym 36471 VexRiscv._zz_163_[1]
.sym 36472 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 36473 $abc$38833$n6006_1
.sym 36475 VexRiscv._zz_194_[17]
.sym 36476 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 36477 VexRiscv._zz_194_[28]
.sym 36478 $abc$38833$n5825_1
.sym 36479 $abc$38833$n4241_1
.sym 36480 VexRiscv._zz_316_[28]
.sym 36481 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 36482 $abc$38833$n5565_1
.sym 36483 basesoc_timer0_reload_storage[1]
.sym 36484 $abc$38833$n3634_1
.sym 36485 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 36487 basesoc_timer0_value[26]
.sym 36488 basesoc_uart_phy_storage[8]
.sym 36489 $abc$38833$n5580
.sym 36495 VexRiscv._zz_214_[1]
.sym 36496 VexRiscv._zz_79_[1]
.sym 36497 $abc$38833$n5954_1
.sym 36499 $abc$38833$n3386_1
.sym 36501 basesoc_dat_w[7]
.sym 36502 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 36503 VexRiscv._zz_79_[22]
.sym 36505 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 36506 $abc$38833$n2127
.sym 36507 $abc$38833$n6043_1
.sym 36508 $abc$38833$n5950_1
.sym 36509 $abc$38833$n5462_1
.sym 36510 VexRiscv.memory_arbitration_isValid
.sym 36513 $abc$38833$n5459_1
.sym 36515 $abc$38833$n5458_1
.sym 36517 $abc$38833$n6423_1
.sym 36518 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 36519 $abc$38833$n5959_1
.sym 36521 VexRiscv.execute_to_memory_IS_DIV
.sym 36522 $abc$38833$n5461_1
.sym 36523 VexRiscv._zz_163_[1]
.sym 36525 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 36528 $abc$38833$n5950_1
.sym 36530 VexRiscv._zz_214_[1]
.sym 36531 VexRiscv._zz_163_[1]
.sym 36534 VexRiscv._zz_79_[22]
.sym 36535 $abc$38833$n5954_1
.sym 36536 $abc$38833$n6043_1
.sym 36537 $abc$38833$n6423_1
.sym 36540 VexRiscv.memory_arbitration_isValid
.sym 36541 VexRiscv.execute_to_memory_IS_DIV
.sym 36542 $abc$38833$n5461_1
.sym 36543 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 36546 $abc$38833$n5462_1
.sym 36547 $abc$38833$n3386_1
.sym 36548 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 36552 $abc$38833$n3386_1
.sym 36554 $abc$38833$n5459_1
.sym 36555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 36561 basesoc_dat_w[7]
.sym 36564 VexRiscv.memory_arbitration_isValid
.sym 36565 VexRiscv.execute_to_memory_IS_DIV
.sym 36566 $abc$38833$n5458_1
.sym 36567 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 36570 VexRiscv._zz_79_[1]
.sym 36572 $abc$38833$n5959_1
.sym 36573 $abc$38833$n6423_1
.sym 36574 $abc$38833$n2127
.sym 36575 por_clk
.sym 36576 sys_rst_$glb_sr
.sym 36577 VexRiscv._zz_35_[27]
.sym 36578 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 36579 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 36580 $abc$38833$n5429
.sym 36581 VexRiscv._zz_36_[18]
.sym 36582 $abc$38833$n5455_1
.sym 36583 $abc$38833$n5825_1
.sym 36584 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 36585 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 36586 $abc$38833$n6041_1
.sym 36589 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 36590 VexRiscv._zz_316_[27]
.sym 36591 basesoc_ctrl_storage[7]
.sym 36592 $abc$38833$n2479
.sym 36593 $abc$38833$n5921_1
.sym 36594 basesoc_timer0_value_status[26]
.sym 36597 VexRiscv._zz_35_[30]
.sym 36598 $abc$38833$n5578
.sym 36599 VexRiscv.memory_arbitration_isValid
.sym 36600 VexRiscv._zz_194_[29]
.sym 36601 basesoc_uart_phy_storage[16]
.sym 36602 VexRiscv._zz_194_[8]
.sym 36603 $PACKER_VCC_NET
.sym 36607 basesoc_timer0_value[7]
.sym 36608 $abc$38833$n90
.sym 36609 basesoc_timer0_value_status[7]
.sym 36610 VexRiscv._zz_35_[27]
.sym 36619 $abc$38833$n5827_1
.sym 36620 $abc$38833$n149
.sym 36622 VexRiscv._zz_36_[15]
.sym 36626 $abc$38833$n5428
.sym 36627 $abc$38833$n3386_1
.sym 36631 VexRiscv._zz_215_[15]
.sym 36632 $abc$38833$n6358_1
.sym 36633 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 36634 VexRiscv._zz_79_[22]
.sym 36635 $abc$38833$n3624_1
.sym 36636 VexRiscv._zz_163_[15]
.sym 36637 $abc$38833$n5429
.sym 36638 VexRiscv._zz_36_[18]
.sym 36639 $abc$38833$n4241_1
.sym 36642 VexRiscv._zz_214_[15]
.sym 36643 VexRiscv.execute_to_memory_IS_DIV
.sym 36644 VexRiscv.memory_arbitration_isValid
.sym 36645 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 36646 $abc$38833$n5950_1
.sym 36647 $abc$38833$n6374
.sym 36648 $abc$38833$n5574_1
.sym 36649 $abc$38833$n6377
.sym 36651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 36653 $abc$38833$n3386_1
.sym 36654 $abc$38833$n5429
.sym 36657 $abc$38833$n5574_1
.sym 36659 $abc$38833$n5827_1
.sym 36660 VexRiscv._zz_79_[22]
.sym 36663 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 36664 VexRiscv.memory_arbitration_isValid
.sym 36665 VexRiscv.execute_to_memory_IS_DIV
.sym 36666 $abc$38833$n5428
.sym 36669 $abc$38833$n5950_1
.sym 36670 VexRiscv._zz_163_[15]
.sym 36671 VexRiscv._zz_214_[15]
.sym 36675 $abc$38833$n6374
.sym 36676 $abc$38833$n3624_1
.sym 36677 $abc$38833$n6377
.sym 36678 $abc$38833$n4241_1
.sym 36684 VexRiscv._zz_36_[15]
.sym 36687 VexRiscv._zz_215_[15]
.sym 36689 VexRiscv._zz_163_[15]
.sym 36690 $abc$38833$n6358_1
.sym 36696 VexRiscv._zz_36_[18]
.sym 36697 $abc$38833$n149
.sym 36698 por_clk
.sym 36700 VexRiscv._zz_199_[15]
.sym 36701 VexRiscv._zz_36_[29]
.sym 36702 VexRiscv.decode_to_execute_RS2[15]
.sym 36703 VexRiscv._zz_199_[18]
.sym 36704 VexRiscv.decode_to_execute_RS2[18]
.sym 36705 $abc$38833$n6013_1
.sym 36706 VexRiscv.decode_to_execute_RS2[20]
.sym 36707 VexRiscv._zz_199_[20]
.sym 36709 VexRiscv.execute_to_memory_IS_DIV
.sym 36712 basesoc_ctrl_storage[31]
.sym 36713 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 36714 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 36715 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36716 $abc$38833$n3634_1
.sym 36717 $abc$38833$n3386_1
.sym 36718 basesoc_timer0_reload_storage[0]
.sym 36720 VexRiscv._zz_316_[18]
.sym 36722 basesoc_uart_phy_storage[23]
.sym 36723 $abc$38833$n3386_1
.sym 36725 VexRiscv.decode_to_execute_RS2[18]
.sym 36727 VexRiscv._zz_195_[7]
.sym 36728 VexRiscv._zz_214_[20]
.sym 36729 VexRiscv._zz_199_[29]
.sym 36731 VexRiscv._zz_199_[20]
.sym 36733 VexRiscv._zz_194_[10]
.sym 36734 VexRiscv._zz_215_[20]
.sym 36742 $abc$38833$n6026_1
.sym 36744 $abc$38833$n6015_1
.sym 36747 $abc$38833$n5574_1
.sym 36750 VexRiscv._zz_163_[20]
.sym 36751 VexRiscv._zz_35_[18]
.sym 36752 $abc$38833$n2158
.sym 36753 $abc$38833$n5782_1
.sym 36755 $abc$38833$n5756_1
.sym 36757 $abc$38833$n5954_1
.sym 36759 $abc$38833$n6423_1
.sym 36760 VexRiscv._zz_215_[20]
.sym 36761 $abc$38833$n3
.sym 36765 VexRiscv._zz_79_[15]
.sym 36766 $abc$38833$n5578
.sym 36767 $abc$38833$n11
.sym 36768 $abc$38833$n5755
.sym 36769 VexRiscv._zz_35_[15]
.sym 36770 $abc$38833$n6358_1
.sym 36774 $abc$38833$n6358_1
.sym 36775 VexRiscv._zz_215_[20]
.sym 36776 VexRiscv._zz_163_[20]
.sym 36780 $abc$38833$n11
.sym 36788 $abc$38833$n3
.sym 36792 VexRiscv._zz_79_[15]
.sym 36793 $abc$38833$n5574_1
.sym 36794 $abc$38833$n5756_1
.sym 36799 $abc$38833$n6015_1
.sym 36800 $abc$38833$n6423_1
.sym 36801 VexRiscv._zz_79_[15]
.sym 36804 VexRiscv._zz_35_[18]
.sym 36806 $abc$38833$n5782_1
.sym 36807 $abc$38833$n5578
.sym 36810 $abc$38833$n5954_1
.sym 36811 $abc$38833$n6026_1
.sym 36813 VexRiscv._zz_35_[18]
.sym 36817 $abc$38833$n5755
.sym 36818 VexRiscv._zz_35_[15]
.sym 36819 $abc$38833$n5578
.sym 36820 $abc$38833$n2158
.sym 36821 por_clk
.sym 36823 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 36824 $abc$38833$n5861_1
.sym 36825 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 36826 $abc$38833$n5803_1
.sym 36827 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 36828 $abc$38833$n6033_1
.sym 36829 $abc$38833$n5885_1
.sym 36830 VexRiscv._zz_36_[26]
.sym 36832 VexRiscv._zz_163_[15]
.sym 36836 VexRiscv.decode_to_execute_RS2[20]
.sym 36837 VexRiscv._zz_79_[15]
.sym 36838 VexRiscv._zz_253_[1]
.sym 36840 $abc$38833$n2158
.sym 36841 $abc$38833$n84
.sym 36842 VexRiscv._zz_162_[3]
.sym 36843 $abc$38833$n5954_1
.sym 36844 VexRiscv._zz_35_[26]
.sym 36845 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 36847 $abc$38833$n3
.sym 36848 VexRiscv._zz_35_[27]
.sym 36852 VexRiscv._zz_195_[8]
.sym 36853 $abc$38833$n5578
.sym 36856 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 36858 VexRiscv._zz_194_[9]
.sym 36864 $abc$38833$n5805_1
.sym 36865 $abc$38833$n5909_1
.sym 36867 $abc$38833$n6069_1
.sym 36868 $abc$38833$n5950_1
.sym 36873 VexRiscv._zz_36_[29]
.sym 36874 VexRiscv._zz_79_[25]
.sym 36875 $abc$38833$n5574_1
.sym 36876 $abc$38833$n5578
.sym 36877 $abc$38833$n5863_1
.sym 36880 VexRiscv._zz_163_[20]
.sym 36882 $abc$38833$n6035_1
.sym 36883 $abc$38833$n5955_1
.sym 36884 $abc$38833$n5873_1
.sym 36885 VexRiscv._zz_79_[20]
.sym 36887 VexRiscv._zz_36_[26]
.sym 36888 VexRiscv._zz_214_[20]
.sym 36892 $abc$38833$n5954_1
.sym 36893 $abc$38833$n6057_1
.sym 36894 $abc$38833$n5580
.sym 36895 $abc$38833$n6423_1
.sym 36898 $abc$38833$n6069_1
.sym 36899 VexRiscv._zz_36_[29]
.sym 36900 $abc$38833$n5955_1
.sym 36903 $abc$38833$n5955_1
.sym 36905 VexRiscv._zz_36_[26]
.sym 36906 $abc$38833$n6057_1
.sym 36909 VexRiscv._zz_163_[20]
.sym 36911 $abc$38833$n5950_1
.sym 36912 VexRiscv._zz_214_[20]
.sym 36915 $abc$38833$n5578
.sym 36916 $abc$38833$n5805_1
.sym 36917 VexRiscv._zz_79_[20]
.sym 36918 $abc$38833$n5574_1
.sym 36921 $abc$38833$n5873_1
.sym 36922 VexRiscv._zz_36_[26]
.sym 36924 $abc$38833$n5580
.sym 36928 $abc$38833$n5574_1
.sym 36929 VexRiscv._zz_79_[25]
.sym 36930 $abc$38833$n5863_1
.sym 36933 $abc$38833$n6035_1
.sym 36934 VexRiscv._zz_79_[20]
.sym 36935 $abc$38833$n6423_1
.sym 36936 $abc$38833$n5954_1
.sym 36939 $abc$38833$n5909_1
.sym 36941 $abc$38833$n5580
.sym 36942 VexRiscv._zz_36_[29]
.sym 36943 $abc$38833$n2420_$glb_ce
.sym 36944 por_clk
.sym 36946 $abc$38833$n6053_1
.sym 36947 $abc$38833$n92
.sym 36948 $abc$38833$n4588_1
.sym 36949 $abc$38833$n4585
.sym 36950 $abc$38833$n6061_1
.sym 36951 $abc$38833$n4587
.sym 36952 $abc$38833$n3
.sym 36953 $abc$38833$n4635
.sym 36958 VexRiscv._zz_199_[29]
.sym 36961 $abc$38833$n6069_1
.sym 36962 basesoc_uart_phy_storage[23]
.sym 36964 $abc$38833$n4274_1
.sym 36965 basesoc_uart_phy_storage[19]
.sym 36966 basesoc_uart_phy_rx_busy
.sym 36968 VexRiscv.decode_to_execute_RS2[26]
.sym 36971 $abc$38833$n4636_1
.sym 36981 $abc$38833$n92
.sym 36990 VexRiscv._zz_35_[25]
.sym 36993 $abc$38833$n6423_1
.sym 37008 VexRiscv._zz_35_[27]
.sym 37009 $abc$38833$n6055_1
.sym 37013 VexRiscv._zz_79_[25]
.sym 37017 $abc$38833$n5954_1
.sym 37020 $abc$38833$n6055_1
.sym 37021 $abc$38833$n5954_1
.sym 37022 $abc$38833$n6423_1
.sym 37023 VexRiscv._zz_79_[25]
.sym 37033 VexRiscv._zz_35_[27]
.sym 37038 VexRiscv._zz_35_[25]
.sym 37067 por_clk
.sym 37068 VexRiscv.reset_$glb_sr
.sym 37070 $abc$38833$n4584_1
.sym 37071 VexRiscv._zz_194_[25]
.sym 37072 $abc$38833$n2170
.sym 37073 VexRiscv._zz_194_[8]
.sym 37074 VexRiscv._zz_194_[9]
.sym 37076 $abc$38833$n3503
.sym 37082 basesoc_uart_eventmanager_status_w[0]
.sym 37085 $abc$38833$n5954_1
.sym 37086 VexRiscv._zz_35_[25]
.sym 37089 basesoc_ctrl_reset_reset_r
.sym 37092 VexRiscv._zz_194_[7]
.sym 37094 VexRiscv._zz_194_[8]
.sym 37111 basesoc_uart_phy_tx_bitcount[0]
.sym 37112 $abc$38833$n2188
.sym 37115 $abc$38833$n2176
.sym 37116 $abc$38833$n3506
.sym 37123 basesoc_uart_phy_uart_clk_txen
.sym 37124 basesoc_uart_phy_tx_busy
.sym 37131 $abc$38833$n5590
.sym 37141 $abc$38833$n3503
.sym 37155 $abc$38833$n3503
.sym 37156 $abc$38833$n5590
.sym 37161 basesoc_uart_phy_tx_busy
.sym 37162 basesoc_uart_phy_uart_clk_txen
.sym 37163 basesoc_uart_phy_tx_bitcount[0]
.sym 37164 $abc$38833$n3503
.sym 37173 basesoc_uart_phy_tx_busy
.sym 37174 basesoc_uart_phy_uart_clk_txen
.sym 37175 basesoc_uart_phy_tx_bitcount[0]
.sym 37176 $abc$38833$n3506
.sym 37182 $abc$38833$n2176
.sym 37189 $abc$38833$n2188
.sym 37190 por_clk
.sym 37191 sys_rst_$glb_sr
.sym 37194 basesoc_timer0_load_storage[29]
.sym 37206 $abc$38833$n5590
.sym 37207 $abc$38833$n2170
.sym 37209 $abc$38833$n3503
.sym 37210 VexRiscv._zz_319_
.sym 37211 $abc$38833$n2176
.sym 37212 $abc$38833$n3506
.sym 37215 VexRiscv._zz_194_[25]
.sym 37220 VexRiscv._zz_194_[8]
.sym 37327 basesoc_uart_tx_fifo_produce[0]
.sym 37419 $abc$38833$n2366
.sym 37422 spiflash_counter[1]
.sym 37437 $abc$38833$n3950
.sym 37459 $abc$38833$n2349
.sym 37465 spiflash_bus_dat_r[24]
.sym 37466 $abc$38833$n3595_1
.sym 37468 spiflash_bus_dat_r[26]
.sym 37474 spiflash_counter[2]
.sym 37478 spiflash_counter[3]
.sym 37482 spiflash_bus_dat_r[30]
.sym 37483 spiflash_bus_dat_r[27]
.sym 37485 spiflash_bus_dat_r[29]
.sym 37488 spiflash_counter[1]
.sym 37493 spiflash_bus_dat_r[24]
.sym 37498 spiflash_bus_dat_r[29]
.sym 37502 spiflash_bus_dat_r[26]
.sym 37510 spiflash_bus_dat_r[27]
.sym 37514 spiflash_counter[1]
.sym 37515 spiflash_counter[2]
.sym 37517 spiflash_counter[3]
.sym 37526 spiflash_counter[1]
.sym 37527 spiflash_counter[3]
.sym 37528 $abc$38833$n3595_1
.sym 37529 spiflash_counter[2]
.sym 37533 spiflash_bus_dat_r[30]
.sym 37536 $abc$38833$n2349
.sym 37537 por_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 VexRiscv.lastStagePc[7]
.sym 37545 VexRiscv.lastStagePc[10]
.sym 37546 $abc$38833$n15
.sym 37547 $abc$38833$n3612_1
.sym 37548 $abc$38833$n3608_1
.sym 37550 $abc$38833$n4354_1
.sym 37554 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 37555 spiflash_bus_dat_r[25]
.sym 37556 $abc$38833$n6144_1
.sym 37557 $abc$38833$n2349
.sym 37558 spiflash_bus_dat_r[26]
.sym 37559 spiflash_counter[0]
.sym 37560 $abc$38833$n6148_1
.sym 37561 $abc$38833$n147
.sym 37562 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 37563 $abc$38833$n5297
.sym 37564 spiflash_bus_dat_r[18]
.sym 37565 spiflash_bus_dat_r[24]
.sym 37568 $abc$38833$n149
.sym 37571 $abc$38833$n2694
.sym 37585 $abc$38833$n149
.sym 37586 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 37587 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 37592 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 37594 VexRiscv.lastStagePc[10]
.sym 37597 $abc$38833$n3600_1
.sym 37598 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 37602 VexRiscv.CsrPlugin_mepc[5]
.sym 37605 spiflash_bus_dat_r[14]
.sym 37609 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 37613 $abc$38833$n2366
.sym 37620 spiflash_bus_dat_r[26]
.sym 37622 spiflash_counter[4]
.sym 37624 $abc$38833$n3346
.sym 37625 slave_sel_r[1]
.sym 37626 $abc$38833$n5095_1
.sym 37628 spiflash_counter[5]
.sym 37629 $abc$38833$n3595_1
.sym 37630 spiflash_bus_dat_r[18]
.sym 37631 spiflash_counter[0]
.sym 37632 spiflash_counter[7]
.sym 37633 $abc$38833$n3345_1
.sym 37634 $abc$38833$n6168_1
.sym 37635 spiflash_counter[6]
.sym 37638 $abc$38833$n6152
.sym 37641 $abc$38833$n3608_1
.sym 37644 $abc$38833$n3347_1
.sym 37649 $abc$38833$n147
.sym 37653 spiflash_counter[6]
.sym 37654 spiflash_counter[5]
.sym 37655 spiflash_counter[4]
.sym 37656 spiflash_counter[7]
.sym 37659 $abc$38833$n3347_1
.sym 37660 spiflash_counter[0]
.sym 37665 $abc$38833$n3595_1
.sym 37667 $abc$38833$n3346
.sym 37671 slave_sel_r[1]
.sym 37672 $abc$38833$n6152
.sym 37673 spiflash_bus_dat_r[18]
.sym 37677 spiflash_counter[6]
.sym 37679 $abc$38833$n3345_1
.sym 37680 spiflash_counter[7]
.sym 37684 $abc$38833$n3346
.sym 37686 spiflash_counter[0]
.sym 37689 spiflash_bus_dat_r[26]
.sym 37690 slave_sel_r[1]
.sym 37692 $abc$38833$n6168_1
.sym 37695 $abc$38833$n3608_1
.sym 37698 $abc$38833$n5095_1
.sym 37700 por_clk
.sym 37701 $abc$38833$n147
.sym 37702 VexRiscv.CsrPlugin_mtval[21]
.sym 37703 VexRiscv.CsrPlugin_mtval[24]
.sym 37704 $abc$38833$n2340
.sym 37705 VexRiscv.CsrPlugin_mtval[13]
.sym 37706 VexRiscv.CsrPlugin_mtval[12]
.sym 37707 VexRiscv.CsrPlugin_mtval[17]
.sym 37708 VexRiscv.CsrPlugin_mtval[6]
.sym 37713 VexRiscv._zz_122_
.sym 37714 array_muxed0[12]
.sym 37715 VexRiscv.CsrPlugin_mepc[4]
.sym 37716 spiflash_bus_dat_r[15]
.sym 37717 $abc$38833$n15
.sym 37718 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 37719 spiflash_miso1
.sym 37720 $abc$38833$n2479
.sym 37721 slave_sel_r[1]
.sym 37722 $abc$38833$n2399
.sym 37723 spiflash_counter[5]
.sym 37724 VexRiscv.CsrPlugin_mepc[7]
.sym 37725 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 37726 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 37728 VexRiscv._zz_192_
.sym 37729 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 37730 $abc$38833$n3612_1
.sym 37731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 37732 $abc$38833$n3608_1
.sym 37733 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 37734 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 37735 $abc$38833$n6146_1
.sym 37736 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 37737 $abc$38833$n5475
.sym 37746 $abc$38833$n6146_1
.sym 37747 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 37749 spiflash_bus_dat_r[31]
.sym 37751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 37752 $abc$38833$n2479
.sym 37754 VexRiscv.lastStagePc[5]
.sym 37756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 37758 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 37760 $abc$38833$n6144_1
.sym 37761 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 37762 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 37763 $abc$38833$n147
.sym 37764 $abc$38833$n151
.sym 37765 VexRiscv._zz_192_
.sym 37767 VexRiscv.CsrPlugin_mepc[5]
.sym 37768 slave_sel_r[1]
.sym 37769 $abc$38833$n6178_1
.sym 37770 spiflash_bus_dat_r[14]
.sym 37772 slave_sel_r[1]
.sym 37773 VexRiscv._zz_192_
.sym 37774 spiflash_bus_dat_r[15]
.sym 37776 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 37777 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 37778 VexRiscv._zz_192_
.sym 37779 $abc$38833$n151
.sym 37783 spiflash_bus_dat_r[31]
.sym 37784 $abc$38833$n6178_1
.sym 37785 slave_sel_r[1]
.sym 37788 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 37789 VexRiscv._zz_192_
.sym 37790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 37791 $abc$38833$n151
.sym 37795 VexRiscv.lastStagePc[5]
.sym 37796 VexRiscv.CsrPlugin_mepc[5]
.sym 37797 $abc$38833$n2479
.sym 37800 VexRiscv._zz_192_
.sym 37801 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 37802 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 37803 $abc$38833$n151
.sym 37806 $abc$38833$n6144_1
.sym 37807 spiflash_bus_dat_r[14]
.sym 37809 slave_sel_r[1]
.sym 37812 slave_sel_r[1]
.sym 37813 $abc$38833$n6146_1
.sym 37814 spiflash_bus_dat_r[15]
.sym 37823 por_clk
.sym 37824 $abc$38833$n147
.sym 37825 $abc$38833$n4481
.sym 37826 $abc$38833$n4467
.sym 37827 $abc$38833$n4014
.sym 37828 $abc$38833$n4494_1
.sym 37829 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 37830 $abc$38833$n4455
.sym 37831 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37832 $abc$38833$n4482_1
.sym 37834 $abc$38833$n2479
.sym 37835 $abc$38833$n2479
.sym 37837 VexRiscv._zz_334_
.sym 37838 array_muxed0[8]
.sym 37839 array_muxed0[7]
.sym 37840 VexRiscv.CsrPlugin_mtval[13]
.sym 37841 VexRiscv._zz_41_[16]
.sym 37842 VexRiscv.CsrPlugin_mie_MSIE
.sym 37843 array_muxed1[30]
.sym 37844 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 37845 VexRiscv._zz_10_[1]
.sym 37846 VexRiscv.lastStagePc[11]
.sym 37847 VexRiscv.CsrPlugin_mepc[12]
.sym 37848 $abc$38833$n3954
.sym 37849 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 37850 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 37851 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 37852 $PACKER_VCC_NET
.sym 37853 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 37854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 37855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 37856 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 37857 $abc$38833$n2694
.sym 37858 VexRiscv.CsrPlugin_mepc[25]
.sym 37859 array_muxed1[19]
.sym 37867 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 37868 $abc$38833$n2468
.sym 37869 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 37870 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 37871 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 37873 $abc$38833$n4445
.sym 37874 $abc$38833$n151
.sym 37875 $abc$38833$n4446
.sym 37876 $abc$38833$n4469
.sym 37880 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 37881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 37882 $abc$38833$n4481
.sym 37884 $abc$38833$n6350_1
.sym 37886 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 37887 VexRiscv._zz_190_
.sym 37888 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37889 $abc$38833$n4466
.sym 37891 $abc$38833$n4467
.sym 37892 $abc$38833$n4470_1
.sym 37897 $abc$38833$n4482_1
.sym 37899 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37900 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 37901 $abc$38833$n6350_1
.sym 37902 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 37906 $abc$38833$n4481
.sym 37908 $abc$38833$n4482_1
.sym 37911 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 37912 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 37913 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37914 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 37918 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37920 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 37923 $abc$38833$n4467
.sym 37924 $abc$38833$n4466
.sym 37929 $abc$38833$n4470_1
.sym 37931 $abc$38833$n4469
.sym 37935 $abc$38833$n4446
.sym 37936 $abc$38833$n4445
.sym 37941 $abc$38833$n151
.sym 37942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 37943 VexRiscv._zz_190_
.sym 37944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 37945 $abc$38833$n2468
.sym 37946 por_clk
.sym 37948 $abc$38833$n4054_1
.sym 37949 $abc$38833$n4030_1
.sym 37950 $abc$38833$n4027_1
.sym 37951 array_muxed1[19]
.sym 37952 $abc$38833$n4026_1
.sym 37953 $abc$38833$n4031_1
.sym 37954 $abc$38833$n4055
.sym 37955 $abc$38833$n4015
.sym 37957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 37958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 37960 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 37961 VexRiscv.CsrPlugin_mtval[14]
.sym 37962 $abc$38833$n3953
.sym 37963 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 37964 $abc$38833$n2482
.sym 37965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 37968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 37969 $abc$38833$n3950
.sym 37970 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 37971 $abc$38833$n4446
.sym 37972 $abc$38833$n149
.sym 37973 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 37974 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 37976 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 37977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 37978 $abc$38833$n4455
.sym 37979 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 37981 $abc$38833$n3954
.sym 37982 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 37983 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 37991 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38001 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38002 VexRiscv._zz_122_
.sym 38003 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 38007 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 38008 VexRiscv._zz_122_
.sym 38009 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 38010 $abc$38833$n3102
.sym 38011 $abc$38833$n3418_1
.sym 38012 $PACKER_VCC_NET
.sym 38015 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 38016 $abc$38833$n3951
.sym 38017 $abc$38833$n3952_1
.sym 38018 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 38019 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38021 $nextpnr_ICESTORM_LC_15$O
.sym 38023 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38027 $auto$alumacc.cc:474:replace_alu$3911.C[3]
.sym 38029 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38030 $PACKER_VCC_NET
.sym 38033 $auto$alumacc.cc:474:replace_alu$3911.C[4]
.sym 38035 $PACKER_VCC_NET
.sym 38036 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 38037 $auto$alumacc.cc:474:replace_alu$3911.C[3]
.sym 38040 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 38042 $PACKER_VCC_NET
.sym 38043 $auto$alumacc.cc:474:replace_alu$3911.C[4]
.sym 38047 $abc$38833$n3102
.sym 38052 $abc$38833$n3952_1
.sym 38053 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 38054 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 38055 $abc$38833$n3951
.sym 38058 $abc$38833$n3418_1
.sym 38059 $abc$38833$n3102
.sym 38061 VexRiscv._zz_122_
.sym 38064 $abc$38833$n3952_1
.sym 38065 $abc$38833$n3951
.sym 38066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38067 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 38068 $abc$38833$n2420_$glb_ce
.sym 38069 por_clk
.sym 38070 VexRiscv._zz_122_
.sym 38071 $abc$38833$n4045_1
.sym 38072 $abc$38833$n4067
.sym 38073 $abc$38833$n4053
.sym 38074 $abc$38833$n3951
.sym 38075 $abc$38833$n3952_1
.sym 38076 $abc$38833$n4066_1
.sym 38077 $abc$38833$n4047_1
.sym 38078 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 38084 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 38085 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38086 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 38087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 38088 basesoc_vexriscv_ibus_adr[6]
.sym 38089 VexRiscv._zz_170_[1]
.sym 38090 $abc$38833$n151
.sym 38091 VexRiscv._zz_192_
.sym 38093 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38094 VexRiscv._zz_192_
.sym 38095 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 38096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 38097 $abc$38833$n3418_1
.sym 38098 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 38099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 38100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 38101 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38102 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 38103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38104 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38105 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 38106 $abc$38833$n3600_1
.sym 38114 $abc$38833$n2482
.sym 38115 $abc$38833$n3951
.sym 38117 $abc$38833$n3950
.sym 38118 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38121 VexRiscv._zz_335_
.sym 38122 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 38123 $abc$38833$n3951
.sym 38125 $abc$38833$n3953
.sym 38126 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 38127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38128 VexRiscv.CsrPlugin_mepc[25]
.sym 38131 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 38132 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 38137 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 38138 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 38139 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38140 $abc$38833$n3952_1
.sym 38142 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 38143 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38145 $abc$38833$n3953
.sym 38146 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 38147 VexRiscv.CsrPlugin_mepc[25]
.sym 38148 $abc$38833$n3950
.sym 38151 $abc$38833$n3952_1
.sym 38152 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38153 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 38154 $abc$38833$n3951
.sym 38157 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38158 $abc$38833$n3951
.sym 38159 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38160 $abc$38833$n3952_1
.sym 38163 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 38164 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38165 $abc$38833$n3952_1
.sym 38166 $abc$38833$n3951
.sym 38169 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 38170 $abc$38833$n3952_1
.sym 38171 $abc$38833$n3951
.sym 38172 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 38175 $abc$38833$n3951
.sym 38176 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38177 $abc$38833$n3952_1
.sym 38178 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38181 $abc$38833$n3951
.sym 38182 $abc$38833$n3952_1
.sym 38183 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 38184 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 38188 VexRiscv._zz_335_
.sym 38191 $abc$38833$n2482
.sym 38192 por_clk
.sym 38195 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 38196 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 38197 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 38198 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 38199 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 38200 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 38201 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 38203 basesoc_counter[0]
.sym 38204 basesoc_counter[0]
.sym 38205 $abc$38833$n5375
.sym 38206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 38207 grant
.sym 38208 $abc$38833$n3950
.sym 38209 $abc$38833$n3951
.sym 38210 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 38211 $abc$38833$n3623_1
.sym 38212 $abc$38833$n3954
.sym 38213 $abc$38833$n3953
.sym 38214 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 38217 VexRiscv._zz_335_
.sym 38218 $abc$38833$n5475
.sym 38219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 38220 VexRiscv._zz_192_
.sym 38221 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 38222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 38223 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38224 $abc$38833$n2482
.sym 38225 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 38226 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 38228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 38229 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 38235 $abc$38833$n4019
.sym 38236 $abc$38833$n3954
.sym 38237 $abc$38833$n2419
.sym 38238 $abc$38833$n3951
.sym 38239 $abc$38833$n3952_1
.sym 38242 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 38243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 38244 $abc$38833$n4007
.sym 38246 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 38247 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38248 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 38251 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 38252 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 38257 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 38258 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 38260 $abc$38833$n3855
.sym 38261 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 38262 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 38265 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 38266 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 38268 $abc$38833$n3952_1
.sym 38269 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 38270 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 38271 $abc$38833$n3951
.sym 38274 $abc$38833$n3951
.sym 38275 $abc$38833$n3952_1
.sym 38276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 38277 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 38280 $abc$38833$n3952_1
.sym 38281 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 38282 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 38283 $abc$38833$n3951
.sym 38286 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 38287 $abc$38833$n3952_1
.sym 38288 $abc$38833$n3951
.sym 38289 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 38292 $abc$38833$n4019
.sym 38293 $abc$38833$n3954
.sym 38294 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 38298 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 38299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 38300 $abc$38833$n3951
.sym 38301 $abc$38833$n3952_1
.sym 38306 $abc$38833$n3855
.sym 38307 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 38310 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38312 $abc$38833$n3954
.sym 38313 $abc$38833$n4007
.sym 38314 $abc$38833$n2419
.sym 38315 por_clk
.sym 38316 VexRiscv.reset_$glb_sr
.sym 38317 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 38318 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 38319 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 38320 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 38321 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 38322 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 38323 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 38324 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 38325 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 38327 basesoc_uart_phy_storage[2]
.sym 38328 grant
.sym 38329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 38330 $abc$38833$n3953
.sym 38331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 38332 $abc$38833$n2482
.sym 38333 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 38334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 38335 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 38336 array_muxed0[11]
.sym 38337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 38338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 38339 $abc$38833$n4018
.sym 38340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 38341 $abc$38833$n3312
.sym 38342 VexRiscv.CsrPlugin_mepc[25]
.sym 38343 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 38344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 38345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 38347 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 38348 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38349 $abc$38833$n2694
.sym 38350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 38351 $abc$38833$n4340
.sym 38352 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 38361 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 38362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 38363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38364 VexRiscv.CsrPlugin_mepc[18]
.sym 38365 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 38368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38369 $abc$38833$n2482
.sym 38371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38377 $abc$38833$n3414_1
.sym 38380 $abc$38833$n3950
.sym 38382 $abc$38833$n3953
.sym 38384 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 38385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38387 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 38388 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 38391 VexRiscv.CsrPlugin_mepc[18]
.sym 38392 $abc$38833$n3953
.sym 38393 $abc$38833$n3950
.sym 38394 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 38398 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38399 $abc$38833$n3414_1
.sym 38400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38405 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 38409 $abc$38833$n3414_1
.sym 38411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38416 $abc$38833$n3414_1
.sym 38417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38421 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 38427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 38428 $abc$38833$n3414_1
.sym 38430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 38435 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 38437 $abc$38833$n2482
.sym 38438 por_clk
.sym 38440 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 38441 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 38442 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 38443 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 38444 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 38445 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 38446 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 38447 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 38449 $abc$38833$n3624_1
.sym 38450 $abc$38833$n3624_1
.sym 38451 VexRiscv.decode_to_execute_RS2[20]
.sym 38452 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 38453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 38454 VexRiscv.execute_arbitration_isValid
.sym 38455 $abc$38833$n2482
.sym 38456 VexRiscv.decode_to_execute_RS2[23]
.sym 38457 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 38458 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38459 VexRiscv._zz_190_
.sym 38460 $abc$38833$n3267
.sym 38461 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 38462 VexRiscv._zz_287_[3]
.sym 38463 basesoc_vexriscv_ibus_adr[11]
.sym 38464 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 38465 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 38466 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 38467 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 38468 $abc$38833$n5800_1
.sym 38469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 38470 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 38473 VexRiscv.CsrPlugin_mepc[20]
.sym 38474 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 38475 $abc$38833$n149
.sym 38482 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 38487 $abc$38833$n3414_1
.sym 38488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 38489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38490 basesoc_vexriscv_dbus_adr[19]
.sym 38493 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 38495 VexRiscv._zz_122_
.sym 38498 $abc$38833$n3855
.sym 38500 $abc$38833$n149
.sym 38501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 38504 basesoc_vexriscv_ibus_adr[19]
.sym 38505 $abc$38833$n3699_1
.sym 38506 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 38509 grant
.sym 38510 $abc$38833$n3696
.sym 38511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 38512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 38515 $abc$38833$n3699_1
.sym 38516 $abc$38833$n3696
.sym 38517 $abc$38833$n149
.sym 38521 $abc$38833$n3414_1
.sym 38522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 38523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 38526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 38528 $abc$38833$n3414_1
.sym 38529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38532 VexRiscv._zz_122_
.sym 38534 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 38538 $abc$38833$n3414_1
.sym 38539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 38544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 38546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38547 $abc$38833$n3414_1
.sym 38550 basesoc_vexriscv_dbus_adr[19]
.sym 38551 basesoc_vexriscv_ibus_adr[19]
.sym 38553 grant
.sym 38556 $abc$38833$n3855
.sym 38558 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 38561 por_clk
.sym 38562 VexRiscv.reset_$glb_sr
.sym 38563 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 38564 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 38565 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 38566 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 38567 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 38568 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 38569 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 38570 spiflash_bus_ack
.sym 38573 $abc$38833$n5658_1
.sym 38574 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 38575 VexRiscv.memory_arbitration_isValid
.sym 38576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 38577 $abc$38833$n3768
.sym 38578 $abc$38833$n4175_1
.sym 38579 VexRiscv.decode_to_execute_IS_MUL
.sym 38580 $abc$38833$n4178_1
.sym 38581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 38582 VexRiscv._zz_192_
.sym 38583 $abc$38833$n3624_1
.sym 38584 $abc$38833$n4461
.sym 38585 $abc$38833$n4175_1
.sym 38586 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 38587 $abc$38833$n5375
.sym 38588 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 38589 $abc$38833$n2399
.sym 38590 $abc$38833$n3386_1
.sym 38591 VexRiscv.CsrPlugin_mcause_interrupt
.sym 38592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 38593 $abc$38833$n2399
.sym 38594 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 38595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 38596 VexRiscv._zz_41_[12]
.sym 38597 VexRiscv._zz_129_[0]
.sym 38598 VexRiscv._zz_151_[2]
.sym 38604 VexRiscv._zz_129_[0]
.sym 38607 $abc$38833$n3766
.sym 38609 $abc$38833$n3844
.sym 38612 basesoc_vexriscv_dbus_adr[15]
.sym 38613 VexRiscv.decode_to_execute_RS2[8]
.sym 38614 VexRiscv._zz_35_[21]
.sym 38615 VexRiscv.CsrPlugin_mtval[2]
.sym 38616 $abc$38833$n4191_1
.sym 38618 $abc$38833$n3767_1
.sym 38619 $abc$38833$n3888
.sym 38620 basesoc_vexriscv_ibus_adr[15]
.sym 38622 $abc$38833$n3623_1
.sym 38624 $abc$38833$n4178_1
.sym 38625 $abc$38833$n3653
.sym 38626 $abc$38833$n3697
.sym 38627 VexRiscv.CsrPlugin_mepc[2]
.sym 38629 $abc$38833$n3764
.sym 38630 $abc$38833$n4175_1
.sym 38631 grant
.sym 38632 VexRiscv._zz_170_[0]
.sym 38633 $abc$38833$n3765_1
.sym 38634 VexRiscv._zz_170_[1]
.sym 38635 $abc$38833$n149
.sym 38638 VexRiscv._zz_35_[21]
.sym 38644 grant
.sym 38645 basesoc_vexriscv_dbus_adr[15]
.sym 38646 basesoc_vexriscv_ibus_adr[15]
.sym 38649 $abc$38833$n4178_1
.sym 38650 $abc$38833$n4175_1
.sym 38651 VexRiscv.CsrPlugin_mtval[2]
.sym 38652 VexRiscv.CsrPlugin_mepc[2]
.sym 38656 $abc$38833$n3888
.sym 38661 VexRiscv.decode_to_execute_RS2[8]
.sym 38662 VexRiscv._zz_170_[0]
.sym 38663 VexRiscv._zz_129_[0]
.sym 38664 VexRiscv._zz_170_[1]
.sym 38667 $abc$38833$n4191_1
.sym 38668 $abc$38833$n3623_1
.sym 38669 $abc$38833$n3844
.sym 38673 $abc$38833$n149
.sym 38675 $abc$38833$n3697
.sym 38676 $abc$38833$n3653
.sym 38679 $abc$38833$n3767_1
.sym 38680 $abc$38833$n3765_1
.sym 38681 $abc$38833$n3766
.sym 38682 $abc$38833$n3764
.sym 38684 por_clk
.sym 38685 VexRiscv.reset_$glb_sr
.sym 38686 $abc$38833$n4292_1
.sym 38687 $abc$38833$n4190_1
.sym 38688 VexRiscv._zz_200_[31]
.sym 38689 VexRiscv._zz_200_[29]
.sym 38690 VexRiscv._zz_200_[2]
.sym 38691 $abc$38833$n149
.sym 38692 VexRiscv._zz_314_[3]
.sym 38693 $abc$38833$n4284_1
.sym 38694 VexRiscv._zz_321_[20]
.sym 38696 $abc$38833$n4250_1
.sym 38697 VexRiscv.CsrPlugin_mtval[16]
.sym 38698 basesoc_vexriscv_dbus_adr[15]
.sym 38699 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 38700 VexRiscv._zz_35_[21]
.sym 38701 $abc$38833$n3766
.sym 38702 $abc$38833$n3764
.sym 38703 $abc$38833$n5580
.sym 38704 $abc$38833$n4883
.sym 38705 $abc$38833$n3844
.sym 38706 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 38707 VexRiscv._zz_287_[3]
.sym 38708 $abc$38833$n3953
.sym 38709 basesoc_vexriscv_dbus_adr[28]
.sym 38710 VexRiscv._zz_200_[25]
.sym 38711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 38712 VexRiscv._zz_192_
.sym 38713 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 38714 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 38715 $abc$38833$n5683
.sym 38716 $abc$38833$n4175_1
.sym 38717 $abc$38833$n2399
.sym 38718 VexRiscv._zz_170_[0]
.sym 38719 $abc$38833$n4181_1
.sym 38720 spiflash_bus_ack
.sym 38721 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 38728 $abc$38833$n5673_1
.sym 38729 VexRiscv._zz_170_[0]
.sym 38733 $abc$38833$n4337_1
.sym 38734 basesoc_vexriscv_dbus_cyc
.sym 38736 $abc$38833$n4190_1
.sym 38737 $abc$38833$n4189_1
.sym 38738 $abc$38833$n5651
.sym 38739 $abc$38833$n5664_1
.sym 38741 VexRiscv._zz_36_[8]
.sym 38742 VexRiscv._zz_151_[7]
.sym 38743 $abc$38833$n5580
.sym 38744 $abc$38833$n5565_1
.sym 38745 VexRiscv._zz_151_[18]
.sym 38746 VexRiscv._zz_170_[1]
.sym 38747 grant
.sym 38749 $abc$38833$n3634_1
.sym 38750 $abc$38833$n4250_1
.sym 38751 $abc$38833$n4188_1
.sym 38752 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 38753 $abc$38833$n3354_1
.sym 38754 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 38755 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38758 VexRiscv._zz_151_[2]
.sym 38760 VexRiscv._zz_170_[0]
.sym 38761 VexRiscv._zz_170_[1]
.sym 38762 VexRiscv._zz_151_[18]
.sym 38763 $abc$38833$n4250_1
.sym 38766 $abc$38833$n5664_1
.sym 38767 $abc$38833$n5580
.sym 38768 VexRiscv._zz_36_[8]
.sym 38774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 38778 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38779 VexRiscv._zz_151_[7]
.sym 38781 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 38786 $abc$38833$n4190_1
.sym 38787 $abc$38833$n4189_1
.sym 38790 $abc$38833$n5565_1
.sym 38791 $abc$38833$n3634_1
.sym 38792 $abc$38833$n5673_1
.sym 38793 $abc$38833$n5651
.sym 38796 VexRiscv._zz_170_[0]
.sym 38797 VexRiscv._zz_170_[1]
.sym 38798 VexRiscv._zz_151_[2]
.sym 38799 $abc$38833$n4188_1
.sym 38802 $abc$38833$n3354_1
.sym 38803 grant
.sym 38804 basesoc_vexriscv_dbus_cyc
.sym 38805 $abc$38833$n4337_1
.sym 38806 $abc$38833$n2420_$glb_ce
.sym 38807 por_clk
.sym 38809 $abc$38833$n5387_1
.sym 38810 $abc$38833$n5389_1
.sym 38811 $abc$38833$n5390
.sym 38812 $abc$38833$n5684_1
.sym 38813 $abc$38833$n5384
.sym 38814 $abc$38833$n2462
.sym 38815 VexRiscv._zz_200_[25]
.sym 38816 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 38817 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38818 $abc$38833$n5700_1
.sym 38820 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38821 VexRiscv._zz_314_[4]
.sym 38822 VexRiscv._zz_314_[3]
.sym 38823 VexRiscv.decode_to_execute_RS2[22]
.sym 38824 VexRiscv._zz_314_[7]
.sym 38825 VexRiscv.decode_to_execute_RS2[8]
.sym 38826 VexRiscv._zz_316_[2]
.sym 38827 $abc$38833$n4191_1
.sym 38828 $abc$38833$n4292_1
.sym 38829 $abc$38833$n5651
.sym 38830 basesoc_vexriscv_dbus_cyc
.sym 38831 basesoc_vexriscv_ibus_adr[12]
.sym 38832 $abc$38833$n5673_1
.sym 38833 VexRiscv._zz_199_[18]
.sym 38834 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 38835 $abc$38833$n3697
.sym 38836 VexRiscv._zz_193_[3]
.sym 38837 VexRiscv._zz_199_[15]
.sym 38838 $abc$38833$n4188_1
.sym 38839 $abc$38833$n149
.sym 38840 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38841 VexRiscv.CsrPlugin_mepc[25]
.sym 38842 VexRiscv._zz_319_
.sym 38843 $abc$38833$n4340
.sym 38844 $abc$38833$n3888
.sym 38850 $abc$38833$n4340
.sym 38852 VexRiscv._zz_316_[6]
.sym 38854 $abc$38833$n4376
.sym 38855 $abc$38833$n5659_1
.sym 38856 grant
.sym 38857 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 38858 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 38860 $abc$38833$n5640
.sym 38862 basesoc_vexriscv_dbus_cyc
.sym 38863 $abc$38833$n3354_1
.sym 38864 VexRiscv._zz_194_[7]
.sym 38867 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 38868 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38869 $abc$38833$n5684_1
.sym 38870 $abc$38833$n5565_1
.sym 38871 VexRiscv._zz_151_[8]
.sym 38872 $abc$38833$n5375
.sym 38873 basesoc_vexriscv_dbus_we
.sym 38876 $abc$38833$n3844
.sym 38877 $abc$38833$n3634_1
.sym 38878 $abc$38833$n5384
.sym 38879 $abc$38833$n3386_1
.sym 38883 $abc$38833$n3634_1
.sym 38884 $abc$38833$n5684_1
.sym 38885 $abc$38833$n5565_1
.sym 38886 $abc$38833$n5659_1
.sym 38889 $abc$38833$n5659_1
.sym 38890 $abc$38833$n3634_1
.sym 38891 $abc$38833$n5640
.sym 38892 $abc$38833$n5565_1
.sym 38896 $abc$38833$n3844
.sym 38901 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 38902 $abc$38833$n4340
.sym 38904 $abc$38833$n4376
.sym 38907 $abc$38833$n3386_1
.sym 38908 $abc$38833$n5384
.sym 38910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 38913 VexRiscv._zz_151_[8]
.sym 38914 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 38919 grant
.sym 38920 basesoc_vexriscv_dbus_we
.sym 38921 $abc$38833$n3354_1
.sym 38922 basesoc_vexriscv_dbus_cyc
.sym 38925 VexRiscv._zz_194_[7]
.sym 38926 $abc$38833$n5375
.sym 38928 VexRiscv._zz_316_[6]
.sym 38930 por_clk
.sym 38932 VexRiscv._zz_35_[5]
.sym 38933 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 38934 VexRiscv._zz_129_[2]
.sym 38935 $abc$38833$n4479
.sym 38936 $abc$38833$n5405
.sym 38937 VexRiscv._zz_41_[25]
.sym 38938 VexRiscv._zz_41_[7]
.sym 38939 $abc$38833$n5408
.sym 38940 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 38942 $abc$38833$n5407
.sym 38943 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 38944 VexRiscv._zz_316_[5]
.sym 38945 VexRiscv._zz_316_[9]
.sym 38946 $abc$38833$n4209_1
.sym 38947 VexRiscv._zz_194_[6]
.sym 38948 VexRiscv._zz_316_[6]
.sym 38949 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 38950 basesoc_vexriscv_dbus_cyc
.sym 38951 $abc$38833$n5631_1
.sym 38952 VexRiscv._zz_195_[7]
.sym 38953 VexRiscv._zz_194_[6]
.sym 38955 VexRiscv._zz_197_
.sym 38956 VexRiscv._zz_151_[18]
.sym 38957 basesoc_vexriscv_ibus_adr[18]
.sym 38958 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 38959 $abc$38833$n5800_1
.sym 38960 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 38961 VexRiscv._zz_321_[0]
.sym 38962 $abc$38833$n2462
.sym 38963 VexRiscv._zz_316_[3]
.sym 38964 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 38965 VexRiscv._zz_316_[4]
.sym 38966 VexRiscv.CsrPlugin_mepc[20]
.sym 38967 VexRiscv._zz_194_[20]
.sym 38973 $abc$38833$n3359_1
.sym 38976 $abc$38833$n3361
.sym 38978 VexRiscv._zz_316_[8]
.sym 38979 VexRiscv._zz_194_[9]
.sym 38982 spram_bus_ack
.sym 38986 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 38988 $abc$38833$n6106_1
.sym 38991 $abc$38833$n3360_1
.sym 38992 spiflash_bus_ack
.sym 38993 $abc$38833$n5405
.sym 38994 $abc$38833$n3386_1
.sym 38995 grant
.sym 38996 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 38998 basesoc_vexriscv_dbus_cyc
.sym 39000 $abc$38833$n5375
.sym 39001 $abc$38833$n3355
.sym 39002 basesoc_bus_wishbone_ack
.sym 39003 $abc$38833$n3352
.sym 39004 $abc$38833$n5408
.sym 39006 basesoc_bus_wishbone_ack
.sym 39008 spram_bus_ack
.sym 39009 spiflash_bus_ack
.sym 39013 $abc$38833$n6106_1
.sym 39015 spram_bus_ack
.sym 39018 VexRiscv._zz_194_[9]
.sym 39019 VexRiscv._zz_316_[8]
.sym 39020 $abc$38833$n5375
.sym 39024 $abc$38833$n3386_1
.sym 39025 $abc$38833$n5408
.sym 39027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 39030 $abc$38833$n3360_1
.sym 39031 $abc$38833$n3361
.sym 39033 $abc$38833$n3355
.sym 39036 $abc$38833$n3355
.sym 39037 $abc$38833$n3359_1
.sym 39038 $abc$38833$n3361
.sym 39039 $abc$38833$n3360_1
.sym 39042 basesoc_vexriscv_dbus_cyc
.sym 39043 $abc$38833$n3352
.sym 39044 grant
.sym 39048 $abc$38833$n3386_1
.sym 39050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 39051 $abc$38833$n5405
.sym 39053 por_clk
.sym 39054 sys_rst_$glb_sr
.sym 39055 VexRiscv._zz_36_[2]
.sym 39056 VexRiscv._zz_314_[5]
.sym 39057 VexRiscv._zz_314_[13]
.sym 39058 $abc$38833$n4257_1
.sym 39059 VexRiscv._zz_314_[10]
.sym 39060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 39061 VexRiscv._zz_151_[18]
.sym 39062 VexRiscv._zz_314_[16]
.sym 39063 $abc$38833$n147
.sym 39066 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 39067 VexRiscv.memory_arbitration_isValid
.sym 39068 VexRiscv._zz_316_[17]
.sym 39069 VexRiscv._zz_194_[12]
.sym 39070 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 39071 $abc$38833$n5705_1
.sym 39072 VexRiscv._zz_170_[1]
.sym 39073 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 39074 VexRiscv._zz_316_[19]
.sym 39075 $abc$38833$n4220_1
.sym 39076 VexRiscv._zz_287_[4]
.sym 39077 VexRiscv._zz_195_[8]
.sym 39078 VexRiscv._zz_129_[2]
.sym 39079 VexRiscv._zz_35_[10]
.sym 39080 VexRiscv._zz_314_[10]
.sym 39081 VexRiscv._zz_129_[0]
.sym 39082 VexRiscv.CsrPlugin_mcause_interrupt
.sym 39083 $abc$38833$n5375
.sym 39084 VexRiscv.execute_to_memory_IS_DIV
.sym 39085 VexRiscv._zz_151_[2]
.sym 39086 VexRiscv._zz_316_[11]
.sym 39087 VexRiscv._zz_194_[18]
.sym 39088 VexRiscv._zz_316_[7]
.sym 39089 $abc$38833$n2399
.sym 39090 VexRiscv._zz_193_[5]
.sym 39097 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 39098 $abc$38833$n3624_1
.sym 39100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 39101 $abc$38833$n5432
.sym 39102 $abc$38833$n151
.sym 39103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 39106 $abc$38833$n4253_1
.sym 39108 VexRiscv.execute_to_memory_IS_DIV
.sym 39109 $abc$38833$n6385
.sym 39110 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 39111 $abc$38833$n5404
.sym 39114 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 39117 $abc$38833$n3386_1
.sym 39118 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 39119 VexRiscv._zz_192_
.sym 39120 $abc$38833$n5375
.sym 39121 VexRiscv.memory_arbitration_isValid
.sym 39122 VexRiscv.execute_arbitration_isValid
.sym 39123 VexRiscv._zz_90_
.sym 39124 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 39125 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 39126 VexRiscv._zz_316_[19]
.sym 39127 VexRiscv._zz_194_[20]
.sym 39129 $abc$38833$n6385
.sym 39130 $abc$38833$n4253_1
.sym 39131 $abc$38833$n3624_1
.sym 39135 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 39137 VexRiscv.execute_arbitration_isValid
.sym 39138 VexRiscv._zz_90_
.sym 39142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 39147 VexRiscv._zz_192_
.sym 39148 $abc$38833$n151
.sym 39149 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 39150 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 39153 VexRiscv.memory_arbitration_isValid
.sym 39154 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 39155 $abc$38833$n5404
.sym 39156 VexRiscv.execute_to_memory_IS_DIV
.sym 39159 VexRiscv._zz_316_[19]
.sym 39160 VexRiscv._zz_194_[20]
.sym 39161 $abc$38833$n5375
.sym 39167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 39171 $abc$38833$n3386_1
.sym 39173 $abc$38833$n5432
.sym 39174 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 39175 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 39176 por_clk
.sym 39178 VexRiscv._zz_151_[19]
.sym 39179 VexRiscv._zz_285_[4]
.sym 39180 $abc$38833$n5444_1
.sym 39181 VexRiscv._zz_90_
.sym 39182 VexRiscv._zz_199_[19]
.sym 39183 VexRiscv.decode_to_execute_RS2[19]
.sym 39184 VexRiscv._zz_285_[0]
.sym 39185 VexRiscv._zz_199_[2]
.sym 39189 $abc$38833$n5375
.sym 39190 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 39191 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 39192 $abc$38833$n3634_1
.sym 39193 $abc$38833$n5565_1
.sym 39194 VexRiscv._zz_199_[7]
.sym 39195 VexRiscv._zz_314_[16]
.sym 39196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 39197 $abc$38833$n3844
.sym 39198 $abc$38833$n151
.sym 39199 VexRiscv._zz_316_[28]
.sym 39200 $abc$38833$n5973_1
.sym 39201 VexRiscv._zz_194_[22]
.sym 39202 VexRiscv._zz_194_[9]
.sym 39203 VexRiscv._zz_194_[8]
.sym 39204 $abc$38833$n4175_1
.sym 39205 VexRiscv._zz_193_[16]
.sym 39206 VexRiscv._zz_170_[0]
.sym 39207 $abc$38833$n5683
.sym 39208 VexRiscv._zz_170_[1]
.sym 39209 VexRiscv._zz_316_[16]
.sym 39210 VexRiscv._zz_200_[25]
.sym 39211 VexRiscv._zz_194_[3]
.sym 39212 VexRiscv._zz_193_[10]
.sym 39213 $abc$38833$n5654_1
.sym 39221 $abc$38833$n5375
.sym 39222 VexRiscv._zz_316_[2]
.sym 39225 $abc$38833$n5799_1
.sym 39227 $abc$38833$n3350_1
.sym 39228 $abc$38833$n5426
.sym 39230 $abc$38833$n2373
.sym 39232 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 39233 VexRiscv._zz_151_[18]
.sym 39234 $abc$38833$n5778_1
.sym 39235 VexRiscv._zz_194_[3]
.sym 39236 $abc$38833$n3634_1
.sym 39237 $abc$38833$n5444_1
.sym 39238 $abc$38833$n6384
.sym 39240 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39243 $abc$38833$n3386_1
.sym 39244 VexRiscv._zz_316_[17]
.sym 39245 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39246 count[1]
.sym 39247 VexRiscv._zz_194_[18]
.sym 39248 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 39249 $abc$38833$n5565_1
.sym 39250 $abc$38833$n5800_1
.sym 39252 VexRiscv._zz_194_[3]
.sym 39254 $abc$38833$n5375
.sym 39255 VexRiscv._zz_316_[2]
.sym 39258 VexRiscv._zz_194_[18]
.sym 39259 $abc$38833$n5375
.sym 39261 VexRiscv._zz_316_[17]
.sym 39264 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 39265 $abc$38833$n3386_1
.sym 39266 $abc$38833$n5444_1
.sym 39270 $abc$38833$n3350_1
.sym 39271 count[1]
.sym 39277 $abc$38833$n3386_1
.sym 39278 $abc$38833$n5426
.sym 39279 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39282 $abc$38833$n6384
.sym 39284 $abc$38833$n3634_1
.sym 39285 $abc$38833$n5799_1
.sym 39288 $abc$38833$n5800_1
.sym 39289 $abc$38833$n5565_1
.sym 39290 $abc$38833$n5778_1
.sym 39294 VexRiscv._zz_151_[18]
.sym 39295 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 39296 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39298 $abc$38833$n2373
.sym 39299 por_clk
.sym 39300 sys_rst_$glb_sr
.sym 39301 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 39302 $abc$38833$n4283_1
.sym 39303 VexRiscv._zz_151_[15]
.sym 39304 $abc$38833$n6384
.sym 39305 $abc$38833$n4645
.sym 39306 VexRiscv._zz_200_[20]
.sym 39307 $abc$38833$n4256_1
.sym 39308 $abc$38833$n5800_1
.sym 39311 $abc$38833$n2479
.sym 39313 $abc$38833$n3350_1
.sym 39314 array_muxed0[4]
.sym 39315 $abc$38833$n6029
.sym 39316 VexRiscv.decode_to_execute_RS2[28]
.sym 39317 $abc$38833$n7496
.sym 39318 VexRiscv._zz_129_[7]
.sym 39319 VexRiscv._zz_316_[23]
.sym 39320 VexRiscv._zz_151_[19]
.sym 39321 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 39322 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 39323 VexRiscv._zz_151_[8]
.sym 39324 $abc$38833$n5615_1
.sym 39325 VexRiscv._zz_288_[15]
.sym 39326 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 39327 VexRiscv._zz_199_[18]
.sym 39328 VexRiscv._zz_193_[3]
.sym 39329 VexRiscv._zz_195_[19]
.sym 39330 VexRiscv._zz_151_[25]
.sym 39331 $abc$38833$n149
.sym 39332 VexRiscv._zz_285_[1]
.sym 39333 VexRiscv._zz_199_[15]
.sym 39334 VexRiscv._zz_319_
.sym 39335 $abc$38833$n6376
.sym 39336 $abc$38833$n4283_1
.sym 39342 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 39346 $abc$38833$n4209_1
.sym 39347 $abc$38833$n4191_1
.sym 39349 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39352 $abc$38833$n5375
.sym 39354 VexRiscv._zz_194_[10]
.sym 39355 $abc$38833$n4178_1
.sym 39357 VexRiscv._zz_316_[9]
.sym 39358 VexRiscv._zz_316_[7]
.sym 39359 $abc$38833$n3624_1
.sym 39360 VexRiscv.CsrPlugin_hadException
.sym 39361 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 39366 VexRiscv._zz_194_[17]
.sym 39367 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 39368 $abc$38833$n5658_1
.sym 39369 VexRiscv._zz_316_[16]
.sym 39370 VexRiscv._zz_200_[25]
.sym 39371 VexRiscv.CsrPlugin_mtval[25]
.sym 39372 VexRiscv._zz_194_[8]
.sym 39373 $abc$38833$n5654_1
.sym 39375 VexRiscv.CsrPlugin_mtval[25]
.sym 39376 VexRiscv._zz_200_[25]
.sym 39377 $abc$38833$n4178_1
.sym 39378 $abc$38833$n4191_1
.sym 39381 $abc$38833$n3624_1
.sym 39382 $abc$38833$n4209_1
.sym 39383 $abc$38833$n5658_1
.sym 39384 $abc$38833$n5654_1
.sym 39387 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 39390 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39393 VexRiscv._zz_194_[17]
.sym 39394 VexRiscv._zz_316_[16]
.sym 39395 $abc$38833$n5375
.sym 39399 VexRiscv._zz_316_[7]
.sym 39400 VexRiscv._zz_194_[8]
.sym 39402 $abc$38833$n5375
.sym 39406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 39412 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 39417 VexRiscv._zz_194_[10]
.sym 39419 $abc$38833$n5375
.sym 39420 VexRiscv._zz_316_[9]
.sym 39421 VexRiscv.CsrPlugin_hadException
.sym 39422 por_clk
.sym 39424 $abc$38833$n4642_1
.sym 39425 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 39426 $abc$38833$n5787_1
.sym 39427 $abc$38833$n6376
.sym 39428 $abc$38833$n5764_1
.sym 39429 VexRiscv._zz_151_[16]
.sym 39430 $abc$38833$n5462_1
.sym 39431 VexRiscv._zz_314_[27]
.sym 39432 VexRiscv.decode_to_execute_RS2[15]
.sym 39433 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39435 VexRiscv.decode_to_execute_RS2[15]
.sym 39436 VexRiscv._zz_44_[0]
.sym 39437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 39438 $abc$38833$n5591
.sym 39439 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39440 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39441 $abc$38833$n6308_1
.sym 39442 $abc$38833$n5375
.sym 39443 VexRiscv._zz_199_[20]
.sym 39444 VexRiscv._zz_151_[0]
.sym 39445 VexRiscv._zz_47_[1]
.sym 39446 VexRiscv._zz_195_[32]
.sym 39447 VexRiscv._zz_151_[15]
.sym 39448 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39449 $abc$38833$n5375
.sym 39450 $abc$38833$n2462
.sym 39451 VexRiscv._zz_194_[20]
.sym 39452 $abc$38833$n4645
.sym 39453 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39454 VexRiscv._zz_321_[0]
.sym 39455 VexRiscv.CsrPlugin_mepc[29]
.sym 39456 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 39457 VexRiscv._zz_194_[28]
.sym 39458 $abc$38833$n5800_1
.sym 39459 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 39466 VexRiscv._zz_170_[1]
.sym 39467 $abc$38833$n2399
.sym 39469 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 39470 VexRiscv._zz_47_[0]
.sym 39471 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 39472 VexRiscv._zz_151_[26]
.sym 39473 $abc$38833$n4272_1
.sym 39474 VexRiscv.CsrPlugin_mepc[25]
.sym 39475 VexRiscv._zz_151_[15]
.sym 39476 $abc$38833$n4175_1
.sym 39477 $abc$38833$n5683
.sym 39478 VexRiscv._zz_170_[0]
.sym 39479 $abc$38833$n5680
.sym 39480 $abc$38833$n5679_1
.sym 39481 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39485 VexRiscv._zz_288_[15]
.sym 39487 $abc$38833$n5562_1
.sym 39488 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39489 $abc$38833$n3634_1
.sym 39490 VexRiscv._zz_151_[25]
.sym 39491 $abc$38833$n4271_1
.sym 39492 $abc$38833$n4217_1
.sym 39493 VexRiscv._zz_47_[1]
.sym 39494 $abc$38833$n5764_1
.sym 39495 $abc$38833$n3624_1
.sym 39496 $abc$38833$n4274_1
.sym 39498 VexRiscv._zz_288_[15]
.sym 39499 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39501 VexRiscv._zz_151_[15]
.sym 39505 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 39510 $abc$38833$n5679_1
.sym 39511 $abc$38833$n3624_1
.sym 39512 $abc$38833$n4217_1
.sym 39513 $abc$38833$n5683
.sym 39516 VexRiscv._zz_47_[0]
.sym 39517 $abc$38833$n5764_1
.sym 39518 VexRiscv._zz_47_[1]
.sym 39519 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39522 $abc$38833$n4274_1
.sym 39523 VexRiscv._zz_170_[1]
.sym 39524 VexRiscv._zz_170_[0]
.sym 39525 VexRiscv._zz_151_[26]
.sym 39529 VexRiscv.CsrPlugin_mepc[25]
.sym 39530 $abc$38833$n4272_1
.sym 39531 $abc$38833$n4175_1
.sym 39534 VexRiscv._zz_151_[25]
.sym 39535 VexRiscv._zz_170_[1]
.sym 39536 VexRiscv._zz_170_[0]
.sym 39537 $abc$38833$n4271_1
.sym 39540 $abc$38833$n5680
.sym 39541 $abc$38833$n5562_1
.sym 39542 $abc$38833$n3634_1
.sym 39543 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 39544 $abc$38833$n2399
.sym 39545 por_clk
.sym 39546 VexRiscv.reset_$glb_sr
.sym 39547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39548 $abc$38833$n5907_1
.sym 39549 $abc$38833$n4641
.sym 39550 $abc$38833$n4612
.sym 39551 $abc$38833$n5018
.sym 39552 $abc$38833$n5374
.sym 39553 $abc$38833$n5014
.sym 39554 VexRiscv._zz_194_[27]
.sym 39555 VexRiscv._zz_49_[1]
.sym 39556 VexRiscv._zz_194_[21]
.sym 39557 VexRiscv._zz_194_[21]
.sym 39559 $abc$38833$n6009_1
.sym 39560 VexRiscv._zz_316_[29]
.sym 39561 VexRiscv._zz_199_[16]
.sym 39562 $abc$38833$n3028
.sym 39564 $abc$38833$n2399
.sym 39565 VexRiscv._zz_328_
.sym 39566 VexRiscv._zz_47_[0]
.sym 39567 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 39568 VexRiscv._zz_151_[30]
.sym 39569 VexRiscv._zz_200_[14]
.sym 39570 VexRiscv.CsrPlugin_mepc[25]
.sym 39571 VexRiscv._zz_194_[18]
.sym 39572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 39574 VexRiscv.CsrPlugin_mcause_interrupt
.sym 39575 VexRiscv._zz_195_[32]
.sym 39576 basesoc_uart_phy_storage[7]
.sym 39577 VexRiscv._zz_193_[5]
.sym 39578 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39580 VexRiscv._zz_194_[28]
.sym 39581 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39582 basesoc_uart_phy_storage[3]
.sym 39588 basesoc_uart_phy_storage[1]
.sym 39589 basesoc_uart_phy_storage[3]
.sym 39592 basesoc_uart_phy_storage[7]
.sym 39593 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 39594 basesoc_uart_phy_storage[0]
.sym 39595 basesoc_uart_phy_storage[6]
.sym 39596 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 39597 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 39599 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 39600 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 39601 basesoc_uart_phy_storage[4]
.sym 39606 basesoc_uart_phy_storage[2]
.sym 39610 basesoc_uart_phy_storage[5]
.sym 39612 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 39614 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 39618 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 39620 $auto$alumacc.cc:474:replace_alu$3908.C[1]
.sym 39622 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 39623 basesoc_uart_phy_storage[0]
.sym 39626 $auto$alumacc.cc:474:replace_alu$3908.C[2]
.sym 39628 basesoc_uart_phy_storage[1]
.sym 39629 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 39630 $auto$alumacc.cc:474:replace_alu$3908.C[1]
.sym 39632 $auto$alumacc.cc:474:replace_alu$3908.C[3]
.sym 39634 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 39635 basesoc_uart_phy_storage[2]
.sym 39636 $auto$alumacc.cc:474:replace_alu$3908.C[2]
.sym 39638 $auto$alumacc.cc:474:replace_alu$3908.C[4]
.sym 39640 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 39641 basesoc_uart_phy_storage[3]
.sym 39642 $auto$alumacc.cc:474:replace_alu$3908.C[3]
.sym 39644 $auto$alumacc.cc:474:replace_alu$3908.C[5]
.sym 39646 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 39647 basesoc_uart_phy_storage[4]
.sym 39648 $auto$alumacc.cc:474:replace_alu$3908.C[4]
.sym 39650 $auto$alumacc.cc:474:replace_alu$3908.C[6]
.sym 39652 basesoc_uart_phy_storage[5]
.sym 39653 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 39654 $auto$alumacc.cc:474:replace_alu$3908.C[5]
.sym 39656 $auto$alumacc.cc:474:replace_alu$3908.C[7]
.sym 39658 basesoc_uart_phy_storage[6]
.sym 39659 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 39660 $auto$alumacc.cc:474:replace_alu$3908.C[6]
.sym 39662 $auto$alumacc.cc:474:replace_alu$3908.C[8]
.sym 39664 basesoc_uart_phy_storage[7]
.sym 39665 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 39666 $auto$alumacc.cc:474:replace_alu$3908.C[7]
.sym 39670 VexRiscv._zz_193_[0]
.sym 39671 VexRiscv._zz_193_[5]
.sym 39672 VexRiscv._zz_193_[2]
.sym 39673 VexRiscv._zz_193_[1]
.sym 39674 VexRiscv._zz_193_[4]
.sym 39675 VexRiscv._zz_193_[6]
.sym 39676 $abc$38833$n4244
.sym 39677 VexRiscv._zz_193_[3]
.sym 39678 $abc$38833$n5375
.sym 39679 VexRiscv._zz_198_
.sym 39682 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 39683 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 39684 VexRiscv._zz_151_[26]
.sym 39688 VexRiscv._zz_36_[1]
.sym 39689 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39690 $abc$38833$n6045_1
.sym 39691 $abc$38833$n5907_1
.sym 39692 basesoc_uart_phy_storage[1]
.sym 39693 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39694 basesoc_uart_phy_storage[9]
.sym 39695 VexRiscv._zz_194_[8]
.sym 39696 VexRiscv._zz_193_[10]
.sym 39697 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39698 VexRiscv._zz_199_[9]
.sym 39699 VexRiscv._zz_194_[6]
.sym 39701 VexRiscv._zz_193_[16]
.sym 39702 $abc$38833$n5014
.sym 39703 VexRiscv._zz_193_[0]
.sym 39704 VexRiscv._zz_199_[7]
.sym 39705 VexRiscv._zz_194_[9]
.sym 39706 $auto$alumacc.cc:474:replace_alu$3908.C[8]
.sym 39711 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 39712 basesoc_uart_phy_storage[9]
.sym 39714 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 39715 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 39716 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 39717 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 39718 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 39720 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 39721 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 39729 basesoc_uart_phy_storage[14]
.sym 39730 basesoc_uart_phy_storage[15]
.sym 39732 basesoc_uart_phy_storage[13]
.sym 39736 basesoc_uart_phy_storage[10]
.sym 39739 basesoc_uart_phy_storage[11]
.sym 39740 basesoc_uart_phy_storage[12]
.sym 39742 basesoc_uart_phy_storage[8]
.sym 39743 $auto$alumacc.cc:474:replace_alu$3908.C[9]
.sym 39745 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 39746 basesoc_uart_phy_storage[8]
.sym 39747 $auto$alumacc.cc:474:replace_alu$3908.C[8]
.sym 39749 $auto$alumacc.cc:474:replace_alu$3908.C[10]
.sym 39751 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 39752 basesoc_uart_phy_storage[9]
.sym 39753 $auto$alumacc.cc:474:replace_alu$3908.C[9]
.sym 39755 $auto$alumacc.cc:474:replace_alu$3908.C[11]
.sym 39757 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 39758 basesoc_uart_phy_storage[10]
.sym 39759 $auto$alumacc.cc:474:replace_alu$3908.C[10]
.sym 39761 $auto$alumacc.cc:474:replace_alu$3908.C[12]
.sym 39763 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 39764 basesoc_uart_phy_storage[11]
.sym 39765 $auto$alumacc.cc:474:replace_alu$3908.C[11]
.sym 39767 $auto$alumacc.cc:474:replace_alu$3908.C[13]
.sym 39769 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 39770 basesoc_uart_phy_storage[12]
.sym 39771 $auto$alumacc.cc:474:replace_alu$3908.C[12]
.sym 39773 $auto$alumacc.cc:474:replace_alu$3908.C[14]
.sym 39775 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 39776 basesoc_uart_phy_storage[13]
.sym 39777 $auto$alumacc.cc:474:replace_alu$3908.C[13]
.sym 39779 $auto$alumacc.cc:474:replace_alu$3908.C[15]
.sym 39781 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 39782 basesoc_uart_phy_storage[14]
.sym 39783 $auto$alumacc.cc:474:replace_alu$3908.C[14]
.sym 39785 $auto$alumacc.cc:474:replace_alu$3908.C[16]
.sym 39787 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 39788 basesoc_uart_phy_storage[15]
.sym 39789 $auto$alumacc.cc:474:replace_alu$3908.C[15]
.sym 39793 VexRiscv._zz_193_[7]
.sym 39794 VexRiscv._zz_193_[8]
.sym 39795 VexRiscv._zz_193_[9]
.sym 39796 VexRiscv._zz_193_[12]
.sym 39797 VexRiscv._zz_193_[11]
.sym 39798 $abc$38833$n4616
.sym 39799 $abc$38833$n4628
.sym 39800 VexRiscv._zz_193_[10]
.sym 39802 basesoc_uart_phy_storage[2]
.sym 39805 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 39806 por_rst
.sym 39807 $abc$38833$n3624_1
.sym 39808 VexRiscv._zz_288_[30]
.sym 39810 VexRiscv._zz_35_[31]
.sym 39811 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39812 VexRiscv._zz_193_[0]
.sym 39813 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 39814 $abc$38833$n4606
.sym 39815 basesoc_vexriscv_ibus_adr[0]
.sym 39816 basesoc_uart_phy_storage[6]
.sym 39817 VexRiscv._zz_199_[15]
.sym 39818 basesoc_uart_phy_storage[13]
.sym 39819 VexRiscv._zz_199_[18]
.sym 39820 VexRiscv._zz_198_
.sym 39821 VexRiscv._zz_195_[19]
.sym 39822 basesoc_uart_phy_rx_busy
.sym 39823 $abc$38833$n149
.sym 39824 VexRiscv._zz_193_[10]
.sym 39825 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 39826 basesoc_uart_phy_storage[12]
.sym 39827 VexRiscv._zz_193_[3]
.sym 39828 $abc$38833$n4283_1
.sym 39829 $auto$alumacc.cc:474:replace_alu$3908.C[16]
.sym 39834 basesoc_uart_phy_storage[18]
.sym 39835 basesoc_uart_phy_storage[21]
.sym 39837 basesoc_uart_phy_storage[22]
.sym 39838 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 39839 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 39842 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 39843 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 39845 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 39848 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 39849 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 39851 basesoc_uart_phy_storage[16]
.sym 39854 basesoc_uart_phy_storage[23]
.sym 39856 basesoc_uart_phy_storage[17]
.sym 39858 basesoc_uart_phy_storage[20]
.sym 39859 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 39864 basesoc_uart_phy_storage[19]
.sym 39866 $auto$alumacc.cc:474:replace_alu$3908.C[17]
.sym 39868 basesoc_uart_phy_storage[16]
.sym 39869 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 39870 $auto$alumacc.cc:474:replace_alu$3908.C[16]
.sym 39872 $auto$alumacc.cc:474:replace_alu$3908.C[18]
.sym 39874 basesoc_uart_phy_storage[17]
.sym 39875 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 39876 $auto$alumacc.cc:474:replace_alu$3908.C[17]
.sym 39878 $auto$alumacc.cc:474:replace_alu$3908.C[19]
.sym 39880 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 39881 basesoc_uart_phy_storage[18]
.sym 39882 $auto$alumacc.cc:474:replace_alu$3908.C[18]
.sym 39884 $auto$alumacc.cc:474:replace_alu$3908.C[20]
.sym 39886 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 39887 basesoc_uart_phy_storage[19]
.sym 39888 $auto$alumacc.cc:474:replace_alu$3908.C[19]
.sym 39890 $auto$alumacc.cc:474:replace_alu$3908.C[21]
.sym 39892 basesoc_uart_phy_storage[20]
.sym 39893 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 39894 $auto$alumacc.cc:474:replace_alu$3908.C[20]
.sym 39896 $auto$alumacc.cc:474:replace_alu$3908.C[22]
.sym 39898 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 39899 basesoc_uart_phy_storage[21]
.sym 39900 $auto$alumacc.cc:474:replace_alu$3908.C[21]
.sym 39902 $auto$alumacc.cc:474:replace_alu$3908.C[23]
.sym 39904 basesoc_uart_phy_storage[22]
.sym 39905 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 39906 $auto$alumacc.cc:474:replace_alu$3908.C[22]
.sym 39908 $auto$alumacc.cc:474:replace_alu$3908.C[24]
.sym 39910 basesoc_uart_phy_storage[23]
.sym 39911 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 39912 $auto$alumacc.cc:474:replace_alu$3908.C[23]
.sym 39916 VexRiscv._zz_193_[14]
.sym 39917 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 39918 VexRiscv._zz_193_[21]
.sym 39919 VexRiscv._zz_193_[16]
.sym 39920 VexRiscv._zz_193_[22]
.sym 39921 VexRiscv._zz_193_[20]
.sym 39922 $abc$38833$n4634
.sym 39923 VexRiscv._zz_193_[15]
.sym 39924 VexRiscv.decode_to_execute_RS2[20]
.sym 39925 basesoc_uart_phy_storage[21]
.sym 39926 $abc$38833$n3624_1
.sym 39927 VexRiscv.decode_to_execute_RS2[20]
.sym 39928 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 39929 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 39930 $abc$38833$n2160
.sym 39931 $abc$38833$n2479
.sym 39932 VexRiscv._zz_35_[31]
.sym 39933 basesoc_uart_phy_storage[22]
.sym 39935 VexRiscv._zz_193_[7]
.sym 39936 $abc$38833$n2479
.sym 39937 VexRiscv._zz_193_[8]
.sym 39938 basesoc_uart_phy_storage[18]
.sym 39939 VexRiscv._zz_193_[9]
.sym 39940 $abc$38833$n4645
.sym 39941 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39942 $abc$38833$n2462
.sym 39944 VexRiscv._zz_194_[28]
.sym 39945 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 39946 VexRiscv._zz_321_[0]
.sym 39947 $abc$38833$n2462
.sym 39948 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 39949 VexRiscv._zz_288_[28]
.sym 39950 VexRiscv._zz_194_[20]
.sym 39951 basesoc_uart_phy_uart_clk_rxen
.sym 39952 $auto$alumacc.cc:474:replace_alu$3908.C[24]
.sym 39957 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 39958 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 39959 basesoc_uart_phy_storage[29]
.sym 39960 basesoc_uart_phy_storage[26]
.sym 39961 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 39962 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 39964 basesoc_uart_phy_storage[27]
.sym 39967 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 39968 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 39969 basesoc_uart_phy_storage[31]
.sym 39970 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 39972 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 39977 basesoc_uart_phy_storage[25]
.sym 39978 basesoc_uart_phy_storage[30]
.sym 39981 basesoc_uart_phy_storage[24]
.sym 39988 basesoc_uart_phy_storage[28]
.sym 39989 $auto$alumacc.cc:474:replace_alu$3908.C[25]
.sym 39991 basesoc_uart_phy_storage[24]
.sym 39992 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 39993 $auto$alumacc.cc:474:replace_alu$3908.C[24]
.sym 39995 $auto$alumacc.cc:474:replace_alu$3908.C[26]
.sym 39997 basesoc_uart_phy_storage[25]
.sym 39998 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 39999 $auto$alumacc.cc:474:replace_alu$3908.C[25]
.sym 40001 $auto$alumacc.cc:474:replace_alu$3908.C[27]
.sym 40003 basesoc_uart_phy_storage[26]
.sym 40004 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 40005 $auto$alumacc.cc:474:replace_alu$3908.C[26]
.sym 40007 $auto$alumacc.cc:474:replace_alu$3908.C[28]
.sym 40009 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 40010 basesoc_uart_phy_storage[27]
.sym 40011 $auto$alumacc.cc:474:replace_alu$3908.C[27]
.sym 40013 $auto$alumacc.cc:474:replace_alu$3908.C[29]
.sym 40015 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 40016 basesoc_uart_phy_storage[28]
.sym 40017 $auto$alumacc.cc:474:replace_alu$3908.C[28]
.sym 40019 $auto$alumacc.cc:474:replace_alu$3908.C[30]
.sym 40021 basesoc_uart_phy_storage[29]
.sym 40022 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 40023 $auto$alumacc.cc:474:replace_alu$3908.C[29]
.sym 40025 $auto$alumacc.cc:474:replace_alu$3908.C[31]
.sym 40027 basesoc_uart_phy_storage[30]
.sym 40028 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 40029 $auto$alumacc.cc:474:replace_alu$3908.C[30]
.sym 40031 $auto$alumacc.cc:474:replace_alu$3908.C[32]
.sym 40033 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 40034 basesoc_uart_phy_storage[31]
.sym 40035 $auto$alumacc.cc:474:replace_alu$3908.C[31]
.sym 40039 $abc$38833$n4654
.sym 40040 $abc$38833$n4652
.sym 40041 VexRiscv._zz_193_[17]
.sym 40042 VexRiscv._zz_193_[23]
.sym 40043 VexRiscv._zz_193_[24]
.sym 40044 VexRiscv._zz_193_[25]
.sym 40045 $abc$38833$n4648
.sym 40046 VexRiscv._zz_314_[14]
.sym 40047 $abc$38833$n5924
.sym 40051 VexRiscv.memory_arbitration_isValid
.sym 40053 basesoc_uart_phy_storage[29]
.sym 40054 basesoc_uart_phy_storage[26]
.sym 40056 VexRiscv._zz_193_[15]
.sym 40058 VexRiscv._zz_35_[14]
.sym 40059 $abc$38833$n2133
.sym 40060 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 40061 VexRiscv._zz_193_[19]
.sym 40062 $abc$38833$n4640
.sym 40063 VexRiscv._zz_194_[18]
.sym 40064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 40065 VexRiscv._zz_193_[16]
.sym 40066 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40067 VexRiscv._zz_195_[32]
.sym 40068 VexRiscv._zz_311_
.sym 40069 VexRiscv._zz_47_[0]
.sym 40070 VexRiscv._zz_193_[13]
.sym 40071 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40072 VexRiscv._zz_194_[28]
.sym 40074 basesoc_uart_phy_storage[28]
.sym 40075 $auto$alumacc.cc:474:replace_alu$3908.C[32]
.sym 40080 $abc$38833$n3591_1
.sym 40085 $abc$38833$n5565_1
.sym 40086 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 40087 VexRiscv._zz_47_[0]
.sym 40088 $abc$38833$n5663
.sym 40089 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 40090 b_n
.sym 40092 VexRiscv._zz_198_
.sym 40093 VexRiscv._zz_195_[19]
.sym 40094 $abc$38833$n5883_1
.sym 40095 $abc$38833$n5907_1
.sym 40099 VexRiscv.execute_to_memory_IS_DIV
.sym 40100 VexRiscv._zz_194_[19]
.sym 40102 basesoc_uart_phy_rx_busy
.sym 40103 VexRiscv._zz_199_[29]
.sym 40104 VexRiscv._zz_195_[32]
.sym 40106 $abc$38833$n6406_1
.sym 40107 VexRiscv._zz_47_[1]
.sym 40109 $abc$38833$n5407
.sym 40110 VexRiscv.memory_arbitration_isValid
.sym 40116 $auto$alumacc.cc:474:replace_alu$3908.C[32]
.sym 40119 $abc$38833$n6406_1
.sym 40120 VexRiscv._zz_47_[1]
.sym 40121 VexRiscv._zz_47_[0]
.sym 40122 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 40125 VexRiscv._zz_194_[19]
.sym 40127 VexRiscv._zz_195_[19]
.sym 40128 VexRiscv._zz_195_[32]
.sym 40133 $abc$38833$n5663
.sym 40134 basesoc_uart_phy_rx_busy
.sym 40138 VexRiscv._zz_199_[29]
.sym 40140 VexRiscv._zz_198_
.sym 40143 b_n
.sym 40144 $abc$38833$n3591_1
.sym 40149 $abc$38833$n5407
.sym 40150 VexRiscv.execute_to_memory_IS_DIV
.sym 40151 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 40152 VexRiscv.memory_arbitration_isValid
.sym 40155 $abc$38833$n5565_1
.sym 40157 $abc$38833$n5883_1
.sym 40158 $abc$38833$n5907_1
.sym 40160 por_clk
.sym 40161 sys_rst_$glb_sr
.sym 40162 $abc$38833$n4612_1
.sym 40163 VexRiscv._zz_193_[28]
.sym 40164 VexRiscv._zz_193_[30]
.sym 40165 $abc$38833$n5040
.sym 40166 VexRiscv._zz_193_[31]
.sym 40167 VexRiscv._zz_193_[27]
.sym 40168 VexRiscv._zz_193_[29]
.sym 40169 $abc$38833$n6381
.sym 40170 $abc$38833$n5721_1
.sym 40171 $abc$38833$n4660
.sym 40172 $abc$38833$n4250_1
.sym 40174 $abc$38833$n3591_1
.sym 40175 $PACKER_VCC_NET
.sym 40176 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 40177 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 40178 $abc$38833$n3844
.sym 40179 basesoc_timer0_reload_storage[0]
.sym 40180 basesoc_timer0_reload_storage[1]
.sym 40181 $abc$38833$n5565_1
.sym 40182 $abc$38833$n5825_1
.sym 40184 $abc$38833$n4656
.sym 40185 $abc$38833$n6038_1
.sym 40186 VexRiscv._zz_194_[19]
.sym 40187 VexRiscv._zz_194_[8]
.sym 40188 basesoc_uart_phy_rx_busy
.sym 40189 VexRiscv._zz_194_[9]
.sym 40190 VexRiscv._zz_79_[15]
.sym 40191 $abc$38833$n2336
.sym 40192 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 40193 basesoc_timer0_value[10]
.sym 40195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 40196 VexRiscv._zz_151_[28]
.sym 40197 basesoc_uart_phy_storage[9]
.sym 40203 $abc$38833$n4620_1
.sym 40204 VexRiscv._zz_194_[17]
.sym 40205 VexRiscv._zz_194_[28]
.sym 40206 $abc$38833$n5859
.sym 40207 VexRiscv._zz_151_[27]
.sym 40209 $abc$38833$n5883_1
.sym 40211 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40212 $abc$38833$n4645
.sym 40213 $abc$38833$n4621
.sym 40216 VexRiscv._zz_194_[20]
.sym 40219 $abc$38833$n4612_1
.sym 40220 VexRiscv._zz_194_[29]
.sym 40222 $abc$38833$n4611
.sym 40223 VexRiscv._zz_194_[18]
.sym 40224 VexRiscv._zz_194_[21]
.sym 40225 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 40227 $abc$38833$n5565_1
.sym 40228 VexRiscv._zz_311_
.sym 40229 VexRiscv._zz_319_
.sym 40231 $abc$38833$n4644_1
.sym 40236 VexRiscv._zz_194_[20]
.sym 40237 VexRiscv._zz_194_[21]
.sym 40238 VexRiscv._zz_311_
.sym 40242 VexRiscv._zz_319_
.sym 40244 $abc$38833$n4611
.sym 40245 $abc$38833$n4612_1
.sym 40248 $abc$38833$n4645
.sym 40249 $abc$38833$n4644_1
.sym 40251 VexRiscv._zz_319_
.sym 40255 VexRiscv._zz_311_
.sym 40256 VexRiscv._zz_194_[17]
.sym 40257 VexRiscv._zz_194_[18]
.sym 40260 VexRiscv._zz_194_[28]
.sym 40262 VexRiscv._zz_311_
.sym 40263 VexRiscv._zz_194_[29]
.sym 40266 VexRiscv._zz_319_
.sym 40267 $abc$38833$n4620_1
.sym 40268 $abc$38833$n4621
.sym 40272 VexRiscv._zz_151_[27]
.sym 40273 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40274 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 40278 $abc$38833$n5565_1
.sym 40279 $abc$38833$n5883_1
.sym 40280 $abc$38833$n5859
.sym 40283 por_clk
.sym 40284 $abc$38833$n149_$glb_sr
.sym 40285 $abc$38833$n5807_1
.sym 40286 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 40287 $abc$38833$n5920_1
.sym 40288 $abc$38833$n5062
.sym 40289 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 40290 $abc$38833$n5895_1
.sym 40291 $abc$38833$n6382
.sym 40292 $abc$38833$n6439_1
.sym 40294 basesoc_dat_w[5]
.sym 40295 basesoc_dat_w[5]
.sym 40298 VexRiscv._zz_193_[29]
.sym 40299 VexRiscv._zz_194_[20]
.sym 40300 $abc$38833$n5859
.sym 40302 $abc$38833$n5906
.sym 40303 $PACKER_VCC_NET
.sym 40304 VexRiscv._zz_193_[26]
.sym 40305 VexRiscv._zz_163_[4]
.sym 40306 basesoc_timer0_value[7]
.sym 40308 basesoc_timer0_value_status[7]
.sym 40309 VexRiscv._zz_199_[15]
.sym 40310 basesoc_uart_phy_storage[13]
.sym 40311 $abc$38833$n149
.sym 40312 VexRiscv._zz_161_
.sym 40313 $abc$38833$n11
.sym 40314 VexRiscv._zz_194_[25]
.sym 40315 VexRiscv._zz_199_[18]
.sym 40316 VexRiscv._zz_328_
.sym 40317 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 40318 basesoc_uart_phy_rx_busy
.sym 40319 VexRiscv._zz_328_
.sym 40320 $abc$38833$n4283_1
.sym 40328 VexRiscv._zz_194_[28]
.sym 40329 $abc$38833$n3399_1
.sym 40330 VexRiscv._zz_194_[29]
.sym 40331 $abc$38833$n5954_1
.sym 40335 $abc$38833$n6042_1
.sym 40336 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 40337 $abc$38833$n2322
.sym 40338 VexRiscv._zz_316_[27]
.sym 40341 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 40344 basesoc_timer0_value[7]
.sym 40345 VexRiscv._zz_316_[28]
.sym 40346 $abc$38833$n5375
.sym 40350 basesoc_timer0_value[26]
.sym 40351 VexRiscv.CsrPlugin_hadException
.sym 40352 VexRiscv._zz_35_[22]
.sym 40353 basesoc_timer0_value[10]
.sym 40354 $abc$38833$n5375
.sym 40356 basesoc_timer0_value[31]
.sym 40359 VexRiscv._zz_194_[28]
.sym 40360 VexRiscv._zz_316_[27]
.sym 40361 $abc$38833$n5375
.sym 40366 basesoc_timer0_value[10]
.sym 40371 VexRiscv._zz_194_[29]
.sym 40372 VexRiscv._zz_316_[28]
.sym 40374 $abc$38833$n5375
.sym 40377 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 40378 VexRiscv.CsrPlugin_hadException
.sym 40379 $abc$38833$n3399_1
.sym 40380 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 40386 basesoc_timer0_value[31]
.sym 40389 VexRiscv._zz_35_[22]
.sym 40390 $abc$38833$n6042_1
.sym 40391 $abc$38833$n5954_1
.sym 40397 basesoc_timer0_value[7]
.sym 40403 basesoc_timer0_value[26]
.sym 40405 $abc$38833$n2322
.sym 40406 por_clk
.sym 40407 sys_rst_$glb_sr
.sym 40408 $abc$38833$n5916_1
.sym 40409 VexRiscv._zz_36_[20]
.sym 40410 $abc$38833$n2336
.sym 40411 $abc$38833$n5871_1
.sym 40412 $abc$38833$n6404_1
.sym 40413 basesoc_uart_phy_storage[9]
.sym 40414 $abc$38833$n5894_1
.sym 40415 basesoc_uart_phy_storage[11]
.sym 40420 basesoc_uart_phy_storage[24]
.sym 40421 basesoc_uart_phy_storage[25]
.sym 40422 VexRiscv._zz_47_[1]
.sym 40423 VexRiscv._zz_199_[20]
.sym 40424 basesoc_timer0_value_status[10]
.sym 40425 $abc$38833$n2322
.sym 40426 VexRiscv._zz_163_[11]
.sym 40428 VexRiscv._zz_194_[23]
.sym 40429 $abc$38833$n6074_1
.sym 40430 VexRiscv._zz_194_[10]
.sym 40431 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 40432 basesoc_uart_phy_uart_clk_rxen
.sym 40433 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 40435 $abc$38833$n2479
.sym 40436 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 40437 basesoc_timer0_value_status[31]
.sym 40438 VexRiscv._zz_161_
.sym 40440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 40442 $abc$38833$n5882_1
.sym 40443 VexRiscv._zz_160_
.sym 40451 $abc$38833$n2465
.sym 40452 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 40455 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 40457 $abc$38833$n5456_1
.sym 40458 $abc$38833$n5826_1
.sym 40459 VexRiscv.execute_to_memory_IS_DIV
.sym 40460 VexRiscv._zz_316_[18]
.sym 40461 $abc$38833$n3386_1
.sym 40463 $abc$38833$n6382
.sym 40464 VexRiscv.memory_arbitration_isValid
.sym 40468 $abc$38833$n5375
.sym 40469 VexRiscv._zz_194_[19]
.sym 40471 $abc$38833$n3624_1
.sym 40474 $abc$38833$n5578
.sym 40475 $abc$38833$n4250_1
.sym 40476 $PACKER_VCC_NET
.sym 40477 VexRiscv._zz_35_[22]
.sym 40478 $abc$38833$n5455_1
.sym 40482 $abc$38833$n5455_1
.sym 40483 VexRiscv.execute_to_memory_IS_DIV
.sym 40484 VexRiscv.memory_arbitration_isValid
.sym 40485 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 40491 $PACKER_VCC_NET
.sym 40494 $PACKER_VCC_NET
.sym 40501 VexRiscv._zz_316_[18]
.sym 40502 $abc$38833$n5375
.sym 40503 VexRiscv._zz_194_[19]
.sym 40507 $abc$38833$n6382
.sym 40508 $abc$38833$n3624_1
.sym 40509 $abc$38833$n4250_1
.sym 40512 $abc$38833$n5456_1
.sym 40514 $abc$38833$n3386_1
.sym 40515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 40518 $abc$38833$n5578
.sym 40520 $abc$38833$n5826_1
.sym 40521 VexRiscv._zz_35_[22]
.sym 40527 $PACKER_VCC_NET
.sym 40528 $abc$38833$n2465
.sym 40529 por_clk
.sym 40531 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 40532 VexRiscv._zz_161_
.sym 40533 $abc$38833$n6411_1
.sym 40534 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 40535 $abc$38833$n6400
.sym 40536 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 40537 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 40538 VexRiscv._zz_36_[27]
.sym 40539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 40540 basesoc_dat_w[6]
.sym 40543 VexRiscv._zz_35_[27]
.sym 40544 VexRiscv._zz_47_[1]
.sym 40545 VexRiscv._zz_47_[0]
.sym 40546 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 40547 $abc$38833$n2465
.sym 40548 VexRiscv._zz_194_[9]
.sym 40549 basesoc_dat_w[2]
.sym 40551 VexRiscv._zz_79_[9]
.sym 40552 VexRiscv._zz_41_[0]
.sym 40553 basesoc_uart_phy_storage[10]
.sym 40554 $abc$38833$n3624_1
.sym 40555 VexRiscv._zz_194_[19]
.sym 40558 basesoc_we
.sym 40559 VexRiscv._zz_194_[18]
.sym 40560 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 40562 VexRiscv._zz_311_
.sym 40564 VexRiscv._zz_195_[32]
.sym 40566 $abc$38833$n2160
.sym 40573 VexRiscv._zz_36_[20]
.sym 40575 $abc$38833$n5954_1
.sym 40576 VexRiscv._zz_36_[18]
.sym 40577 $abc$38833$n6033_1
.sym 40581 VexRiscv._zz_35_[15]
.sym 40582 $abc$38833$n5580
.sym 40583 $abc$38833$n5803_1
.sym 40584 $abc$38833$n6014_1
.sym 40585 $abc$38833$n5781_1
.sym 40586 $abc$38833$n6025_1
.sym 40587 $abc$38833$n5754_1
.sym 40590 $abc$38833$n4283_1
.sym 40593 $abc$38833$n6013_1
.sym 40597 $abc$38833$n5955_1
.sym 40598 $abc$38833$n6411_1
.sym 40600 VexRiscv._zz_36_[15]
.sym 40601 $abc$38833$n3624_1
.sym 40605 $abc$38833$n5955_1
.sym 40606 $abc$38833$n6013_1
.sym 40608 VexRiscv._zz_36_[15]
.sym 40612 $abc$38833$n4283_1
.sym 40613 $abc$38833$n6411_1
.sym 40614 $abc$38833$n3624_1
.sym 40618 VexRiscv._zz_36_[15]
.sym 40619 $abc$38833$n5754_1
.sym 40620 $abc$38833$n5580
.sym 40623 $abc$38833$n6025_1
.sym 40624 $abc$38833$n5955_1
.sym 40626 VexRiscv._zz_36_[18]
.sym 40629 $abc$38833$n5781_1
.sym 40630 $abc$38833$n5580
.sym 40631 VexRiscv._zz_36_[18]
.sym 40635 $abc$38833$n5954_1
.sym 40637 $abc$38833$n6014_1
.sym 40638 VexRiscv._zz_35_[15]
.sym 40641 $abc$38833$n5803_1
.sym 40642 VexRiscv._zz_36_[20]
.sym 40644 $abc$38833$n5580
.sym 40647 VexRiscv._zz_36_[20]
.sym 40648 $abc$38833$n5955_1
.sym 40649 $abc$38833$n6033_1
.sym 40651 $abc$38833$n2420_$glb_ce
.sym 40652 por_clk
.sym 40655 VexRiscv._zz_199_[27]
.sym 40656 VexRiscv._zz_199_[25]
.sym 40657 VexRiscv.decode_to_execute_RS2[27]
.sym 40660 basesoc_uart_phy_storage[16]
.sym 40661 VexRiscv.decode_to_execute_RS2[25]
.sym 40662 VexRiscv.decode_to_execute_RS2[18]
.sym 40666 $abc$38833$n4636_1
.sym 40667 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 40669 basesoc_uart_phy_storage[8]
.sym 40670 VexRiscv._zz_35_[26]
.sym 40671 $abc$38833$n92
.sym 40672 basesoc_timer0_reload_storage[1]
.sym 40673 $PACKER_VCC_NET
.sym 40674 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 40675 $abc$38833$n3634_1
.sym 40676 basesoc_timer0_value[26]
.sym 40677 VexRiscv._zz_35_[15]
.sym 40678 $abc$38833$n149
.sym 40680 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 40682 VexRiscv._zz_194_[26]
.sym 40684 $abc$38833$n2336
.sym 40686 VexRiscv._zz_194_[8]
.sym 40688 VexRiscv._zz_194_[9]
.sym 40695 VexRiscv._zz_35_[20]
.sym 40696 VexRiscv._zz_36_[29]
.sym 40697 VexRiscv._zz_35_[25]
.sym 40698 $abc$38833$n5804_1
.sym 40699 $abc$38833$n6400
.sym 40700 $abc$38833$n5862_1
.sym 40703 VexRiscv._zz_35_[27]
.sym 40704 $abc$38833$n4274_1
.sym 40709 $abc$38833$n6034_1
.sym 40710 VexRiscv._zz_36_[26]
.sym 40712 $abc$38833$n5954_1
.sym 40716 VexRiscv._zz_41_[15]
.sym 40718 $abc$38833$n5578
.sym 40721 $abc$38833$n3624_1
.sym 40722 $abc$38833$n149
.sym 40726 $abc$38833$n5886_1
.sym 40729 VexRiscv._zz_36_[29]
.sym 40734 $abc$38833$n5578
.sym 40735 VexRiscv._zz_35_[25]
.sym 40736 $abc$38833$n5862_1
.sym 40743 VexRiscv._zz_41_[15]
.sym 40746 $abc$38833$n5578
.sym 40747 VexRiscv._zz_35_[20]
.sym 40748 $abc$38833$n5804_1
.sym 40754 VexRiscv._zz_36_[26]
.sym 40758 $abc$38833$n6034_1
.sym 40759 VexRiscv._zz_35_[20]
.sym 40760 $abc$38833$n5954_1
.sym 40764 $abc$38833$n5886_1
.sym 40765 $abc$38833$n5578
.sym 40767 VexRiscv._zz_35_[27]
.sym 40770 $abc$38833$n3624_1
.sym 40771 $abc$38833$n4274_1
.sym 40773 $abc$38833$n6400
.sym 40774 $abc$38833$n149
.sym 40775 por_clk
.sym 40779 $abc$38833$n5843
.sym 40780 $abc$38833$n5846
.sym 40781 $abc$38833$n5849
.sym 40782 basesoc_uart_tx_fifo_level0[4]
.sym 40783 basesoc_uart_tx_fifo_level0[3]
.sym 40784 $abc$38833$n3521
.sym 40789 $abc$38833$n90
.sym 40790 basesoc_uart_phy_storage[16]
.sym 40792 VexRiscv.decode_to_execute_RS2[27]
.sym 40793 VexRiscv._zz_35_[25]
.sym 40794 $PACKER_VCC_NET
.sym 40797 $PACKER_VCC_NET
.sym 40799 VexRiscv._zz_35_[20]
.sym 40800 VexRiscv._zz_163_[20]
.sym 40802 VexRiscv._zz_41_[15]
.sym 40805 basesoc_timer0_load_storage[29]
.sym 40806 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 40808 $abc$38833$n149
.sym 40810 VexRiscv._zz_194_[25]
.sym 40811 VexRiscv._zz_311_
.sym 40812 $abc$38833$n2170
.sym 40818 VexRiscv._zz_194_[10]
.sym 40820 VexRiscv._zz_194_[25]
.sym 40821 basesoc_ctrl_reset_reset_r
.sym 40822 VexRiscv._zz_194_[7]
.sym 40823 VexRiscv._zz_194_[9]
.sym 40824 $abc$38833$n6062_1
.sym 40825 $abc$38833$n5954_1
.sym 40826 $abc$38833$n6054_1
.sym 40827 VexRiscv._zz_195_[8]
.sym 40828 VexRiscv._zz_195_[7]
.sym 40829 VexRiscv._zz_35_[25]
.sym 40830 VexRiscv._zz_194_[8]
.sym 40831 VexRiscv._zz_35_[27]
.sym 40832 VexRiscv._zz_311_
.sym 40834 VexRiscv._zz_195_[32]
.sym 40836 $abc$38833$n2160
.sym 40837 VexRiscv._zz_311_
.sym 40840 $abc$38833$n3
.sym 40842 VexRiscv._zz_194_[26]
.sym 40843 sys_rst
.sym 40851 VexRiscv._zz_35_[25]
.sym 40852 $abc$38833$n5954_1
.sym 40854 $abc$38833$n6054_1
.sym 40860 $abc$38833$n3
.sym 40863 VexRiscv._zz_195_[32]
.sym 40864 VexRiscv._zz_194_[8]
.sym 40865 VexRiscv._zz_195_[8]
.sym 40870 VexRiscv._zz_194_[7]
.sym 40871 VexRiscv._zz_195_[7]
.sym 40872 VexRiscv._zz_195_[32]
.sym 40875 VexRiscv._zz_35_[27]
.sym 40876 $abc$38833$n5954_1
.sym 40877 $abc$38833$n6062_1
.sym 40881 VexRiscv._zz_194_[9]
.sym 40882 VexRiscv._zz_194_[10]
.sym 40883 VexRiscv._zz_311_
.sym 40887 sys_rst
.sym 40890 basesoc_ctrl_reset_reset_r
.sym 40893 VexRiscv._zz_194_[26]
.sym 40894 VexRiscv._zz_194_[25]
.sym 40895 VexRiscv._zz_311_
.sym 40897 $abc$38833$n2160
.sym 40898 por_clk
.sym 40902 $abc$38833$n5844
.sym 40903 $abc$38833$n5847
.sym 40904 $abc$38833$n5850
.sym 40905 $abc$38833$n5840
.sym 40906 basesoc_uart_tx_fifo_level0[2]
.sym 40907 basesoc_uart_tx_fifo_level0[0]
.sym 40914 VexRiscv._zz_194_[8]
.sym 40915 VexRiscv._zz_35_[25]
.sym 40916 $abc$38833$n2239
.sym 40920 $abc$38833$n6062_1
.sym 40933 basesoc_timer0_load_storage[29]
.sym 40941 basesoc_uart_phy_uart_clk_txen
.sym 40942 VexRiscv._zz_319_
.sym 40944 $abc$38833$n4585
.sym 40946 $abc$38833$n4587
.sym 40947 basesoc_uart_phy_tx_busy
.sym 40948 $abc$38833$n3503
.sym 40949 $abc$38833$n2176
.sym 40950 VexRiscv._zz_319_
.sym 40951 $abc$38833$n4588_1
.sym 40954 $abc$38833$n4636_1
.sym 40956 $abc$38833$n4635
.sym 40958 VexRiscv._zz_311_
.sym 40965 sys_rst
.sym 40966 $abc$38833$n4584_1
.sym 40969 VexRiscv._zz_194_[8]
.sym 40970 VexRiscv._zz_194_[9]
.sym 40980 VexRiscv._zz_194_[8]
.sym 40982 VexRiscv._zz_311_
.sym 40983 VexRiscv._zz_194_[9]
.sym 40986 $abc$38833$n4635
.sym 40987 VexRiscv._zz_319_
.sym 40988 $abc$38833$n4636_1
.sym 40993 basesoc_uart_phy_uart_clk_txen
.sym 40994 $abc$38833$n3503
.sym 40995 basesoc_uart_phy_tx_busy
.sym 40999 VexRiscv._zz_319_
.sym 41000 $abc$38833$n4584_1
.sym 41001 $abc$38833$n4585
.sym 41004 $abc$38833$n4587
.sym 41005 VexRiscv._zz_319_
.sym 41006 $abc$38833$n4588_1
.sym 41016 $abc$38833$n2176
.sym 41018 sys_rst
.sym 41021 por_clk
.sym 41022 $abc$38833$n149_$glb_sr
.sym 41028 basesoc_uart_tx_fifo_produce[0]
.sym 41035 $abc$38833$n2176
.sym 41036 basesoc_uart_tx_fifo_wrport_we
.sym 41037 basesoc_uart_tx_fifo_do_read
.sym 41041 VexRiscv._zz_194_[25]
.sym 41043 $abc$38833$n2170
.sym 41045 basesoc_uart_phy_uart_clk_txen
.sym 41055 $abc$38833$n2310
.sym 41066 $abc$38833$n2310
.sym 41090 basesoc_dat_w[5]
.sym 41112 basesoc_dat_w[5]
.sym 41143 $abc$38833$n2310
.sym 41144 por_clk
.sym 41145 sys_rst_$glb_sr
.sym 41154 basesoc_vexriscv_dbus_cyc
.sym 41158 $PACKER_VCC_NET
.sym 41249 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 41260 VexRiscv.decode_to_execute_RS2[19]
.sym 41262 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 41265 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 41268 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 41269 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 41270 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 41281 spiflash_bus_dat_r[14]
.sym 41290 $abc$38833$n2366
.sym 41295 spiflash_counter[1]
.sym 41301 $abc$38833$n3608_1
.sym 41303 spiflash_counter[0]
.sym 41308 $abc$38833$n3600_1
.sym 41318 sys_rst
.sym 41345 spiflash_counter[0]
.sym 41347 $abc$38833$n3600_1
.sym 41348 sys_rst
.sym 41364 $abc$38833$n3608_1
.sym 41365 spiflash_counter[1]
.sym 41367 $abc$38833$n2366
.sym 41368 por_clk
.sym 41369 sys_rst_$glb_sr
.sym 41374 VexRiscv.CsrPlugin_mepc[7]
.sym 41376 $abc$38833$n4352
.sym 41377 VexRiscv.CsrPlugin_mepc[6]
.sym 41381 VexRiscv.CsrPlugin_mepc[16]
.sym 41382 VexRiscv._zz_35_[5]
.sym 41385 VexRiscv._zz_35_[5]
.sym 41386 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 41387 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 41388 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 41390 $abc$38833$n2366
.sym 41391 $abc$38833$n151
.sym 41392 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 41393 $abc$38833$n3612_1
.sym 41394 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 41395 $abc$38833$n5297
.sym 41396 $abc$38833$n6146_1
.sym 41399 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 41405 sys_rst
.sym 41411 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 41413 sys_rst
.sym 41414 $abc$38833$n3300
.sym 41422 $abc$38833$n7877
.sym 41426 $abc$38833$n4340
.sym 41436 VexRiscv.CsrPlugin_hadException
.sym 41437 VexRiscv._zz_32_[1]
.sym 41451 $abc$38833$n3347_1
.sym 41453 spiflash_counter[5]
.sym 41454 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 41455 $abc$38833$n3609_1
.sym 41456 $abc$38833$n3345_1
.sym 41459 VexRiscv.lastStagePc[7]
.sym 41460 $abc$38833$n2479
.sym 41461 sys_rst
.sym 41467 VexRiscv.CsrPlugin_mepc[7]
.sym 41477 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 41478 $abc$38833$n7877
.sym 41479 spiflash_counter[4]
.sym 41487 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 41497 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 41502 sys_rst
.sym 41503 $abc$38833$n3347_1
.sym 41504 $abc$38833$n3345_1
.sym 41508 $abc$38833$n3609_1
.sym 41510 spiflash_counter[5]
.sym 41511 spiflash_counter[4]
.sym 41515 $abc$38833$n3609_1
.sym 41516 spiflash_counter[4]
.sym 41517 spiflash_counter[5]
.sym 41527 $abc$38833$n2479
.sym 41528 VexRiscv.lastStagePc[7]
.sym 41529 VexRiscv.CsrPlugin_mepc[7]
.sym 41530 $abc$38833$n7877
.sym 41531 por_clk
.sym 41533 $abc$38833$n4207_1
.sym 41534 VexRiscv._zz_41_[10]
.sym 41535 VexRiscv._zz_32_[1]
.sym 41536 VexRiscv._zz_41_[11]
.sym 41537 VexRiscv._zz_334_
.sym 41538 VexRiscv._zz_41_[16]
.sym 41540 $abc$38833$n4211_1
.sym 41541 $abc$38833$n3612_1
.sym 41548 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 41553 $abc$38833$n4883
.sym 41554 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 41555 $abc$38833$n3612_1
.sym 41556 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 41557 VexRiscv.lastStagePc[6]
.sym 41559 $abc$38833$n151
.sym 41560 VexRiscv._zz_41_[16]
.sym 41561 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 41562 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 41563 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 41564 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 41565 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 41567 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 41568 VexRiscv._zz_41_[10]
.sym 41575 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 41576 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 41579 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 41581 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 41585 $abc$38833$n15
.sym 41594 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 41600 $abc$38833$n2694
.sym 41601 VexRiscv.CsrPlugin_hadException
.sym 41602 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 41610 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 41615 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 41619 $abc$38833$n15
.sym 41622 $abc$38833$n2694
.sym 41626 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 41632 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 41637 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 41645 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 41653 VexRiscv.CsrPlugin_hadException
.sym 41654 por_clk
.sym 41656 $abc$38833$n4009
.sym 41657 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 41658 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 41659 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 41660 $abc$38833$n4025_1
.sym 41661 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 41662 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 41663 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 41668 VexRiscv.CsrPlugin_mtval[21]
.sym 41669 VexRiscv._zz_151_[7]
.sym 41670 VexRiscv.CsrPlugin_mtval[17]
.sym 41671 VexRiscv.lastStagePc[8]
.sym 41672 VexRiscv.CsrPlugin_mtval[24]
.sym 41673 $abc$38833$n4350
.sym 41674 $abc$38833$n4883
.sym 41675 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 41676 VexRiscv._zz_151_[6]
.sym 41677 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 41678 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 41679 VexRiscv._zz_32_[1]
.sym 41680 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 41681 $abc$38833$n2340
.sym 41685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 41686 $abc$38833$n3951
.sym 41687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 41688 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 41689 $abc$38833$n4175_1
.sym 41690 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 41691 $abc$38833$n3300
.sym 41699 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 41703 VexRiscv._zz_192_
.sym 41704 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41705 VexRiscv._zz_190_
.sym 41706 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 41709 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 41710 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 41711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 41712 $abc$38833$n4015
.sym 41714 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41716 VexRiscv._zz_192_
.sym 41718 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 41719 $abc$38833$n151
.sym 41721 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 41722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 41725 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 41726 $abc$38833$n3954
.sym 41727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 41730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 41731 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 41732 $abc$38833$n151
.sym 41733 VexRiscv._zz_190_
.sym 41736 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 41737 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 41738 VexRiscv._zz_192_
.sym 41739 $abc$38833$n151
.sym 41742 $abc$38833$n4015
.sym 41743 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41744 $abc$38833$n3954
.sym 41748 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 41749 $abc$38833$n151
.sym 41750 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 41751 VexRiscv._zz_192_
.sym 41756 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 41760 VexRiscv._zz_192_
.sym 41761 $abc$38833$n151
.sym 41762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41763 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 41767 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41772 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 41773 $abc$38833$n151
.sym 41774 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 41775 VexRiscv._zz_192_
.sym 41777 por_clk
.sym 41779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 41780 $abc$38833$n4039_1
.sym 41781 $abc$38833$n3991
.sym 41782 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 41783 $abc$38833$n4003
.sym 41784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 41785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 41786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 41787 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 41788 array_muxed0[0]
.sym 41789 $abc$38833$n149
.sym 41790 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 41791 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 41792 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 41793 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 41794 $abc$38833$n4443
.sym 41795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 41797 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 41798 VexRiscv.CsrPlugin_mepc[5]
.sym 41799 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 41800 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41801 VexRiscv._zz_190_
.sym 41803 VexRiscv.CsrPlugin_mepc[27]
.sym 41804 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 41805 $abc$38833$n3315
.sym 41806 $abc$38833$n3739_1
.sym 41807 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 41808 $abc$38833$n3330
.sym 41809 $abc$38833$n3288
.sym 41810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 41811 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 41812 $abc$38833$n3739_1
.sym 41813 $abc$38833$n4340
.sym 41814 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 41820 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 41821 VexRiscv._zz_170_[1]
.sym 41823 $abc$38833$n3951
.sym 41824 $abc$38833$n3952_1
.sym 41825 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 41826 $abc$38833$n4055
.sym 41828 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 41831 VexRiscv._zz_129_[3]
.sym 41832 $abc$38833$n3952_1
.sym 41833 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 41834 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 41835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 41836 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 41837 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 41838 $abc$38833$n4027_1
.sym 41840 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 41842 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 41846 $abc$38833$n3954
.sym 41849 $abc$38833$n4031_1
.sym 41850 VexRiscv.decode_to_execute_RS2[19]
.sym 41851 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 41853 $abc$38833$n4055
.sym 41854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 41856 $abc$38833$n3954
.sym 41859 $abc$38833$n3954
.sym 41861 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 41862 $abc$38833$n4031_1
.sym 41865 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 41866 $abc$38833$n3952_1
.sym 41867 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 41868 $abc$38833$n3951
.sym 41871 VexRiscv.decode_to_execute_RS2[19]
.sym 41872 VexRiscv._zz_129_[3]
.sym 41873 VexRiscv._zz_170_[1]
.sym 41878 $abc$38833$n3954
.sym 41879 $abc$38833$n4027_1
.sym 41880 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 41883 $abc$38833$n3951
.sym 41884 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 41885 $abc$38833$n3952_1
.sym 41886 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 41889 $abc$38833$n3952_1
.sym 41890 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 41891 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 41892 $abc$38833$n3951
.sym 41895 $abc$38833$n3952_1
.sym 41896 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 41897 $abc$38833$n3951
.sym 41898 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 41899 $abc$38833$n7876_$glb_ce
.sym 41900 por_clk
.sym 41902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 41903 $abc$38833$n3995
.sym 41904 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 41905 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 41906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 41907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 41908 $abc$38833$n4051_1
.sym 41909 $abc$38833$n4035_1
.sym 41910 $abc$38833$n3916_1
.sym 41911 VexRiscv._zz_32_[0]
.sym 41912 $abc$38833$n4257_1
.sym 41913 $abc$38833$n3916_1
.sym 41914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 41915 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 41916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 41917 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 41918 $abc$38833$n2482
.sym 41919 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 41920 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 41921 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 41922 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 41923 $abc$38833$n3608_1
.sym 41924 $abc$38833$n4026_1
.sym 41925 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 41926 $abc$38833$n3624_1
.sym 41927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 41929 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 41930 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 41931 $abc$38833$n4005
.sym 41932 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 41933 VexRiscv._zz_285_[0]
.sym 41934 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 41935 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 41936 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 41937 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 41943 $abc$38833$n3953
.sym 41944 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 41945 $abc$38833$n3954
.sym 41946 $abc$38833$n3951
.sym 41947 $abc$38833$n3952_1
.sym 41948 $abc$38833$n3950
.sym 41949 $abc$38833$n4047_1
.sym 41950 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 41951 $abc$38833$n4046_1
.sym 41953 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 41954 $abc$38833$n3951
.sym 41955 $abc$38833$n3952_1
.sym 41956 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 41959 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 41960 $abc$38833$n4067
.sym 41961 $abc$38833$n2482
.sym 41962 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 41963 VexRiscv.CsrPlugin_mepc[27]
.sym 41965 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 41967 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 41968 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 41969 VexRiscv._zz_255_[3]
.sym 41970 VexRiscv._zz_255_[4]
.sym 41973 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 41976 $abc$38833$n4047_1
.sym 41977 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 41978 $abc$38833$n3954
.sym 41979 $abc$38833$n4046_1
.sym 41982 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 41983 $abc$38833$n3952_1
.sym 41984 $abc$38833$n3951
.sym 41985 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 41988 VexRiscv.CsrPlugin_mepc[27]
.sym 41989 $abc$38833$n3950
.sym 41990 $abc$38833$n3953
.sym 41991 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 41995 VexRiscv._zz_255_[4]
.sym 41996 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 42000 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 42001 VexRiscv._zz_255_[3]
.sym 42006 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42008 $abc$38833$n4067
.sym 42009 $abc$38833$n3954
.sym 42012 $abc$38833$n3951
.sym 42013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42014 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 42015 $abc$38833$n3952_1
.sym 42019 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 42022 $abc$38833$n2482
.sym 42023 por_clk
.sym 42025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42026 $abc$38833$n4023_1
.sym 42027 $abc$38833$n4011
.sym 42028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 42029 $abc$38833$n4063_1
.sym 42030 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 42032 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 42033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 42035 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 42037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 42038 $abc$38833$n3312
.sym 42039 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42040 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 42041 $abc$38833$n2433
.sym 42042 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 42043 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 42044 $abc$38833$n4340
.sym 42045 $abc$38833$n2433
.sym 42046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 42047 $abc$38833$n3952_1
.sym 42048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42049 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 42050 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 42051 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 42052 $abc$38833$n2420
.sym 42053 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 42054 $abc$38833$n151
.sym 42055 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 42056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 42057 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 42058 $abc$38833$n3282
.sym 42059 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 42060 $abc$38833$n3285
.sym 42066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 42069 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42070 $abc$38833$n4930
.sym 42071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 42072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 42074 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 42075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 42078 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42081 $abc$38833$n4931
.sym 42088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 42090 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 42091 $abc$38833$n4932
.sym 42094 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 42096 VexRiscv._zz_122_
.sym 42097 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 42098 $auto$alumacc.cc:474:replace_alu$3872.C[2]
.sym 42100 VexRiscv._zz_122_
.sym 42101 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 42104 $auto$alumacc.cc:474:replace_alu$3872.C[3]
.sym 42106 $abc$38833$n4930
.sym 42107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 42108 $auto$alumacc.cc:474:replace_alu$3872.C[2]
.sym 42110 $auto$alumacc.cc:474:replace_alu$3872.C[4]
.sym 42112 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 42113 $abc$38833$n4931
.sym 42114 $auto$alumacc.cc:474:replace_alu$3872.C[3]
.sym 42116 $auto$alumacc.cc:474:replace_alu$3872.C[5]
.sym 42118 $abc$38833$n4932
.sym 42119 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 42120 $auto$alumacc.cc:474:replace_alu$3872.C[4]
.sym 42122 $auto$alumacc.cc:474:replace_alu$3872.C[6]
.sym 42124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 42125 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 42126 $auto$alumacc.cc:474:replace_alu$3872.C[5]
.sym 42128 $auto$alumacc.cc:474:replace_alu$3872.C[7]
.sym 42130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 42131 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42132 $auto$alumacc.cc:474:replace_alu$3872.C[6]
.sym 42134 $auto$alumacc.cc:474:replace_alu$3872.C[8]
.sym 42136 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 42137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 42138 $auto$alumacc.cc:474:replace_alu$3872.C[7]
.sym 42140 $auto$alumacc.cc:474:replace_alu$3872.C[9]
.sym 42142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42144 $auto$alumacc.cc:474:replace_alu$3872.C[8]
.sym 42149 $abc$38833$n3249
.sym 42150 $abc$38833$n3252
.sym 42151 $abc$38833$n3255
.sym 42152 $abc$38833$n3258
.sym 42153 $abc$38833$n3261
.sym 42154 $abc$38833$n3264
.sym 42155 $abc$38833$n3267
.sym 42156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 42157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42160 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 42161 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 42162 $abc$38833$n149
.sym 42163 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 42164 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 42165 $abc$38833$n3739_1
.sym 42166 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 42167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 42169 $abc$38833$n3739_1
.sym 42170 VexRiscv.CsrPlugin_mepc[20]
.sym 42171 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 42172 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 42173 $abc$38833$n3258
.sym 42174 $abc$38833$n2340
.sym 42175 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 42176 $abc$38833$n3270
.sym 42177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 42178 $abc$38833$n5997_1
.sym 42179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 42180 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 42181 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 42182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42183 $abc$38833$n3249
.sym 42184 $auto$alumacc.cc:474:replace_alu$3872.C[9]
.sym 42192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 42195 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42196 $abc$38833$n4938
.sym 42197 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 42198 $abc$38833$n4936
.sym 42200 $abc$38833$n4935
.sym 42201 $abc$38833$n4934
.sym 42204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 42206 $abc$38833$n4933
.sym 42211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 42213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 42214 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 42217 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 42218 $abc$38833$n4937
.sym 42219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42221 $auto$alumacc.cc:474:replace_alu$3872.C[10]
.sym 42223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 42225 $auto$alumacc.cc:474:replace_alu$3872.C[9]
.sym 42227 $auto$alumacc.cc:474:replace_alu$3872.C[11]
.sym 42229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 42230 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 42231 $auto$alumacc.cc:474:replace_alu$3872.C[10]
.sym 42233 $auto$alumacc.cc:474:replace_alu$3872.C[12]
.sym 42235 $abc$38833$n4933
.sym 42236 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 42237 $auto$alumacc.cc:474:replace_alu$3872.C[11]
.sym 42239 $auto$alumacc.cc:474:replace_alu$3872.C[13]
.sym 42241 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42242 $abc$38833$n4934
.sym 42243 $auto$alumacc.cc:474:replace_alu$3872.C[12]
.sym 42245 $auto$alumacc.cc:474:replace_alu$3872.C[14]
.sym 42247 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 42248 $abc$38833$n4935
.sym 42249 $auto$alumacc.cc:474:replace_alu$3872.C[13]
.sym 42251 $auto$alumacc.cc:474:replace_alu$3872.C[15]
.sym 42253 $abc$38833$n4936
.sym 42254 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42255 $auto$alumacc.cc:474:replace_alu$3872.C[14]
.sym 42257 $auto$alumacc.cc:474:replace_alu$3872.C[16]
.sym 42259 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 42260 $abc$38833$n4937
.sym 42261 $auto$alumacc.cc:474:replace_alu$3872.C[15]
.sym 42263 $auto$alumacc.cc:474:replace_alu$3872.C[17]
.sym 42265 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 42266 $abc$38833$n4938
.sym 42267 $auto$alumacc.cc:474:replace_alu$3872.C[16]
.sym 42271 $abc$38833$n3270
.sym 42272 $abc$38833$n3273
.sym 42273 $abc$38833$n3276
.sym 42274 $abc$38833$n3279
.sym 42275 $abc$38833$n3282
.sym 42276 $abc$38833$n3285
.sym 42277 $abc$38833$n3288
.sym 42278 $abc$38833$n3291
.sym 42279 $abc$38833$n4187
.sym 42280 VexRiscv._zz_321_[10]
.sym 42281 VexRiscv.decode_to_execute_RS2[19]
.sym 42282 VexRiscv._zz_151_[18]
.sym 42283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 42284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 42285 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42286 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 42288 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 42289 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42290 $abc$38833$n3600_1
.sym 42291 basesoc_vexriscv_ibus_adr[5]
.sym 42292 $abc$38833$n4938
.sym 42293 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 42294 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 42295 $abc$38833$n149
.sym 42296 $abc$38833$n3318
.sym 42297 $abc$38833$n3315
.sym 42298 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 42299 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 42300 $abc$38833$n3288
.sym 42301 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 42302 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 42303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42304 $abc$38833$n3330
.sym 42305 $abc$38833$n4340
.sym 42306 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 42307 $auto$alumacc.cc:474:replace_alu$3872.C[17]
.sym 42314 $abc$38833$n4940
.sym 42316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 42318 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 42319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 42321 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 42323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 42324 $abc$38833$n4941
.sym 42325 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 42327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 42328 $abc$38833$n4939
.sym 42340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 42342 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42344 $auto$alumacc.cc:474:replace_alu$3872.C[18]
.sym 42346 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 42347 $abc$38833$n4939
.sym 42348 $auto$alumacc.cc:474:replace_alu$3872.C[17]
.sym 42350 $auto$alumacc.cc:474:replace_alu$3872.C[19]
.sym 42352 $abc$38833$n4940
.sym 42353 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 42354 $auto$alumacc.cc:474:replace_alu$3872.C[18]
.sym 42356 $auto$alumacc.cc:474:replace_alu$3872.C[20]
.sym 42358 $abc$38833$n4941
.sym 42359 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 42360 $auto$alumacc.cc:474:replace_alu$3872.C[19]
.sym 42362 $auto$alumacc.cc:474:replace_alu$3872.C[21]
.sym 42364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 42365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42366 $auto$alumacc.cc:474:replace_alu$3872.C[20]
.sym 42368 $auto$alumacc.cc:474:replace_alu$3872.C[22]
.sym 42370 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42371 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 42372 $auto$alumacc.cc:474:replace_alu$3872.C[21]
.sym 42374 $auto$alumacc.cc:474:replace_alu$3872.C[23]
.sym 42376 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 42377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42378 $auto$alumacc.cc:474:replace_alu$3872.C[22]
.sym 42380 $auto$alumacc.cc:474:replace_alu$3872.C[24]
.sym 42382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42383 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 42384 $auto$alumacc.cc:474:replace_alu$3872.C[23]
.sym 42386 $auto$alumacc.cc:474:replace_alu$3872.C[25]
.sym 42388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 42389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42390 $auto$alumacc.cc:474:replace_alu$3872.C[24]
.sym 42394 $abc$38833$n3294
.sym 42395 $abc$38833$n3297
.sym 42396 $abc$38833$n3300
.sym 42397 $abc$38833$n3303
.sym 42398 $abc$38833$n3306
.sym 42399 $abc$38833$n3309
.sym 42400 $abc$38833$n3312
.sym 42401 $abc$38833$n3315
.sym 42406 VexRiscv._zz_286_[0]
.sym 42407 $abc$38833$n4175_1
.sym 42408 $abc$38833$n3653
.sym 42409 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 42410 VexRiscv._zz_321_[17]
.sym 42411 VexRiscv._zz_286_[0]
.sym 42412 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 42413 VexRiscv._zz_170_[0]
.sym 42414 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 42415 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 42416 $abc$38833$n4181_1
.sym 42417 VexRiscv._zz_170_[0]
.sym 42418 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 42419 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 42420 VexRiscv._zz_285_[0]
.sym 42421 $abc$38833$n4284_1
.sym 42423 $abc$38833$n3388_1
.sym 42424 $abc$38833$n5684_1
.sym 42425 VexRiscv.CsrPlugin_hadException
.sym 42426 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 42429 $abc$38833$n7474
.sym 42430 $auto$alumacc.cc:474:replace_alu$3872.C[25]
.sym 42437 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 42441 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42444 $abc$38833$n2694
.sym 42446 $abc$38833$n2340
.sym 42448 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 42449 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 42451 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42464 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 42466 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 42467 $auto$alumacc.cc:474:replace_alu$3872.C[26]
.sym 42469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42470 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42471 $auto$alumacc.cc:474:replace_alu$3872.C[25]
.sym 42473 $auto$alumacc.cc:474:replace_alu$3872.C[27]
.sym 42475 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 42476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42477 $auto$alumacc.cc:474:replace_alu$3872.C[26]
.sym 42479 $auto$alumacc.cc:474:replace_alu$3872.C[28]
.sym 42481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42482 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 42483 $auto$alumacc.cc:474:replace_alu$3872.C[27]
.sym 42485 $auto$alumacc.cc:474:replace_alu$3872.C[29]
.sym 42487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42489 $auto$alumacc.cc:474:replace_alu$3872.C[28]
.sym 42491 $auto$alumacc.cc:474:replace_alu$3872.C[30]
.sym 42493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42494 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 42495 $auto$alumacc.cc:474:replace_alu$3872.C[29]
.sym 42497 $auto$alumacc.cc:474:replace_alu$3872.C[31]
.sym 42499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42500 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 42501 $auto$alumacc.cc:474:replace_alu$3872.C[30]
.sym 42505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 42507 $auto$alumacc.cc:474:replace_alu$3872.C[31]
.sym 42511 $abc$38833$n2694
.sym 42514 $abc$38833$n2340
.sym 42515 por_clk
.sym 42516 sys_rst_$glb_sr
.sym 42517 $abc$38833$n3318
.sym 42518 $abc$38833$n3321
.sym 42519 $abc$38833$n3324
.sym 42520 $abc$38833$n3327
.sym 42521 $abc$38833$n3330
.sym 42522 $abc$38833$n3333
.sym 42523 VexRiscv._zz_314_[1]
.sym 42524 VexRiscv.CsrPlugin_mtval[31]
.sym 42526 VexRiscv.decode_to_execute_RS2[25]
.sym 42527 VexRiscv.decode_to_execute_RS2[25]
.sym 42528 $abc$38833$n4256_1
.sym 42529 VexRiscv._zz_41_[15]
.sym 42530 $abc$38833$n3312
.sym 42531 $abc$38833$n4176_1
.sym 42533 VexRiscv._zz_319_
.sym 42534 $abc$38833$n5955_1
.sym 42535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 42536 VexRiscv._zz_199_[15]
.sym 42537 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42538 VexRiscv._zz_41_[9]
.sym 42540 $abc$38833$n3601_1
.sym 42541 VexRiscv._zz_194_[4]
.sym 42542 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 42543 $abc$38833$n149
.sym 42544 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 42545 $abc$38833$n4178_1
.sym 42546 $abc$38833$n151
.sym 42547 VexRiscv._zz_199_[2]
.sym 42548 $abc$38833$n7480
.sym 42549 $abc$38833$n7481
.sym 42550 VexRiscv._zz_236_[1]
.sym 42551 VexRiscv._zz_311_
.sym 42552 $abc$38833$n7482
.sym 42559 $abc$38833$n4191_1
.sym 42560 $abc$38833$n2399
.sym 42561 $abc$38833$n4191_1
.sym 42562 VexRiscv._zz_200_[2]
.sym 42564 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 42566 VexRiscv.CsrPlugin_mcause_interrupt
.sym 42570 VexRiscv._zz_321_[0]
.sym 42571 $abc$38833$n4178_1
.sym 42572 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 42574 $abc$38833$n4181_1
.sym 42576 VexRiscv._zz_200_[31]
.sym 42577 VexRiscv._zz_311_
.sym 42579 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 42580 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 42581 VexRiscv._zz_193_[3]
.sym 42582 VexRiscv.CsrPlugin_mtval[29]
.sym 42583 $abc$38833$n3388_1
.sym 42585 VexRiscv._zz_200_[29]
.sym 42588 $abc$38833$n3384_1
.sym 42589 VexRiscv._zz_319_
.sym 42591 VexRiscv._zz_200_[31]
.sym 42592 VexRiscv.CsrPlugin_mcause_interrupt
.sym 42593 $abc$38833$n4181_1
.sym 42594 $abc$38833$n4191_1
.sym 42597 $abc$38833$n4191_1
.sym 42598 VexRiscv._zz_200_[2]
.sym 42599 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 42600 $abc$38833$n4181_1
.sym 42606 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 42612 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 42617 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 42621 VexRiscv._zz_311_
.sym 42622 $abc$38833$n3388_1
.sym 42623 $abc$38833$n3384_1
.sym 42624 VexRiscv._zz_319_
.sym 42628 VexRiscv._zz_193_[3]
.sym 42630 VexRiscv._zz_321_[0]
.sym 42633 VexRiscv.CsrPlugin_mtval[29]
.sym 42634 $abc$38833$n4178_1
.sym 42635 $abc$38833$n4191_1
.sym 42636 VexRiscv._zz_200_[29]
.sym 42637 $abc$38833$n2399
.sym 42638 por_clk
.sym 42639 VexRiscv.reset_$glb_sr
.sym 42641 VexRiscv._zz_195_[1]
.sym 42642 VexRiscv._zz_195_[2]
.sym 42643 VexRiscv._zz_195_[3]
.sym 42644 VexRiscv._zz_195_[4]
.sym 42645 VexRiscv._zz_195_[5]
.sym 42646 VexRiscv._zz_195_[6]
.sym 42647 VexRiscv._zz_195_[7]
.sym 42649 VexRiscv._zz_36_[6]
.sym 42650 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 42652 VexRiscv._zz_316_[3]
.sym 42653 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42654 $abc$38833$n149
.sym 42655 basesoc_vexriscv_ibus_adr[10]
.sym 42656 VexRiscv._zz_316_[4]
.sym 42657 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 42658 VexRiscv._zz_321_[0]
.sym 42659 $abc$38833$n5800_1
.sym 42660 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 42663 $abc$38833$n5607
.sym 42664 $abc$38833$n7486
.sym 42665 VexRiscv._zz_41_[7]
.sym 42666 $abc$38833$n7491
.sym 42667 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 42668 $abc$38833$n7492
.sym 42669 VexRiscv._zz_35_[5]
.sym 42670 $abc$38833$n5997_1
.sym 42671 $abc$38833$n149
.sym 42672 $abc$38833$n5580
.sym 42673 $abc$38833$n7499
.sym 42674 VexRiscv.CsrPlugin_mtval[31]
.sym 42675 VexRiscv._zz_195_[1]
.sym 42683 VexRiscv._zz_194_[6]
.sym 42684 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 42685 VexRiscv._zz_41_[2]
.sym 42686 VexRiscv._zz_316_[5]
.sym 42687 $abc$38833$n3384_1
.sym 42688 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 42690 $abc$38833$n5375
.sym 42691 $abc$38833$n3386_1
.sym 42692 $abc$38833$n2399
.sym 42695 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42696 VexRiscv._zz_151_[10]
.sym 42697 VexRiscv._zz_319_
.sym 42699 $abc$38833$n5390
.sym 42700 VexRiscv._zz_316_[3]
.sym 42701 VexRiscv._zz_194_[4]
.sym 42702 VexRiscv._zz_316_[4]
.sym 42704 $abc$38833$n3388_1
.sym 42705 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 42707 VexRiscv._zz_199_[2]
.sym 42708 $abc$38833$n3916_1
.sym 42710 VexRiscv._zz_194_[5]
.sym 42711 VexRiscv._zz_311_
.sym 42714 $abc$38833$n5375
.sym 42716 VexRiscv._zz_194_[5]
.sym 42717 VexRiscv._zz_316_[4]
.sym 42720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 42722 $abc$38833$n3386_1
.sym 42723 $abc$38833$n5390
.sym 42726 $abc$38833$n5375
.sym 42728 VexRiscv._zz_194_[6]
.sym 42729 VexRiscv._zz_316_[5]
.sym 42732 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42734 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 42735 VexRiscv._zz_151_[10]
.sym 42738 VexRiscv._zz_194_[4]
.sym 42739 VexRiscv._zz_316_[3]
.sym 42740 $abc$38833$n5375
.sym 42744 VexRiscv._zz_311_
.sym 42745 $abc$38833$n3384_1
.sym 42746 $abc$38833$n3388_1
.sym 42747 VexRiscv._zz_319_
.sym 42751 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 42757 VexRiscv._zz_41_[2]
.sym 42758 VexRiscv._zz_199_[2]
.sym 42759 $abc$38833$n3916_1
.sym 42760 $abc$38833$n2399
.sym 42761 por_clk
.sym 42762 VexRiscv.reset_$glb_sr
.sym 42763 VexRiscv._zz_195_[8]
.sym 42764 VexRiscv._zz_195_[9]
.sym 42765 VexRiscv._zz_195_[10]
.sym 42766 VexRiscv._zz_195_[11]
.sym 42767 VexRiscv._zz_195_[12]
.sym 42768 VexRiscv._zz_195_[13]
.sym 42769 VexRiscv._zz_195_[14]
.sym 42770 VexRiscv._zz_195_[15]
.sym 42771 VexRiscv._zz_314_[13]
.sym 42774 VexRiscv._zz_314_[13]
.sym 42775 VexRiscv._zz_316_[11]
.sym 42776 $abc$38833$n5623
.sym 42777 $abc$38833$n5613
.sym 42778 $abc$38833$n5969_1
.sym 42779 VexRiscv._zz_41_[12]
.sym 42780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 42781 VexRiscv._zz_41_[2]
.sym 42782 VexRiscv._zz_314_[10]
.sym 42783 VexRiscv._zz_314_[12]
.sym 42784 VexRiscv._zz_151_[10]
.sym 42785 VexRiscv._zz_316_[7]
.sym 42786 $abc$38833$n7478
.sym 42787 VexRiscv._zz_316_[0]
.sym 42788 VexRiscv._zz_193_[1]
.sym 42789 VexRiscv._zz_285_[4]
.sym 42790 $abc$38833$n4340
.sym 42791 VexRiscv._zz_195_[16]
.sym 42792 VexRiscv._zz_194_[20]
.sym 42793 VexRiscv._zz_90_
.sym 42794 $abc$38833$n7494
.sym 42795 $abc$38833$n7502
.sym 42796 VexRiscv._zz_193_[31]
.sym 42797 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 42798 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42804 VexRiscv._zz_36_[2]
.sym 42805 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 42808 VexRiscv._zz_199_[18]
.sym 42809 VexRiscv.memory_arbitration_isValid
.sym 42812 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 42813 $abc$38833$n5389_1
.sym 42815 VexRiscv._zz_192_
.sym 42816 $abc$38833$n151
.sym 42817 VexRiscv._zz_194_[11]
.sym 42818 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42819 VexRiscv._zz_194_[12]
.sym 42820 $abc$38833$n3916_1
.sym 42822 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42823 VexRiscv._zz_316_[11]
.sym 42827 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 42828 $abc$38833$n5375
.sym 42829 VexRiscv.execute_to_memory_IS_DIV
.sym 42831 VexRiscv._zz_316_[10]
.sym 42832 $abc$38833$n5580
.sym 42834 VexRiscv._zz_41_[18]
.sym 42835 $abc$38833$n5595_1
.sym 42837 $abc$38833$n5389_1
.sym 42838 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 42839 VexRiscv.execute_to_memory_IS_DIV
.sym 42840 VexRiscv.memory_arbitration_isValid
.sym 42843 VexRiscv._zz_41_[18]
.sym 42844 VexRiscv._zz_199_[18]
.sym 42846 $abc$38833$n3916_1
.sym 42849 $abc$38833$n5595_1
.sym 42851 VexRiscv._zz_36_[2]
.sym 42852 $abc$38833$n5580
.sym 42855 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 42856 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42857 $abc$38833$n151
.sym 42858 VexRiscv._zz_192_
.sym 42861 VexRiscv._zz_316_[10]
.sym 42862 $abc$38833$n5375
.sym 42863 VexRiscv._zz_194_[11]
.sym 42867 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42874 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 42879 $abc$38833$n5375
.sym 42880 VexRiscv._zz_194_[12]
.sym 42881 VexRiscv._zz_316_[11]
.sym 42883 $abc$38833$n2420_$glb_ce
.sym 42884 por_clk
.sym 42886 VexRiscv._zz_195_[16]
.sym 42887 VexRiscv._zz_195_[17]
.sym 42888 VexRiscv._zz_195_[18]
.sym 42889 VexRiscv._zz_195_[19]
.sym 42890 VexRiscv._zz_195_[20]
.sym 42891 VexRiscv._zz_195_[21]
.sym 42892 VexRiscv._zz_195_[22]
.sym 42893 VexRiscv._zz_195_[23]
.sym 42898 VexRiscv._zz_194_[8]
.sym 42899 VexRiscv._zz_170_[1]
.sym 42900 VexRiscv._zz_316_[16]
.sym 42901 VexRiscv._zz_195_[11]
.sym 42902 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 42904 VexRiscv._zz_129_[2]
.sym 42905 VexRiscv._zz_194_[11]
.sym 42906 VexRiscv._zz_194_[9]
.sym 42907 VexRiscv._zz_194_[13]
.sym 42908 $abc$38833$n5627
.sym 42909 grant
.sym 42910 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 42911 VexRiscv._zz_285_[0]
.sym 42912 VexRiscv.CsrPlugin_hadException
.sym 42913 $abc$38833$n5619_1
.sym 42914 $abc$38833$n4284_1
.sym 42915 VexRiscv._zz_151_[19]
.sym 42916 VexRiscv._zz_194_[24]
.sym 42917 VexRiscv._zz_194_[26]
.sym 42918 VexRiscv._zz_194_[15]
.sym 42919 VexRiscv._zz_44_[0]
.sym 42920 VexRiscv._zz_195_[15]
.sym 42921 $abc$38833$n3624_1
.sym 42927 $abc$38833$n6365_1
.sym 42928 $abc$38833$n3624_1
.sym 42931 $abc$38833$n4188_1
.sym 42933 VexRiscv._zz_285_[3]
.sym 42934 VexRiscv.CsrPlugin_mtval[20]
.sym 42935 VexRiscv._zz_199_[18]
.sym 42936 VexRiscv._zz_321_[0]
.sym 42939 $abc$38833$n5599_1
.sym 42941 VexRiscv.CsrPlugin_mepc[20]
.sym 42943 VexRiscv._zz_44_[0]
.sym 42946 VexRiscv._zz_44_[1]
.sym 42948 VexRiscv._zz_36_[19]
.sym 42949 $abc$38833$n4175_1
.sym 42951 VexRiscv._zz_193_[13]
.sym 42953 VexRiscv._zz_193_[5]
.sym 42954 $abc$38833$n149
.sym 42956 $abc$38833$n4178_1
.sym 42957 VexRiscv._zz_193_[10]
.sym 42958 VexRiscv._zz_193_[16]
.sym 42960 $abc$38833$n6365_1
.sym 42961 $abc$38833$n3624_1
.sym 42962 $abc$38833$n4188_1
.sym 42963 $abc$38833$n5599_1
.sym 42966 VexRiscv._zz_193_[5]
.sym 42969 VexRiscv._zz_321_[0]
.sym 42973 VexRiscv._zz_193_[13]
.sym 42974 VexRiscv._zz_321_[0]
.sym 42978 VexRiscv.CsrPlugin_mtval[20]
.sym 42979 $abc$38833$n4175_1
.sym 42980 VexRiscv.CsrPlugin_mepc[20]
.sym 42981 $abc$38833$n4178_1
.sym 42984 VexRiscv._zz_321_[0]
.sym 42987 VexRiscv._zz_193_[10]
.sym 42990 VexRiscv._zz_36_[19]
.sym 42996 VexRiscv._zz_44_[0]
.sym 42997 VexRiscv._zz_44_[1]
.sym 42998 VexRiscv._zz_285_[3]
.sym 42999 VexRiscv._zz_199_[18]
.sym 43003 VexRiscv._zz_193_[16]
.sym 43005 VexRiscv._zz_321_[0]
.sym 43006 $abc$38833$n149
.sym 43007 por_clk
.sym 43009 VexRiscv._zz_195_[24]
.sym 43010 VexRiscv._zz_195_[25]
.sym 43011 VexRiscv._zz_195_[26]
.sym 43012 VexRiscv._zz_195_[27]
.sym 43013 VexRiscv._zz_195_[28]
.sym 43014 VexRiscv._zz_195_[29]
.sym 43015 VexRiscv._zz_195_[30]
.sym 43016 VexRiscv._zz_195_[31]
.sym 43017 $abc$38833$n6365_1
.sym 43018 VexRiscv._zz_195_[21]
.sym 43021 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 43023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 43024 VexRiscv._zz_195_[19]
.sym 43025 VexRiscv._zz_194_[18]
.sym 43026 $abc$38833$n7488
.sym 43027 $abc$38833$n3888
.sym 43028 VexRiscv._zz_41_[20]
.sym 43029 VexRiscv._zz_285_[3]
.sym 43030 $abc$38833$n5686
.sym 43031 VexRiscv._zz_199_[18]
.sym 43032 VexRiscv._zz_41_[18]
.sym 43033 VexRiscv._zz_199_[19]
.sym 43034 VexRiscv._zz_311_
.sym 43035 $abc$38833$n5961_1
.sym 43036 VexRiscv._zz_314_[21]
.sym 43037 VexRiscv._zz_195_[20]
.sym 43038 VexRiscv._zz_285_[2]
.sym 43039 VexRiscv._zz_199_[2]
.sym 43040 VexRiscv._zz_49_[0]
.sym 43041 VexRiscv._zz_151_[19]
.sym 43042 $abc$38833$n4178_1
.sym 43043 $abc$38833$n149
.sym 43044 $abc$38833$n4191_1
.sym 43050 VexRiscv._zz_36_[2]
.sym 43053 $abc$38833$n5961_1
.sym 43057 $abc$38833$n6029
.sym 43058 $abc$38833$n5375
.sym 43059 VexRiscv._zz_316_[23]
.sym 43062 VexRiscv._zz_199_[19]
.sym 43066 VexRiscv._zz_36_[19]
.sym 43067 $abc$38833$n5792_1
.sym 43068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43069 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 43070 VexRiscv._zz_44_[0]
.sym 43071 VexRiscv._zz_170_[0]
.sym 43072 $abc$38833$n5955_1
.sym 43073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 43074 $abc$38833$n5580
.sym 43075 VexRiscv._zz_285_[4]
.sym 43076 VexRiscv._zz_194_[24]
.sym 43079 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43080 VexRiscv._zz_44_[1]
.sym 43081 VexRiscv._zz_170_[1]
.sym 43083 VexRiscv._zz_44_[0]
.sym 43084 VexRiscv._zz_44_[1]
.sym 43085 VexRiscv._zz_285_[4]
.sym 43086 VexRiscv._zz_199_[19]
.sym 43090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43096 $abc$38833$n5375
.sym 43097 VexRiscv._zz_316_[23]
.sym 43098 VexRiscv._zz_194_[24]
.sym 43101 VexRiscv._zz_170_[0]
.sym 43102 VexRiscv._zz_170_[1]
.sym 43103 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 43104 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43107 VexRiscv._zz_36_[19]
.sym 43108 $abc$38833$n6029
.sym 43109 $abc$38833$n5955_1
.sym 43113 $abc$38833$n5792_1
.sym 43114 VexRiscv._zz_36_[19]
.sym 43115 $abc$38833$n5580
.sym 43120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 43125 $abc$38833$n5961_1
.sym 43126 VexRiscv._zz_36_[2]
.sym 43128 $abc$38833$n5955_1
.sym 43129 $abc$38833$n2420_$glb_ce
.sym 43130 por_clk
.sym 43132 VexRiscv._zz_195_[32]
.sym 43133 VexRiscv._zz_151_[2]
.sym 43134 VexRiscv._zz_151_[20]
.sym 43135 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 43136 VexRiscv._zz_44_[0]
.sym 43137 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43138 VexRiscv._zz_44_[1]
.sym 43139 VexRiscv._zz_151_[0]
.sym 43140 VexRiscv._zz_199_[19]
.sym 43142 basesoc_dat_w[3]
.sym 43143 $abc$38833$n5787_1
.sym 43144 $abc$38833$n4657
.sym 43145 VexRiscv._zz_194_[28]
.sym 43146 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 43147 $abc$38833$n3386_1
.sym 43148 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 43149 $abc$38833$n7495
.sym 43150 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43151 VexRiscv._zz_321_[0]
.sym 43152 $abc$38833$n3349
.sym 43153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43154 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43155 $abc$38833$n6077_1
.sym 43156 VexRiscv._zz_195_[26]
.sym 43157 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43158 VexRiscv._zz_194_[29]
.sym 43159 VexRiscv._zz_314_[27]
.sym 43160 $abc$38833$n5580
.sym 43161 $abc$38833$n7501
.sym 43162 $abc$38833$n5997_1
.sym 43164 VexRiscv._zz_199_[5]
.sym 43165 VexRiscv._zz_41_[7]
.sym 43166 $abc$38833$n7499
.sym 43167 VexRiscv._zz_199_[2]
.sym 43173 VexRiscv._zz_170_[0]
.sym 43175 VexRiscv._zz_47_[1]
.sym 43176 VexRiscv._zz_195_[27]
.sym 43179 VexRiscv._zz_285_[0]
.sym 43181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43182 $abc$38833$n5798_1
.sym 43183 VexRiscv._zz_170_[1]
.sym 43184 $abc$38833$n2399
.sym 43185 VexRiscv._zz_47_[0]
.sym 43186 $abc$38833$n4284_1
.sym 43187 $abc$38833$n4175_1
.sym 43189 VexRiscv._zz_195_[32]
.sym 43190 VexRiscv._zz_199_[15]
.sym 43191 $abc$38833$n4257_1
.sym 43192 VexRiscv.CsrPlugin_mepc[29]
.sym 43193 VexRiscv._zz_44_[0]
.sym 43194 VexRiscv._zz_200_[20]
.sym 43195 $abc$38833$n4256_1
.sym 43196 VexRiscv._zz_194_[27]
.sym 43197 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 43198 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43199 VexRiscv._zz_151_[20]
.sym 43201 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 43203 VexRiscv._zz_44_[1]
.sym 43204 $abc$38833$n4191_1
.sym 43206 $abc$38833$n4256_1
.sym 43207 VexRiscv._zz_170_[1]
.sym 43208 VexRiscv._zz_170_[0]
.sym 43209 VexRiscv._zz_151_[20]
.sym 43212 VexRiscv.CsrPlugin_mepc[29]
.sym 43214 $abc$38833$n4175_1
.sym 43215 $abc$38833$n4284_1
.sym 43218 VexRiscv._zz_285_[0]
.sym 43219 VexRiscv._zz_44_[1]
.sym 43220 VexRiscv._zz_44_[0]
.sym 43221 VexRiscv._zz_199_[15]
.sym 43224 VexRiscv._zz_47_[0]
.sym 43225 $abc$38833$n5798_1
.sym 43226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 43227 VexRiscv._zz_47_[1]
.sym 43230 VexRiscv._zz_195_[32]
.sym 43231 VexRiscv._zz_195_[27]
.sym 43233 VexRiscv._zz_194_[27]
.sym 43236 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 43242 $abc$38833$n4191_1
.sym 43244 $abc$38833$n4257_1
.sym 43245 VexRiscv._zz_200_[20]
.sym 43248 VexRiscv._zz_151_[20]
.sym 43249 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43252 $abc$38833$n2399
.sym 43253 por_clk
.sym 43254 VexRiscv.reset_$glb_sr
.sym 43255 VexRiscv._zz_200_[14]
.sym 43256 VexRiscv._zz_314_[21]
.sym 43257 $abc$38833$n4614
.sym 43258 $abc$38833$n4582_1
.sym 43259 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 43260 VexRiscv._zz_151_[1]
.sym 43261 $abc$38833$n4624_1
.sym 43262 $abc$38833$n4636
.sym 43264 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43265 $abc$38833$n149
.sym 43267 VexRiscv._zz_194_[32]
.sym 43268 VexRiscv._zz_44_[1]
.sym 43269 VexRiscv.execute_to_memory_IS_DIV
.sym 43270 $abc$38833$n5942_1
.sym 43271 $abc$38833$n2465
.sym 43272 VexRiscv._zz_151_[4]
.sym 43273 VexRiscv._zz_47_[0]
.sym 43274 VexRiscv._zz_195_[32]
.sym 43275 VexRiscv._zz_129_[0]
.sym 43276 VexRiscv._zz_151_[2]
.sym 43278 $abc$38833$n5798_1
.sym 43279 VexRiscv._zz_151_[20]
.sym 43280 VexRiscv._zz_193_[31]
.sym 43281 VexRiscv._zz_151_[16]
.sym 43282 VexRiscv._zz_194_[27]
.sym 43283 VexRiscv._zz_195_[16]
.sym 43284 VexRiscv._zz_316_[0]
.sym 43285 $abc$38833$n5955_1
.sym 43286 VexRiscv._zz_314_[32]
.sym 43287 VexRiscv._zz_193_[1]
.sym 43288 VexRiscv._zz_194_[20]
.sym 43289 VexRiscv._zz_193_[27]
.sym 43290 $PACKER_VCC_NET
.sym 43297 $abc$38833$n4283_1
.sym 43298 VexRiscv._zz_151_[15]
.sym 43299 VexRiscv._zz_285_[1]
.sym 43300 VexRiscv._zz_316_[29]
.sym 43301 $abc$38833$n3831_1
.sym 43302 VexRiscv._zz_44_[1]
.sym 43303 VexRiscv._zz_170_[1]
.sym 43304 VexRiscv._zz_195_[32]
.sym 43305 $abc$38833$n3807
.sym 43307 VexRiscv._zz_49_[1]
.sym 43308 VexRiscv._zz_44_[0]
.sym 43309 VexRiscv._zz_170_[0]
.sym 43310 VexRiscv._zz_49_[0]
.sym 43311 VexRiscv._zz_199_[16]
.sym 43314 $abc$38833$n5375
.sym 43315 VexRiscv._zz_193_[27]
.sym 43316 VexRiscv._zz_195_[26]
.sym 43317 VexRiscv._zz_151_[16]
.sym 43318 VexRiscv._zz_151_[29]
.sym 43319 VexRiscv._zz_321_[0]
.sym 43320 $abc$38833$n3905
.sym 43322 VexRiscv._zz_194_[30]
.sym 43323 VexRiscv._zz_194_[26]
.sym 43327 VexRiscv._zz_151_[18]
.sym 43329 VexRiscv._zz_195_[26]
.sym 43330 VexRiscv._zz_195_[32]
.sym 43331 VexRiscv._zz_194_[26]
.sym 43335 $abc$38833$n4283_1
.sym 43336 VexRiscv._zz_151_[29]
.sym 43337 VexRiscv._zz_170_[1]
.sym 43338 VexRiscv._zz_170_[0]
.sym 43341 VexRiscv._zz_49_[1]
.sym 43342 $abc$38833$n3905
.sym 43343 VexRiscv._zz_151_[18]
.sym 43344 VexRiscv._zz_49_[0]
.sym 43347 VexRiscv._zz_49_[0]
.sym 43348 VexRiscv._zz_151_[15]
.sym 43349 $abc$38833$n3831_1
.sym 43350 VexRiscv._zz_49_[1]
.sym 43353 VexRiscv._zz_49_[1]
.sym 43354 VexRiscv._zz_49_[0]
.sym 43355 $abc$38833$n3807
.sym 43356 VexRiscv._zz_151_[16]
.sym 43359 VexRiscv._zz_44_[0]
.sym 43360 VexRiscv._zz_44_[1]
.sym 43361 VexRiscv._zz_285_[1]
.sym 43362 VexRiscv._zz_199_[16]
.sym 43365 VexRiscv._zz_316_[29]
.sym 43366 VexRiscv._zz_194_[30]
.sym 43367 $abc$38833$n5375
.sym 43371 VexRiscv._zz_193_[27]
.sym 43373 VexRiscv._zz_321_[0]
.sym 43378 $abc$38833$n5010
.sym 43379 $abc$38833$n4602
.sym 43380 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 43381 VexRiscv._zz_199_[1]
.sym 43382 $abc$38833$n4608
.sym 43383 $abc$38833$n4600
.sym 43384 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 43385 $abc$38833$n4598
.sym 43389 VexRiscv._zz_199_[25]
.sym 43390 VexRiscv._zz_199_[9]
.sym 43391 $abc$38833$n4624_1
.sym 43392 $abc$38833$n5654_1
.sym 43393 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 43394 VexRiscv._zz_129_[7]
.sym 43395 $abc$38833$n5562_1
.sym 43396 basesoc_vexriscv_dbus_adr[21]
.sym 43397 $abc$38833$n3831_1
.sym 43398 VexRiscv._zz_291_[9]
.sym 43399 VexRiscv.CsrPlugin_hadException
.sym 43400 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43401 $abc$38833$n3807
.sym 43402 $abc$38833$n4614
.sym 43403 VexRiscv._zz_151_[19]
.sym 43404 VexRiscv._zz_151_[29]
.sym 43405 VexRiscv._zz_195_[15]
.sym 43406 $abc$38833$n3905
.sym 43408 VexRiscv._zz_194_[27]
.sym 43409 VexRiscv._zz_194_[26]
.sym 43410 VexRiscv._zz_194_[15]
.sym 43411 VexRiscv._zz_193_[21]
.sym 43412 VexRiscv._zz_194_[24]
.sym 43413 $abc$38833$n5580
.sym 43419 VexRiscv._zz_319_
.sym 43420 VexRiscv._zz_193_[5]
.sym 43421 VexRiscv._zz_288_[16]
.sym 43422 VexRiscv._zz_194_[1]
.sym 43423 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43424 VexRiscv._zz_151_[16]
.sym 43426 VexRiscv._zz_193_[3]
.sym 43427 $abc$38833$n4642_1
.sym 43428 VexRiscv._zz_151_[29]
.sym 43429 VexRiscv._zz_198_
.sym 43431 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43432 $abc$38833$n5375
.sym 43435 VexRiscv._zz_194_[28]
.sym 43436 VexRiscv._zz_194_[6]
.sym 43438 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43440 VexRiscv._zz_311_
.sym 43442 VexRiscv._zz_194_[27]
.sym 43443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43444 VexRiscv._zz_316_[0]
.sym 43445 $abc$38833$n4641
.sym 43446 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43448 VexRiscv._zz_194_[4]
.sym 43449 VexRiscv._zz_199_[7]
.sym 43450 VexRiscv._zz_328_
.sym 43452 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43454 VexRiscv._zz_288_[16]
.sym 43455 VexRiscv._zz_151_[16]
.sym 43458 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43459 VexRiscv._zz_151_[29]
.sym 43460 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43464 VexRiscv._zz_194_[28]
.sym 43465 VexRiscv._zz_311_
.sym 43467 VexRiscv._zz_194_[27]
.sym 43470 VexRiscv._zz_199_[7]
.sym 43472 VexRiscv._zz_198_
.sym 43476 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43477 VexRiscv._zz_193_[5]
.sym 43478 VexRiscv._zz_328_
.sym 43479 VexRiscv._zz_194_[6]
.sym 43483 $abc$38833$n5375
.sym 43484 VexRiscv._zz_194_[1]
.sym 43485 VexRiscv._zz_316_[0]
.sym 43488 VexRiscv._zz_328_
.sym 43489 VexRiscv._zz_193_[3]
.sym 43490 VexRiscv._zz_194_[4]
.sym 43491 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43494 $abc$38833$n4641
.sym 43495 VexRiscv._zz_319_
.sym 43496 $abc$38833$n4642_1
.sym 43499 por_clk
.sym 43500 $abc$38833$n149_$glb_sr
.sym 43502 $abc$38833$n4246
.sym 43503 $abc$38833$n4249
.sym 43504 $abc$38833$n4252
.sym 43505 $abc$38833$n4255
.sym 43506 $abc$38833$n4258
.sym 43507 $abc$38833$n4261
.sym 43508 $abc$38833$n4264
.sym 43509 $abc$38833$n5808_1
.sym 43510 VexRiscv._zz_151_[29]
.sym 43512 $abc$38833$n5808_1
.sym 43513 VexRiscv._zz_199_[0]
.sym 43514 VexRiscv._zz_35_[21]
.sym 43515 VexRiscv._zz_288_[16]
.sym 43516 VexRiscv._zz_151_[25]
.sym 43517 VexRiscv._zz_198_
.sym 43518 VexRiscv._zz_194_[1]
.sym 43519 VexRiscv._zz_291_[20]
.sym 43520 $abc$38833$n5010
.sym 43522 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 43523 VexRiscv._zz_288_[15]
.sym 43524 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 43526 VexRiscv._zz_311_
.sym 43528 $abc$38833$n149
.sym 43530 $abc$38833$n5018
.sym 43531 $abc$38833$n4271_1
.sym 43532 $abc$38833$n3634_1
.sym 43533 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 43534 VexRiscv._zz_194_[4]
.sym 43535 $abc$38833$n149
.sym 43536 VexRiscv._zz_194_[27]
.sym 43544 $abc$38833$n149
.sym 43545 VexRiscv._zz_193_[1]
.sym 43550 VexRiscv._zz_195_[32]
.sym 43551 VexRiscv._zz_193_[5]
.sym 43552 VexRiscv._zz_193_[2]
.sym 43553 $abc$38833$n2462
.sym 43556 $abc$38833$n4244
.sym 43557 $abc$38833$n4598
.sym 43558 VexRiscv._zz_193_[0]
.sym 43559 $abc$38833$n4246
.sym 43560 $abc$38833$n4249
.sym 43561 $abc$38833$n4252
.sym 43562 $abc$38833$n4255
.sym 43565 VexRiscv._zz_193_[3]
.sym 43568 $abc$38833$n149
.sym 43569 $abc$38833$n149
.sym 43570 VexRiscv._zz_193_[4]
.sym 43571 $abc$38833$n4258
.sym 43572 $abc$38833$n4261
.sym 43573 VexRiscv._zz_198_
.sym 43576 $abc$38833$n4244
.sym 43577 $abc$38833$n149
.sym 43578 VexRiscv._zz_195_[32]
.sym 43582 $abc$38833$n149
.sym 43583 VexRiscv._zz_193_[4]
.sym 43584 $abc$38833$n4258
.sym 43588 $abc$38833$n149
.sym 43589 $abc$38833$n4249
.sym 43590 VexRiscv._zz_193_[1]
.sym 43593 $abc$38833$n149
.sym 43594 VexRiscv._zz_193_[0]
.sym 43595 $abc$38833$n4246
.sym 43600 VexRiscv._zz_193_[3]
.sym 43601 $abc$38833$n4255
.sym 43602 $abc$38833$n149
.sym 43605 $abc$38833$n149
.sym 43606 VexRiscv._zz_193_[5]
.sym 43607 $abc$38833$n4261
.sym 43611 $abc$38833$n4598
.sym 43613 VexRiscv._zz_198_
.sym 43617 $abc$38833$n4252
.sym 43618 $abc$38833$n149
.sym 43619 VexRiscv._zz_193_[2]
.sym 43621 $abc$38833$n2462
.sym 43622 por_clk
.sym 43624 $abc$38833$n4267
.sym 43625 $abc$38833$n4270
.sym 43626 $abc$38833$n4273
.sym 43627 $abc$38833$n4276
.sym 43628 $abc$38833$n4279
.sym 43629 $abc$38833$n4282
.sym 43630 $abc$38833$n4285
.sym 43631 $abc$38833$n4288
.sym 43636 $abc$38833$n5375
.sym 43637 VexRiscv._zz_151_[28]
.sym 43638 VexRiscv._zz_193_[6]
.sym 43639 basesoc_ctrl_storage[0]
.sym 43640 VexRiscv._zz_288_[28]
.sym 43641 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 43642 VexRiscv._zz_193_[2]
.sym 43643 $abc$38833$n2127
.sym 43644 VexRiscv.CsrPlugin_mepc[29]
.sym 43645 VexRiscv._zz_321_[0]
.sym 43646 VexRiscv._zz_193_[4]
.sym 43647 $abc$38833$n5566_1
.sym 43649 VexRiscv._zz_194_[29]
.sym 43650 VexRiscv._zz_199_[25]
.sym 43652 $abc$38833$n4662
.sym 43653 VexRiscv._zz_41_[7]
.sym 43654 $abc$38833$n5997_1
.sym 43656 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43658 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 43667 VexRiscv._zz_193_[9]
.sym 43672 $abc$38833$n4264
.sym 43673 VexRiscv._zz_199_[9]
.sym 43674 VexRiscv._zz_193_[8]
.sym 43677 VexRiscv._zz_193_[11]
.sym 43678 VexRiscv._zz_193_[6]
.sym 43680 VexRiscv._zz_193_[10]
.sym 43681 $abc$38833$n4267
.sym 43682 $abc$38833$n4270
.sym 43683 VexRiscv._zz_198_
.sym 43684 $abc$38833$n4276
.sym 43685 $abc$38833$n4279
.sym 43688 $abc$38833$n149
.sym 43689 VexRiscv._zz_193_[7]
.sym 43690 VexRiscv._zz_199_[15]
.sym 43691 $abc$38833$n4273
.sym 43692 $abc$38833$n2462
.sym 43699 $abc$38833$n149
.sym 43700 VexRiscv._zz_193_[6]
.sym 43701 $abc$38833$n4264
.sym 43704 $abc$38833$n149
.sym 43705 $abc$38833$n4267
.sym 43706 VexRiscv._zz_193_[7]
.sym 43711 $abc$38833$n149
.sym 43712 VexRiscv._zz_193_[8]
.sym 43713 $abc$38833$n4270
.sym 43716 VexRiscv._zz_193_[11]
.sym 43717 $abc$38833$n4279
.sym 43718 $abc$38833$n149
.sym 43723 $abc$38833$n149
.sym 43724 VexRiscv._zz_193_[10]
.sym 43725 $abc$38833$n4276
.sym 43728 VexRiscv._zz_199_[9]
.sym 43731 VexRiscv._zz_198_
.sym 43734 VexRiscv._zz_198_
.sym 43736 VexRiscv._zz_199_[15]
.sym 43740 $abc$38833$n4273
.sym 43742 $abc$38833$n149
.sym 43743 VexRiscv._zz_193_[9]
.sym 43744 $abc$38833$n2462
.sym 43745 por_clk
.sym 43747 $abc$38833$n4291
.sym 43748 $abc$38833$n4294
.sym 43749 $abc$38833$n4297
.sym 43750 $abc$38833$n4300
.sym 43751 $abc$38833$n4303
.sym 43752 $abc$38833$n4306
.sym 43753 $abc$38833$n4309
.sym 43754 $abc$38833$n4312
.sym 43756 $abc$38833$n4626
.sym 43759 VexRiscv._zz_193_[13]
.sym 43760 VexRiscv._zz_311_
.sym 43761 basesoc_dat_w[1]
.sym 43762 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43763 $abc$38833$n4622
.sym 43764 basesoc_dat_w[3]
.sym 43765 basesoc_uart_phy_storage[7]
.sym 43766 basesoc_uart_phy_storage[3]
.sym 43767 VexRiscv._zz_193_[12]
.sym 43768 VexRiscv._zz_47_[0]
.sym 43769 VexRiscv._zz_193_[11]
.sym 43770 basesoc_uart_phy_rx_busy
.sym 43771 VexRiscv._zz_195_[16]
.sym 43772 $abc$38833$n5955_1
.sym 43773 $abc$38833$n4624
.sym 43774 $PACKER_VCC_NET
.sym 43775 basesoc_uart_phy_storage[15]
.sym 43776 VexRiscv._zz_47_[1]
.sym 43777 VexRiscv._zz_316_[0]
.sym 43778 VexRiscv._zz_314_[32]
.sym 43779 VexRiscv._zz_193_[31]
.sym 43780 VexRiscv._zz_194_[20]
.sym 43781 VexRiscv._zz_193_[27]
.sym 43782 basesoc_uart_phy_storage[11]
.sym 43788 VexRiscv._zz_193_[14]
.sym 43790 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43793 VexRiscv._zz_151_[28]
.sym 43794 $abc$38833$n4285
.sym 43795 $abc$38833$n4288
.sym 43798 $abc$38833$n149
.sym 43801 VexRiscv._zz_193_[19]
.sym 43802 VexRiscv._zz_199_[18]
.sym 43803 VexRiscv._zz_198_
.sym 43804 $abc$38833$n4291
.sym 43807 VexRiscv._zz_193_[13]
.sym 43809 $abc$38833$n4306
.sym 43810 $abc$38833$n4309
.sym 43812 VexRiscv._zz_288_[28]
.sym 43814 VexRiscv._zz_193_[21]
.sym 43815 $abc$38833$n2462
.sym 43816 $abc$38833$n4303
.sym 43817 VexRiscv._zz_193_[20]
.sym 43818 $abc$38833$n149
.sym 43819 VexRiscv._zz_193_[15]
.sym 43822 $abc$38833$n149
.sym 43823 $abc$38833$n4285
.sym 43824 VexRiscv._zz_193_[13]
.sym 43827 VexRiscv._zz_151_[28]
.sym 43829 VexRiscv._zz_288_[28]
.sym 43830 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43833 VexRiscv._zz_193_[20]
.sym 43834 $abc$38833$n4306
.sym 43836 $abc$38833$n149
.sym 43839 $abc$38833$n149
.sym 43840 VexRiscv._zz_193_[15]
.sym 43842 $abc$38833$n4291
.sym 43845 $abc$38833$n4309
.sym 43846 VexRiscv._zz_193_[21]
.sym 43848 $abc$38833$n149
.sym 43851 $abc$38833$n4303
.sym 43853 $abc$38833$n149
.sym 43854 VexRiscv._zz_193_[19]
.sym 43859 VexRiscv._zz_198_
.sym 43860 VexRiscv._zz_199_[18]
.sym 43863 $abc$38833$n149
.sym 43864 VexRiscv._zz_193_[14]
.sym 43865 $abc$38833$n4288
.sym 43867 $abc$38833$n2462
.sym 43868 por_clk
.sym 43870 $abc$38833$n4315
.sym 43871 $abc$38833$n4318
.sym 43872 $abc$38833$n4321
.sym 43873 $abc$38833$n4324
.sym 43874 $abc$38833$n4327
.sym 43875 $abc$38833$n4330
.sym 43876 $abc$38833$n4333
.sym 43877 $abc$38833$n4336
.sym 43878 VexRiscv._zz_193_[22]
.sym 43882 VexRiscv._zz_194_[8]
.sym 43883 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 43884 VexRiscv._zz_193_[20]
.sym 43885 VexRiscv._zz_194_[6]
.sym 43886 VexRiscv._zz_193_[0]
.sym 43887 $abc$38833$n5014
.sym 43888 VexRiscv._zz_193_[21]
.sym 43889 VexRiscv._zz_151_[28]
.sym 43890 VexRiscv._zz_253_[1]
.sym 43891 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 43892 VexRiscv._zz_193_[22]
.sym 43893 basesoc_uart_phy_storage[30]
.sym 43894 $abc$38833$n5580
.sym 43895 VexRiscv._zz_193_[21]
.sym 43896 VexRiscv._zz_194_[24]
.sym 43897 basesoc_uart_phy_storage[20]
.sym 43898 $abc$38833$n5920_1
.sym 43899 $abc$38833$n5788_1
.sym 43900 VexRiscv._zz_194_[27]
.sym 43901 VexRiscv._zz_194_[15]
.sym 43902 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 43903 VexRiscv._zz_193_[30]
.sym 43904 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 43905 VexRiscv._zz_195_[15]
.sym 43912 $abc$38833$n4294
.sym 43913 VexRiscv._zz_321_[0]
.sym 43914 VexRiscv._zz_193_[16]
.sym 43915 VexRiscv._zz_193_[22]
.sym 43918 $abc$38833$n4312
.sym 43919 VexRiscv._zz_193_[14]
.sym 43921 VexRiscv._zz_198_
.sym 43922 $abc$38833$n2462
.sym 43926 $abc$38833$n149
.sym 43928 $abc$38833$n4318
.sym 43929 VexRiscv._zz_198_
.sym 43931 VexRiscv._zz_193_[24]
.sym 43932 $abc$38833$n149
.sym 43933 VexRiscv._zz_199_[28]
.sym 43935 $abc$38833$n4315
.sym 43938 VexRiscv._zz_193_[23]
.sym 43941 VexRiscv._zz_199_[27]
.sym 43942 VexRiscv._zz_199_[25]
.sym 43944 VexRiscv._zz_198_
.sym 43946 VexRiscv._zz_199_[28]
.sym 43952 VexRiscv._zz_199_[27]
.sym 43953 VexRiscv._zz_198_
.sym 43957 $abc$38833$n4294
.sym 43958 $abc$38833$n149
.sym 43959 VexRiscv._zz_193_[16]
.sym 43962 $abc$38833$n149
.sym 43963 VexRiscv._zz_193_[22]
.sym 43964 $abc$38833$n4312
.sym 43969 $abc$38833$n149
.sym 43970 VexRiscv._zz_193_[23]
.sym 43971 $abc$38833$n4315
.sym 43974 $abc$38833$n149
.sym 43976 $abc$38833$n4318
.sym 43977 VexRiscv._zz_193_[24]
.sym 43982 VexRiscv._zz_199_[25]
.sym 43983 VexRiscv._zz_198_
.sym 43988 VexRiscv._zz_193_[14]
.sym 43989 VexRiscv._zz_321_[0]
.sym 43990 $abc$38833$n2462
.sym 43991 por_clk
.sym 43993 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 43994 $abc$38833$n4630_1
.sym 43995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 43996 VexRiscv._zz_314_[32]
.sym 43997 $abc$38833$n4609
.sym 43998 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 43999 $abc$38833$n4648_1
.sym 44000 $abc$38833$n4651
.sym 44003 VexRiscv.decode_to_execute_RS2[25]
.sym 44004 $abc$38833$n4256_1
.sym 44005 VexRiscv._zz_193_[10]
.sym 44006 $abc$38833$n4646
.sym 44007 VexRiscv._zz_193_[25]
.sym 44008 $abc$38833$n6406_1
.sym 44009 VexRiscv._zz_328_
.sym 44010 basesoc_uart_phy_uart_clk_rxen
.sym 44011 VexRiscv._zz_193_[17]
.sym 44012 $abc$38833$n11
.sym 44013 VexRiscv._zz_193_[23]
.sym 44015 basesoc_uart_phy_storage[12]
.sym 44016 VexRiscv._zz_194_[25]
.sym 44017 VexRiscv._zz_194_[27]
.sym 44018 VexRiscv._zz_151_[26]
.sym 44020 VexRiscv._zz_194_[9]
.sym 44021 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 44022 $abc$38833$n5915_1
.sym 44023 $abc$38833$n4271_1
.sym 44024 $abc$38833$n3634_1
.sym 44025 sys_rst
.sym 44026 VexRiscv._zz_311_
.sym 44027 VexRiscv._zz_199_[27]
.sym 44028 $abc$38833$n149
.sym 44034 VexRiscv._zz_193_[26]
.sym 44035 VexRiscv._zz_194_[17]
.sym 44037 $abc$38833$n4324
.sym 44038 $abc$38833$n4327
.sym 44039 $abc$38833$n4330
.sym 44040 VexRiscv._zz_193_[16]
.sym 44041 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44042 VexRiscv._zz_195_[32]
.sym 44043 VexRiscv._zz_195_[16]
.sym 44044 VexRiscv._zz_47_[0]
.sym 44045 $abc$38833$n2462
.sym 44046 VexRiscv._zz_47_[1]
.sym 44047 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 44048 $abc$38833$n4333
.sym 44049 $abc$38833$n4336
.sym 44050 $abc$38833$n5787_1
.sym 44051 VexRiscv._zz_193_[28]
.sym 44052 $abc$38833$n149
.sym 44055 VexRiscv._zz_193_[27]
.sym 44056 VexRiscv._zz_193_[29]
.sym 44059 VexRiscv._zz_194_[16]
.sym 44060 VexRiscv._zz_193_[30]
.sym 44061 VexRiscv._zz_328_
.sym 44067 VexRiscv._zz_194_[16]
.sym 44069 VexRiscv._zz_195_[16]
.sym 44070 VexRiscv._zz_195_[32]
.sym 44073 VexRiscv._zz_193_[27]
.sym 44074 $abc$38833$n4327
.sym 44076 $abc$38833$n149
.sym 44079 VexRiscv._zz_193_[29]
.sym 44080 $abc$38833$n4333
.sym 44081 $abc$38833$n149
.sym 44085 VexRiscv._zz_194_[17]
.sym 44086 VexRiscv._zz_193_[16]
.sym 44087 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44088 VexRiscv._zz_328_
.sym 44091 $abc$38833$n149
.sym 44093 $abc$38833$n4336
.sym 44094 VexRiscv._zz_193_[30]
.sym 44098 VexRiscv._zz_193_[26]
.sym 44099 $abc$38833$n4324
.sym 44100 $abc$38833$n149
.sym 44104 $abc$38833$n4330
.sym 44105 $abc$38833$n149
.sym 44106 VexRiscv._zz_193_[28]
.sym 44109 VexRiscv._zz_47_[0]
.sym 44110 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 44111 VexRiscv._zz_47_[1]
.sym 44112 $abc$38833$n5787_1
.sym 44113 $abc$38833$n2462
.sym 44114 por_clk
.sym 44116 VexRiscv._zz_194_[10]
.sym 44117 VexRiscv._zz_194_[16]
.sym 44118 $abc$38833$n4591
.sym 44119 VexRiscv._zz_194_[15]
.sym 44120 $abc$38833$n4647
.sym 44121 $abc$38833$n4606_1
.sym 44122 VexRiscv._zz_194_[29]
.sym 44123 VexRiscv._zz_194_[23]
.sym 44124 VexRiscv._zz_193_[31]
.sym 44125 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 44128 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44129 VexRiscv._zz_321_[0]
.sym 44130 VexRiscv._zz_160_
.sym 44131 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 44132 $abc$38833$n2479
.sym 44133 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 44134 VexRiscv._zz_193_[30]
.sym 44135 VexRiscv._zz_160_
.sym 44136 $abc$38833$n5040
.sym 44138 VexRiscv._zz_193_[31]
.sym 44139 basesoc_timer0_value_status[31]
.sym 44140 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 44141 VexRiscv._zz_199_[25]
.sym 44142 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 44143 $abc$38833$n4590_1
.sym 44144 $abc$38833$n4662
.sym 44145 VexRiscv._zz_194_[29]
.sym 44146 VexRiscv._zz_41_[7]
.sym 44147 $abc$38833$n2158
.sym 44148 $abc$38833$n5811_1
.sym 44149 VexRiscv._zz_194_[10]
.sym 44150 $abc$38833$n6402_1
.sym 44151 $abc$38833$n6398
.sym 44157 $abc$38833$n6402_1
.sym 44158 VexRiscv._zz_47_[0]
.sym 44159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 44162 VexRiscv._zz_193_[27]
.sym 44163 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44164 $abc$38833$n6381
.sym 44165 $abc$38833$n5562_1
.sym 44166 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44167 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 44168 $abc$38833$n2479
.sym 44169 $abc$38833$n5788_1
.sym 44170 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 44171 VexRiscv._zz_151_[28]
.sym 44172 VexRiscv._zz_47_[1]
.sym 44174 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 44175 VexRiscv._zz_194_[28]
.sym 44176 VexRiscv._zz_328_
.sym 44177 $abc$38833$n5808_1
.sym 44178 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 44181 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 44182 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 44183 $abc$38833$n5921_1
.sym 44184 $abc$38833$n3634_1
.sym 44185 VexRiscv.CsrPlugin_hadException
.sym 44187 VexRiscv._zz_35_[30]
.sym 44188 $abc$38833$n5578
.sym 44190 $abc$38833$n5808_1
.sym 44191 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 44192 $abc$38833$n3634_1
.sym 44193 $abc$38833$n5562_1
.sym 44196 VexRiscv.CsrPlugin_hadException
.sym 44198 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 44199 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 44203 $abc$38833$n5921_1
.sym 44204 $abc$38833$n5578
.sym 44205 VexRiscv._zz_35_[30]
.sym 44208 VexRiscv._zz_328_
.sym 44209 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44210 VexRiscv._zz_193_[27]
.sym 44211 VexRiscv._zz_194_[28]
.sym 44214 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 44215 VexRiscv.CsrPlugin_hadException
.sym 44217 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 44220 VexRiscv._zz_151_[28]
.sym 44221 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 44223 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44227 $abc$38833$n6381
.sym 44228 $abc$38833$n3634_1
.sym 44229 $abc$38833$n5788_1
.sym 44232 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 44233 $abc$38833$n6402_1
.sym 44234 VexRiscv._zz_47_[0]
.sym 44235 VexRiscv._zz_47_[1]
.sym 44236 $abc$38833$n2479
.sym 44237 por_clk
.sym 44239 $abc$38833$n4608_1
.sym 44240 $abc$38833$n4605
.sym 44241 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 44242 $abc$38833$n6438_1
.sym 44243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 44244 $abc$38833$n6410_1
.sym 44245 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 44246 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 44247 $abc$38833$n4629
.sym 44251 $abc$38833$n5562_1
.sym 44252 VexRiscv._zz_163_[9]
.sym 44253 basesoc_uart_phy_storage[28]
.sym 44254 VexRiscv._zz_194_[15]
.sym 44255 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 44257 $abc$38833$n2160
.sym 44259 $abc$38833$n5062
.sym 44260 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44261 basesoc_we
.sym 44262 VexRiscv._zz_47_[0]
.sym 44263 $abc$38833$n4277_1
.sym 44264 $abc$38833$n5955_1
.sym 44266 VexRiscv._zz_35_[22]
.sym 44269 basesoc_uart_phy_storage[11]
.sym 44270 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 44271 VexRiscv._zz_194_[29]
.sym 44272 VexRiscv._zz_195_[10]
.sym 44273 $PACKER_VCC_NET
.sym 44274 VexRiscv._zz_35_[1]
.sym 44280 $abc$38833$n5807_1
.sym 44281 basesoc_dat_w[1]
.sym 44282 $abc$38833$n3591_1
.sym 44283 $abc$38833$n5871_1
.sym 44284 $abc$38833$n3624_1
.sym 44285 $abc$38833$n5895_1
.sym 44287 $abc$38833$n6439_1
.sym 44288 VexRiscv._zz_151_[26]
.sym 44289 $abc$38833$n5565_1
.sym 44292 $abc$38833$n5917_1
.sym 44293 $abc$38833$n5895_1
.sym 44297 sys_rst
.sym 44298 $abc$38833$n3634_1
.sym 44299 $abc$38833$n4256_1
.sym 44300 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44302 $abc$38833$n5894_1
.sym 44303 basesoc_we
.sym 44305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 44307 $abc$38833$n2158
.sym 44308 $abc$38833$n5811_1
.sym 44309 basesoc_dat_w[3]
.sym 44314 $abc$38833$n5917_1
.sym 44315 $abc$38833$n5565_1
.sym 44316 $abc$38833$n5895_1
.sym 44319 $abc$38833$n4256_1
.sym 44320 $abc$38833$n5807_1
.sym 44321 $abc$38833$n5811_1
.sym 44322 $abc$38833$n3624_1
.sym 44326 basesoc_we
.sym 44327 $abc$38833$n3591_1
.sym 44328 sys_rst
.sym 44332 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44333 VexRiscv._zz_151_[26]
.sym 44334 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 44337 $abc$38833$n3634_1
.sym 44338 $abc$38833$n6439_1
.sym 44339 $abc$38833$n5894_1
.sym 44345 basesoc_dat_w[1]
.sym 44349 $abc$38833$n5895_1
.sym 44351 $abc$38833$n5565_1
.sym 44352 $abc$38833$n5871_1
.sym 44356 basesoc_dat_w[3]
.sym 44359 $abc$38833$n2158
.sym 44360 por_clk
.sym 44361 sys_rst_$glb_sr
.sym 44362 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 44363 $abc$38833$n4590_1
.sym 44364 $abc$38833$n5452_1
.sym 44365 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 44366 $abc$38833$n4636_1
.sym 44367 VexRiscv._zz_35_[26]
.sym 44368 VexRiscv._zz_36_[25]
.sym 44369 $abc$38833$n4615
.sym 44370 basesoc_uart_phy_storage[5]
.sym 44371 basesoc_dat_w[1]
.sym 44375 basesoc_timer0_value[10]
.sym 44376 basesoc_uart_phy_storage[9]
.sym 44377 VexRiscv._zz_194_[21]
.sym 44378 $abc$38833$n3591_1
.sym 44379 basesoc_uart_phy_rx_busy
.sym 44380 $abc$38833$n5917_1
.sym 44381 VexRiscv._zz_194_[26]
.sym 44382 $abc$38833$n5871_1
.sym 44384 VexRiscv._zz_194_[19]
.sym 44385 array_muxed0[3]
.sym 44387 $abc$38833$n3624_1
.sym 44388 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 44389 VexRiscv.decode_to_execute_RS2[25]
.sym 44391 $abc$38833$n5580
.sym 44392 VexRiscv._zz_194_[24]
.sym 44394 VexRiscv._zz_194_[15]
.sym 44397 VexRiscv.decode_to_execute_RS2[27]
.sym 44403 $abc$38833$n3624_1
.sym 44405 $abc$38833$n3634_1
.sym 44406 $abc$38833$n6438_1
.sym 44407 VexRiscv._zz_35_[15]
.sym 44409 $abc$38833$n5882_1
.sym 44410 VexRiscv._zz_160_
.sym 44411 $abc$38833$n5916_1
.sym 44413 VexRiscv._zz_35_[30]
.sym 44415 $abc$38833$n6404_1
.sym 44416 $abc$38833$n6410_1
.sym 44423 $abc$38833$n4277_1
.sym 44426 VexRiscv._zz_35_[22]
.sym 44434 VexRiscv._zz_35_[1]
.sym 44437 VexRiscv._zz_35_[22]
.sym 44444 VexRiscv._zz_160_
.sym 44448 $abc$38833$n6410_1
.sym 44450 $abc$38833$n3634_1
.sym 44451 $abc$38833$n5916_1
.sym 44457 VexRiscv._zz_35_[15]
.sym 44460 $abc$38833$n3634_1
.sym 44461 $abc$38833$n6438_1
.sym 44462 $abc$38833$n5882_1
.sym 44469 VexRiscv._zz_35_[1]
.sym 44473 VexRiscv._zz_35_[30]
.sym 44478 $abc$38833$n6404_1
.sym 44479 $abc$38833$n3624_1
.sym 44481 $abc$38833$n4277_1
.sym 44483 por_clk
.sym 44484 VexRiscv.reset_$glb_sr
.sym 44485 basesoc_uart_tx_fifo_level0[1]
.sym 44497 VexRiscv._zz_41_[15]
.sym 44498 $abc$38833$n7
.sym 44499 VexRiscv._zz_35_[30]
.sym 44500 VexRiscv._zz_311_
.sym 44501 VexRiscv._zz_50_[10]
.sym 44502 VexRiscv._zz_194_[11]
.sym 44503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 44504 basesoc_timer0_load_storage[29]
.sym 44505 VexRiscv._zz_162_[3]
.sym 44506 basesoc_uart_phy_storage[13]
.sym 44507 basesoc_uart_phy_rx_busy
.sym 44508 VexRiscv._zz_79_[11]
.sym 44509 basesoc_uart_phy_tx_busy
.sym 44511 $abc$38833$n4271_1
.sym 44512 VexRiscv._zz_194_[9]
.sym 44513 sys_rst
.sym 44514 VexRiscv._zz_311_
.sym 44518 basesoc_uart_tx_fifo_level0[1]
.sym 44519 VexRiscv._zz_199_[27]
.sym 44527 $abc$38833$n5861_1
.sym 44532 $abc$38833$n5885_1
.sym 44533 VexRiscv._zz_36_[27]
.sym 44534 $abc$38833$n5955_1
.sym 44540 VexRiscv._zz_36_[25]
.sym 44542 $abc$38833$n6053_1
.sym 44543 $abc$38833$n92
.sym 44546 $abc$38833$n6061_1
.sym 44551 $abc$38833$n5580
.sym 44565 VexRiscv._zz_36_[27]
.sym 44566 $abc$38833$n6061_1
.sym 44567 $abc$38833$n5955_1
.sym 44572 VexRiscv._zz_36_[25]
.sym 44573 $abc$38833$n6053_1
.sym 44574 $abc$38833$n5955_1
.sym 44578 $abc$38833$n5580
.sym 44579 VexRiscv._zz_36_[27]
.sym 44580 $abc$38833$n5885_1
.sym 44596 $abc$38833$n92
.sym 44601 $abc$38833$n5861_1
.sym 44602 $abc$38833$n5580
.sym 44603 VexRiscv._zz_36_[25]
.sym 44605 $abc$38833$n2420_$glb_ce
.sym 44606 por_clk
.sym 44608 $abc$38833$n2257
.sym 44609 basesoc_uart_eventmanager_storage[0]
.sym 44610 basesoc_uart_eventmanager_status_w[0]
.sym 44611 $abc$38833$n2256
.sym 44612 $abc$38833$n4654_1
.sym 44614 $abc$38833$n4603
.sym 44615 basesoc_uart_eventmanager_storage[1]
.sym 44617 basesoc_dat_w[3]
.sym 44620 VexRiscv._zz_79_[25]
.sym 44621 basesoc_timer0_load_storage[29]
.sym 44623 $abc$38833$n2322
.sym 44627 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 44629 basesoc_uart_phy_uart_clk_rxen
.sym 44630 $abc$38833$n2479
.sym 44633 VexRiscv._zz_199_[25]
.sym 44643 basesoc_uart_eventmanager_storage[0]
.sym 44649 basesoc_uart_tx_fifo_level0[1]
.sym 44652 $abc$38833$n5847
.sym 44653 $abc$38833$n5849
.sym 44655 basesoc_uart_tx_fifo_level0[2]
.sym 44656 basesoc_uart_tx_fifo_level0[0]
.sym 44660 $abc$38833$n5846
.sym 44661 $abc$38833$n5850
.sym 44662 basesoc_uart_tx_fifo_level0[4]
.sym 44663 basesoc_uart_tx_fifo_level0[3]
.sym 44664 basesoc_uart_tx_fifo_wrport_we
.sym 44671 basesoc_uart_tx_fifo_level0[3]
.sym 44676 $abc$38833$n2256
.sym 44679 $PACKER_VCC_NET
.sym 44681 $nextpnr_ICESTORM_LC_4$O
.sym 44683 basesoc_uart_tx_fifo_level0[0]
.sym 44687 $auto$alumacc.cc:474:replace_alu$3848.C[2]
.sym 44689 basesoc_uart_tx_fifo_level0[1]
.sym 44690 $PACKER_VCC_NET
.sym 44693 $auto$alumacc.cc:474:replace_alu$3848.C[3]
.sym 44695 $PACKER_VCC_NET
.sym 44696 basesoc_uart_tx_fifo_level0[2]
.sym 44697 $auto$alumacc.cc:474:replace_alu$3848.C[2]
.sym 44699 $auto$alumacc.cc:474:replace_alu$3848.C[4]
.sym 44701 basesoc_uart_tx_fifo_level0[3]
.sym 44702 $PACKER_VCC_NET
.sym 44703 $auto$alumacc.cc:474:replace_alu$3848.C[3]
.sym 44707 $PACKER_VCC_NET
.sym 44708 basesoc_uart_tx_fifo_level0[4]
.sym 44709 $auto$alumacc.cc:474:replace_alu$3848.C[4]
.sym 44713 $abc$38833$n5849
.sym 44714 $abc$38833$n5850
.sym 44715 basesoc_uart_tx_fifo_wrport_we
.sym 44718 basesoc_uart_tx_fifo_wrport_we
.sym 44720 $abc$38833$n5846
.sym 44721 $abc$38833$n5847
.sym 44724 basesoc_uart_tx_fifo_level0[3]
.sym 44725 basesoc_uart_tx_fifo_level0[1]
.sym 44726 basesoc_uart_tx_fifo_level0[0]
.sym 44727 basesoc_uart_tx_fifo_level0[2]
.sym 44728 $abc$38833$n2256
.sym 44729 por_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 basesoc_uart_phy_uart_clk_txen
.sym 44732 basesoc_uart_tx_fifo_do_read
.sym 44733 $abc$38833$n5841
.sym 44735 $abc$38833$n2176
.sym 44738 basesoc_uart_phy_sink_ready
.sym 44743 basesoc_uart_tx_fifo_wrport_we
.sym 44744 VexRiscv._zz_194_[19]
.sym 44750 VexRiscv._zz_194_[18]
.sym 44751 VexRiscv._zz_311_
.sym 44752 basesoc_uart_tx_fifo_wrport_we
.sym 44754 $abc$38833$n2310
.sym 44765 $PACKER_VCC_NET
.sym 44772 $PACKER_VCC_NET
.sym 44774 $abc$38833$n5843
.sym 44777 basesoc_uart_tx_fifo_level0[4]
.sym 44778 basesoc_uart_tx_fifo_level0[3]
.sym 44779 basesoc_uart_tx_fifo_level0[0]
.sym 44783 $abc$38833$n2256
.sym 44784 basesoc_uart_tx_fifo_wrport_we
.sym 44785 $abc$38833$n5840
.sym 44786 basesoc_uart_tx_fifo_level0[2]
.sym 44788 basesoc_uart_tx_fifo_level0[1]
.sym 44790 $abc$38833$n5841
.sym 44798 $abc$38833$n5844
.sym 44804 $nextpnr_ICESTORM_LC_12$O
.sym 44806 basesoc_uart_tx_fifo_level0[0]
.sym 44810 $auto$alumacc.cc:474:replace_alu$3899.C[2]
.sym 44812 basesoc_uart_tx_fifo_level0[1]
.sym 44816 $auto$alumacc.cc:474:replace_alu$3899.C[3]
.sym 44818 basesoc_uart_tx_fifo_level0[2]
.sym 44820 $auto$alumacc.cc:474:replace_alu$3899.C[2]
.sym 44822 $auto$alumacc.cc:474:replace_alu$3899.C[4]
.sym 44824 basesoc_uart_tx_fifo_level0[3]
.sym 44826 $auto$alumacc.cc:474:replace_alu$3899.C[3]
.sym 44830 basesoc_uart_tx_fifo_level0[4]
.sym 44832 $auto$alumacc.cc:474:replace_alu$3899.C[4]
.sym 44836 $PACKER_VCC_NET
.sym 44837 basesoc_uart_tx_fifo_level0[0]
.sym 44842 basesoc_uart_tx_fifo_wrport_we
.sym 44843 $abc$38833$n5843
.sym 44844 $abc$38833$n5844
.sym 44847 basesoc_uart_tx_fifo_wrport_we
.sym 44848 $abc$38833$n5840
.sym 44850 $abc$38833$n5841
.sym 44851 $abc$38833$n2256
.sym 44852 por_clk
.sym 44853 sys_rst_$glb_sr
.sym 44856 basesoc_uart_phy_sink_valid
.sym 44861 $abc$38833$n2243
.sym 44867 $abc$38833$n149
.sym 44875 basesoc_uart_tx_fifo_do_read
.sym 44902 $PACKER_VCC_NET
.sym 44913 $abc$38833$n2266
.sym 44924 basesoc_uart_tx_fifo_produce[0]
.sym 44960 $PACKER_VCC_NET
.sym 44961 basesoc_uart_tx_fifo_produce[0]
.sym 44974 $abc$38833$n2266
.sym 44975 por_clk
.sym 44976 sys_rst_$glb_sr
.sym 44987 $abc$38833$n2170
.sym 44989 $abc$38833$n2247
.sym 44990 $abc$38833$n2243
.sym 44993 $abc$38833$n2243
.sym 45079 $abc$38833$n2347
.sym 45082 $abc$38833$n104
.sym 45095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 45096 $abc$38833$n3294
.sym 45098 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 45099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 45100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 45101 $abc$38833$n3300
.sym 45107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 45112 sys_rst
.sym 45122 VexRiscv._zz_35_[5]
.sym 45172 VexRiscv._zz_35_[5]
.sym 45199 por_clk
.sym 45200 VexRiscv.reset_$glb_sr
.sym 45205 $abc$38833$n4203_1
.sym 45206 $abc$38833$n4230_1
.sym 45207 VexRiscv._zz_200_[12]
.sym 45208 VexRiscv._zz_200_[6]
.sym 45209 VexRiscv._zz_200_[4]
.sym 45210 $abc$38833$n4204_1
.sym 45211 VexRiscv._zz_200_[5]
.sym 45212 VexRiscv._zz_200_[7]
.sym 45214 $abc$38833$n104
.sym 45215 $abc$38833$n3303
.sym 45216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 45217 spiflash_bus_dat_r[8]
.sym 45218 spram_wren0
.sym 45220 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 45221 $abc$38833$n7877
.sym 45222 array_muxed0[5]
.sym 45223 spiflash_bus_dat_r[29]
.sym 45225 $abc$38833$n7877
.sym 45226 VexRiscv.lastStagePc[6]
.sym 45227 $abc$38833$n5080_1
.sym 45246 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 45248 VexRiscv._zz_335_
.sym 45253 VexRiscv.CsrPlugin_mtval[12]
.sym 45257 VexRiscv.CsrPlugin_mtval[7]
.sym 45258 $abc$38833$n4178_1
.sym 45259 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 45260 $abc$38833$n4191_1
.sym 45262 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 45264 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 45266 VexRiscv.CsrPlugin_mepc[16]
.sym 45269 VexRiscv._zz_32_[1]
.sym 45271 VexRiscv._zz_41_[11]
.sym 45283 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 45284 $abc$38833$n4352
.sym 45286 VexRiscv._zz_334_
.sym 45287 $abc$38833$n4372_1
.sym 45289 $abc$38833$n4354_1
.sym 45293 VexRiscv.CsrPlugin_mepc[6]
.sym 45297 $abc$38833$n4340
.sym 45302 $abc$38833$n2479
.sym 45306 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 45310 VexRiscv.lastStagePc[6]
.sym 45315 VexRiscv._zz_334_
.sym 45317 $abc$38833$n4340
.sym 45318 $abc$38833$n4354_1
.sym 45327 VexRiscv.CsrPlugin_mepc[6]
.sym 45329 $abc$38833$n2479
.sym 45330 VexRiscv.lastStagePc[6]
.sym 45333 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 45334 $abc$38833$n4340
.sym 45336 $abc$38833$n4352
.sym 45357 $abc$38833$n4372_1
.sym 45359 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 45360 $abc$38833$n4340
.sym 45362 por_clk
.sym 45364 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 45365 VexRiscv.CsrPlugin_mie_MTIE
.sym 45366 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 45367 VexRiscv.CsrPlugin_mie_MSIE
.sym 45368 $abc$38833$n4229_1
.sym 45369 $abc$38833$n4210_1
.sym 45370 $abc$38833$n4206_1
.sym 45371 $abc$38833$n4209_1
.sym 45374 VexRiscv._zz_195_[9]
.sym 45377 array_muxed0[2]
.sym 45378 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 45379 array_muxed0[10]
.sym 45380 $abc$38833$n4175_1
.sym 45382 VexRiscv._zz_192_
.sym 45383 $abc$38833$n4372_1
.sym 45384 sys_rst
.sym 45385 VexRiscv.CsrPlugin_mtval[5]
.sym 45386 spiflash_bus_dat_r[20]
.sym 45387 sys_rst
.sym 45388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 45389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 45390 $abc$38833$n3273
.sym 45391 VexRiscv.CsrPlugin_mepc[6]
.sym 45394 $abc$38833$n3279
.sym 45395 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 45396 VexRiscv._zz_170_[1]
.sym 45398 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 45399 $abc$38833$n3630_1
.sym 45406 VexRiscv._zz_170_[0]
.sym 45408 VexRiscv.CsrPlugin_mepc[6]
.sym 45409 VexRiscv._zz_151_[7]
.sym 45411 VexRiscv.CsrPlugin_mtval[6]
.sym 45413 VexRiscv.CsrPlugin_mepc[7]
.sym 45417 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 45422 VexRiscv._zz_170_[1]
.sym 45424 $abc$38833$n4178_1
.sym 45425 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 45426 $abc$38833$n4175_1
.sym 45433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 45434 $abc$38833$n4175_1
.sym 45435 VexRiscv._zz_10_[1]
.sym 45436 $abc$38833$n4209_1
.sym 45438 VexRiscv.CsrPlugin_mtval[6]
.sym 45439 $abc$38833$n4178_1
.sym 45440 $abc$38833$n4175_1
.sym 45441 VexRiscv.CsrPlugin_mepc[6]
.sym 45446 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 45453 VexRiscv._zz_10_[1]
.sym 45457 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 45462 $abc$38833$n4209_1
.sym 45463 VexRiscv._zz_170_[0]
.sym 45464 VexRiscv._zz_151_[7]
.sym 45465 VexRiscv._zz_170_[1]
.sym 45468 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 45480 VexRiscv.CsrPlugin_mepc[7]
.sym 45482 $abc$38833$n4175_1
.sym 45484 $abc$38833$n2420_$glb_ce
.sym 45485 por_clk
.sym 45487 $abc$38833$n3990
.sym 45488 $abc$38833$n4013
.sym 45489 $abc$38833$n4439
.sym 45490 $abc$38833$n4470_1
.sym 45491 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 45492 $abc$38833$n3993
.sym 45493 $abc$38833$n4446
.sym 45494 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 45496 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 45497 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 45498 VexRiscv._zz_195_[24]
.sym 45499 VexRiscv.CsrPlugin_mtval[11]
.sym 45501 array_muxed0[2]
.sym 45502 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 45503 VexRiscv._zz_41_[10]
.sym 45504 VexRiscv.CsrPlugin_mtval[4]
.sym 45505 VexRiscv._zz_32_[1]
.sym 45506 $abc$38833$n4340
.sym 45507 VexRiscv._zz_41_[11]
.sym 45509 $abc$38833$n7877
.sym 45510 VexRiscv._zz_170_[0]
.sym 45511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 45512 VexRiscv._zz_32_[1]
.sym 45513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 45514 $abc$38833$n3291
.sym 45515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 45517 $abc$38833$n3309
.sym 45518 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 45519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 45521 $abc$38833$n3276
.sym 45522 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 45528 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 45530 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 45532 VexRiscv._zz_334_
.sym 45538 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 45539 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 45541 VexRiscv.CsrPlugin_mepc[20]
.sym 45543 VexRiscv.CsrPlugin_mepc[16]
.sym 45546 $abc$38833$n2482
.sym 45551 $abc$38833$n3950
.sym 45552 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 45553 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 45554 $abc$38833$n3953
.sym 45559 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 45561 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 45562 $abc$38833$n3950
.sym 45563 VexRiscv.CsrPlugin_mepc[16]
.sym 45564 $abc$38833$n3953
.sym 45568 VexRiscv._zz_334_
.sym 45573 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 45580 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 45585 VexRiscv.CsrPlugin_mepc[20]
.sym 45586 $abc$38833$n3953
.sym 45587 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 45588 $abc$38833$n3950
.sym 45593 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 45598 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 45604 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 45607 $abc$38833$n2482
.sym 45608 por_clk
.sym 45610 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 45611 $abc$38833$n4002
.sym 45612 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 45613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 45614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 45615 $abc$38833$n4038_1
.sym 45616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 45617 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 45618 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 45619 array_muxed1[21]
.sym 45620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 45621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 45622 VexRiscv.CsrPlugin_mepc[17]
.sym 45623 $abc$38833$n3624_1
.sym 45624 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 45625 $abc$38833$n4470_1
.sym 45626 VexRiscv.CsrPlugin_mepc[12]
.sym 45627 VexRiscv._zz_32_[1]
.sym 45628 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 45629 VexRiscv.CsrPlugin_mepc[20]
.sym 45630 VexRiscv._zz_285_[0]
.sym 45631 VexRiscv.CsrPlugin_mtval[3]
.sym 45632 VexRiscv.CsrPlugin_mepc[11]
.sym 45633 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 45634 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 45635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 45636 $abc$38833$n3321
.sym 45637 $abc$38833$n3739_1
.sym 45639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 45640 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 45641 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 45642 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 45643 $abc$38833$n3739_1
.sym 45645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 45651 $abc$38833$n4009
.sym 45652 $abc$38833$n4013
.sym 45654 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 45655 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 45657 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 45658 $abc$38833$n3300
.sym 45659 $abc$38833$n4029_1
.sym 45660 $abc$38833$n4030_1
.sym 45661 $abc$38833$n3951
.sym 45663 $abc$38833$n4025_1
.sym 45664 $abc$38833$n4026_1
.sym 45667 $abc$38833$n3739_1
.sym 45669 $abc$38833$n4014
.sym 45670 $abc$38833$n4010
.sym 45671 $abc$38833$n3952_1
.sym 45672 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 45674 $abc$38833$n3291
.sym 45675 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 45676 $abc$38833$n3303
.sym 45677 $abc$38833$n3739_1
.sym 45678 $abc$38833$n2433
.sym 45680 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 45681 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 45682 $abc$38833$n3288
.sym 45687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 45690 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 45691 $abc$38833$n3952_1
.sym 45692 $abc$38833$n3951
.sym 45693 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 45696 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 45697 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 45698 $abc$38833$n3952_1
.sym 45699 $abc$38833$n3951
.sym 45702 $abc$38833$n3739_1
.sym 45703 $abc$38833$n4009
.sym 45704 $abc$38833$n4010
.sym 45705 $abc$38833$n3288
.sym 45708 $abc$38833$n3952_1
.sym 45709 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 45710 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 45711 $abc$38833$n3951
.sym 45714 $abc$38833$n4013
.sym 45715 $abc$38833$n4014
.sym 45716 $abc$38833$n3291
.sym 45717 $abc$38833$n3739_1
.sym 45720 $abc$38833$n3303
.sym 45721 $abc$38833$n3739_1
.sym 45722 $abc$38833$n4030_1
.sym 45723 $abc$38833$n4029_1
.sym 45726 $abc$38833$n3300
.sym 45727 $abc$38833$n4026_1
.sym 45728 $abc$38833$n4025_1
.sym 45729 $abc$38833$n3739_1
.sym 45730 $abc$38833$n2433
.sym 45731 por_clk
.sym 45732 VexRiscv.reset_$glb_sr
.sym 45733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 45734 $abc$38833$n4050_1
.sym 45735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 45736 $abc$38833$n4010
.sym 45737 $abc$38833$n4034_1
.sym 45738 $abc$38833$n4001
.sym 45739 $abc$38833$n3994
.sym 45740 $abc$38833$n2433
.sym 45743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 45745 $abc$38833$n4410
.sym 45746 $abc$38833$n3282
.sym 45747 $abc$38833$n151
.sym 45748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 45749 VexRiscv._zz_41_[16]
.sym 45750 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 45751 VexRiscv._zz_41_[10]
.sym 45752 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 45753 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 45754 $abc$38833$n2420
.sym 45755 $abc$38833$n4029_1
.sym 45756 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 45757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 45758 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 45759 $abc$38833$n7475
.sym 45760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 45761 $abc$38833$n7476
.sym 45762 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 45763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 45764 $abc$38833$n2433
.sym 45765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 45766 $abc$38833$n3855
.sym 45767 $abc$38833$n4017
.sym 45768 $abc$38833$n3327
.sym 45774 $abc$38833$n4045_1
.sym 45775 $abc$38833$n3330
.sym 45776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 45777 $abc$38833$n3951
.sym 45778 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 45779 $abc$38833$n3739_1
.sym 45780 $abc$38833$n3315
.sym 45781 $abc$38833$n4065
.sym 45782 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 45784 $abc$38833$n4053
.sym 45785 $abc$38833$n2433
.sym 45786 $abc$38833$n3952_1
.sym 45787 $abc$38833$n4066_1
.sym 45789 $abc$38833$n3739_1
.sym 45794 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 45796 $abc$38833$n3321
.sym 45798 $abc$38833$n4054_1
.sym 45800 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 45801 $abc$38833$n3951
.sym 45803 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 45804 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 45805 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 45810 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 45813 $abc$38833$n3952_1
.sym 45814 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 45815 $abc$38833$n3951
.sym 45816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 45819 $abc$38833$n3315
.sym 45821 $abc$38833$n4045_1
.sym 45822 $abc$38833$n3739_1
.sym 45825 $abc$38833$n3330
.sym 45826 $abc$38833$n4066_1
.sym 45827 $abc$38833$n4065
.sym 45828 $abc$38833$n3739_1
.sym 45832 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 45837 $abc$38833$n4054_1
.sym 45838 $abc$38833$n3739_1
.sym 45839 $abc$38833$n4053
.sym 45840 $abc$38833$n3321
.sym 45843 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 45844 $abc$38833$n3951
.sym 45845 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 45846 $abc$38833$n3952_1
.sym 45849 $abc$38833$n3952_1
.sym 45850 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 45851 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 45852 $abc$38833$n3951
.sym 45853 $abc$38833$n2433
.sym 45854 por_clk
.sym 45855 VexRiscv.reset_$glb_sr
.sym 45856 $abc$38833$n4062
.sym 45857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 45858 $abc$38833$n4022_1
.sym 45859 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 45860 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 45861 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 45862 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 45863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 45865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 45866 VexRiscv._zz_195_[13]
.sym 45867 VexRiscv._zz_195_[6]
.sym 45868 $abc$38833$n5997_1
.sym 45869 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 45870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 45871 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 45872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 45873 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 45874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 45875 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 45876 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 45877 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 45878 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 45879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 45880 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 45881 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 45882 $abc$38833$n3273
.sym 45883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 45884 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 45885 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 45886 $abc$38833$n3279
.sym 45887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 45888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 45889 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 45890 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 45891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 45899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 45902 $abc$38833$n4021_1
.sym 45903 $abc$38833$n3739_1
.sym 45905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 45906 $abc$38833$n4005
.sym 45907 $abc$38833$n4006
.sym 45909 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 45910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 45911 $abc$38833$n3739_1
.sym 45912 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 45913 $abc$38833$n4018
.sym 45915 $abc$38833$n3285
.sym 45916 $abc$38833$n3951
.sym 45917 $abc$38833$n3952_1
.sym 45919 $abc$38833$n3297
.sym 45920 $abc$38833$n3294
.sym 45923 $abc$38833$n4022_1
.sym 45924 $abc$38833$n2433
.sym 45925 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 45926 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 45927 $abc$38833$n4017
.sym 45928 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 45930 $abc$38833$n4005
.sym 45931 $abc$38833$n3739_1
.sym 45932 $abc$38833$n3285
.sym 45933 $abc$38833$n4006
.sym 45936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 45937 $abc$38833$n3952_1
.sym 45938 $abc$38833$n3951
.sym 45939 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 45942 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 45943 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 45944 $abc$38833$n3952_1
.sym 45945 $abc$38833$n3951
.sym 45948 $abc$38833$n4017
.sym 45949 $abc$38833$n3739_1
.sym 45950 $abc$38833$n3294
.sym 45951 $abc$38833$n4018
.sym 45954 $abc$38833$n3952_1
.sym 45955 $abc$38833$n3951
.sym 45956 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 45957 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 45960 $abc$38833$n4022_1
.sym 45961 $abc$38833$n3739_1
.sym 45962 $abc$38833$n4021_1
.sym 45963 $abc$38833$n3297
.sym 45968 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 45975 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 45976 $abc$38833$n2433
.sym 45977 por_clk
.sym 45978 VexRiscv.reset_$glb_sr
.sym 45979 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 45980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 45981 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 45982 $abc$38833$n4033_1
.sym 45983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 45984 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 45985 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 45986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 45988 $abc$38833$n3429_1
.sym 45989 VexRiscv._zz_194_[23]
.sym 45991 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 45992 VexRiscv.CsrPlugin_mepc[27]
.sym 45993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 45994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 45995 $abc$38833$n3739_1
.sym 45996 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 45997 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 45998 $abc$38833$n3318
.sym 45999 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 46000 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 46001 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 46002 $abc$38833$n3435_1
.sym 46003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 46004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46005 $abc$38833$n3297
.sym 46006 $abc$38833$n3291
.sym 46007 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 46008 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 46009 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46011 $abc$38833$n3306
.sym 46012 $abc$38833$n3276
.sym 46013 $abc$38833$n3309
.sym 46020 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 46021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 46023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 46024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 46026 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 46027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 46034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 46037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 46039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 46052 $auto$alumacc.cc:474:replace_alu$3869.C[3]
.sym 46054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 46055 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 46058 $auto$alumacc.cc:474:replace_alu$3869.C[4]
.sym 46060 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 46062 $auto$alumacc.cc:474:replace_alu$3869.C[3]
.sym 46064 $auto$alumacc.cc:474:replace_alu$3869.C[5]
.sym 46066 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 46068 $auto$alumacc.cc:474:replace_alu$3869.C[4]
.sym 46070 $auto$alumacc.cc:474:replace_alu$3869.C[6]
.sym 46073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 46074 $auto$alumacc.cc:474:replace_alu$3869.C[5]
.sym 46076 $auto$alumacc.cc:474:replace_alu$3869.C[7]
.sym 46079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 46080 $auto$alumacc.cc:474:replace_alu$3869.C[6]
.sym 46082 $auto$alumacc.cc:474:replace_alu$3869.C[8]
.sym 46085 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 46086 $auto$alumacc.cc:474:replace_alu$3869.C[7]
.sym 46088 $auto$alumacc.cc:474:replace_alu$3869.C[9]
.sym 46090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 46092 $auto$alumacc.cc:474:replace_alu$3869.C[8]
.sym 46094 $auto$alumacc.cc:474:replace_alu$3869.C[10]
.sym 46097 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 46098 $auto$alumacc.cc:474:replace_alu$3869.C[9]
.sym 46102 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 46103 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 46104 $abc$38833$n7481
.sym 46105 $abc$38833$n4178_1
.sym 46106 $abc$38833$n7473
.sym 46107 $abc$38833$n4461
.sym 46108 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 46109 $abc$38833$n7477
.sym 46111 $abc$38833$n4184
.sym 46113 VexRiscv._zz_194_[10]
.sym 46114 $abc$38833$n5684_1
.sym 46115 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 46116 $abc$38833$n7474
.sym 46117 VexRiscv._zz_129_[4]
.sym 46118 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 46119 $abc$38833$n3624_1
.sym 46120 VexRiscv._zz_287_[2]
.sym 46121 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 46122 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 46123 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 46124 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 46125 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 46126 VexRiscv._zz_193_[6]
.sym 46127 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46128 $abc$38833$n3321
.sym 46129 VexRiscv._zz_321_[0]
.sym 46130 $abc$38833$n3324
.sym 46131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 46132 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 46133 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 46135 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 46136 $abc$38833$n3333
.sym 46137 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 46138 $auto$alumacc.cc:474:replace_alu$3869.C[10]
.sym 46143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 46153 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 46159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 46160 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 46162 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 46164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 46175 $auto$alumacc.cc:474:replace_alu$3869.C[11]
.sym 46178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 46179 $auto$alumacc.cc:474:replace_alu$3869.C[10]
.sym 46181 $auto$alumacc.cc:474:replace_alu$3869.C[12]
.sym 46184 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46185 $auto$alumacc.cc:474:replace_alu$3869.C[11]
.sym 46187 $auto$alumacc.cc:474:replace_alu$3869.C[13]
.sym 46190 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46191 $auto$alumacc.cc:474:replace_alu$3869.C[12]
.sym 46193 $auto$alumacc.cc:474:replace_alu$3869.C[14]
.sym 46195 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 46197 $auto$alumacc.cc:474:replace_alu$3869.C[13]
.sym 46199 $auto$alumacc.cc:474:replace_alu$3869.C[15]
.sym 46201 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 46203 $auto$alumacc.cc:474:replace_alu$3869.C[14]
.sym 46205 $auto$alumacc.cc:474:replace_alu$3869.C[16]
.sym 46208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 46209 $auto$alumacc.cc:474:replace_alu$3869.C[15]
.sym 46211 $auto$alumacc.cc:474:replace_alu$3869.C[17]
.sym 46214 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 46215 $auto$alumacc.cc:474:replace_alu$3869.C[16]
.sym 46217 $auto$alumacc.cc:474:replace_alu$3869.C[18]
.sym 46220 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 46221 $auto$alumacc.cc:474:replace_alu$3869.C[17]
.sym 46225 $abc$38833$n7485
.sym 46226 $abc$38833$n7486
.sym 46227 VexRiscv._zz_314_[6]
.sym 46228 $abc$38833$n7484
.sym 46229 VexRiscv._zz_41_[15]
.sym 46230 VexRiscv._zz_41_[5]
.sym 46231 VexRiscv._zz_41_[31]
.sym 46232 $abc$38833$n7491
.sym 46234 VexRiscv._zz_199_[1]
.sym 46235 VexRiscv._zz_199_[1]
.sym 46236 VexRiscv._zz_195_[30]
.sym 46237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 46238 $abc$38833$n4193
.sym 46239 $abc$38833$n4191_1
.sym 46240 $abc$38833$n4178_1
.sym 46241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 46242 $abc$38833$n149
.sym 46243 $abc$38833$n7482
.sym 46244 VexRiscv._zz_286_[1]
.sym 46245 $abc$38833$n7480
.sym 46246 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 46247 VexRiscv._zz_236_[1]
.sym 46248 $abc$38833$n7481
.sym 46249 $abc$38833$n7476
.sym 46250 $abc$38833$n7472
.sym 46251 $abc$38833$n7475
.sym 46252 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 46253 $abc$38833$n7473
.sym 46254 VexRiscv._zz_41_[31]
.sym 46255 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 46256 VexRiscv._zz_314_[11]
.sym 46257 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 46258 VexRiscv._zz_129_[6]
.sym 46259 $abc$38833$n7477
.sym 46260 $abc$38833$n3327
.sym 46261 $auto$alumacc.cc:474:replace_alu$3869.C[18]
.sym 46272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 46278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 46280 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 46286 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 46287 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 46291 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 46296 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46298 $auto$alumacc.cc:474:replace_alu$3869.C[19]
.sym 46301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 46302 $auto$alumacc.cc:474:replace_alu$3869.C[18]
.sym 46304 $auto$alumacc.cc:474:replace_alu$3869.C[20]
.sym 46307 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 46308 $auto$alumacc.cc:474:replace_alu$3869.C[19]
.sym 46310 $auto$alumacc.cc:474:replace_alu$3869.C[21]
.sym 46312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 46314 $auto$alumacc.cc:474:replace_alu$3869.C[20]
.sym 46316 $auto$alumacc.cc:474:replace_alu$3869.C[22]
.sym 46319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 46320 $auto$alumacc.cc:474:replace_alu$3869.C[21]
.sym 46322 $auto$alumacc.cc:474:replace_alu$3869.C[23]
.sym 46324 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46326 $auto$alumacc.cc:474:replace_alu$3869.C[22]
.sym 46328 $auto$alumacc.cc:474:replace_alu$3869.C[24]
.sym 46331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46332 $auto$alumacc.cc:474:replace_alu$3869.C[23]
.sym 46334 $auto$alumacc.cc:474:replace_alu$3869.C[25]
.sym 46337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 46338 $auto$alumacc.cc:474:replace_alu$3869.C[24]
.sym 46340 $auto$alumacc.cc:474:replace_alu$3869.C[26]
.sym 46342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 46344 $auto$alumacc.cc:474:replace_alu$3869.C[25]
.sym 46349 VexRiscv._zz_316_[0]
.sym 46350 VexRiscv._zz_316_[1]
.sym 46351 VexRiscv._zz_316_[2]
.sym 46352 VexRiscv._zz_316_[3]
.sym 46353 VexRiscv._zz_316_[4]
.sym 46354 VexRiscv._zz_316_[5]
.sym 46355 VexRiscv._zz_316_[6]
.sym 46356 $abc$38833$n4883
.sym 46360 $abc$38833$n5580
.sym 46361 VexRiscv._zz_41_[31]
.sym 46362 $abc$38833$n4175_1
.sym 46363 $abc$38833$n7492
.sym 46365 $abc$38833$n7491
.sym 46366 VexRiscv.CsrPlugin_mtval[31]
.sym 46367 VexRiscv.decode_to_execute_IS_DIV
.sym 46368 VexRiscv._zz_321_[25]
.sym 46369 $abc$38833$n7486
.sym 46370 $abc$38833$n7499
.sym 46371 VexRiscv._zz_200_[22]
.sym 46372 $abc$38833$n7479
.sym 46374 $abc$38833$n7484
.sym 46375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 46376 $abc$38833$n7483
.sym 46378 VexRiscv._zz_316_[8]
.sym 46379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 46380 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 46382 VexRiscv._zz_316_[10]
.sym 46383 VexRiscv._zz_194_[14]
.sym 46384 $auto$alumacc.cc:474:replace_alu$3869.C[26]
.sym 46394 VexRiscv._zz_193_[1]
.sym 46395 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 46398 VexRiscv._zz_321_[0]
.sym 46399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 46400 VexRiscv.CsrPlugin_hadException
.sym 46406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 46407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 46413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 46414 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 46415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 46421 $auto$alumacc.cc:474:replace_alu$3869.C[27]
.sym 46423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 46425 $auto$alumacc.cc:474:replace_alu$3869.C[26]
.sym 46427 $auto$alumacc.cc:474:replace_alu$3869.C[28]
.sym 46429 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 46431 $auto$alumacc.cc:474:replace_alu$3869.C[27]
.sym 46433 $auto$alumacc.cc:474:replace_alu$3869.C[29]
.sym 46435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 46437 $auto$alumacc.cc:474:replace_alu$3869.C[28]
.sym 46439 $auto$alumacc.cc:474:replace_alu$3869.C[30]
.sym 46441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 46443 $auto$alumacc.cc:474:replace_alu$3869.C[29]
.sym 46445 $auto$alumacc.cc:474:replace_alu$3869.C[31]
.sym 46448 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 46449 $auto$alumacc.cc:474:replace_alu$3869.C[30]
.sym 46452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 46455 $auto$alumacc.cc:474:replace_alu$3869.C[31]
.sym 46460 VexRiscv._zz_321_[0]
.sym 46461 VexRiscv._zz_193_[1]
.sym 46464 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 46468 VexRiscv.CsrPlugin_hadException
.sym 46469 por_clk
.sym 46471 VexRiscv._zz_316_[7]
.sym 46472 VexRiscv._zz_316_[8]
.sym 46473 VexRiscv._zz_316_[9]
.sym 46474 VexRiscv._zz_316_[10]
.sym 46475 VexRiscv._zz_316_[11]
.sym 46476 VexRiscv._zz_316_[12]
.sym 46477 VexRiscv._zz_316_[13]
.sym 46478 VexRiscv._zz_316_[14]
.sym 46479 VexRiscv._zz_49_[1]
.sym 46480 $abc$38833$n5625_1
.sym 46481 VexRiscv._zz_195_[17]
.sym 46482 VexRiscv._zz_195_[10]
.sym 46483 VexRiscv._zz_151_[22]
.sym 46485 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 46486 VexRiscv._zz_319_
.sym 46487 $abc$38833$n5560_1
.sym 46488 $abc$38833$n7502
.sym 46489 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 46490 VexRiscv._zz_193_[1]
.sym 46491 $abc$38833$n7494
.sym 46492 VexRiscv._zz_316_[0]
.sym 46493 VexRiscv._zz_285_[4]
.sym 46494 VexRiscv._zz_316_[1]
.sym 46495 $abc$38833$n7490
.sym 46496 $abc$38833$n7485
.sym 46497 VexRiscv._zz_195_[5]
.sym 46498 VexRiscv._zz_316_[12]
.sym 46499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 46501 VexRiscv._zz_314_[15]
.sym 46502 VexRiscv._zz_314_[14]
.sym 46503 VexRiscv._zz_314_[17]
.sym 46504 $abc$38833$n7489
.sym 46505 $abc$38833$n7493
.sym 46506 VexRiscv._zz_314_[5]
.sym 46512 VexRiscv._zz_194_[1]
.sym 46513 VexRiscv._zz_194_[2]
.sym 46514 $abc$38833$n7474
.sym 46516 $abc$38833$n7478
.sym 46517 $abc$38833$n7471
.sym 46520 $abc$38833$n7472
.sym 46521 $abc$38833$n7476
.sym 46522 VexRiscv._zz_194_[3]
.sym 46523 $abc$38833$n7475
.sym 46524 VexRiscv._zz_194_[4]
.sym 46525 $abc$38833$n7473
.sym 46531 $abc$38833$n7477
.sym 46536 VexRiscv._zz_194_[5]
.sym 46539 VexRiscv._zz_194_[6]
.sym 46541 VexRiscv._zz_193_[31]
.sym 46542 VexRiscv._zz_194_[7]
.sym 46544 $auto$alumacc.cc:474:replace_alu$3920.C[1]
.sym 46546 $abc$38833$n7471
.sym 46547 VexRiscv._zz_193_[31]
.sym 46550 $auto$alumacc.cc:474:replace_alu$3920.C[2]
.sym 46552 VexRiscv._zz_194_[1]
.sym 46553 $abc$38833$n7472
.sym 46554 $auto$alumacc.cc:474:replace_alu$3920.C[1]
.sym 46556 $auto$alumacc.cc:474:replace_alu$3920.C[3]
.sym 46558 VexRiscv._zz_194_[2]
.sym 46559 $abc$38833$n7473
.sym 46560 $auto$alumacc.cc:474:replace_alu$3920.C[2]
.sym 46562 $auto$alumacc.cc:474:replace_alu$3920.C[4]
.sym 46564 $abc$38833$n7474
.sym 46565 VexRiscv._zz_194_[3]
.sym 46566 $auto$alumacc.cc:474:replace_alu$3920.C[3]
.sym 46568 $auto$alumacc.cc:474:replace_alu$3920.C[5]
.sym 46570 VexRiscv._zz_194_[4]
.sym 46571 $abc$38833$n7475
.sym 46572 $auto$alumacc.cc:474:replace_alu$3920.C[4]
.sym 46574 $auto$alumacc.cc:474:replace_alu$3920.C[6]
.sym 46576 $abc$38833$n7476
.sym 46577 VexRiscv._zz_194_[5]
.sym 46578 $auto$alumacc.cc:474:replace_alu$3920.C[5]
.sym 46580 $auto$alumacc.cc:474:replace_alu$3920.C[7]
.sym 46582 $abc$38833$n7477
.sym 46583 VexRiscv._zz_194_[6]
.sym 46584 $auto$alumacc.cc:474:replace_alu$3920.C[6]
.sym 46586 $auto$alumacc.cc:474:replace_alu$3920.C[8]
.sym 46588 $abc$38833$n7478
.sym 46589 VexRiscv._zz_194_[7]
.sym 46590 $auto$alumacc.cc:474:replace_alu$3920.C[7]
.sym 46594 VexRiscv._zz_316_[15]
.sym 46595 VexRiscv._zz_316_[16]
.sym 46596 VexRiscv._zz_316_[17]
.sym 46597 VexRiscv._zz_316_[18]
.sym 46598 VexRiscv._zz_316_[19]
.sym 46599 VexRiscv._zz_316_[20]
.sym 46600 VexRiscv._zz_316_[21]
.sym 46601 VexRiscv._zz_316_[22]
.sym 46602 VexRiscv._zz_194_[1]
.sym 46604 $abc$38833$n4636
.sym 46605 VexRiscv._zz_195_[32]
.sym 46606 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 46607 VexRiscv._zz_316_[13]
.sym 46608 VexRiscv._zz_194_[3]
.sym 46609 VexRiscv._zz_199_[8]
.sym 46610 VexRiscv.execute_LightShifterPlugin_isActive
.sym 46611 $abc$38833$n5642_1
.sym 46612 VexRiscv._zz_195_[2]
.sym 46613 $abc$38833$n7471
.sym 46614 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 46615 $abc$38833$n5619_1
.sym 46616 VexRiscv._zz_195_[4]
.sym 46617 VexRiscv._zz_194_[2]
.sym 46618 VexRiscv._zz_194_[17]
.sym 46619 VexRiscv._zz_195_[22]
.sym 46621 VexRiscv._zz_195_[3]
.sym 46622 VexRiscv._zz_193_[6]
.sym 46623 $abc$38833$n7500
.sym 46624 $abc$38833$n149
.sym 46625 VexRiscv._zz_316_[22]
.sym 46626 VexRiscv._zz_195_[28]
.sym 46627 VexRiscv._zz_195_[18]
.sym 46628 VexRiscv._zz_195_[29]
.sym 46629 $abc$38833$n7497
.sym 46630 $auto$alumacc.cc:474:replace_alu$3920.C[8]
.sym 46636 $abc$38833$n7481
.sym 46637 $abc$38833$n7482
.sym 46638 VexRiscv._zz_194_[9]
.sym 46639 $abc$38833$n7486
.sym 46640 VexRiscv._zz_194_[8]
.sym 46641 $abc$38833$n7480
.sym 46643 VexRiscv._zz_194_[11]
.sym 46644 $abc$38833$n7479
.sym 46645 VexRiscv._zz_194_[13]
.sym 46646 $abc$38833$n7484
.sym 46648 $abc$38833$n7483
.sym 46653 VexRiscv._zz_194_[14]
.sym 46656 $abc$38833$n7485
.sym 46661 VexRiscv._zz_194_[12]
.sym 46663 VexRiscv._zz_194_[15]
.sym 46666 VexRiscv._zz_194_[10]
.sym 46667 $auto$alumacc.cc:474:replace_alu$3920.C[9]
.sym 46669 VexRiscv._zz_194_[8]
.sym 46670 $abc$38833$n7479
.sym 46671 $auto$alumacc.cc:474:replace_alu$3920.C[8]
.sym 46673 $auto$alumacc.cc:474:replace_alu$3920.C[10]
.sym 46675 $abc$38833$n7480
.sym 46676 VexRiscv._zz_194_[9]
.sym 46677 $auto$alumacc.cc:474:replace_alu$3920.C[9]
.sym 46679 $auto$alumacc.cc:474:replace_alu$3920.C[11]
.sym 46681 $abc$38833$n7481
.sym 46682 VexRiscv._zz_194_[10]
.sym 46683 $auto$alumacc.cc:474:replace_alu$3920.C[10]
.sym 46685 $auto$alumacc.cc:474:replace_alu$3920.C[12]
.sym 46687 $abc$38833$n7482
.sym 46688 VexRiscv._zz_194_[11]
.sym 46689 $auto$alumacc.cc:474:replace_alu$3920.C[11]
.sym 46691 $auto$alumacc.cc:474:replace_alu$3920.C[13]
.sym 46693 VexRiscv._zz_194_[12]
.sym 46694 $abc$38833$n7483
.sym 46695 $auto$alumacc.cc:474:replace_alu$3920.C[12]
.sym 46697 $auto$alumacc.cc:474:replace_alu$3920.C[14]
.sym 46699 $abc$38833$n7484
.sym 46700 VexRiscv._zz_194_[13]
.sym 46701 $auto$alumacc.cc:474:replace_alu$3920.C[13]
.sym 46703 $auto$alumacc.cc:474:replace_alu$3920.C[15]
.sym 46705 $abc$38833$n7485
.sym 46706 VexRiscv._zz_194_[14]
.sym 46707 $auto$alumacc.cc:474:replace_alu$3920.C[14]
.sym 46709 $auto$alumacc.cc:474:replace_alu$3920.C[16]
.sym 46711 $abc$38833$n7486
.sym 46712 VexRiscv._zz_194_[15]
.sym 46713 $auto$alumacc.cc:474:replace_alu$3920.C[15]
.sym 46717 VexRiscv._zz_316_[23]
.sym 46718 VexRiscv._zz_316_[24]
.sym 46719 VexRiscv._zz_316_[25]
.sym 46720 VexRiscv._zz_316_[26]
.sym 46721 VexRiscv._zz_316_[27]
.sym 46722 VexRiscv._zz_316_[28]
.sym 46723 VexRiscv._zz_316_[29]
.sym 46724 VexRiscv._zz_316_[30]
.sym 46726 VexRiscv._zz_316_[20]
.sym 46727 VexRiscv._zz_194_[16]
.sym 46728 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 46729 VexRiscv._zz_49_[0]
.sym 46730 VexRiscv._zz_314_[20]
.sym 46731 VexRiscv._zz_41_[25]
.sym 46732 $abc$38833$n5565_1
.sym 46733 VexRiscv._zz_314_[22]
.sym 46734 $abc$38833$n147
.sym 46735 $abc$38833$n4191_1
.sym 46736 VexRiscv._zz_151_[10]
.sym 46737 VexRiscv._zz_311_
.sym 46738 VexRiscv._zz_314_[21]
.sym 46739 VexRiscv._zz_194_[4]
.sym 46740 $abc$38833$n149
.sym 46741 VexRiscv._zz_195_[32]
.sym 46742 VexRiscv._zz_316_[27]
.sym 46743 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 46744 $abc$38833$n2462
.sym 46745 VexRiscv._zz_194_[7]
.sym 46746 VexRiscv._zz_195_[12]
.sym 46747 VexRiscv._zz_195_[23]
.sym 46748 VexRiscv._zz_195_[25]
.sym 46750 VexRiscv._zz_195_[14]
.sym 46751 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 46752 VexRiscv._zz_314_[11]
.sym 46753 $auto$alumacc.cc:474:replace_alu$3920.C[16]
.sym 46758 $abc$38833$n7487
.sym 46759 VexRiscv._zz_194_[20]
.sym 46761 $abc$38833$n7494
.sym 46765 VexRiscv._zz_194_[18]
.sym 46767 $abc$38833$n7490
.sym 46769 $abc$38833$n7491
.sym 46770 VexRiscv._zz_194_[19]
.sym 46771 $abc$38833$n7492
.sym 46772 $abc$38833$n7488
.sym 46774 $abc$38833$n7489
.sym 46776 VexRiscv._zz_194_[23]
.sym 46777 $abc$38833$n7493
.sym 46778 VexRiscv._zz_194_[17]
.sym 46783 VexRiscv._zz_194_[22]
.sym 46786 VexRiscv._zz_194_[21]
.sym 46788 VexRiscv._zz_194_[16]
.sym 46790 $auto$alumacc.cc:474:replace_alu$3920.C[17]
.sym 46792 VexRiscv._zz_194_[16]
.sym 46793 $abc$38833$n7487
.sym 46794 $auto$alumacc.cc:474:replace_alu$3920.C[16]
.sym 46796 $auto$alumacc.cc:474:replace_alu$3920.C[18]
.sym 46798 VexRiscv._zz_194_[17]
.sym 46799 $abc$38833$n7488
.sym 46800 $auto$alumacc.cc:474:replace_alu$3920.C[17]
.sym 46802 $auto$alumacc.cc:474:replace_alu$3920.C[19]
.sym 46804 VexRiscv._zz_194_[18]
.sym 46805 $abc$38833$n7489
.sym 46806 $auto$alumacc.cc:474:replace_alu$3920.C[18]
.sym 46808 $auto$alumacc.cc:474:replace_alu$3920.C[20]
.sym 46810 $abc$38833$n7490
.sym 46811 VexRiscv._zz_194_[19]
.sym 46812 $auto$alumacc.cc:474:replace_alu$3920.C[19]
.sym 46814 $auto$alumacc.cc:474:replace_alu$3920.C[21]
.sym 46816 VexRiscv._zz_194_[20]
.sym 46817 $abc$38833$n7491
.sym 46818 $auto$alumacc.cc:474:replace_alu$3920.C[20]
.sym 46820 $auto$alumacc.cc:474:replace_alu$3920.C[22]
.sym 46822 $abc$38833$n7492
.sym 46823 VexRiscv._zz_194_[21]
.sym 46824 $auto$alumacc.cc:474:replace_alu$3920.C[21]
.sym 46826 $auto$alumacc.cc:474:replace_alu$3920.C[23]
.sym 46828 $abc$38833$n7493
.sym 46829 VexRiscv._zz_194_[22]
.sym 46830 $auto$alumacc.cc:474:replace_alu$3920.C[22]
.sym 46832 $auto$alumacc.cc:474:replace_alu$3920.C[24]
.sym 46834 VexRiscv._zz_194_[23]
.sym 46835 $abc$38833$n7494
.sym 46836 $auto$alumacc.cc:474:replace_alu$3920.C[23]
.sym 46840 VexRiscv._zz_316_[31]
.sym 46841 VexRiscv._zz_316_[32]
.sym 46842 VexRiscv._zz_314_[7]
.sym 46843 VexRiscv._zz_288_[0]
.sym 46844 $abc$38833$n4657
.sym 46845 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 46846 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 46847 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 46850 VexRiscv._zz_195_[9]
.sym 46852 $abc$38833$n7487
.sym 46853 VexRiscv._zz_287_[1]
.sym 46854 $abc$38833$n7501
.sym 46855 VexRiscv._zz_314_[27]
.sym 46856 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 46857 $abc$38833$n5080_1
.sym 46858 VexRiscv._zz_195_[1]
.sym 46859 $abc$38833$n114
.sym 46860 VexRiscv._zz_41_[7]
.sym 46861 VexRiscv._zz_316_[24]
.sym 46862 VexRiscv.execute_LightShifterPlugin_isActive
.sym 46863 VexRiscv._zz_199_[5]
.sym 46864 VexRiscv._zz_314_[28]
.sym 46865 VexRiscv._zz_44_[1]
.sym 46866 VexRiscv._zz_321_[0]
.sym 46867 VexRiscv._zz_314_[29]
.sym 46868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 46869 $abc$38833$n7498
.sym 46870 VexRiscv._zz_314_[25]
.sym 46871 VexRiscv._zz_194_[30]
.sym 46872 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 46873 VexRiscv._zz_286_[0]
.sym 46874 VexRiscv._zz_194_[25]
.sym 46876 $auto$alumacc.cc:474:replace_alu$3920.C[24]
.sym 46881 VexRiscv._zz_194_[25]
.sym 46882 $abc$38833$n7502
.sym 46883 VexRiscv._zz_194_[27]
.sym 46884 VexRiscv._zz_194_[26]
.sym 46885 VexRiscv._zz_194_[28]
.sym 46887 $abc$38833$n7495
.sym 46891 VexRiscv._zz_194_[24]
.sym 46893 $abc$38833$n7498
.sym 46895 VexRiscv._zz_194_[30]
.sym 46898 $abc$38833$n7500
.sym 46899 $abc$38833$n7497
.sym 46903 VexRiscv._zz_194_[29]
.sym 46906 $abc$38833$n7501
.sym 46907 $abc$38833$n7496
.sym 46910 VexRiscv._zz_194_[31]
.sym 46911 $abc$38833$n7499
.sym 46913 $auto$alumacc.cc:474:replace_alu$3920.C[25]
.sym 46915 VexRiscv._zz_194_[24]
.sym 46916 $abc$38833$n7495
.sym 46917 $auto$alumacc.cc:474:replace_alu$3920.C[24]
.sym 46919 $auto$alumacc.cc:474:replace_alu$3920.C[26]
.sym 46921 VexRiscv._zz_194_[25]
.sym 46922 $abc$38833$n7496
.sym 46923 $auto$alumacc.cc:474:replace_alu$3920.C[25]
.sym 46925 $auto$alumacc.cc:474:replace_alu$3920.C[27]
.sym 46927 VexRiscv._zz_194_[26]
.sym 46928 $abc$38833$n7497
.sym 46929 $auto$alumacc.cc:474:replace_alu$3920.C[26]
.sym 46931 $auto$alumacc.cc:474:replace_alu$3920.C[28]
.sym 46933 VexRiscv._zz_194_[27]
.sym 46934 $abc$38833$n7498
.sym 46935 $auto$alumacc.cc:474:replace_alu$3920.C[27]
.sym 46937 $auto$alumacc.cc:474:replace_alu$3920.C[29]
.sym 46939 $abc$38833$n7499
.sym 46940 VexRiscv._zz_194_[28]
.sym 46941 $auto$alumacc.cc:474:replace_alu$3920.C[28]
.sym 46943 $auto$alumacc.cc:474:replace_alu$3920.C[30]
.sym 46945 VexRiscv._zz_194_[29]
.sym 46946 $abc$38833$n7500
.sym 46947 $auto$alumacc.cc:474:replace_alu$3920.C[29]
.sym 46949 $auto$alumacc.cc:474:replace_alu$3920.C[31]
.sym 46951 VexRiscv._zz_194_[30]
.sym 46952 $abc$38833$n7501
.sym 46953 $auto$alumacc.cc:474:replace_alu$3920.C[30]
.sym 46955 $auto$alumacc.cc:474:replace_alu$3920.C[32]
.sym 46957 VexRiscv._zz_194_[31]
.sym 46958 $abc$38833$n7502
.sym 46959 $auto$alumacc.cc:474:replace_alu$3920.C[31]
.sym 46965 VexRiscv._zz_288_[1]
.sym 46966 VexRiscv._zz_288_[2]
.sym 46967 VexRiscv._zz_288_[3]
.sym 46968 VexRiscv._zz_288_[4]
.sym 46969 VexRiscv._zz_288_[5]
.sym 46970 VexRiscv._zz_288_[6]
.sym 46971 $abc$38833$n3606_1
.sym 46972 VexRiscv._zz_199_[31]
.sym 46973 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46974 VexRiscv._zz_195_[24]
.sym 46975 slave_sel[0]
.sym 46977 $abc$38833$n5769_1
.sym 46978 $abc$38833$n6289_1
.sym 46979 VexRiscv._zz_194_[27]
.sym 46980 $PACKER_VCC_NET
.sym 46981 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 46983 VexRiscv._zz_314_[32]
.sym 46984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46985 VexRiscv._zz_151_[16]
.sym 46987 VexRiscv._zz_44_[0]
.sym 46988 VexRiscv._zz_193_[13]
.sym 46989 VexRiscv._zz_194_[2]
.sym 46990 VexRiscv._zz_285_[1]
.sym 46991 VexRiscv._zz_44_[1]
.sym 46992 VexRiscv._zz_151_[18]
.sym 46994 VexRiscv._zz_314_[14]
.sym 46995 VexRiscv._zz_314_[17]
.sym 46996 VexRiscv._zz_194_[31]
.sym 46997 VexRiscv._zz_314_[15]
.sym 46998 VexRiscv._zz_198_
.sym 46999 $auto$alumacc.cc:474:replace_alu$3920.C[32]
.sym 47007 VexRiscv._zz_288_[0]
.sym 47009 VexRiscv._zz_151_[1]
.sym 47010 VexRiscv._zz_44_[1]
.sym 47011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47013 VexRiscv._zz_285_[2]
.sym 47015 VexRiscv._zz_199_[0]
.sym 47017 VexRiscv._zz_194_[32]
.sym 47019 VexRiscv._zz_151_[0]
.sym 47022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47024 VexRiscv._zz_288_[1]
.sym 47025 VexRiscv._zz_199_[20]
.sym 47027 VexRiscv._zz_199_[2]
.sym 47028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47030 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47032 VexRiscv._zz_44_[0]
.sym 47033 VexRiscv._zz_286_[0]
.sym 47034 VexRiscv._zz_285_[0]
.sym 47035 $PACKER_VCC_NET
.sym 47037 $PACKER_VCC_NET
.sym 47039 VexRiscv._zz_194_[32]
.sym 47040 $auto$alumacc.cc:474:replace_alu$3920.C[32]
.sym 47043 VexRiscv._zz_199_[2]
.sym 47044 VexRiscv._zz_44_[1]
.sym 47045 VexRiscv._zz_44_[0]
.sym 47046 VexRiscv._zz_285_[2]
.sym 47049 VexRiscv._zz_44_[1]
.sym 47050 VexRiscv._zz_199_[20]
.sym 47051 VexRiscv._zz_286_[0]
.sym 47052 VexRiscv._zz_44_[0]
.sym 47055 VexRiscv._zz_151_[1]
.sym 47056 VexRiscv._zz_288_[1]
.sym 47057 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47067 VexRiscv._zz_288_[0]
.sym 47068 VexRiscv._zz_151_[0]
.sym 47069 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47079 VexRiscv._zz_285_[0]
.sym 47080 VexRiscv._zz_44_[1]
.sym 47081 VexRiscv._zz_44_[0]
.sym 47082 VexRiscv._zz_199_[0]
.sym 47083 $abc$38833$n2420_$glb_ce
.sym 47084 por_clk
.sym 47086 VexRiscv._zz_288_[7]
.sym 47087 VexRiscv._zz_288_[8]
.sym 47088 VexRiscv._zz_288_[9]
.sym 47089 VexRiscv._zz_288_[10]
.sym 47090 VexRiscv._zz_288_[11]
.sym 47091 VexRiscv._zz_288_[12]
.sym 47092 VexRiscv._zz_288_[13]
.sym 47093 VexRiscv._zz_288_[14]
.sym 47094 VexRiscv._zz_44_[0]
.sym 47096 $abc$38833$n4582_1
.sym 47097 $abc$38833$n2257
.sym 47098 VexRiscv._zz_195_[32]
.sym 47099 VexRiscv._zz_151_[15]
.sym 47100 VexRiscv._zz_151_[19]
.sym 47101 $abc$38833$n3905
.sym 47102 $abc$38833$n7877
.sym 47103 VexRiscv._zz_151_[6]
.sym 47104 VexRiscv._zz_151_[9]
.sym 47106 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 47107 $abc$38833$n3798_1
.sym 47108 VexRiscv._zz_44_[0]
.sym 47109 VexRiscv.CsrPlugin_hadException
.sym 47110 VexRiscv._zz_288_[1]
.sym 47111 VexRiscv._zz_151_[20]
.sym 47112 $abc$38833$n149
.sym 47113 VexRiscv._zz_193_[6]
.sym 47114 VexRiscv._zz_151_[5]
.sym 47115 VexRiscv._zz_44_[0]
.sym 47116 VexRiscv._zz_195_[29]
.sym 47117 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 47118 VexRiscv._zz_195_[28]
.sym 47119 VexRiscv._zz_195_[22]
.sym 47120 VexRiscv._zz_195_[18]
.sym 47121 VexRiscv._zz_194_[17]
.sym 47128 VexRiscv._zz_199_[19]
.sym 47130 VexRiscv._zz_199_[1]
.sym 47131 VexRiscv._zz_44_[0]
.sym 47132 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47133 VexRiscv._zz_44_[1]
.sym 47135 VexRiscv._zz_195_[32]
.sym 47136 VexRiscv._zz_194_[6]
.sym 47138 VexRiscv._zz_321_[0]
.sym 47140 VexRiscv._zz_195_[20]
.sym 47141 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 47146 VexRiscv._zz_195_[6]
.sym 47147 VexRiscv._zz_288_[19]
.sym 47148 VexRiscv._zz_151_[19]
.sym 47149 VexRiscv._zz_199_[8]
.sym 47150 VexRiscv._zz_285_[1]
.sym 47151 VexRiscv._zz_194_[20]
.sym 47154 $abc$38833$n2399
.sym 47156 VexRiscv._zz_193_[21]
.sym 47158 VexRiscv._zz_198_
.sym 47163 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 47167 VexRiscv._zz_321_[0]
.sym 47169 VexRiscv._zz_193_[21]
.sym 47172 VexRiscv._zz_199_[8]
.sym 47174 VexRiscv._zz_198_
.sym 47178 VexRiscv._zz_195_[32]
.sym 47180 VexRiscv._zz_195_[6]
.sym 47181 VexRiscv._zz_194_[6]
.sym 47185 VexRiscv._zz_151_[19]
.sym 47186 VexRiscv._zz_288_[19]
.sym 47187 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47190 VexRiscv._zz_285_[1]
.sym 47191 VexRiscv._zz_44_[0]
.sym 47192 VexRiscv._zz_199_[1]
.sym 47193 VexRiscv._zz_44_[1]
.sym 47197 VexRiscv._zz_195_[32]
.sym 47198 VexRiscv._zz_195_[20]
.sym 47199 VexRiscv._zz_194_[20]
.sym 47203 VexRiscv._zz_198_
.sym 47204 VexRiscv._zz_199_[19]
.sym 47206 $abc$38833$n2399
.sym 47207 por_clk
.sym 47208 VexRiscv.reset_$glb_sr
.sym 47209 VexRiscv._zz_288_[15]
.sym 47210 VexRiscv._zz_288_[16]
.sym 47211 VexRiscv._zz_288_[17]
.sym 47212 VexRiscv._zz_288_[18]
.sym 47213 VexRiscv._zz_288_[19]
.sym 47214 VexRiscv._zz_288_[20]
.sym 47215 VexRiscv._zz_288_[21]
.sym 47216 VexRiscv._zz_288_[22]
.sym 47217 VexRiscv._zz_151_[11]
.sym 47218 VexRiscv._zz_194_[6]
.sym 47221 $abc$38833$n3634_1
.sym 47222 VexRiscv._zz_288_[13]
.sym 47223 VexRiscv._zz_151_[1]
.sym 47224 VexRiscv._zz_285_[2]
.sym 47225 $abc$38833$n149
.sym 47226 $PACKER_GND_NET
.sym 47227 VexRiscv._zz_151_[10]
.sym 47228 VexRiscv._zz_151_[9]
.sym 47229 VexRiscv._zz_151_[13]
.sym 47230 VexRiscv._zz_291_[12]
.sym 47231 VexRiscv._zz_194_[4]
.sym 47232 VexRiscv._zz_151_[19]
.sym 47233 VexRiscv._zz_194_[10]
.sym 47235 VexRiscv._zz_195_[23]
.sym 47236 $abc$38833$n2462
.sym 47237 VexRiscv._zz_194_[7]
.sym 47238 VexRiscv._zz_195_[12]
.sym 47239 VexRiscv.execute_to_memory_IS_DIV
.sym 47240 VexRiscv._zz_195_[25]
.sym 47241 VexRiscv._zz_195_[32]
.sym 47242 VexRiscv._zz_316_[27]
.sym 47243 VexRiscv._zz_195_[14]
.sym 47244 VexRiscv._zz_314_[11]
.sym 47251 VexRiscv._zz_199_[5]
.sym 47252 $abc$38833$n5955_1
.sym 47253 VexRiscv._zz_199_[1]
.sym 47254 VexRiscv._zz_151_[20]
.sym 47255 VexRiscv._zz_198_
.sym 47257 VexRiscv._zz_198_
.sym 47260 VexRiscv._zz_199_[2]
.sym 47261 VexRiscv._zz_194_[2]
.sym 47262 VexRiscv._zz_151_[18]
.sym 47263 VexRiscv._zz_199_[0]
.sym 47269 VexRiscv._zz_193_[1]
.sym 47270 $abc$38833$n5957_1
.sym 47271 VexRiscv._zz_288_[20]
.sym 47275 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47276 VexRiscv._zz_328_
.sym 47277 VexRiscv._zz_288_[18]
.sym 47278 VexRiscv._zz_36_[1]
.sym 47279 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 47283 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 47284 VexRiscv._zz_193_[1]
.sym 47285 VexRiscv._zz_194_[2]
.sym 47286 VexRiscv._zz_328_
.sym 47289 VexRiscv._zz_198_
.sym 47291 VexRiscv._zz_199_[2]
.sym 47295 VexRiscv._zz_151_[20]
.sym 47296 VexRiscv._zz_288_[20]
.sym 47297 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47302 $abc$38833$n5957_1
.sym 47303 VexRiscv._zz_36_[1]
.sym 47304 $abc$38833$n5955_1
.sym 47308 VexRiscv._zz_199_[5]
.sym 47310 VexRiscv._zz_198_
.sym 47313 VexRiscv._zz_199_[1]
.sym 47315 VexRiscv._zz_198_
.sym 47319 VexRiscv._zz_288_[18]
.sym 47321 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47322 VexRiscv._zz_151_[18]
.sym 47325 VexRiscv._zz_198_
.sym 47326 VexRiscv._zz_199_[0]
.sym 47329 $abc$38833$n2420_$glb_ce
.sym 47330 por_clk
.sym 47332 VexRiscv._zz_288_[23]
.sym 47333 VexRiscv._zz_288_[24]
.sym 47334 VexRiscv._zz_288_[25]
.sym 47335 VexRiscv._zz_288_[26]
.sym 47336 VexRiscv._zz_288_[27]
.sym 47337 VexRiscv._zz_288_[28]
.sym 47338 VexRiscv._zz_288_[29]
.sym 47339 VexRiscv._zz_288_[30]
.sym 47340 basesoc_ctrl_reset_reset_r
.sym 47341 VexRiscv._zz_291_[21]
.sym 47342 VexRiscv._zz_195_[13]
.sym 47343 basesoc_ctrl_reset_reset_r
.sym 47344 $abc$38833$n5560_1
.sym 47345 VexRiscv._zz_41_[19]
.sym 47346 basesoc_uart_phy_storage[5]
.sym 47347 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47349 VexRiscv._zz_199_[25]
.sym 47350 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 47351 $abc$38833$n4662
.sym 47352 $abc$38833$n5765_1
.sym 47353 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 47354 slave_sel_r[1]
.sym 47355 VexRiscv._zz_288_[17]
.sym 47357 VexRiscv._zz_288_[27]
.sym 47358 VexRiscv._zz_321_[0]
.sym 47359 VexRiscv._zz_291_[19]
.sym 47360 VexRiscv._zz_314_[28]
.sym 47361 VexRiscv._zz_314_[25]
.sym 47362 VexRiscv._zz_151_[16]
.sym 47363 VexRiscv._zz_314_[29]
.sym 47364 VexRiscv._zz_151_[22]
.sym 47365 VexRiscv._zz_194_[25]
.sym 47366 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 47367 VexRiscv._zz_194_[30]
.sym 47374 $abc$38833$n4610
.sym 47376 $abc$38833$n4604
.sym 47378 $abc$38833$n4600
.sym 47380 $abc$38833$n4598
.sym 47382 $abc$38833$n4602
.sym 47385 $abc$38833$n4608
.sym 47396 $abc$38833$n4606
.sym 47400 $abc$38833$n4612
.sym 47404 VexRiscv._zz_198_
.sym 47405 $auto$alumacc.cc:474:replace_alu$3887.C[1]
.sym 47407 $abc$38833$n4598
.sym 47408 VexRiscv._zz_198_
.sym 47411 $auto$alumacc.cc:474:replace_alu$3887.C[2]
.sym 47414 $abc$38833$n4600
.sym 47415 $auto$alumacc.cc:474:replace_alu$3887.C[1]
.sym 47417 $auto$alumacc.cc:474:replace_alu$3887.C[3]
.sym 47420 $abc$38833$n4602
.sym 47421 $auto$alumacc.cc:474:replace_alu$3887.C[2]
.sym 47423 $auto$alumacc.cc:474:replace_alu$3887.C[4]
.sym 47426 $abc$38833$n4604
.sym 47427 $auto$alumacc.cc:474:replace_alu$3887.C[3]
.sym 47429 $auto$alumacc.cc:474:replace_alu$3887.C[5]
.sym 47431 $abc$38833$n4606
.sym 47433 $auto$alumacc.cc:474:replace_alu$3887.C[4]
.sym 47435 $auto$alumacc.cc:474:replace_alu$3887.C[6]
.sym 47438 $abc$38833$n4608
.sym 47439 $auto$alumacc.cc:474:replace_alu$3887.C[5]
.sym 47441 $auto$alumacc.cc:474:replace_alu$3887.C[7]
.sym 47443 $abc$38833$n4610
.sym 47445 $auto$alumacc.cc:474:replace_alu$3887.C[6]
.sym 47447 $auto$alumacc.cc:474:replace_alu$3887.C[8]
.sym 47449 $abc$38833$n4612
.sym 47451 $auto$alumacc.cc:474:replace_alu$3887.C[7]
.sym 47455 VexRiscv._zz_288_[31]
.sym 47456 VexRiscv._zz_314_[9]
.sym 47457 VexRiscv._zz_314_[8]
.sym 47458 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 47459 VexRiscv._zz_193_[13]
.sym 47460 VexRiscv._zz_314_[11]
.sym 47461 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 47462 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 47465 VexRiscv._zz_194_[23]
.sym 47468 $abc$38833$n4610
.sym 47469 $abc$38833$n3801
.sym 47470 basesoc_uart_phy_storage[14]
.sym 47471 $abc$38833$n3835
.sym 47472 $abc$38833$n4604
.sym 47473 VexRiscv._zz_47_[1]
.sym 47474 VexRiscv._zz_291_[24]
.sym 47475 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 47476 VexRiscv._zz_151_[29]
.sym 47477 basesoc_ctrl_reset_reset_r
.sym 47478 $abc$38833$n4624
.sym 47479 VexRiscv._zz_314_[17]
.sym 47480 VexRiscv._zz_193_[13]
.sym 47481 VexRiscv._zz_253_[1]
.sym 47482 VexRiscv._zz_193_[25]
.sym 47483 VexRiscv._zz_194_[31]
.sym 47484 VexRiscv._zz_198_
.sym 47485 VexRiscv._zz_328_
.sym 47486 VexRiscv._zz_314_[14]
.sym 47487 VexRiscv._zz_151_[25]
.sym 47488 VexRiscv._zz_193_[24]
.sym 47489 VexRiscv._zz_314_[15]
.sym 47490 VexRiscv._zz_198_
.sym 47491 $auto$alumacc.cc:474:replace_alu$3887.C[8]
.sym 47497 $abc$38833$n4614
.sym 47501 $abc$38833$n4616
.sym 47502 $abc$38833$n4620
.sym 47503 $abc$38833$n4622
.sym 47506 $abc$38833$n4626
.sym 47510 $abc$38833$n4628
.sym 47518 $abc$38833$n4624
.sym 47527 $abc$38833$n4618
.sym 47528 $auto$alumacc.cc:474:replace_alu$3887.C[9]
.sym 47530 $abc$38833$n4614
.sym 47532 $auto$alumacc.cc:474:replace_alu$3887.C[8]
.sym 47534 $auto$alumacc.cc:474:replace_alu$3887.C[10]
.sym 47537 $abc$38833$n4616
.sym 47538 $auto$alumacc.cc:474:replace_alu$3887.C[9]
.sym 47540 $auto$alumacc.cc:474:replace_alu$3887.C[11]
.sym 47543 $abc$38833$n4618
.sym 47544 $auto$alumacc.cc:474:replace_alu$3887.C[10]
.sym 47546 $auto$alumacc.cc:474:replace_alu$3887.C[12]
.sym 47548 $abc$38833$n4620
.sym 47550 $auto$alumacc.cc:474:replace_alu$3887.C[11]
.sym 47552 $auto$alumacc.cc:474:replace_alu$3887.C[13]
.sym 47554 $abc$38833$n4622
.sym 47556 $auto$alumacc.cc:474:replace_alu$3887.C[12]
.sym 47558 $auto$alumacc.cc:474:replace_alu$3887.C[14]
.sym 47560 $abc$38833$n4624
.sym 47562 $auto$alumacc.cc:474:replace_alu$3887.C[13]
.sym 47564 $auto$alumacc.cc:474:replace_alu$3887.C[15]
.sym 47566 $abc$38833$n4626
.sym 47568 $auto$alumacc.cc:474:replace_alu$3887.C[14]
.sym 47570 $auto$alumacc.cc:474:replace_alu$3887.C[16]
.sym 47573 $abc$38833$n4628
.sym 47574 $auto$alumacc.cc:474:replace_alu$3887.C[15]
.sym 47578 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 47579 $abc$38833$n4638
.sym 47580 VexRiscv._zz_314_[25]
.sym 47581 VexRiscv._zz_314_[15]
.sym 47582 VexRiscv._zz_314_[24]
.sym 47583 $abc$38833$n5022
.sym 47584 VexRiscv._zz_314_[19]
.sym 47585 VexRiscv._zz_253_[1]
.sym 47589 VexRiscv._zz_194_[10]
.sym 47590 VexRiscv.memory_arbitration_isValid
.sym 47591 VexRiscv._zz_194_[26]
.sym 47592 $abc$38833$n5788_1
.sym 47593 basesoc_dat_w[7]
.sym 47594 VexRiscv._zz_194_[3]
.sym 47595 VexRiscv._zz_151_[29]
.sym 47596 $abc$38833$n2385
.sym 47597 $abc$38833$n5920_1
.sym 47598 $abc$38833$n4620
.sym 47599 VexRiscv._zz_194_[27]
.sym 47600 VexRiscv._zz_193_[11]
.sym 47601 array_muxed0[1]
.sym 47602 VexRiscv._zz_151_[27]
.sym 47603 VexRiscv._zz_195_[28]
.sym 47604 VexRiscv._zz_195_[29]
.sym 47605 VexRiscv._zz_195_[18]
.sym 47606 VexRiscv._zz_194_[22]
.sym 47607 VexRiscv._zz_195_[22]
.sym 47608 VexRiscv._zz_194_[17]
.sym 47609 $abc$38833$n149
.sym 47610 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 47611 $abc$38833$n6394
.sym 47612 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 47613 $abc$38833$n4618
.sym 47614 $auto$alumacc.cc:474:replace_alu$3887.C[16]
.sym 47619 $abc$38833$n4632
.sym 47625 $abc$38833$n4644
.sym 47629 $abc$38833$n4642
.sym 47630 $abc$38833$n4630
.sym 47633 $abc$38833$n4634
.sym 47636 $abc$38833$n4638
.sym 47644 $abc$38833$n4640
.sym 47649 $abc$38833$n4636
.sym 47651 $auto$alumacc.cc:474:replace_alu$3887.C[17]
.sym 47654 $abc$38833$n4630
.sym 47655 $auto$alumacc.cc:474:replace_alu$3887.C[16]
.sym 47657 $auto$alumacc.cc:474:replace_alu$3887.C[18]
.sym 47659 $abc$38833$n4632
.sym 47661 $auto$alumacc.cc:474:replace_alu$3887.C[17]
.sym 47663 $auto$alumacc.cc:474:replace_alu$3887.C[19]
.sym 47665 $abc$38833$n4634
.sym 47667 $auto$alumacc.cc:474:replace_alu$3887.C[18]
.sym 47669 $auto$alumacc.cc:474:replace_alu$3887.C[20]
.sym 47672 $abc$38833$n4636
.sym 47673 $auto$alumacc.cc:474:replace_alu$3887.C[19]
.sym 47675 $auto$alumacc.cc:474:replace_alu$3887.C[21]
.sym 47677 $abc$38833$n4638
.sym 47679 $auto$alumacc.cc:474:replace_alu$3887.C[20]
.sym 47681 $auto$alumacc.cc:474:replace_alu$3887.C[22]
.sym 47683 $abc$38833$n4640
.sym 47685 $auto$alumacc.cc:474:replace_alu$3887.C[21]
.sym 47687 $auto$alumacc.cc:474:replace_alu$3887.C[23]
.sym 47689 $abc$38833$n4642
.sym 47691 $auto$alumacc.cc:474:replace_alu$3887.C[22]
.sym 47693 $auto$alumacc.cc:474:replace_alu$3887.C[24]
.sym 47695 $abc$38833$n4644
.sym 47697 $auto$alumacc.cc:474:replace_alu$3887.C[23]
.sym 47701 $abc$38833$n5038
.sym 47702 $abc$38833$n5024
.sym 47703 VexRiscv._zz_193_[19]
.sym 47704 $abc$38833$n5028
.sym 47705 VexRiscv._zz_193_[18]
.sym 47706 $abc$38833$n5036
.sym 47707 $abc$38833$n5026
.sym 47708 VexRiscv._zz_193_[26]
.sym 47712 VexRiscv._zz_195_[30]
.sym 47713 VexRiscv._zz_151_[26]
.sym 47714 basesoc_uart_phy_rx_busy
.sym 47715 $abc$38833$n5915_1
.sym 47716 $abc$38833$n2447
.sym 47717 $abc$38833$n54
.sym 47718 VexRiscv._zz_253_[1]
.sym 47720 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 47721 $abc$38833$n5918
.sym 47722 $abc$38833$n5018
.sym 47723 $abc$38833$n4632
.sym 47724 sys_rst
.sym 47725 VexRiscv._zz_194_[10]
.sym 47726 VexRiscv.execute_to_memory_IS_DIV
.sym 47727 VexRiscv._zz_194_[16]
.sym 47728 VexRiscv._zz_194_[7]
.sym 47729 $abc$38833$n2479
.sym 47730 VexRiscv._zz_195_[12]
.sym 47731 VexRiscv._zz_194_[15]
.sym 47732 VexRiscv._zz_195_[23]
.sym 47733 VexRiscv._zz_195_[32]
.sym 47734 VexRiscv._zz_316_[27]
.sym 47735 VexRiscv._zz_195_[14]
.sym 47736 $abc$38833$n2462
.sym 47737 $auto$alumacc.cc:474:replace_alu$3887.C[24]
.sym 47742 $abc$38833$n4654
.sym 47746 $abc$38833$n4646
.sym 47747 $abc$38833$n4660
.sym 47748 $abc$38833$n4648
.sym 47751 $abc$38833$n4652
.sym 47753 $abc$38833$n4650
.sym 47756 $abc$38833$n4658
.sym 47766 $abc$38833$n4656
.sym 47774 $auto$alumacc.cc:474:replace_alu$3887.C[25]
.sym 47777 $abc$38833$n4646
.sym 47778 $auto$alumacc.cc:474:replace_alu$3887.C[24]
.sym 47780 $auto$alumacc.cc:474:replace_alu$3887.C[26]
.sym 47782 $abc$38833$n4648
.sym 47784 $auto$alumacc.cc:474:replace_alu$3887.C[25]
.sym 47786 $auto$alumacc.cc:474:replace_alu$3887.C[27]
.sym 47789 $abc$38833$n4650
.sym 47790 $auto$alumacc.cc:474:replace_alu$3887.C[26]
.sym 47792 $auto$alumacc.cc:474:replace_alu$3887.C[28]
.sym 47794 $abc$38833$n4652
.sym 47796 $auto$alumacc.cc:474:replace_alu$3887.C[27]
.sym 47798 $auto$alumacc.cc:474:replace_alu$3887.C[29]
.sym 47801 $abc$38833$n4654
.sym 47802 $auto$alumacc.cc:474:replace_alu$3887.C[28]
.sym 47804 $auto$alumacc.cc:474:replace_alu$3887.C[30]
.sym 47807 $abc$38833$n4656
.sym 47808 $auto$alumacc.cc:474:replace_alu$3887.C[29]
.sym 47810 $auto$alumacc.cc:474:replace_alu$3887.C[31]
.sym 47812 $abc$38833$n4658
.sym 47814 $auto$alumacc.cc:474:replace_alu$3887.C[30]
.sym 47816 $auto$alumacc.cc:474:replace_alu$3887.C[32]
.sym 47819 $abc$38833$n4660
.sym 47820 $auto$alumacc.cc:474:replace_alu$3887.C[31]
.sym 47824 $abc$38833$n5046
.sym 47825 VexRiscv._zz_314_[26]
.sym 47826 VexRiscv._zz_314_[18]
.sym 47827 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 47828 $abc$38833$n5044
.sym 47829 VexRiscv._zz_314_[28]
.sym 47830 VexRiscv._zz_314_[30]
.sym 47831 VexRiscv._zz_314_[29]
.sym 47832 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 47836 VexRiscv._zz_79_[4]
.sym 47837 basesoc_dat_w[5]
.sym 47838 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 47839 VexRiscv._zz_163_[9]
.sym 47840 $abc$38833$n2447
.sym 47841 $abc$38833$n3844
.sym 47842 $abc$38833$n6398
.sym 47843 $abc$38833$n6402_1
.sym 47844 VexRiscv._zz_199_[28]
.sym 47845 basesoc_dat_w[1]
.sym 47846 $abc$38833$n2312
.sym 47847 $abc$38833$n5811_1
.sym 47848 VexRiscv._zz_316_[18]
.sym 47849 VexRiscv._zz_288_[27]
.sym 47850 VexRiscv._zz_321_[0]
.sym 47851 VexRiscv._zz_314_[28]
.sym 47852 VexRiscv._zz_194_[25]
.sym 47853 VexRiscv._zz_319_
.sym 47854 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 47855 VexRiscv._zz_314_[29]
.sym 47857 VexRiscv._zz_193_[14]
.sym 47858 VexRiscv._zz_193_[26]
.sym 47859 VexRiscv._zz_194_[30]
.sym 47860 $auto$alumacc.cc:474:replace_alu$3887.C[32]
.sym 47865 VexRiscv._zz_288_[27]
.sym 47868 VexRiscv._zz_194_[15]
.sym 47869 VexRiscv._zz_321_[0]
.sym 47870 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47873 VexRiscv._zz_195_[28]
.sym 47874 VexRiscv._zz_151_[27]
.sym 47876 VexRiscv._zz_195_[29]
.sym 47877 VexRiscv._zz_195_[22]
.sym 47878 VexRiscv._zz_194_[22]
.sym 47879 VexRiscv._zz_194_[29]
.sym 47880 VexRiscv._zz_195_[15]
.sym 47881 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 47883 $abc$38833$n149
.sym 47885 VexRiscv._zz_194_[28]
.sym 47889 $abc$38833$n4662
.sym 47891 VexRiscv._zz_41_[7]
.sym 47892 VexRiscv._zz_195_[32]
.sym 47899 $abc$38833$n4662
.sym 47901 $auto$alumacc.cc:474:replace_alu$3887.C[32]
.sym 47904 VexRiscv._zz_195_[22]
.sym 47905 VexRiscv._zz_195_[32]
.sym 47907 VexRiscv._zz_194_[22]
.sym 47910 VexRiscv._zz_288_[27]
.sym 47912 VexRiscv._zz_151_[27]
.sym 47913 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47917 VexRiscv._zz_321_[0]
.sym 47919 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 47922 VexRiscv._zz_195_[32]
.sym 47924 VexRiscv._zz_195_[15]
.sym 47925 VexRiscv._zz_194_[15]
.sym 47928 VexRiscv._zz_41_[7]
.sym 47934 VexRiscv._zz_194_[28]
.sym 47936 VexRiscv._zz_195_[32]
.sym 47937 VexRiscv._zz_195_[28]
.sym 47941 VexRiscv._zz_195_[32]
.sym 47942 VexRiscv._zz_194_[29]
.sym 47943 VexRiscv._zz_195_[29]
.sym 47944 $abc$38833$n149
.sym 47945 por_clk
.sym 47947 $abc$38833$n5465
.sym 47948 $abc$38833$n5064
.sym 47949 $abc$38833$n5060
.sym 47950 $abc$38833$n76
.sym 47951 $abc$38833$n5066
.sym 47952 $abc$38833$n5068
.sym 47953 $abc$38833$n5056
.sym 47954 $abc$38833$n6437_1
.sym 47957 VexRiscv._zz_195_[17]
.sym 47958 VexRiscv._zz_195_[10]
.sym 47959 $abc$38833$n5718_1
.sym 47960 VexRiscv._zz_316_[0]
.sym 47962 basesoc_timer0_reload_storage[5]
.sym 47964 $abc$38833$n2447
.sym 47965 VexRiscv._zz_35_[1]
.sym 47966 basesoc_uart_phy_storage[15]
.sym 47968 basesoc_uart_phy_storage[11]
.sym 47969 VexRiscv._zz_35_[22]
.sym 47971 VexRiscv.decode_to_execute_RS2[20]
.sym 47972 VexRiscv._zz_193_[24]
.sym 47973 VexRiscv._zz_328_
.sym 47974 VexRiscv._zz_194_[31]
.sym 47976 VexRiscv._zz_194_[14]
.sym 47977 VexRiscv._zz_194_[23]
.sym 47978 VexRiscv._zz_253_[1]
.sym 47979 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 47981 VexRiscv._zz_194_[31]
.sym 47982 $abc$38833$n4651
.sym 47988 $abc$38833$n4608_1
.sym 47989 $abc$38833$n4630_1
.sym 47990 $abc$38833$n4591
.sym 47992 VexRiscv._zz_194_[14]
.sym 47993 $abc$38833$n4606_1
.sym 47994 $abc$38833$n4648_1
.sym 47997 $abc$38833$n4605
.sym 47999 $abc$38833$n4629
.sym 48000 $abc$38833$n4609
.sym 48001 VexRiscv._zz_311_
.sym 48002 VexRiscv._zz_194_[29]
.sym 48003 VexRiscv._zz_194_[9]
.sym 48007 VexRiscv._zz_195_[14]
.sym 48009 VexRiscv._zz_195_[9]
.sym 48012 VexRiscv._zz_195_[32]
.sym 48013 VexRiscv._zz_319_
.sym 48014 $abc$38833$n4590_1
.sym 48016 $abc$38833$n4647
.sym 48019 VexRiscv._zz_194_[30]
.sym 48021 $abc$38833$n4591
.sym 48022 $abc$38833$n4590_1
.sym 48023 VexRiscv._zz_319_
.sym 48028 $abc$38833$n4608_1
.sym 48029 $abc$38833$n4609
.sym 48030 VexRiscv._zz_319_
.sym 48033 VexRiscv._zz_194_[9]
.sym 48034 VexRiscv._zz_195_[9]
.sym 48036 VexRiscv._zz_195_[32]
.sym 48039 $abc$38833$n4606_1
.sym 48040 VexRiscv._zz_319_
.sym 48042 $abc$38833$n4605
.sym 48045 VexRiscv._zz_194_[30]
.sym 48046 VexRiscv._zz_194_[29]
.sym 48047 VexRiscv._zz_311_
.sym 48051 VexRiscv._zz_195_[14]
.sym 48053 VexRiscv._zz_195_[32]
.sym 48054 VexRiscv._zz_194_[14]
.sym 48057 $abc$38833$n4648_1
.sym 48059 VexRiscv._zz_319_
.sym 48060 $abc$38833$n4647
.sym 48064 VexRiscv._zz_319_
.sym 48065 $abc$38833$n4630_1
.sym 48066 $abc$38833$n4629
.sym 48068 por_clk
.sym 48069 $abc$38833$n149_$glb_sr
.sym 48070 $abc$38833$n5870_1
.sym 48071 basesoc_uart_phy_storage[1]
.sym 48072 $abc$38833$n5435
.sym 48073 $abc$38833$n5420
.sym 48074 $abc$38833$n6396
.sym 48075 $abc$38833$n5450_1
.sym 48076 $abc$38833$n80
.sym 48077 $abc$38833$n5453_1
.sym 48081 VexRiscv._zz_195_[32]
.sym 48083 VexRiscv._zz_194_[27]
.sym 48084 basesoc_timer0_value[31]
.sym 48085 basesoc_dat_w[7]
.sym 48086 VexRiscv.reset
.sym 48087 VexRiscv.decode_to_execute_RS2[27]
.sym 48088 $abc$38833$n6002_1
.sym 48090 VexRiscv._zz_35_[22]
.sym 48091 VexRiscv.decode_to_execute_RS2[25]
.sym 48092 VexRiscv._zz_193_[30]
.sym 48093 basesoc_uart_phy_storage[20]
.sym 48094 basesoc_uart_eventmanager_storage[1]
.sym 48095 VexRiscv._zz_194_[17]
.sym 48096 VexRiscv._zz_193_[28]
.sym 48097 VexRiscv._zz_195_[18]
.sym 48098 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 48099 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 48100 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 48102 $abc$38833$n149
.sym 48104 $abc$38833$n6394
.sym 48105 VexRiscv._zz_194_[23]
.sym 48111 VexRiscv._zz_311_
.sym 48112 VexRiscv._zz_194_[16]
.sym 48113 $abc$38833$n149
.sym 48114 VexRiscv._zz_194_[15]
.sym 48118 $abc$38833$n6398
.sym 48119 VexRiscv._zz_194_[17]
.sym 48120 VexRiscv._zz_36_[20]
.sym 48123 $abc$38833$n5915_1
.sym 48124 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 48125 VexRiscv._zz_36_[25]
.sym 48126 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 48128 VexRiscv._zz_47_[1]
.sym 48129 VexRiscv._zz_47_[0]
.sym 48134 VexRiscv._zz_36_[27]
.sym 48136 VexRiscv._zz_47_[1]
.sym 48137 VexRiscv._zz_47_[0]
.sym 48142 VexRiscv._zz_41_[0]
.sym 48145 VexRiscv._zz_194_[16]
.sym 48146 VexRiscv._zz_311_
.sym 48147 VexRiscv._zz_194_[17]
.sym 48150 VexRiscv._zz_194_[15]
.sym 48151 VexRiscv._zz_311_
.sym 48152 VexRiscv._zz_194_[16]
.sym 48158 VexRiscv._zz_41_[0]
.sym 48162 VexRiscv._zz_47_[0]
.sym 48163 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 48164 $abc$38833$n6398
.sym 48165 VexRiscv._zz_47_[1]
.sym 48169 VexRiscv._zz_36_[25]
.sym 48174 $abc$38833$n5915_1
.sym 48175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 48176 VexRiscv._zz_47_[1]
.sym 48177 VexRiscv._zz_47_[0]
.sym 48180 VexRiscv._zz_36_[20]
.sym 48188 VexRiscv._zz_36_[27]
.sym 48190 $abc$38833$n149
.sym 48191 por_clk
.sym 48193 $abc$38833$n5419
.sym 48194 VexRiscv._zz_35_[25]
.sym 48195 VexRiscv._zz_35_[20]
.sym 48196 $abc$38833$n5434
.sym 48197 $abc$38833$n5449_1
.sym 48198 $abc$38833$n96
.sym 48199 VexRiscv._zz_35_[15]
.sym 48200 basesoc_uart_phy_storage[8]
.sym 48201 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 48202 VexRiscv._zz_316_[20]
.sym 48206 VexRiscv._zz_194_[27]
.sym 48207 csrbankarray_csrbank0_leds_out0_w[1]
.sym 48208 VexRiscv._zz_199_[27]
.sym 48209 basesoc_uart_phy_storage[17]
.sym 48210 $abc$38833$n2133
.sym 48211 VexRiscv._zz_35_[22]
.sym 48213 basesoc_uart_phy_tx_busy
.sym 48214 basesoc_uart_phy_storage[1]
.sym 48215 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 48218 VexRiscv.execute_to_memory_IS_DIV
.sym 48219 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 48220 VexRiscv._zz_195_[23]
.sym 48221 VexRiscv._zz_195_[32]
.sym 48222 VexRiscv._zz_195_[12]
.sym 48223 $abc$38833$n4615
.sym 48224 VexRiscv._zz_194_[7]
.sym 48225 VexRiscv._zz_194_[10]
.sym 48226 VexRiscv.memory_arbitration_isValid
.sym 48228 VexRiscv._zz_35_[25]
.sym 48234 VexRiscv._zz_194_[10]
.sym 48236 $abc$38833$n5452_1
.sym 48237 VexRiscv.memory_arbitration_isValid
.sym 48238 $abc$38833$n6396
.sym 48240 VexRiscv._zz_194_[11]
.sym 48241 $abc$38833$n5453_1
.sym 48242 VexRiscv.execute_to_memory_IS_DIV
.sym 48243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 48244 VexRiscv._zz_35_[24]
.sym 48245 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 48250 $abc$38833$n3624_1
.sym 48251 VexRiscv._zz_311_
.sym 48252 VexRiscv._zz_195_[17]
.sym 48253 VexRiscv._zz_195_[24]
.sym 48255 VexRiscv._zz_194_[17]
.sym 48260 VexRiscv._zz_35_[20]
.sym 48262 VexRiscv._zz_195_[32]
.sym 48263 $abc$38833$n3386_1
.sym 48264 $abc$38833$n4271_1
.sym 48265 VexRiscv._zz_194_[24]
.sym 48270 VexRiscv._zz_35_[24]
.sym 48274 VexRiscv._zz_194_[10]
.sym 48275 VexRiscv._zz_311_
.sym 48276 VexRiscv._zz_194_[11]
.sym 48279 $abc$38833$n3386_1
.sym 48280 $abc$38833$n5453_1
.sym 48281 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 48285 VexRiscv._zz_35_[20]
.sym 48292 VexRiscv._zz_195_[24]
.sym 48293 VexRiscv._zz_194_[24]
.sym 48294 VexRiscv._zz_195_[32]
.sym 48297 VexRiscv.memory_arbitration_isValid
.sym 48298 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 48299 VexRiscv.execute_to_memory_IS_DIV
.sym 48300 $abc$38833$n5452_1
.sym 48303 $abc$38833$n6396
.sym 48304 $abc$38833$n4271_1
.sym 48305 $abc$38833$n3624_1
.sym 48309 VexRiscv._zz_194_[17]
.sym 48310 VexRiscv._zz_195_[17]
.sym 48311 VexRiscv._zz_195_[32]
.sym 48314 por_clk
.sym 48315 VexRiscv.reset_$glb_sr
.sym 48316 $abc$38833$n4594_1
.sym 48317 $abc$38833$n4600_1
.sym 48320 basesoc_timer0_value_status[27]
.sym 48321 $abc$38833$n4633
.sym 48322 $abc$38833$n4618_1
.sym 48324 basesoc_timer0_load_storage[28]
.sym 48328 basesoc_dat_w[7]
.sym 48329 $abc$38833$n2158
.sym 48330 $abc$38833$n90
.sym 48331 VexRiscv._zz_163_[25]
.sym 48332 VexRiscv._zz_35_[24]
.sym 48333 basesoc_uart_eventmanager_storage[0]
.sym 48334 VexRiscv._zz_163_[20]
.sym 48335 basesoc_uart_phy_storage[24]
.sym 48336 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 48338 VexRiscv.decode_to_execute_RS2[18]
.sym 48340 $abc$38833$n5866
.sym 48342 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 48343 basesoc_uart_eventmanager_storage[1]
.sym 48345 VexRiscv._zz_319_
.sym 48348 VexRiscv._zz_194_[25]
.sym 48349 $abc$38833$n3386_1
.sym 48351 VexRiscv._zz_194_[30]
.sym 48373 basesoc_uart_tx_fifo_level0[1]
.sym 48384 $abc$38833$n2257
.sym 48392 basesoc_uart_tx_fifo_level0[1]
.sym 48436 $abc$38833$n2257
.sym 48437 por_clk
.sym 48438 sys_rst_$glb_sr
.sym 48440 $abc$38833$n4602_1
.sym 48442 basesoc_ctrl_storage[8]
.sym 48443 $abc$38833$n4581
.sym 48444 basesoc_ctrl_storage[13]
.sym 48446 $abc$38833$n4653
.sym 48451 VexRiscv.lastStagePc[0]
.sym 48454 $PACKER_VCC_NET
.sym 48455 VexRiscv._zz_195_[10]
.sym 48456 VexRiscv._zz_199_[26]
.sym 48460 basesoc_uart_phy_storage[11]
.sym 48463 VexRiscv._zz_194_[14]
.sym 48464 basesoc_dat_w[1]
.sym 48470 $abc$38833$n4651
.sym 48473 VexRiscv._zz_194_[31]
.sym 48480 basesoc_dat_w[1]
.sym 48481 sys_rst
.sym 48482 VexRiscv._zz_194_[13]
.sym 48485 basesoc_uart_tx_fifo_wrport_we
.sym 48488 sys_rst
.sym 48489 basesoc_uart_tx_fifo_do_read
.sym 48493 basesoc_uart_tx_fifo_level0[4]
.sym 48495 $abc$38833$n3521
.sym 48498 $abc$38833$n2239
.sym 48500 basesoc_ctrl_reset_reset_r
.sym 48501 VexRiscv._zz_195_[13]
.sym 48504 VexRiscv._zz_195_[32]
.sym 48507 VexRiscv._zz_195_[30]
.sym 48509 VexRiscv._zz_194_[30]
.sym 48511 basesoc_uart_tx_fifo_level0[0]
.sym 48513 basesoc_uart_tx_fifo_level0[0]
.sym 48514 basesoc_uart_tx_fifo_wrport_we
.sym 48515 basesoc_uart_tx_fifo_do_read
.sym 48516 sys_rst
.sym 48522 basesoc_ctrl_reset_reset_r
.sym 48525 basesoc_uart_tx_fifo_level0[4]
.sym 48527 $abc$38833$n3521
.sym 48531 basesoc_uart_tx_fifo_wrport_we
.sym 48533 sys_rst
.sym 48534 basesoc_uart_tx_fifo_do_read
.sym 48537 VexRiscv._zz_194_[30]
.sym 48538 VexRiscv._zz_195_[32]
.sym 48539 VexRiscv._zz_195_[30]
.sym 48550 VexRiscv._zz_195_[32]
.sym 48551 VexRiscv._zz_194_[13]
.sym 48552 VexRiscv._zz_195_[13]
.sym 48556 basesoc_dat_w[1]
.sym 48559 $abc$38833$n2239
.sym 48560 por_clk
.sym 48561 sys_rst_$glb_sr
.sym 48563 $abc$38833$n4650_1
.sym 48565 VexRiscv._zz_194_[31]
.sym 48567 VexRiscv._zz_194_[30]
.sym 48568 VexRiscv._zz_194_[14]
.sym 48569 $abc$38833$n13
.sym 48571 $abc$38833$n4582_1
.sym 48574 VexRiscv._zz_319_
.sym 48575 sys_rst
.sym 48576 VexRiscv._zz_194_[13]
.sym 48577 basesoc_ctrl_storage[8]
.sym 48578 VexRiscv._zz_194_[24]
.sym 48580 basesoc_uart_eventmanager_status_w[0]
.sym 48583 VexRiscv._zz_319_
.sym 48585 VexRiscv._zz_194_[15]
.sym 48587 basesoc_uart_eventmanager_status_w[0]
.sym 48597 basesoc_uart_eventmanager_storage[1]
.sym 48605 basesoc_uart_phy_sink_valid
.sym 48610 basesoc_uart_phy_sink_ready
.sym 48612 $abc$38833$n5866
.sym 48615 basesoc_uart_phy_tx_busy
.sym 48618 basesoc_uart_tx_fifo_level0[0]
.sym 48622 $PACKER_VCC_NET
.sym 48624 basesoc_uart_tx_fifo_level0[4]
.sym 48626 $abc$38833$n5590
.sym 48634 $abc$38833$n3521
.sym 48636 $abc$38833$n5866
.sym 48639 basesoc_uart_phy_tx_busy
.sym 48642 basesoc_uart_tx_fifo_level0[4]
.sym 48643 $abc$38833$n3521
.sym 48644 basesoc_uart_phy_sink_ready
.sym 48645 basesoc_uart_phy_sink_valid
.sym 48649 $PACKER_VCC_NET
.sym 48650 basesoc_uart_tx_fifo_level0[0]
.sym 48660 basesoc_uart_phy_sink_valid
.sym 48661 basesoc_uart_phy_sink_ready
.sym 48663 basesoc_uart_phy_tx_busy
.sym 48678 $abc$38833$n5590
.sym 48683 por_clk
.sym 48684 sys_rst_$glb_sr
.sym 48690 $abc$38833$n66
.sym 48697 basesoc_uart_phy_uart_clk_txen
.sym 48698 VexRiscv._zz_194_[14]
.sym 48699 VexRiscv._zz_311_
.sym 48703 basesoc_uart_phy_tx_busy
.sym 48707 $abc$38833$n2176
.sym 48708 sys_rst
.sym 48727 basesoc_uart_tx_fifo_do_read
.sym 48733 $abc$38833$n2247
.sym 48737 $abc$38833$n2243
.sym 48741 basesoc_uart_phy_sink_ready
.sym 48772 basesoc_uart_tx_fifo_do_read
.sym 48802 basesoc_uart_phy_sink_ready
.sym 48803 $abc$38833$n2247
.sym 48805 $abc$38833$n2243
.sym 48806 por_clk
.sym 48807 sys_rst_$glb_sr
.sym 48824 $abc$38833$n2129
.sym 48825 $abc$38833$n2266
.sym 48882 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 48900 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 48910 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 48919 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 48924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 48927 $abc$38833$n4034_1
.sym 48931 $abc$38833$n4178_1
.sym 48952 $abc$38833$n2347
.sym 48980 $abc$38833$n15
.sym 48981 $abc$38833$n3600_1
.sym 48996 $abc$38833$n15
.sym 48997 $abc$38833$n3600_1
.sym 49013 $abc$38833$n15
.sym 49029 $abc$38833$n2347
.sym 49030 por_clk
.sym 49037 $abc$38833$n4331_1
.sym 49038 $abc$38833$n4231_1
.sym 49040 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 49045 $abc$38833$n5294
.sym 49047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 49049 $abc$38833$n6160_1
.sym 49050 $abc$38833$n3630_1
.sym 49051 $abc$38833$n6132_1
.sym 49052 spiflash_bus_dat_r[17]
.sym 49053 spiflash_bus_dat_r[31]
.sym 49055 slave_sel_r[2]
.sym 49057 spiflash_bus_dat_r[28]
.sym 49058 $abc$38833$n6158_1
.sym 49068 slave_sel_r[1]
.sym 49073 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 49075 $abc$38833$n15
.sym 49076 $abc$38833$n3600_1
.sym 49077 $abc$38833$n4191_1
.sym 49080 $abc$38833$n3954
.sym 49081 $abc$38833$n4203_1
.sym 49086 VexRiscv._zz_41_[16]
.sym 49087 $abc$38833$n3953
.sym 49091 $abc$38833$n4206_1
.sym 49092 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 49093 $abc$38833$n4209_1
.sym 49094 $abc$38833$n147
.sym 49096 $abc$38833$n4472_1
.sym 49113 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 49115 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 49118 $abc$38833$n4204_1
.sym 49119 VexRiscv._zz_200_[5]
.sym 49121 VexRiscv.CsrPlugin_mepc[5]
.sym 49123 VexRiscv.CsrPlugin_mtval[5]
.sym 49124 VexRiscv.CsrPlugin_mtval[12]
.sym 49128 $abc$38833$n4175_1
.sym 49129 $abc$38833$n4191_1
.sym 49131 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 49135 $abc$38833$n4178_1
.sym 49136 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 49139 $abc$38833$n4231_1
.sym 49140 $abc$38833$n2399
.sym 49141 VexRiscv._zz_334_
.sym 49146 $abc$38833$n4191_1
.sym 49147 $abc$38833$n4204_1
.sym 49148 VexRiscv._zz_200_[5]
.sym 49152 $abc$38833$n4231_1
.sym 49153 VexRiscv.CsrPlugin_mtval[12]
.sym 49155 $abc$38833$n4178_1
.sym 49158 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 49165 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 49171 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 49176 VexRiscv.CsrPlugin_mepc[5]
.sym 49177 $abc$38833$n4175_1
.sym 49178 VexRiscv.CsrPlugin_mtval[5]
.sym 49179 $abc$38833$n4178_1
.sym 49182 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 49188 VexRiscv._zz_334_
.sym 49192 $abc$38833$n2399
.sym 49193 por_clk
.sym 49194 VexRiscv.reset_$glb_sr
.sym 49195 $abc$38833$n4201_1
.sym 49196 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 49197 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 49198 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 49199 $abc$38833$n4212_1
.sym 49200 $abc$38833$n4473
.sym 49201 $abc$38833$n4200_1
.sym 49202 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 49205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 49206 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 49207 VexRiscv.CsrPlugin_mepc[5]
.sym 49208 array_muxed0[11]
.sym 49209 $abc$38833$n2468
.sym 49213 $abc$38833$n4197_1
.sym 49214 spiflash_bus_dat_r[19]
.sym 49215 array_muxed1[31]
.sym 49216 array_muxed1[16]
.sym 49218 spiflash_bus_dat_r[26]
.sym 49219 $abc$38833$n4175_1
.sym 49220 array_muxed0[1]
.sym 49221 $abc$38833$n4178_1
.sym 49222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 49223 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 49225 $abc$38833$n2482
.sym 49226 VexRiscv._zz_192_
.sym 49227 VexRiscv.memory_arbitration_isValid
.sym 49228 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 49236 VexRiscv._zz_151_[12]
.sym 49237 $abc$38833$n4230_1
.sym 49238 VexRiscv._zz_335_
.sym 49239 VexRiscv._zz_200_[6]
.sym 49240 VexRiscv._zz_170_[0]
.sym 49243 $abc$38833$n4211_1
.sym 49244 $abc$38833$n4207_1
.sym 49245 $abc$38833$n4175_1
.sym 49246 VexRiscv.CsrPlugin_mtval[7]
.sym 49247 $abc$38833$n2404
.sym 49248 VexRiscv._zz_334_
.sym 49249 $abc$38833$n4191_1
.sym 49253 VexRiscv._zz_170_[1]
.sym 49254 $abc$38833$n4178_1
.sym 49256 $abc$38833$n4212_1
.sym 49257 VexRiscv.CsrPlugin_mepc[12]
.sym 49258 $abc$38833$n4206_1
.sym 49261 VexRiscv.CsrPlugin_mie_MTIE
.sym 49262 $abc$38833$n3630_1
.sym 49264 $abc$38833$n4229_1
.sym 49265 $abc$38833$n4210_1
.sym 49266 VexRiscv._zz_151_[6]
.sym 49269 VexRiscv._zz_170_[0]
.sym 49270 VexRiscv._zz_151_[6]
.sym 49271 $abc$38833$n4206_1
.sym 49272 VexRiscv._zz_170_[1]
.sym 49275 VexRiscv._zz_334_
.sym 49281 VexRiscv._zz_151_[12]
.sym 49282 $abc$38833$n4229_1
.sym 49283 VexRiscv._zz_170_[0]
.sym 49284 VexRiscv._zz_170_[1]
.sym 49288 VexRiscv._zz_335_
.sym 49294 $abc$38833$n4230_1
.sym 49295 $abc$38833$n4175_1
.sym 49296 VexRiscv.CsrPlugin_mepc[12]
.sym 49299 $abc$38833$n4211_1
.sym 49300 $abc$38833$n4212_1
.sym 49301 VexRiscv.CsrPlugin_mtval[7]
.sym 49302 $abc$38833$n4178_1
.sym 49306 $abc$38833$n4207_1
.sym 49307 $abc$38833$n4191_1
.sym 49308 VexRiscv._zz_200_[6]
.sym 49311 $abc$38833$n3630_1
.sym 49312 $abc$38833$n4210_1
.sym 49314 VexRiscv.CsrPlugin_mie_MTIE
.sym 49315 $abc$38833$n2404
.sym 49316 por_clk
.sym 49317 VexRiscv.reset_$glb_sr
.sym 49318 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 49319 $abc$38833$n3989
.sym 49320 $abc$38833$n4472_1
.sym 49321 $abc$38833$n4440
.sym 49322 $abc$38833$n4157_1
.sym 49323 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 49324 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 49325 $abc$38833$n4443
.sym 49326 $abc$38833$n4229_1
.sym 49327 VexRiscv._zz_151_[5]
.sym 49328 VexRiscv._zz_151_[5]
.sym 49329 VexRiscv._zz_314_[19]
.sym 49330 $abc$38833$n4340
.sym 49331 VexRiscv._zz_170_[1]
.sym 49332 array_muxed0[6]
.sym 49333 $abc$38833$n3623_1
.sym 49334 array_muxed1[17]
.sym 49335 $abc$38833$n2404
.sym 49337 $PACKER_VCC_NET
.sym 49338 VexRiscv.CsrPlugin_mie_MSIE
.sym 49339 $abc$38833$n2468
.sym 49340 VexRiscv._zz_151_[12]
.sym 49341 VexRiscv._zz_335_
.sym 49342 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 49343 $abc$38833$n5580
.sym 49344 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 49345 $abc$38833$n4163_1
.sym 49346 $abc$38833$n3844
.sym 49347 $abc$38833$n3950
.sym 49348 $abc$38833$n151
.sym 49350 $abc$38833$n6045_1
.sym 49351 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 49352 $abc$38833$n3951
.sym 49353 $abc$38833$n3954
.sym 49360 $abc$38833$n3954
.sym 49362 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 49363 $abc$38833$n3950
.sym 49364 VexRiscv.CsrPlugin_mepc[17]
.sym 49366 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 49367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 49368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 49371 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 49372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 49373 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 49374 VexRiscv.CsrPlugin_mepc[12]
.sym 49375 VexRiscv._zz_190_
.sym 49376 $abc$38833$n151
.sym 49377 $abc$38833$n3991
.sym 49378 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 49379 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 49382 $abc$38833$n3953
.sym 49386 VexRiscv._zz_192_
.sym 49387 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 49390 $abc$38833$n3953
.sym 49393 $abc$38833$n3954
.sym 49394 $abc$38833$n3991
.sym 49395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 49398 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 49399 $abc$38833$n3950
.sym 49400 VexRiscv.CsrPlugin_mepc[17]
.sym 49401 $abc$38833$n3953
.sym 49404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 49405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 49406 VexRiscv._zz_190_
.sym 49407 $abc$38833$n151
.sym 49410 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 49412 $abc$38833$n151
.sym 49413 VexRiscv._zz_192_
.sym 49419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 49422 $abc$38833$n3953
.sym 49423 $abc$38833$n3950
.sym 49424 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 49425 VexRiscv.CsrPlugin_mepc[12]
.sym 49428 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 49429 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 49430 VexRiscv._zz_192_
.sym 49431 $abc$38833$n151
.sym 49437 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 49438 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 49439 por_clk
.sym 49441 $abc$38833$n3997
.sym 49442 $abc$38833$n151
.sym 49443 $abc$38833$n3999
.sym 49444 VexRiscv._zz_199_[23]
.sym 49445 $abc$38833$n4410
.sym 49446 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 49447 VexRiscv.decode_to_execute_RS2[23]
.sym 49448 VexRiscv._zz_32_[0]
.sym 49452 VexRiscv._zz_316_[25]
.sym 49453 $abc$38833$n4191_1
.sym 49454 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 49455 VexRiscv._zz_152_
.sym 49456 VexRiscv._zz_192_
.sym 49457 VexRiscv._zz_32_[1]
.sym 49458 $abc$38833$n7475
.sym 49459 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 49460 $abc$38833$n7476
.sym 49461 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 49463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 49464 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 49465 $abc$38833$n3953
.sym 49466 VexRiscv.CsrPlugin_mepc[14]
.sym 49467 $abc$38833$n3954
.sym 49468 $abc$38833$n4041_1
.sym 49469 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 49470 $abc$38833$n4191_1
.sym 49471 $abc$38833$n4203_1
.sym 49472 VexRiscv.CsrPlugin_mepc[31]
.sym 49473 $abc$38833$n3954
.sym 49474 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 49475 VexRiscv._zz_41_[16]
.sym 49476 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 49483 $abc$38833$n4039_1
.sym 49484 $abc$38833$n4037_1
.sym 49485 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 49486 $abc$38833$n3282
.sym 49487 $abc$38833$n4001
.sym 49488 $abc$38833$n3994
.sym 49490 $abc$38833$n3990
.sym 49491 $abc$38833$n3989
.sym 49492 $abc$38833$n3309
.sym 49493 $abc$38833$n3273
.sym 49494 $abc$38833$n4003
.sym 49495 $abc$38833$n3993
.sym 49496 $abc$38833$n3276
.sym 49497 $abc$38833$n3279
.sym 49498 $abc$38833$n3997
.sym 49499 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 49506 $abc$38833$n3739_1
.sym 49507 $abc$38833$n4002
.sym 49508 $abc$38833$n3739_1
.sym 49509 $abc$38833$n2433
.sym 49511 $abc$38833$n4038_1
.sym 49512 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 49513 $abc$38833$n3954
.sym 49516 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 49521 $abc$38833$n4003
.sym 49523 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 49524 $abc$38833$n3954
.sym 49527 $abc$38833$n3273
.sym 49528 $abc$38833$n3990
.sym 49529 $abc$38833$n3989
.sym 49530 $abc$38833$n3739_1
.sym 49533 $abc$38833$n4001
.sym 49534 $abc$38833$n4002
.sym 49535 $abc$38833$n3739_1
.sym 49536 $abc$38833$n3282
.sym 49539 $abc$38833$n3993
.sym 49540 $abc$38833$n3739_1
.sym 49541 $abc$38833$n3994
.sym 49542 $abc$38833$n3276
.sym 49545 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 49547 $abc$38833$n4039_1
.sym 49548 $abc$38833$n3954
.sym 49551 $abc$38833$n3279
.sym 49553 $abc$38833$n3997
.sym 49554 $abc$38833$n3739_1
.sym 49557 $abc$38833$n3309
.sym 49558 $abc$38833$n4037_1
.sym 49559 $abc$38833$n3739_1
.sym 49560 $abc$38833$n4038_1
.sym 49561 $abc$38833$n2433
.sym 49562 por_clk
.sym 49563 VexRiscv.reset_$glb_sr
.sym 49564 $abc$38833$n4043_1
.sym 49565 $abc$38833$n4163_1
.sym 49566 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 49567 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 49568 $abc$38833$n4042_1
.sym 49569 $abc$38833$n4069_1
.sym 49570 $abc$38833$n4239_1
.sym 49571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 49575 VexRiscv._zz_314_[30]
.sym 49576 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 49577 VexRiscv.decode_to_execute_RS2[23]
.sym 49578 $abc$38833$n4037_1
.sym 49579 VexRiscv._zz_199_[23]
.sym 49580 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 49581 VexRiscv._zz_32_[0]
.sym 49582 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 49583 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 49584 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 49585 $abc$38833$n151
.sym 49586 $abc$38833$n5955_1
.sym 49587 VexRiscv._zz_170_[1]
.sym 49588 VexRiscv.CsrPlugin_mtval[14]
.sym 49589 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 49590 $abc$38833$n4206_1
.sym 49591 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 49593 $abc$38833$n4239_1
.sym 49594 $abc$38833$n2433
.sym 49595 VexRiscv._zz_41_[5]
.sym 49596 VexRiscv.decode_to_execute_RS2[23]
.sym 49597 VexRiscv._zz_321_[3]
.sym 49598 VexRiscv._zz_285_[3]
.sym 49599 $abc$38833$n4209_1
.sym 49605 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 49607 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 49608 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 49609 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 49611 $PACKER_GND_NET
.sym 49614 $abc$38833$n3995
.sym 49616 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 49617 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49618 $abc$38833$n3844
.sym 49619 $abc$38833$n4051_1
.sym 49620 $abc$38833$n4035_1
.sym 49621 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 49622 $abc$38833$n3954
.sym 49623 $abc$38833$n2433
.sym 49625 $abc$38833$n3953
.sym 49626 VexRiscv.CsrPlugin_mepc[14]
.sym 49628 $abc$38833$n3950
.sym 49629 $abc$38833$n3855
.sym 49631 $abc$38833$n4011
.sym 49640 $PACKER_GND_NET
.sym 49644 $abc$38833$n4051_1
.sym 49646 $abc$38833$n3954
.sym 49647 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 49650 $PACKER_GND_NET
.sym 49656 $abc$38833$n3954
.sym 49658 $abc$38833$n4011
.sym 49659 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 49662 $abc$38833$n4035_1
.sym 49663 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49665 $abc$38833$n3954
.sym 49668 $abc$38833$n3950
.sym 49669 $abc$38833$n3953
.sym 49670 VexRiscv.CsrPlugin_mepc[14]
.sym 49671 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 49674 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 49675 $abc$38833$n3954
.sym 49676 $abc$38833$n3995
.sym 49680 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 49681 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 49682 $abc$38833$n3855
.sym 49683 $abc$38833$n3844
.sym 49684 $abc$38833$n2433
.sym 49685 por_clk
.sym 49687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 49688 $abc$38833$n4058
.sym 49689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 49690 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 49691 $abc$38833$n4070
.sym 49692 $abc$38833$n4061
.sym 49693 $abc$38833$n4071
.sym 49694 $abc$38833$n4059
.sym 49695 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 49699 VexRiscv._zz_32_[1]
.sym 49700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 49701 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 49702 VexRiscv._zz_152_
.sym 49703 $abc$38833$n3443_1
.sym 49704 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 49705 $abc$38833$n2468
.sym 49707 $PACKER_GND_NET
.sym 49708 VexRiscv._zz_135_[22]
.sym 49709 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 49710 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 49711 $abc$38833$n4175_1
.sym 49712 VexRiscv._zz_199_[16]
.sym 49713 $abc$38833$n2482
.sym 49714 $abc$38833$n151
.sym 49715 $abc$38833$n5705_1
.sym 49716 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 49717 $abc$38833$n4178_1
.sym 49718 VexRiscv.memory_arbitration_isValid
.sym 49719 VexRiscv._zz_192_
.sym 49720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 49721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 49722 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 49728 $abc$38833$n3318
.sym 49729 $abc$38833$n4050_1
.sym 49731 $abc$38833$n4033_1
.sym 49732 $abc$38833$n4063_1
.sym 49734 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 49735 $abc$38833$n3327
.sym 49736 $abc$38833$n4062
.sym 49737 $abc$38833$n4023_1
.sym 49738 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 49739 $abc$38833$n2433
.sym 49740 $abc$38833$n4049_1
.sym 49742 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 49743 $abc$38833$n3739_1
.sym 49744 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 49745 $abc$38833$n3954
.sym 49748 $abc$38833$n3306
.sym 49749 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 49751 $abc$38833$n4034_1
.sym 49755 $abc$38833$n3739_1
.sym 49757 $abc$38833$n4061
.sym 49761 $abc$38833$n4063_1
.sym 49762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 49764 $abc$38833$n3954
.sym 49769 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 49773 $abc$38833$n4023_1
.sym 49775 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 49776 $abc$38833$n3954
.sym 49779 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 49785 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 49791 $abc$38833$n4034_1
.sym 49792 $abc$38833$n3306
.sym 49793 $abc$38833$n4033_1
.sym 49794 $abc$38833$n3739_1
.sym 49797 $abc$38833$n3739_1
.sym 49798 $abc$38833$n4050_1
.sym 49799 $abc$38833$n3318
.sym 49800 $abc$38833$n4049_1
.sym 49803 $abc$38833$n3327
.sym 49804 $abc$38833$n4061
.sym 49805 $abc$38833$n4062
.sym 49806 $abc$38833$n3739_1
.sym 49807 $abc$38833$n2433
.sym 49808 por_clk
.sym 49809 VexRiscv.reset_$glb_sr
.sym 49810 VexRiscv._zz_321_[11]
.sym 49811 $abc$38833$n7474
.sym 49812 VexRiscv._zz_321_[12]
.sym 49813 VexRiscv._zz_321_[2]
.sym 49814 $abc$38833$n3600_1
.sym 49815 $abc$38833$n4497
.sym 49816 VexRiscv._zz_321_[6]
.sym 49817 VexRiscv._zz_321_[10]
.sym 49819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 49822 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 49823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 49824 $abc$38833$n3324
.sym 49825 $abc$38833$n3333
.sym 49826 VexRiscv._zz_321_[0]
.sym 49828 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49829 VexRiscv.CsrPlugin_mepc[3]
.sym 49831 $abc$38833$n2482
.sym 49832 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 49833 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 49834 $abc$38833$n6045_1
.sym 49835 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 49836 $abc$38833$n3950
.sym 49837 VexRiscv._zz_151_[3]
.sym 49838 $abc$38833$n3844
.sym 49839 VexRiscv.CsrPlugin_mepc[22]
.sym 49840 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 49841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 49842 $abc$38833$n5580
.sym 49843 $abc$38833$n3953
.sym 49844 $abc$38833$n3951
.sym 49845 $abc$38833$n151
.sym 49852 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 49854 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 49855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 49856 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 49860 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 49862 $abc$38833$n3950
.sym 49863 VexRiscv.CsrPlugin_mepc[22]
.sym 49867 $abc$38833$n3953
.sym 49878 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 49879 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 49881 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 49885 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 49893 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 49896 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 49902 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 49903 $abc$38833$n3950
.sym 49904 VexRiscv.CsrPlugin_mepc[22]
.sym 49905 $abc$38833$n3953
.sym 49911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 49916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 49920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 49926 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 49930 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 49931 por_clk
.sym 49933 VexRiscv._zz_321_[13]
.sym 49934 VexRiscv._zz_321_[15]
.sym 49935 VexRiscv._zz_321_[14]
.sym 49936 $abc$38833$n7483
.sym 49937 $abc$38833$n7478
.sym 49938 VexRiscv._zz_321_[16]
.sym 49939 $abc$38833$n7482
.sym 49940 $abc$38833$n7488
.sym 49941 $abc$38833$n4181
.sym 49942 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 49943 $abc$38833$n4178_1
.sym 49945 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 49946 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 49947 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 49948 VexRiscv._zz_321_[2]
.sym 49949 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 49950 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 49951 VexRiscv._zz_41_[31]
.sym 49952 $abc$38833$n2154
.sym 49953 $abc$38833$n7472
.sym 49954 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 49955 basesoc_counter[1]
.sym 49956 $abc$38833$n3624_1
.sym 49957 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 49958 VexRiscv.CsrPlugin_mepc[14]
.sym 49959 $abc$38833$n2482
.sym 49960 VexRiscv._zz_321_[16]
.sym 49961 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 49962 $abc$38833$n4191_1
.sym 49963 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 49964 $abc$38833$n4176_1
.sym 49965 VexRiscv.CsrPlugin_mepc[31]
.sym 49966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 49967 $abc$38833$n7496
.sym 49968 $abc$38833$n4203_1
.sym 49974 VexRiscv._zz_286_[1]
.sym 49977 VexRiscv._zz_321_[2]
.sym 49979 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 49980 $abc$38833$n4176_1
.sym 49981 VexRiscv._zz_321_[10]
.sym 49982 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 49985 $abc$38833$n2482
.sym 49988 VexRiscv._zz_321_[6]
.sym 49990 VexRiscv._zz_192_
.sym 49993 VexRiscv._zz_286_[0]
.sym 49994 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 49997 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 49998 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 50005 $abc$38833$n151
.sym 50010 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 50014 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 50020 VexRiscv._zz_321_[10]
.sym 50026 VexRiscv._zz_286_[1]
.sym 50027 VexRiscv._zz_286_[0]
.sym 50028 $abc$38833$n4176_1
.sym 50034 VexRiscv._zz_321_[2]
.sym 50037 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 50038 $abc$38833$n151
.sym 50039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 50040 VexRiscv._zz_192_
.sym 50046 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 50051 VexRiscv._zz_321_[6]
.sym 50053 $abc$38833$n2482
.sym 50054 por_clk
.sym 50056 $abc$38833$n7499
.sym 50057 $abc$38833$n4384_1
.sym 50058 VexRiscv.CsrPlugin_mepc[22]
.sym 50059 $abc$38833$n7496
.sym 50060 $abc$38833$n4263_1
.sym 50061 $abc$38833$n4291_1
.sym 50062 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 50063 $abc$38833$n4262_1
.sym 50066 VexRiscv._zz_314_[9]
.sym 50067 VexRiscv._zz_316_[15]
.sym 50068 VexRiscv._zz_41_[8]
.sym 50069 $abc$38833$n7479
.sym 50070 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 50071 $abc$38833$n7483
.sym 50072 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 50073 $abc$38833$n5955_1
.sym 50074 $abc$38833$n3767_1
.sym 50075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 50076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 50077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 50078 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 50079 VexRiscv._zz_199_[8]
.sym 50080 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 50081 VexRiscv._zz_316_[5]
.sym 50082 VexRiscv._zz_41_[5]
.sym 50083 VexRiscv._zz_316_[6]
.sym 50084 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 50085 VexRiscv._zz_314_[0]
.sym 50086 $abc$38833$n4239_1
.sym 50087 VexRiscv._zz_321_[7]
.sym 50088 $abc$38833$n2479
.sym 50089 VexRiscv._zz_285_[3]
.sym 50090 $abc$38833$n4206_1
.sym 50091 $abc$38833$n4209_1
.sym 50098 VexRiscv._zz_321_[15]
.sym 50100 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50101 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 50104 VexRiscv._zz_321_[20]
.sym 50105 VexRiscv._zz_321_[13]
.sym 50107 VexRiscv._zz_321_[14]
.sym 50109 VexRiscv._zz_193_[6]
.sym 50112 VexRiscv._zz_321_[0]
.sym 50126 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 50133 VexRiscv._zz_321_[14]
.sym 50138 VexRiscv._zz_321_[15]
.sym 50144 VexRiscv._zz_321_[0]
.sym 50145 VexRiscv._zz_193_[6]
.sym 50148 VexRiscv._zz_321_[13]
.sym 50155 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 50168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 50174 VexRiscv._zz_321_[20]
.sym 50176 $abc$38833$n2420_$glb_ce
.sym 50177 por_clk
.sym 50179 $abc$38833$n4290_1
.sym 50180 VexRiscv._zz_194_[12]
.sym 50181 $abc$38833$n5650_1
.sym 50182 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 50183 $abc$38833$n5635
.sym 50184 VexRiscv._zz_36_[5]
.sym 50185 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 50186 VexRiscv._zz_36_[6]
.sym 50188 VexRiscv.lastStagePc[22]
.sym 50190 VexRiscv._zz_314_[8]
.sym 50191 $abc$38833$n7485
.sym 50192 $abc$38833$n7490
.sym 50194 $abc$38833$n3634_1
.sym 50195 VexRiscv._zz_321_[28]
.sym 50196 $abc$38833$n4262_1
.sym 50197 VexRiscv.CsrPlugin_mtval[1]
.sym 50198 $abc$38833$n7493
.sym 50199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 50200 $abc$38833$n3700
.sym 50201 $abc$38833$n7489
.sym 50203 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 50204 VexRiscv._zz_199_[16]
.sym 50205 VexRiscv._zz_135_[21]
.sym 50206 $abc$38833$n5705_1
.sym 50207 VexRiscv._zz_288_[11]
.sym 50208 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50209 VexRiscv._zz_287_[4]
.sym 50210 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 50211 VexRiscv._zz_314_[23]
.sym 50212 VexRiscv._zz_151_[11]
.sym 50213 $abc$38833$n3624_1
.sym 50214 VexRiscv._zz_194_[12]
.sym 50221 VexRiscv._zz_316_[0]
.sym 50222 VexRiscv._zz_314_[6]
.sym 50224 VexRiscv._zz_316_[3]
.sym 50226 VexRiscv._zz_316_[5]
.sym 50227 VexRiscv._zz_316_[6]
.sym 50228 VexRiscv._zz_316_[7]
.sym 50233 VexRiscv._zz_316_[4]
.sym 50234 VexRiscv._zz_314_[1]
.sym 50238 VexRiscv._zz_316_[1]
.sym 50239 VexRiscv._zz_316_[2]
.sym 50241 VexRiscv._zz_314_[4]
.sym 50242 VexRiscv._zz_314_[7]
.sym 50243 VexRiscv._zz_314_[5]
.sym 50245 VexRiscv._zz_314_[0]
.sym 50248 VexRiscv._zz_314_[3]
.sym 50251 VexRiscv._zz_314_[2]
.sym 50252 $auto$alumacc.cc:474:replace_alu$3863.C[1]
.sym 50254 VexRiscv._zz_316_[0]
.sym 50255 VexRiscv._zz_314_[0]
.sym 50258 $auto$alumacc.cc:474:replace_alu$3863.C[2]
.sym 50260 VexRiscv._zz_316_[1]
.sym 50261 VexRiscv._zz_314_[1]
.sym 50262 $auto$alumacc.cc:474:replace_alu$3863.C[1]
.sym 50264 $auto$alumacc.cc:474:replace_alu$3863.C[3]
.sym 50266 VexRiscv._zz_316_[2]
.sym 50267 VexRiscv._zz_314_[2]
.sym 50268 $auto$alumacc.cc:474:replace_alu$3863.C[2]
.sym 50270 $auto$alumacc.cc:474:replace_alu$3863.C[4]
.sym 50272 VexRiscv._zz_316_[3]
.sym 50273 VexRiscv._zz_314_[3]
.sym 50274 $auto$alumacc.cc:474:replace_alu$3863.C[3]
.sym 50276 $auto$alumacc.cc:474:replace_alu$3863.C[5]
.sym 50278 VexRiscv._zz_314_[4]
.sym 50279 VexRiscv._zz_316_[4]
.sym 50280 $auto$alumacc.cc:474:replace_alu$3863.C[4]
.sym 50282 $auto$alumacc.cc:474:replace_alu$3863.C[6]
.sym 50284 VexRiscv._zz_316_[5]
.sym 50285 VexRiscv._zz_314_[5]
.sym 50286 $auto$alumacc.cc:474:replace_alu$3863.C[5]
.sym 50288 $auto$alumacc.cc:474:replace_alu$3863.C[7]
.sym 50290 VexRiscv._zz_316_[6]
.sym 50291 VexRiscv._zz_314_[6]
.sym 50292 $auto$alumacc.cc:474:replace_alu$3863.C[6]
.sym 50294 $auto$alumacc.cc:474:replace_alu$3863.C[8]
.sym 50296 VexRiscv._zz_314_[7]
.sym 50297 VexRiscv._zz_316_[7]
.sym 50298 $auto$alumacc.cc:474:replace_alu$3863.C[7]
.sym 50299 $abc$38833$n2457_$glb_ce
.sym 50300 por_clk
.sym 50301 $abc$38833$n149_$glb_sr
.sym 50302 $abc$38833$n5646_1
.sym 50303 VexRiscv._zz_41_[30]
.sym 50304 VexRiscv._zz_199_[6]
.sym 50305 $abc$38833$n4597
.sym 50306 VexRiscv._zz_285_[3]
.sym 50307 $abc$38833$n5640
.sym 50308 $abc$38833$n4596_1
.sym 50309 $abc$38833$n5639
.sym 50310 $abc$38833$n5623_1
.sym 50313 VexRiscv._zz_194_[14]
.sym 50315 VexRiscv._zz_287_[2]
.sym 50316 $abc$38833$n7497
.sym 50317 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 50318 $abc$38833$n5668
.sym 50319 VexRiscv._zz_41_[4]
.sym 50320 $abc$38833$n7500
.sym 50321 $abc$38833$n149
.sym 50322 $abc$38833$n4235_1
.sym 50323 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50324 VexRiscv._zz_170_[1]
.sym 50325 VexRiscv._zz_41_[12]
.sym 50326 $abc$38833$n151
.sym 50327 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 50328 VexRiscv._zz_314_[16]
.sym 50329 $abc$38833$n3634_1
.sym 50330 $abc$38833$n3844
.sym 50331 VexRiscv._zz_35_[21]
.sym 50332 VexRiscv._zz_316_[14]
.sym 50333 VexRiscv._zz_151_[3]
.sym 50335 $abc$38833$n6045_1
.sym 50336 $abc$38833$n5565_1
.sym 50337 VexRiscv._zz_314_[2]
.sym 50338 $auto$alumacc.cc:474:replace_alu$3863.C[8]
.sym 50343 VexRiscv._zz_316_[15]
.sym 50344 VexRiscv._zz_316_[8]
.sym 50347 VexRiscv._zz_316_[11]
.sym 50348 VexRiscv._zz_316_[12]
.sym 50349 VexRiscv._zz_316_[13]
.sym 50353 VexRiscv._zz_316_[9]
.sym 50354 VexRiscv._zz_316_[10]
.sym 50355 VexRiscv._zz_314_[13]
.sym 50357 VexRiscv._zz_314_[11]
.sym 50361 VexRiscv._zz_314_[9]
.sym 50363 VexRiscv._zz_314_[8]
.sym 50364 VexRiscv._zz_314_[10]
.sym 50365 VexRiscv._zz_314_[12]
.sym 50366 VexRiscv._zz_314_[15]
.sym 50373 VexRiscv._zz_314_[14]
.sym 50374 VexRiscv._zz_316_[14]
.sym 50375 $auto$alumacc.cc:474:replace_alu$3863.C[9]
.sym 50377 VexRiscv._zz_316_[8]
.sym 50378 VexRiscv._zz_314_[8]
.sym 50379 $auto$alumacc.cc:474:replace_alu$3863.C[8]
.sym 50381 $auto$alumacc.cc:474:replace_alu$3863.C[10]
.sym 50383 VexRiscv._zz_314_[9]
.sym 50384 VexRiscv._zz_316_[9]
.sym 50385 $auto$alumacc.cc:474:replace_alu$3863.C[9]
.sym 50387 $auto$alumacc.cc:474:replace_alu$3863.C[11]
.sym 50389 VexRiscv._zz_314_[10]
.sym 50390 VexRiscv._zz_316_[10]
.sym 50391 $auto$alumacc.cc:474:replace_alu$3863.C[10]
.sym 50393 $auto$alumacc.cc:474:replace_alu$3863.C[12]
.sym 50395 VexRiscv._zz_316_[11]
.sym 50396 VexRiscv._zz_314_[11]
.sym 50397 $auto$alumacc.cc:474:replace_alu$3863.C[11]
.sym 50399 $auto$alumacc.cc:474:replace_alu$3863.C[13]
.sym 50401 VexRiscv._zz_316_[12]
.sym 50402 VexRiscv._zz_314_[12]
.sym 50403 $auto$alumacc.cc:474:replace_alu$3863.C[12]
.sym 50405 $auto$alumacc.cc:474:replace_alu$3863.C[14]
.sym 50407 VexRiscv._zz_316_[13]
.sym 50408 VexRiscv._zz_314_[13]
.sym 50409 $auto$alumacc.cc:474:replace_alu$3863.C[13]
.sym 50411 $auto$alumacc.cc:474:replace_alu$3863.C[15]
.sym 50413 VexRiscv._zz_314_[14]
.sym 50414 VexRiscv._zz_316_[14]
.sym 50415 $auto$alumacc.cc:474:replace_alu$3863.C[14]
.sym 50417 $auto$alumacc.cc:474:replace_alu$3863.C[16]
.sym 50419 VexRiscv._zz_316_[15]
.sym 50420 VexRiscv._zz_314_[15]
.sym 50421 $auto$alumacc.cc:474:replace_alu$3863.C[15]
.sym 50422 $abc$38833$n2457_$glb_ce
.sym 50423 por_clk
.sym 50424 $abc$38833$n149_$glb_sr
.sym 50426 $abc$38833$n3798
.sym 50427 $abc$38833$n3800
.sym 50428 $abc$38833$n3802
.sym 50429 $abc$38833$n3804
.sym 50430 $abc$38833$n3806
.sym 50431 $abc$38833$n3387_1
.sym 50432 VexRiscv._zz_311_
.sym 50435 VexRiscv._zz_316_[18]
.sym 50437 VexRiscv._zz_286_[8]
.sym 50438 count[6]
.sym 50439 $abc$38833$n4871
.sym 50440 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 50441 $abc$38833$n5614
.sym 50442 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 50443 VexRiscv.decode_to_execute_RS2[24]
.sym 50444 VexRiscv._zz_194_[5]
.sym 50445 VexRiscv._zz_195_[32]
.sym 50446 VexRiscv._zz_41_[30]
.sym 50447 VexRiscv._zz_129_[6]
.sym 50448 $abc$38833$n3898_1
.sym 50449 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 50450 VexRiscv._zz_314_[4]
.sym 50451 $abc$38833$n5673_1
.sym 50452 $abc$38833$n7496
.sym 50453 VexRiscv._zz_314_[7]
.sym 50454 VexRiscv._zz_316_[23]
.sym 50455 basesoc_vexriscv_dbus_cyc
.sym 50456 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 50457 VexRiscv.CsrPlugin_mepc[14]
.sym 50459 $abc$38833$n2482
.sym 50460 VexRiscv._zz_321_[16]
.sym 50461 $auto$alumacc.cc:474:replace_alu$3863.C[16]
.sym 50466 VexRiscv._zz_316_[23]
.sym 50467 VexRiscv._zz_316_[16]
.sym 50470 VexRiscv._zz_314_[17]
.sym 50472 VexRiscv._zz_316_[21]
.sym 50473 VexRiscv._zz_314_[22]
.sym 50474 VexRiscv._zz_314_[18]
.sym 50476 VexRiscv._zz_314_[21]
.sym 50478 VexRiscv._zz_314_[20]
.sym 50479 VexRiscv._zz_316_[20]
.sym 50483 VexRiscv._zz_314_[23]
.sym 50486 VexRiscv._zz_314_[19]
.sym 50488 VexRiscv._zz_314_[16]
.sym 50492 VexRiscv._zz_316_[17]
.sym 50493 VexRiscv._zz_316_[18]
.sym 50494 VexRiscv._zz_316_[19]
.sym 50497 VexRiscv._zz_316_[22]
.sym 50498 $auto$alumacc.cc:474:replace_alu$3863.C[17]
.sym 50500 VexRiscv._zz_316_[16]
.sym 50501 VexRiscv._zz_314_[16]
.sym 50502 $auto$alumacc.cc:474:replace_alu$3863.C[16]
.sym 50504 $auto$alumacc.cc:474:replace_alu$3863.C[18]
.sym 50506 VexRiscv._zz_314_[17]
.sym 50507 VexRiscv._zz_316_[17]
.sym 50508 $auto$alumacc.cc:474:replace_alu$3863.C[17]
.sym 50510 $auto$alumacc.cc:474:replace_alu$3863.C[19]
.sym 50512 VexRiscv._zz_314_[18]
.sym 50513 VexRiscv._zz_316_[18]
.sym 50514 $auto$alumacc.cc:474:replace_alu$3863.C[18]
.sym 50516 $auto$alumacc.cc:474:replace_alu$3863.C[20]
.sym 50518 VexRiscv._zz_314_[19]
.sym 50519 VexRiscv._zz_316_[19]
.sym 50520 $auto$alumacc.cc:474:replace_alu$3863.C[19]
.sym 50522 $auto$alumacc.cc:474:replace_alu$3863.C[21]
.sym 50524 VexRiscv._zz_314_[20]
.sym 50525 VexRiscv._zz_316_[20]
.sym 50526 $auto$alumacc.cc:474:replace_alu$3863.C[20]
.sym 50528 $auto$alumacc.cc:474:replace_alu$3863.C[22]
.sym 50530 VexRiscv._zz_316_[21]
.sym 50531 VexRiscv._zz_314_[21]
.sym 50532 $auto$alumacc.cc:474:replace_alu$3863.C[21]
.sym 50534 $auto$alumacc.cc:474:replace_alu$3863.C[23]
.sym 50536 VexRiscv._zz_314_[22]
.sym 50537 VexRiscv._zz_316_[22]
.sym 50538 $auto$alumacc.cc:474:replace_alu$3863.C[22]
.sym 50540 $auto$alumacc.cc:474:replace_alu$3863.C[24]
.sym 50542 VexRiscv._zz_316_[23]
.sym 50543 VexRiscv._zz_314_[23]
.sym 50544 $auto$alumacc.cc:474:replace_alu$3863.C[23]
.sym 50545 $abc$38833$n2457_$glb_ce
.sym 50546 por_clk
.sym 50547 $abc$38833$n149_$glb_sr
.sym 50548 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 50549 basesoc_vexriscv_dbus_cyc
.sym 50550 $abc$38833$n5438
.sym 50551 VexRiscv._zz_151_[3]
.sym 50552 $abc$38833$n7487
.sym 50553 VexRiscv._zz_314_[31]
.sym 50554 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 50555 $abc$38833$n5673_1
.sym 50556 VexRiscv._zz_314_[18]
.sym 50557 array_muxed1[27]
.sym 50558 VexRiscv._zz_316_[26]
.sym 50559 VexRiscv._zz_314_[18]
.sym 50560 VexRiscv.memory_arbitration_isValid
.sym 50561 $abc$38833$n5965_1
.sym 50562 $abc$38833$n7498
.sym 50563 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 50564 VexRiscv._zz_286_[1]
.sym 50565 $abc$38833$n3361
.sym 50566 VexRiscv._zz_41_[7]
.sym 50567 VexRiscv._zz_44_[1]
.sym 50568 $abc$38833$n5580
.sym 50570 VexRiscv._zz_286_[0]
.sym 50571 VexRiscv._zz_321_[0]
.sym 50572 $abc$38833$n2479
.sym 50573 VexRiscv._zz_44_[0]
.sym 50574 $abc$38833$n4239_1
.sym 50575 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 50576 VexRiscv._zz_199_[20]
.sym 50577 $abc$38833$n5375
.sym 50578 VexRiscv._zz_316_[30]
.sym 50579 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 50580 VexRiscv._zz_314_[26]
.sym 50581 VexRiscv._zz_314_[0]
.sym 50582 VexRiscv._zz_193_[7]
.sym 50583 basesoc_vexriscv_dbus_cyc
.sym 50584 $auto$alumacc.cc:474:replace_alu$3863.C[24]
.sym 50594 VexRiscv._zz_316_[28]
.sym 50595 VexRiscv._zz_314_[27]
.sym 50596 VexRiscv._zz_316_[30]
.sym 50597 VexRiscv._zz_316_[31]
.sym 50598 VexRiscv._zz_316_[24]
.sym 50601 VexRiscv._zz_316_[27]
.sym 50606 VexRiscv._zz_314_[26]
.sym 50607 VexRiscv._zz_314_[25]
.sym 50609 VexRiscv._zz_314_[28]
.sym 50610 VexRiscv._zz_314_[24]
.sym 50611 VexRiscv._zz_316_[29]
.sym 50612 VexRiscv._zz_314_[29]
.sym 50615 VexRiscv._zz_316_[25]
.sym 50616 VexRiscv._zz_316_[26]
.sym 50618 VexRiscv._zz_314_[31]
.sym 50620 VexRiscv._zz_314_[30]
.sym 50621 $auto$alumacc.cc:474:replace_alu$3863.C[25]
.sym 50623 VexRiscv._zz_314_[24]
.sym 50624 VexRiscv._zz_316_[24]
.sym 50625 $auto$alumacc.cc:474:replace_alu$3863.C[24]
.sym 50627 $auto$alumacc.cc:474:replace_alu$3863.C[26]
.sym 50629 VexRiscv._zz_314_[25]
.sym 50630 VexRiscv._zz_316_[25]
.sym 50631 $auto$alumacc.cc:474:replace_alu$3863.C[25]
.sym 50633 $auto$alumacc.cc:474:replace_alu$3863.C[27]
.sym 50635 VexRiscv._zz_314_[26]
.sym 50636 VexRiscv._zz_316_[26]
.sym 50637 $auto$alumacc.cc:474:replace_alu$3863.C[26]
.sym 50639 $auto$alumacc.cc:474:replace_alu$3863.C[28]
.sym 50641 VexRiscv._zz_314_[27]
.sym 50642 VexRiscv._zz_316_[27]
.sym 50643 $auto$alumacc.cc:474:replace_alu$3863.C[27]
.sym 50645 $auto$alumacc.cc:474:replace_alu$3863.C[29]
.sym 50647 VexRiscv._zz_316_[28]
.sym 50648 VexRiscv._zz_314_[28]
.sym 50649 $auto$alumacc.cc:474:replace_alu$3863.C[28]
.sym 50651 $auto$alumacc.cc:474:replace_alu$3863.C[30]
.sym 50653 VexRiscv._zz_316_[29]
.sym 50654 VexRiscv._zz_314_[29]
.sym 50655 $auto$alumacc.cc:474:replace_alu$3863.C[29]
.sym 50657 $auto$alumacc.cc:474:replace_alu$3863.C[31]
.sym 50659 VexRiscv._zz_316_[30]
.sym 50660 VexRiscv._zz_314_[30]
.sym 50661 $auto$alumacc.cc:474:replace_alu$3863.C[30]
.sym 50663 $auto$alumacc.cc:474:replace_alu$3863.C[32]
.sym 50665 VexRiscv._zz_314_[31]
.sym 50666 VexRiscv._zz_316_[31]
.sym 50667 $auto$alumacc.cc:474:replace_alu$3863.C[31]
.sym 50668 $abc$38833$n2457_$glb_ce
.sym 50669 por_clk
.sym 50670 $abc$38833$n149_$glb_sr
.sym 50671 VexRiscv._zz_291_[6]
.sym 50672 VexRiscv._zz_291_[4]
.sym 50673 VexRiscv._zz_291_[0]
.sym 50674 $abc$38833$n5467
.sym 50675 VexRiscv._zz_291_[2]
.sym 50676 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 50677 $abc$38833$n5468
.sym 50678 VexRiscv._zz_291_[5]
.sym 50683 VexRiscv._zz_41_[29]
.sym 50684 basesoc_vexriscv_dbus_adr[20]
.sym 50685 VexRiscv._zz_287_[0]
.sym 50686 $abc$38833$n3771_1
.sym 50688 VexRiscv._zz_194_[2]
.sym 50689 VexRiscv._zz_151_[18]
.sym 50690 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 50691 VexRiscv._zz_194_[21]
.sym 50692 VexRiscv._zz_44_[1]
.sym 50693 VexRiscv._zz_316_[12]
.sym 50694 VexRiscv._zz_195_[5]
.sym 50695 $abc$38833$n6287_1
.sym 50696 VexRiscv._zz_314_[24]
.sym 50697 VexRiscv._zz_151_[3]
.sym 50698 VexRiscv._zz_200_[14]
.sym 50699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 50700 VexRiscv._zz_199_[16]
.sym 50701 VexRiscv._zz_170_[1]
.sym 50702 VexRiscv._zz_314_[23]
.sym 50703 VexRiscv._zz_288_[11]
.sym 50704 VexRiscv._zz_316_[29]
.sym 50705 VexRiscv._zz_135_[21]
.sym 50706 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 50707 $auto$alumacc.cc:474:replace_alu$3863.C[32]
.sym 50715 VexRiscv._zz_314_[32]
.sym 50719 VexRiscv._zz_288_[6]
.sym 50721 VexRiscv._zz_151_[5]
.sym 50722 VexRiscv._zz_151_[6]
.sym 50723 VexRiscv._zz_151_[3]
.sym 50724 VexRiscv._zz_288_[3]
.sym 50726 VexRiscv._zz_288_[5]
.sym 50727 VexRiscv._zz_195_[31]
.sym 50728 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50730 VexRiscv._zz_291_[0]
.sym 50731 VexRiscv._zz_292_
.sym 50733 VexRiscv._zz_321_[0]
.sym 50736 VexRiscv._zz_195_[32]
.sym 50737 VexRiscv._zz_316_[32]
.sym 50741 VexRiscv._zz_194_[31]
.sym 50742 VexRiscv._zz_193_[7]
.sym 50743 VexRiscv._zz_151_[0]
.sym 50744 $auto$alumacc.cc:474:replace_alu$3863.C[33]
.sym 50746 VexRiscv._zz_314_[32]
.sym 50747 VexRiscv._zz_316_[32]
.sym 50748 $auto$alumacc.cc:474:replace_alu$3863.C[32]
.sym 50751 VexRiscv._zz_314_[32]
.sym 50752 VexRiscv._zz_316_[32]
.sym 50754 $auto$alumacc.cc:474:replace_alu$3863.C[33]
.sym 50758 VexRiscv._zz_321_[0]
.sym 50760 VexRiscv._zz_193_[7]
.sym 50764 VexRiscv._zz_291_[0]
.sym 50765 VexRiscv._zz_292_
.sym 50766 VexRiscv._zz_151_[0]
.sym 50769 VexRiscv._zz_194_[31]
.sym 50770 VexRiscv._zz_195_[32]
.sym 50771 VexRiscv._zz_195_[31]
.sym 50776 VexRiscv._zz_151_[3]
.sym 50777 VexRiscv._zz_288_[3]
.sym 50778 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50781 VexRiscv._zz_151_[5]
.sym 50783 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50784 VexRiscv._zz_288_[5]
.sym 50787 VexRiscv._zz_151_[6]
.sym 50788 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50789 VexRiscv._zz_288_[6]
.sym 50791 $abc$38833$n2457_$glb_ce
.sym 50792 por_clk
.sym 50793 $abc$38833$n149_$glb_sr
.sym 50794 $abc$38833$n4238_1
.sym 50795 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 50796 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 50797 VexRiscv._zz_292_
.sym 50798 VexRiscv._zz_291_[10]
.sym 50799 VexRiscv._zz_291_[8]
.sym 50800 VexRiscv._zz_291_[1]
.sym 50801 VexRiscv._zz_291_[3]
.sym 50802 VexRiscv.decode_to_execute_RS2[14]
.sym 50803 VexRiscv._zz_151_[5]
.sym 50805 VexRiscv._zz_314_[19]
.sym 50806 VexRiscv._zz_316_[22]
.sym 50807 VexRiscv.decode_to_execute_RS2[16]
.sym 50808 VexRiscv.decode_to_execute_RS2[19]
.sym 50809 VexRiscv._zz_151_[5]
.sym 50810 VexRiscv._zz_195_[3]
.sym 50811 VexRiscv._zz_170_[1]
.sym 50812 VexRiscv.decode_to_execute_RS2[9]
.sym 50813 VexRiscv._zz_151_[20]
.sym 50814 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 50815 $abc$38833$n3605_1
.sym 50816 $abc$38833$n3898_1
.sym 50817 VexRiscv._zz_44_[0]
.sym 50818 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 50819 $abc$38833$n6045_1
.sym 50820 VexRiscv._zz_316_[14]
.sym 50821 VexRiscv._zz_314_[2]
.sym 50822 $abc$38833$n3844
.sym 50823 VexRiscv._zz_35_[21]
.sym 50824 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 50825 VexRiscv._zz_288_[8]
.sym 50826 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50827 $abc$38833$n3876
.sym 50829 $abc$38833$n2468
.sym 50836 VexRiscv._zz_291_[4]
.sym 50837 VexRiscv._zz_291_[0]
.sym 50841 VexRiscv._zz_151_[6]
.sym 50842 VexRiscv._zz_151_[0]
.sym 50843 VexRiscv._zz_291_[6]
.sym 50844 VexRiscv._zz_151_[2]
.sym 50847 VexRiscv._zz_291_[2]
.sym 50850 VexRiscv._zz_291_[5]
.sym 50854 VexRiscv._zz_292_
.sym 50857 VexRiscv._zz_151_[3]
.sym 50858 VexRiscv._zz_291_[3]
.sym 50859 VexRiscv._zz_151_[5]
.sym 50862 VexRiscv._zz_151_[4]
.sym 50864 VexRiscv._zz_151_[1]
.sym 50865 VexRiscv._zz_291_[1]
.sym 50867 $nextpnr_ICESTORM_LC_20$O
.sym 50869 VexRiscv._zz_151_[0]
.sym 50873 $auto$maccmap.cc:240:synth$7979.C[1]
.sym 50875 VexRiscv._zz_291_[0]
.sym 50876 VexRiscv._zz_292_
.sym 50879 $auto$maccmap.cc:240:synth$7979.C[2]
.sym 50881 VexRiscv._zz_291_[1]
.sym 50882 VexRiscv._zz_151_[1]
.sym 50883 $auto$maccmap.cc:240:synth$7979.C[1]
.sym 50885 $auto$maccmap.cc:240:synth$7979.C[3]
.sym 50887 VexRiscv._zz_151_[2]
.sym 50888 VexRiscv._zz_291_[2]
.sym 50889 $auto$maccmap.cc:240:synth$7979.C[2]
.sym 50891 $auto$maccmap.cc:240:synth$7979.C[4]
.sym 50893 VexRiscv._zz_291_[3]
.sym 50894 VexRiscv._zz_151_[3]
.sym 50895 $auto$maccmap.cc:240:synth$7979.C[3]
.sym 50897 $auto$maccmap.cc:240:synth$7979.C[5]
.sym 50899 VexRiscv._zz_151_[4]
.sym 50900 VexRiscv._zz_291_[4]
.sym 50901 $auto$maccmap.cc:240:synth$7979.C[4]
.sym 50903 $auto$maccmap.cc:240:synth$7979.C[6]
.sym 50905 VexRiscv._zz_151_[5]
.sym 50906 VexRiscv._zz_291_[5]
.sym 50907 $auto$maccmap.cc:240:synth$7979.C[5]
.sym 50909 $auto$maccmap.cc:240:synth$7979.C[7]
.sym 50911 VexRiscv._zz_151_[6]
.sym 50912 VexRiscv._zz_291_[6]
.sym 50913 $auto$maccmap.cc:240:synth$7979.C[6]
.sym 50917 VexRiscv._zz_291_[17]
.sym 50918 VexRiscv._zz_291_[15]
.sym 50919 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 50920 VexRiscv._zz_291_[16]
.sym 50921 VexRiscv._zz_291_[18]
.sym 50922 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 50923 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 50924 VexRiscv._zz_291_[22]
.sym 50928 VexRiscv._zz_316_[25]
.sym 50929 $abc$38833$n3640_1
.sym 50931 VexRiscv._zz_288_[4]
.sym 50932 VexRiscv._zz_292_
.sym 50933 VexRiscv._zz_129_[0]
.sym 50934 $abc$38833$n6285_1
.sym 50935 $abc$38833$n5741_1
.sym 50936 $abc$38833$n4238_1
.sym 50937 VexRiscv._zz_288_[2]
.sym 50938 $abc$38833$n6021_1
.sym 50939 $abc$38833$n4191_1
.sym 50940 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 50941 VexRiscv.CsrPlugin_mepc[14]
.sym 50942 VexRiscv._zz_314_[4]
.sym 50943 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 50944 VexRiscv._zz_288_[22]
.sym 50945 VexRiscv._zz_151_[19]
.sym 50946 $PACKER_GND_NET
.sym 50947 VexRiscv._zz_151_[17]
.sym 50948 VexRiscv._zz_291_[13]
.sym 50949 VexRiscv._zz_291_[11]
.sym 50950 VexRiscv._zz_151_[24]
.sym 50951 VexRiscv._zz_151_[8]
.sym 50952 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 50953 $auto$maccmap.cc:240:synth$7979.C[7]
.sym 50958 VexRiscv._zz_151_[14]
.sym 50959 VexRiscv._zz_291_[14]
.sym 50960 VexRiscv._zz_291_[11]
.sym 50961 VexRiscv._zz_151_[11]
.sym 50962 VexRiscv._zz_151_[7]
.sym 50963 VexRiscv._zz_291_[7]
.sym 50964 VexRiscv._zz_151_[12]
.sym 50966 VexRiscv._zz_151_[9]
.sym 50967 VexRiscv._zz_151_[10]
.sym 50968 VexRiscv._zz_291_[12]
.sym 50969 VexRiscv._zz_151_[13]
.sym 50970 VexRiscv._zz_291_[10]
.sym 50971 VexRiscv._zz_291_[8]
.sym 50972 VexRiscv._zz_291_[13]
.sym 50977 VexRiscv._zz_151_[8]
.sym 50980 VexRiscv._zz_291_[9]
.sym 50990 $auto$maccmap.cc:240:synth$7979.C[8]
.sym 50992 VexRiscv._zz_291_[7]
.sym 50993 VexRiscv._zz_151_[7]
.sym 50994 $auto$maccmap.cc:240:synth$7979.C[7]
.sym 50996 $auto$maccmap.cc:240:synth$7979.C[9]
.sym 50998 VexRiscv._zz_291_[8]
.sym 50999 VexRiscv._zz_151_[8]
.sym 51000 $auto$maccmap.cc:240:synth$7979.C[8]
.sym 51002 $auto$maccmap.cc:240:synth$7979.C[10]
.sym 51004 VexRiscv._zz_151_[9]
.sym 51005 VexRiscv._zz_291_[9]
.sym 51006 $auto$maccmap.cc:240:synth$7979.C[9]
.sym 51008 $auto$maccmap.cc:240:synth$7979.C[11]
.sym 51010 VexRiscv._zz_151_[10]
.sym 51011 VexRiscv._zz_291_[10]
.sym 51012 $auto$maccmap.cc:240:synth$7979.C[10]
.sym 51014 $auto$maccmap.cc:240:synth$7979.C[12]
.sym 51016 VexRiscv._zz_151_[11]
.sym 51017 VexRiscv._zz_291_[11]
.sym 51018 $auto$maccmap.cc:240:synth$7979.C[11]
.sym 51020 $auto$maccmap.cc:240:synth$7979.C[13]
.sym 51022 VexRiscv._zz_151_[12]
.sym 51023 VexRiscv._zz_291_[12]
.sym 51024 $auto$maccmap.cc:240:synth$7979.C[12]
.sym 51026 $auto$maccmap.cc:240:synth$7979.C[14]
.sym 51028 VexRiscv._zz_291_[13]
.sym 51029 VexRiscv._zz_151_[13]
.sym 51030 $auto$maccmap.cc:240:synth$7979.C[13]
.sym 51032 $auto$maccmap.cc:240:synth$7979.C[15]
.sym 51034 VexRiscv._zz_151_[14]
.sym 51035 VexRiscv._zz_291_[14]
.sym 51036 $auto$maccmap.cc:240:synth$7979.C[14]
.sym 51040 $abc$38833$n5416
.sym 51041 VexRiscv._zz_291_[23]
.sym 51042 VexRiscv._zz_35_[21]
.sym 51043 $abc$38833$n5417
.sym 51044 $abc$38833$n5437
.sym 51045 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 51046 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 51047 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 51051 VexRiscv._zz_314_[30]
.sym 51052 VexRiscv._zz_151_[14]
.sym 51053 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 51054 VexRiscv._zz_288_[12]
.sym 51055 $abc$38833$n5680
.sym 51056 VexRiscv._zz_291_[19]
.sym 51057 basesoc_vexriscv_ibus_adr[2]
.sym 51058 VexRiscv._zz_151_[7]
.sym 51059 VexRiscv._zz_291_[7]
.sym 51060 VexRiscv._zz_151_[12]
.sym 51061 VexRiscv._zz_151_[1]
.sym 51062 VexRiscv.decode_to_execute_RS2[9]
.sym 51063 VexRiscv._zz_36_[9]
.sym 51064 VexRiscv._zz_288_[31]
.sym 51065 VexRiscv._zz_314_[0]
.sym 51066 VexRiscv._zz_316_[30]
.sym 51067 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51068 $abc$38833$n2479
.sym 51069 $abc$38833$n5375
.sym 51070 VexRiscv._zz_47_[1]
.sym 51071 VexRiscv._zz_314_[26]
.sym 51072 VexRiscv._zz_151_[15]
.sym 51073 $abc$38833$n5416
.sym 51074 VexRiscv._zz_193_[7]
.sym 51075 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51076 $auto$maccmap.cc:240:synth$7979.C[15]
.sym 51081 VexRiscv._zz_291_[17]
.sym 51083 VexRiscv._zz_291_[21]
.sym 51084 VexRiscv._zz_291_[16]
.sym 51085 VexRiscv._zz_291_[18]
.sym 51088 VexRiscv._zz_291_[22]
.sym 51090 VexRiscv._zz_291_[15]
.sym 51093 VexRiscv._zz_151_[18]
.sym 51094 VexRiscv._zz_151_[20]
.sym 51095 VexRiscv._zz_151_[21]
.sym 51098 VexRiscv._zz_151_[15]
.sym 51099 VexRiscv._zz_151_[16]
.sym 51101 VexRiscv._zz_151_[22]
.sym 51105 VexRiscv._zz_151_[19]
.sym 51107 VexRiscv._zz_151_[17]
.sym 51109 VexRiscv._zz_291_[20]
.sym 51112 VexRiscv._zz_291_[19]
.sym 51113 $auto$maccmap.cc:240:synth$7979.C[16]
.sym 51115 VexRiscv._zz_151_[15]
.sym 51116 VexRiscv._zz_291_[15]
.sym 51117 $auto$maccmap.cc:240:synth$7979.C[15]
.sym 51119 $auto$maccmap.cc:240:synth$7979.C[17]
.sym 51121 VexRiscv._zz_151_[16]
.sym 51122 VexRiscv._zz_291_[16]
.sym 51123 $auto$maccmap.cc:240:synth$7979.C[16]
.sym 51125 $auto$maccmap.cc:240:synth$7979.C[18]
.sym 51127 VexRiscv._zz_151_[17]
.sym 51128 VexRiscv._zz_291_[17]
.sym 51129 $auto$maccmap.cc:240:synth$7979.C[17]
.sym 51131 $auto$maccmap.cc:240:synth$7979.C[19]
.sym 51133 VexRiscv._zz_291_[18]
.sym 51134 VexRiscv._zz_151_[18]
.sym 51135 $auto$maccmap.cc:240:synth$7979.C[18]
.sym 51137 $auto$maccmap.cc:240:synth$7979.C[20]
.sym 51139 VexRiscv._zz_151_[19]
.sym 51140 VexRiscv._zz_291_[19]
.sym 51141 $auto$maccmap.cc:240:synth$7979.C[19]
.sym 51143 $auto$maccmap.cc:240:synth$7979.C[21]
.sym 51145 VexRiscv._zz_151_[20]
.sym 51146 VexRiscv._zz_291_[20]
.sym 51147 $auto$maccmap.cc:240:synth$7979.C[20]
.sym 51149 $auto$maccmap.cc:240:synth$7979.C[22]
.sym 51151 VexRiscv._zz_151_[21]
.sym 51152 VexRiscv._zz_291_[21]
.sym 51153 $auto$maccmap.cc:240:synth$7979.C[21]
.sym 51155 $auto$maccmap.cc:240:synth$7979.C[23]
.sym 51157 VexRiscv._zz_151_[22]
.sym 51158 VexRiscv._zz_291_[22]
.sym 51159 $auto$maccmap.cc:240:synth$7979.C[22]
.sym 51163 VexRiscv._zz_314_[4]
.sym 51164 VexRiscv._zz_291_[29]
.sym 51165 VexRiscv._zz_291_[28]
.sym 51166 VexRiscv._zz_291_[25]
.sym 51167 VexRiscv._zz_291_[26]
.sym 51168 VexRiscv._zz_291_[31]
.sym 51169 VexRiscv._zz_291_[27]
.sym 51170 VexRiscv._zz_314_[2]
.sym 51172 basesoc_dat_w[5]
.sym 51173 basesoc_dat_w[5]
.sym 51175 $abc$38833$n5954_1
.sym 51176 VexRiscv._zz_44_[0]
.sym 51177 VexRiscv._zz_198_
.sym 51178 VexRiscv._zz_44_[1]
.sym 51179 $abc$38833$n5562_1
.sym 51180 VexRiscv._zz_151_[25]
.sym 51182 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 51183 VexRiscv._zz_41_[20]
.sym 51184 VexRiscv._zz_199_[31]
.sym 51185 basesoc_uart_phy_storage[0]
.sym 51186 VexRiscv._zz_151_[23]
.sym 51187 VexRiscv._zz_194_[7]
.sym 51188 VexRiscv._zz_151_[31]
.sym 51189 VexRiscv._zz_314_[23]
.sym 51191 VexRiscv._zz_35_[14]
.sym 51192 VexRiscv._zz_328_
.sym 51194 VexRiscv.memory_arbitration_isValid
.sym 51195 VexRiscv._zz_314_[24]
.sym 51196 VexRiscv._zz_193_[19]
.sym 51197 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 51198 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 51199 $auto$maccmap.cc:240:synth$7979.C[23]
.sym 51205 VexRiscv._zz_291_[30]
.sym 51209 VexRiscv._zz_151_[23]
.sym 51212 VexRiscv._zz_291_[24]
.sym 51213 VexRiscv._zz_291_[23]
.sym 51214 VexRiscv._zz_151_[29]
.sym 51219 VexRiscv._zz_151_[27]
.sym 51220 VexRiscv._zz_151_[24]
.sym 51221 VexRiscv._zz_151_[28]
.sym 51222 VexRiscv._zz_291_[28]
.sym 51223 VexRiscv._zz_291_[25]
.sym 51224 VexRiscv._zz_151_[25]
.sym 51229 VexRiscv._zz_291_[29]
.sym 51231 VexRiscv._zz_151_[30]
.sym 51232 VexRiscv._zz_291_[26]
.sym 51233 VexRiscv._zz_151_[26]
.sym 51234 VexRiscv._zz_291_[27]
.sym 51236 $auto$maccmap.cc:240:synth$7979.C[24]
.sym 51238 VexRiscv._zz_151_[23]
.sym 51239 VexRiscv._zz_291_[23]
.sym 51240 $auto$maccmap.cc:240:synth$7979.C[23]
.sym 51242 $auto$maccmap.cc:240:synth$7979.C[25]
.sym 51244 VexRiscv._zz_151_[24]
.sym 51245 VexRiscv._zz_291_[24]
.sym 51246 $auto$maccmap.cc:240:synth$7979.C[24]
.sym 51248 $auto$maccmap.cc:240:synth$7979.C[26]
.sym 51250 VexRiscv._zz_291_[25]
.sym 51251 VexRiscv._zz_151_[25]
.sym 51252 $auto$maccmap.cc:240:synth$7979.C[25]
.sym 51254 $auto$maccmap.cc:240:synth$7979.C[27]
.sym 51256 VexRiscv._zz_151_[26]
.sym 51257 VexRiscv._zz_291_[26]
.sym 51258 $auto$maccmap.cc:240:synth$7979.C[26]
.sym 51260 $auto$maccmap.cc:240:synth$7979.C[28]
.sym 51262 VexRiscv._zz_291_[27]
.sym 51263 VexRiscv._zz_151_[27]
.sym 51264 $auto$maccmap.cc:240:synth$7979.C[27]
.sym 51266 $auto$maccmap.cc:240:synth$7979.C[29]
.sym 51268 VexRiscv._zz_291_[28]
.sym 51269 VexRiscv._zz_151_[28]
.sym 51270 $auto$maccmap.cc:240:synth$7979.C[28]
.sym 51272 $auto$maccmap.cc:240:synth$7979.C[30]
.sym 51274 VexRiscv._zz_151_[29]
.sym 51275 VexRiscv._zz_291_[29]
.sym 51276 $auto$maccmap.cc:240:synth$7979.C[29]
.sym 51278 $auto$maccmap.cc:240:synth$7979.C[31]
.sym 51280 VexRiscv._zz_151_[30]
.sym 51281 VexRiscv._zz_291_[30]
.sym 51282 $auto$maccmap.cc:240:synth$7979.C[30]
.sym 51286 VexRiscv._zz_35_[14]
.sym 51287 $abc$38833$n5008
.sym 51288 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 51289 VexRiscv._zz_35_[31]
.sym 51290 $abc$38833$n5020
.sym 51291 $abc$38833$n5012
.sym 51292 $abc$38833$n5016
.sym 51293 $abc$38833$n5030
.sym 51298 VexRiscv._zz_321_[0]
.sym 51299 VexRiscv._zz_291_[30]
.sym 51300 $abc$38833$n7877
.sym 51301 VexRiscv._zz_194_[22]
.sym 51302 $abc$38833$n6394
.sym 51303 $abc$38833$n5932_1
.sym 51304 $abc$38833$n4618
.sym 51305 VexRiscv._zz_151_[23]
.sym 51306 $abc$38833$n3872_1
.sym 51307 VexRiscv._zz_151_[27]
.sym 51308 $abc$38833$n4280_1
.sym 51310 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 51311 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 51313 basesoc_uart_phy_storage[1]
.sym 51315 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 51316 $abc$38833$n7
.sym 51317 VexRiscv._zz_151_[30]
.sym 51318 $abc$38833$n6038_1
.sym 51319 VexRiscv._zz_151_[26]
.sym 51320 VexRiscv._zz_314_[2]
.sym 51322 $auto$maccmap.cc:240:synth$7979.C[31]
.sym 51329 $abc$38833$n2462
.sym 51330 VexRiscv._zz_288_[26]
.sym 51332 $abc$38833$n4282
.sym 51333 VexRiscv._zz_288_[29]
.sym 51336 VexRiscv._zz_321_[0]
.sym 51337 VexRiscv._zz_288_[25]
.sym 51339 VexRiscv._zz_151_[29]
.sym 51340 VexRiscv._zz_291_[31]
.sym 51343 VexRiscv._zz_151_[26]
.sym 51345 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51346 $abc$38833$n149
.sym 51347 VexRiscv._zz_193_[9]
.sym 51348 VexRiscv._zz_151_[31]
.sym 51349 VexRiscv._zz_193_[12]
.sym 51351 VexRiscv._zz_193_[11]
.sym 51352 VexRiscv._zz_151_[25]
.sym 51353 VexRiscv._zz_193_[8]
.sym 51360 VexRiscv._zz_291_[31]
.sym 51361 VexRiscv._zz_151_[31]
.sym 51363 $auto$maccmap.cc:240:synth$7979.C[31]
.sym 51367 VexRiscv._zz_321_[0]
.sym 51369 VexRiscv._zz_193_[9]
.sym 51373 VexRiscv._zz_193_[8]
.sym 51374 VexRiscv._zz_321_[0]
.sym 51379 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51380 VexRiscv._zz_288_[25]
.sym 51381 VexRiscv._zz_151_[25]
.sym 51385 $abc$38833$n4282
.sym 51386 VexRiscv._zz_193_[12]
.sym 51387 $abc$38833$n149
.sym 51390 VexRiscv._zz_193_[11]
.sym 51393 VexRiscv._zz_321_[0]
.sym 51396 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51398 VexRiscv._zz_288_[29]
.sym 51399 VexRiscv._zz_151_[29]
.sym 51402 VexRiscv._zz_288_[26]
.sym 51403 VexRiscv._zz_151_[26]
.sym 51405 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51406 $abc$38833$n2462
.sym 51407 por_clk
.sym 51410 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 51411 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 51412 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 51413 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 51414 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 51415 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 51416 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 51418 $abc$38833$n4178_1
.sym 51421 $abc$38833$n5578
.sym 51422 VexRiscv.execute_to_memory_IS_DIV
.sym 51423 $abc$38833$n2479
.sym 51424 VexRiscv.memory_arbitration_isValid
.sym 51425 VexRiscv.decode_to_execute_RS2[29]
.sym 51426 $abc$38833$n2127
.sym 51427 VexRiscv._zz_151_[29]
.sym 51428 VexRiscv._zz_35_[14]
.sym 51429 VexRiscv._zz_195_[25]
.sym 51430 $abc$38833$n2447
.sym 51431 VexRiscv._zz_194_[5]
.sym 51432 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 51433 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 51434 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 51435 VexRiscv._zz_35_[31]
.sym 51436 VexRiscv._zz_193_[26]
.sym 51437 VexRiscv.CsrPlugin_mepc[14]
.sym 51438 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51439 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 51440 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 51441 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51443 $abc$38833$n5859
.sym 51444 VexRiscv._zz_193_[0]
.sym 51451 VexRiscv._zz_198_
.sym 51452 VexRiscv._zz_328_
.sym 51453 VexRiscv._zz_321_[0]
.sym 51454 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51458 VexRiscv._zz_35_[14]
.sym 51460 VexRiscv._zz_193_[19]
.sym 51463 VexRiscv._zz_193_[24]
.sym 51465 VexRiscv._zz_193_[25]
.sym 51472 VexRiscv._zz_193_[15]
.sym 51473 VexRiscv._zz_193_[7]
.sym 51474 VexRiscv._zz_194_[8]
.sym 51480 VexRiscv._zz_199_[20]
.sym 51486 VexRiscv._zz_35_[14]
.sym 51489 VexRiscv._zz_198_
.sym 51491 VexRiscv._zz_199_[20]
.sym 51495 VexRiscv._zz_193_[25]
.sym 51498 VexRiscv._zz_321_[0]
.sym 51503 VexRiscv._zz_321_[0]
.sym 51504 VexRiscv._zz_193_[15]
.sym 51509 VexRiscv._zz_193_[24]
.sym 51510 VexRiscv._zz_321_[0]
.sym 51513 VexRiscv._zz_194_[8]
.sym 51514 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51515 VexRiscv._zz_193_[7]
.sym 51516 VexRiscv._zz_328_
.sym 51520 VexRiscv._zz_193_[19]
.sym 51522 VexRiscv._zz_321_[0]
.sym 51526 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51530 por_clk
.sym 51531 VexRiscv.reset_$glb_sr
.sym 51532 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 51533 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 51534 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 51535 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 51536 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 51537 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 51538 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 51539 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 51543 VexRiscv._zz_316_[15]
.sym 51544 VexRiscv._zz_321_[0]
.sym 51545 $abc$38833$n5928
.sym 51546 VexRiscv._zz_319_
.sym 51547 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 51549 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 51550 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 51552 basesoc_uart_phy_storage[27]
.sym 51554 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 51555 VexRiscv._zz_151_[22]
.sym 51557 VexRiscv._zz_193_[8]
.sym 51558 VexRiscv._zz_316_[30]
.sym 51559 VexRiscv._zz_193_[7]
.sym 51560 VexRiscv._zz_194_[32]
.sym 51561 $abc$38833$n5375
.sym 51562 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 51563 VexRiscv._zz_314_[26]
.sym 51564 VexRiscv._zz_193_[9]
.sym 51565 VexRiscv._zz_194_[11]
.sym 51566 VexRiscv._zz_199_[20]
.sym 51567 VexRiscv._zz_47_[1]
.sym 51575 VexRiscv._zz_193_[9]
.sym 51576 VexRiscv._zz_194_[11]
.sym 51580 VexRiscv._zz_328_
.sym 51581 VexRiscv._zz_193_[8]
.sym 51583 $abc$38833$n4321
.sym 51584 $abc$38833$n149
.sym 51585 VexRiscv._zz_193_[18]
.sym 51586 VexRiscv._zz_193_[25]
.sym 51588 VexRiscv._zz_328_
.sym 51590 VexRiscv._zz_194_[10]
.sym 51591 $abc$38833$n2462
.sym 51592 VexRiscv._zz_194_[16]
.sym 51593 VexRiscv._zz_193_[17]
.sym 51594 VexRiscv._zz_193_[14]
.sym 51596 VexRiscv._zz_194_[15]
.sym 51597 VexRiscv._zz_193_[10]
.sym 51598 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51599 $abc$38833$n4297
.sym 51600 $abc$38833$n4300
.sym 51601 VexRiscv._zz_194_[9]
.sym 51602 VexRiscv._zz_193_[15]
.sym 51606 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51607 VexRiscv._zz_328_
.sym 51608 VexRiscv._zz_193_[15]
.sym 51609 VexRiscv._zz_194_[16]
.sym 51612 VexRiscv._zz_193_[8]
.sym 51613 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51614 VexRiscv._zz_194_[9]
.sym 51615 VexRiscv._zz_328_
.sym 51618 $abc$38833$n149
.sym 51620 $abc$38833$n4300
.sym 51621 VexRiscv._zz_193_[18]
.sym 51624 VexRiscv._zz_194_[11]
.sym 51625 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51626 VexRiscv._zz_193_[10]
.sym 51627 VexRiscv._zz_328_
.sym 51630 $abc$38833$n149
.sym 51632 VexRiscv._zz_193_[17]
.sym 51633 $abc$38833$n4297
.sym 51636 VexRiscv._zz_194_[15]
.sym 51637 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51638 VexRiscv._zz_193_[14]
.sym 51639 VexRiscv._zz_328_
.sym 51642 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51643 VexRiscv._zz_328_
.sym 51644 VexRiscv._zz_193_[9]
.sym 51645 VexRiscv._zz_194_[10]
.sym 51649 VexRiscv._zz_193_[25]
.sym 51650 $abc$38833$n4321
.sym 51651 $abc$38833$n149
.sym 51652 $abc$38833$n2462
.sym 51653 por_clk
.sym 51655 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 51656 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 51657 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 51658 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 51659 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 51660 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 51661 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 51662 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 51663 $abc$38833$n6334
.sym 51665 VexRiscv._zz_194_[30]
.sym 51667 VexRiscv._zz_194_[23]
.sym 51668 VexRiscv.decode_to_execute_RS2[20]
.sym 51669 VexRiscv._zz_199_[31]
.sym 51670 $abc$38833$n5722
.sym 51671 basesoc_timer0_load_storage[7]
.sym 51672 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 51674 VexRiscv._zz_193_[25]
.sym 51675 VexRiscv._zz_193_[13]
.sym 51676 VexRiscv._zz_328_
.sym 51677 VexRiscv._zz_314_[17]
.sym 51679 VexRiscv._zz_194_[7]
.sym 51680 VexRiscv._zz_193_[19]
.sym 51681 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 51683 VexRiscv._zz_194_[19]
.sym 51684 $abc$38833$n5847_1
.sym 51685 VexRiscv._zz_328_
.sym 51686 $abc$38833$n2133
.sym 51687 VexRiscv._zz_194_[9]
.sym 51688 VexRiscv._zz_193_[15]
.sym 51689 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 51690 $abc$38833$n2156
.sym 51698 VexRiscv._zz_193_[19]
.sym 51700 VexRiscv._zz_193_[18]
.sym 51702 VexRiscv._zz_193_[28]
.sym 51703 VexRiscv._zz_193_[26]
.sym 51708 VexRiscv._zz_193_[18]
.sym 51709 VexRiscv._zz_194_[19]
.sym 51710 $abc$38833$n149
.sym 51711 $abc$38833$n3800
.sym 51713 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51716 VexRiscv._zz_193_[29]
.sym 51718 VexRiscv._zz_328_
.sym 51719 VexRiscv._zz_194_[20]
.sym 51723 VexRiscv._zz_321_[0]
.sym 51724 VexRiscv._zz_193_[30]
.sym 51726 VexRiscv._zz_328_
.sym 51729 VexRiscv._zz_193_[19]
.sym 51730 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51731 VexRiscv._zz_328_
.sym 51732 VexRiscv._zz_194_[20]
.sym 51736 VexRiscv._zz_321_[0]
.sym 51737 VexRiscv._zz_193_[26]
.sym 51741 VexRiscv._zz_321_[0]
.sym 51744 VexRiscv._zz_193_[18]
.sym 51747 $abc$38833$n149
.sym 51750 $abc$38833$n3800
.sym 51753 VexRiscv._zz_193_[18]
.sym 51754 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51755 VexRiscv._zz_194_[19]
.sym 51756 VexRiscv._zz_328_
.sym 51760 VexRiscv._zz_321_[0]
.sym 51762 VexRiscv._zz_193_[28]
.sym 51767 VexRiscv._zz_321_[0]
.sym 51768 VexRiscv._zz_193_[30]
.sym 51772 VexRiscv._zz_193_[29]
.sym 51774 VexRiscv._zz_321_[0]
.sym 51776 por_clk
.sym 51777 VexRiscv.reset_$glb_sr
.sym 51778 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 51779 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 51780 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 51781 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 51782 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 51783 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 51784 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 51785 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 51789 VexRiscv._zz_194_[14]
.sym 51790 VexRiscv._zz_79_[1]
.sym 51791 basesoc_uart_eventmanager_storage[1]
.sym 51792 VexRiscv._zz_194_[23]
.sym 51794 basesoc_uart_phy_storage[19]
.sym 51796 basesoc_uart_eventmanager_pending_w[0]
.sym 51797 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 51798 VexRiscv._zz_193_[28]
.sym 51799 VexRiscv._zz_163_[1]
.sym 51800 $abc$38833$n6006_1
.sym 51802 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 51805 $abc$38833$n13
.sym 51806 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 51807 $abc$38833$n7
.sym 51808 $PACKER_VCC_NET
.sym 51809 basesoc_uart_phy_storage[1]
.sym 51812 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 51813 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 51819 VexRiscv._zz_194_[25]
.sym 51821 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 51823 VexRiscv._zz_194_[27]
.sym 51825 VexRiscv._zz_194_[29]
.sym 51829 $abc$38833$n13
.sym 51830 VexRiscv._zz_316_[30]
.sym 51831 $abc$38833$n5375
.sym 51832 VexRiscv._zz_193_[30]
.sym 51833 VexRiscv._zz_193_[26]
.sym 51835 VexRiscv._zz_193_[24]
.sym 51836 VexRiscv._zz_47_[0]
.sym 51837 VexRiscv._zz_47_[1]
.sym 51838 VexRiscv._zz_194_[31]
.sym 51839 VexRiscv._zz_193_[29]
.sym 51840 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51841 VexRiscv._zz_193_[28]
.sym 51844 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51845 VexRiscv._zz_328_
.sym 51846 $abc$38833$n2133
.sym 51848 VexRiscv._zz_194_[30]
.sym 51849 $abc$38833$n6394
.sym 51853 $abc$38833$n5375
.sym 51854 VexRiscv._zz_316_[30]
.sym 51855 VexRiscv._zz_194_[31]
.sym 51858 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51859 VexRiscv._zz_193_[28]
.sym 51860 VexRiscv._zz_328_
.sym 51861 VexRiscv._zz_194_[29]
.sym 51864 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51865 VexRiscv._zz_193_[26]
.sym 51866 VexRiscv._zz_194_[27]
.sym 51867 VexRiscv._zz_328_
.sym 51872 $abc$38833$n13
.sym 51876 VexRiscv._zz_193_[29]
.sym 51877 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51878 VexRiscv._zz_194_[30]
.sym 51879 VexRiscv._zz_328_
.sym 51882 VexRiscv._zz_328_
.sym 51883 VexRiscv._zz_193_[30]
.sym 51884 VexRiscv._zz_194_[31]
.sym 51885 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51888 VexRiscv._zz_193_[24]
.sym 51889 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51890 VexRiscv._zz_194_[25]
.sym 51891 VexRiscv._zz_328_
.sym 51894 $abc$38833$n6394
.sym 51895 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 51896 VexRiscv._zz_47_[0]
.sym 51897 VexRiscv._zz_47_[1]
.sym 51898 $abc$38833$n2133
.sym 51899 por_clk
.sym 51901 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 51902 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 51903 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 51904 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 51905 $abc$38833$n4895_1
.sym 51906 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 51907 $abc$38833$n5963
.sym 51908 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 51910 basesoc_dat_w[4]
.sym 51913 $abc$38833$n5465
.sym 51914 basesoc_ctrl_storage[7]
.sym 51915 VexRiscv._zz_35_[30]
.sym 51916 VexRiscv.execute_to_memory_IS_DIV
.sym 51918 basesoc_timer0_value_status[26]
.sym 51919 VexRiscv.memory_arbitration_isValid
.sym 51920 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 51921 $abc$38833$n2447
.sym 51922 $abc$38833$n5578
.sym 51923 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 51924 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 51925 VexRiscv._zz_193_[29]
.sym 51926 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51927 $abc$38833$n5906
.sym 51928 $abc$38833$n76
.sym 51929 VexRiscv._zz_193_[26]
.sym 51930 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51932 VexRiscv._zz_35_[25]
.sym 51933 basesoc_adr[0]
.sym 51934 VexRiscv._zz_35_[20]
.sym 51935 VexRiscv._zz_194_[12]
.sym 51936 VexRiscv._zz_194_[20]
.sym 51942 $abc$38833$n5870_1
.sym 51944 VexRiscv._zz_316_[20]
.sym 51946 VexRiscv._zz_194_[27]
.sym 51947 $abc$38833$n5565_1
.sym 51948 $abc$38833$n80
.sym 51952 $abc$38833$n3634_1
.sym 51954 $abc$38833$n5847_1
.sym 51957 $abc$38833$n6437_1
.sym 51958 VexRiscv._zz_316_[15]
.sym 51959 VexRiscv._zz_316_[26]
.sym 51960 $abc$38833$n2156
.sym 51961 VexRiscv._zz_194_[21]
.sym 51963 VexRiscv._zz_194_[26]
.sym 51964 $abc$38833$n5871_1
.sym 51965 $abc$38833$n13
.sym 51967 VexRiscv._zz_194_[16]
.sym 51968 $abc$38833$n5375
.sym 51973 VexRiscv._zz_316_[25]
.sym 51976 $abc$38833$n5565_1
.sym 51977 $abc$38833$n5871_1
.sym 51978 $abc$38833$n5847_1
.sym 51982 $abc$38833$n80
.sym 51988 $abc$38833$n5375
.sym 51989 VexRiscv._zz_316_[20]
.sym 51990 VexRiscv._zz_194_[21]
.sym 51993 $abc$38833$n5375
.sym 51994 VexRiscv._zz_316_[15]
.sym 51996 VexRiscv._zz_194_[16]
.sym 51999 $abc$38833$n6437_1
.sym 52001 $abc$38833$n5870_1
.sym 52002 $abc$38833$n3634_1
.sym 52005 VexRiscv._zz_194_[26]
.sym 52007 $abc$38833$n5375
.sym 52008 VexRiscv._zz_316_[25]
.sym 52012 $abc$38833$n13
.sym 52017 VexRiscv._zz_316_[26]
.sym 52018 VexRiscv._zz_194_[27]
.sym 52019 $abc$38833$n5375
.sym 52021 $abc$38833$n2156
.sym 52022 por_clk
.sym 52024 basesoc_timer0_load_storage[26]
.sym 52026 $abc$38833$n7
.sym 52027 $abc$38833$n4893_1
.sym 52028 $abc$38833$n4896_1
.sym 52029 basesoc_uart_phy_storage[13]
.sym 52030 basesoc_timer0_load_storage[28]
.sym 52031 $abc$38833$n4892_1
.sym 52036 basesoc_ctrl_storage[31]
.sym 52037 basesoc_timer0_reload_storage[9]
.sym 52039 basesoc_uart_phy_storage[23]
.sym 52040 $abc$38833$n3634_1
.sym 52041 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 52042 basesoc_timer0_reload_storage[0]
.sym 52043 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 52044 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 52045 basesoc_uart_eventmanager_storage[1]
.sym 52048 basesoc_uart_phy_storage[25]
.sym 52049 VexRiscv._zz_194_[11]
.sym 52050 $abc$38833$n96
.sym 52052 VexRiscv._zz_194_[32]
.sym 52053 basesoc_timer0_value[27]
.sym 52054 $abc$38833$n5375
.sym 52058 VexRiscv._zz_35_[25]
.sym 52065 $abc$38833$n84
.sym 52067 $abc$38833$n5435
.sym 52068 $abc$38833$n5420
.sym 52070 $abc$38833$n5450_1
.sym 52073 $abc$38833$n5419
.sym 52074 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 52076 $abc$38833$n2160
.sym 52078 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 52081 VexRiscv.execute_to_memory_IS_DIV
.sym 52083 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 52084 $abc$38833$n5434
.sym 52085 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 52087 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 52089 VexRiscv.memory_arbitration_isValid
.sym 52091 $abc$38833$n7
.sym 52093 $abc$38833$n5449_1
.sym 52094 $abc$38833$n3386_1
.sym 52095 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 52098 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 52099 $abc$38833$n5420
.sym 52100 $abc$38833$n3386_1
.sym 52104 $abc$38833$n5449_1
.sym 52105 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 52106 VexRiscv.memory_arbitration_isValid
.sym 52107 VexRiscv.execute_to_memory_IS_DIV
.sym 52110 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 52111 VexRiscv.memory_arbitration_isValid
.sym 52112 VexRiscv.execute_to_memory_IS_DIV
.sym 52113 $abc$38833$n5434
.sym 52116 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 52117 $abc$38833$n5435
.sym 52119 $abc$38833$n3386_1
.sym 52122 $abc$38833$n3386_1
.sym 52123 $abc$38833$n5450_1
.sym 52124 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 52130 $abc$38833$n7
.sym 52134 VexRiscv.execute_to_memory_IS_DIV
.sym 52135 VexRiscv.memory_arbitration_isValid
.sym 52136 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 52137 $abc$38833$n5419
.sym 52141 $abc$38833$n84
.sym 52144 $abc$38833$n2160
.sym 52145 por_clk
.sym 52147 basesoc_timer0_eventmanager_pending_w
.sym 52148 $abc$38833$n4593
.sym 52149 $abc$38833$n4632_1
.sym 52151 $abc$38833$n4617
.sym 52153 basesoc_uart_phy_storage[25]
.sym 52159 $abc$38833$n84
.sym 52160 VexRiscv._zz_79_[15]
.sym 52161 $abc$38833$n96
.sym 52162 $abc$38833$n2160
.sym 52163 VexRiscv._zz_162_[3]
.sym 52164 $abc$38833$n4892_1
.sym 52166 basesoc_timer0_load_storage[26]
.sym 52167 basesoc_dat_w[1]
.sym 52168 $abc$38833$n2158
.sym 52170 $abc$38833$n7
.sym 52171 VexRiscv._zz_194_[7]
.sym 52176 VexRiscv._zz_194_[25]
.sym 52179 VexRiscv._zz_194_[19]
.sym 52181 $abc$38833$n2162
.sym 52188 VexRiscv._zz_195_[32]
.sym 52190 VexRiscv._zz_195_[18]
.sym 52192 VexRiscv._zz_194_[10]
.sym 52195 VexRiscv._zz_195_[10]
.sym 52196 VexRiscv._zz_195_[32]
.sym 52197 VexRiscv._zz_195_[12]
.sym 52198 VexRiscv._zz_194_[23]
.sym 52203 VexRiscv._zz_195_[23]
.sym 52207 VexRiscv._zz_194_[12]
.sym 52213 basesoc_timer0_value[27]
.sym 52215 $abc$38833$n2322
.sym 52216 VexRiscv._zz_194_[18]
.sym 52221 VexRiscv._zz_194_[10]
.sym 52222 VexRiscv._zz_195_[32]
.sym 52224 VexRiscv._zz_195_[10]
.sym 52228 VexRiscv._zz_195_[32]
.sym 52229 VexRiscv._zz_194_[12]
.sym 52230 VexRiscv._zz_195_[12]
.sym 52247 basesoc_timer0_value[27]
.sym 52251 VexRiscv._zz_195_[32]
.sym 52252 VexRiscv._zz_195_[23]
.sym 52253 VexRiscv._zz_194_[23]
.sym 52257 VexRiscv._zz_195_[18]
.sym 52258 VexRiscv._zz_194_[18]
.sym 52260 VexRiscv._zz_195_[32]
.sym 52267 $abc$38833$n2322
.sym 52268 por_clk
.sym 52269 sys_rst_$glb_sr
.sym 52270 VexRiscv._zz_194_[11]
.sym 52271 VexRiscv._zz_194_[13]
.sym 52272 VexRiscv._zz_194_[19]
.sym 52273 $abc$38833$n4599
.sym 52274 VexRiscv._zz_194_[18]
.sym 52275 VexRiscv._zz_194_[24]
.sym 52276 VexRiscv._zz_194_[7]
.sym 52277 $abc$38833$n4614_1
.sym 52283 basesoc_uart_phy_storage[19]
.sym 52284 basesoc_uart_phy_storage[23]
.sym 52285 VexRiscv.decode_to_execute_RS2[26]
.sym 52287 VexRiscv._zz_199_[29]
.sym 52289 basesoc_uart_eventmanager_status_w[0]
.sym 52290 basesoc_uart_phy_rx_busy
.sym 52292 basesoc_timer0_value_status[27]
.sym 52294 VexRiscv._zz_188_
.sym 52296 basesoc_ctrl_storage[13]
.sym 52297 $abc$38833$n13
.sym 52300 basesoc_vexriscv_dbus_cyc
.sym 52301 $abc$38833$n2326
.sym 52304 $abc$38833$n66
.sym 52314 VexRiscv._zz_194_[31]
.sym 52317 basesoc_ctrl_reset_reset_r
.sym 52322 $abc$38833$n2129
.sym 52323 VexRiscv._zz_194_[15]
.sym 52324 VexRiscv._zz_194_[32]
.sym 52325 VexRiscv._zz_194_[14]
.sym 52333 VexRiscv._zz_311_
.sym 52334 VexRiscv._zz_194_[8]
.sym 52340 basesoc_dat_w[5]
.sym 52341 VexRiscv._zz_194_[7]
.sym 52350 VexRiscv._zz_194_[15]
.sym 52352 VexRiscv._zz_194_[14]
.sym 52353 VexRiscv._zz_311_
.sym 52365 basesoc_ctrl_reset_reset_r
.sym 52368 VexRiscv._zz_311_
.sym 52369 VexRiscv._zz_194_[8]
.sym 52371 VexRiscv._zz_194_[7]
.sym 52377 basesoc_dat_w[5]
.sym 52387 VexRiscv._zz_311_
.sym 52388 VexRiscv._zz_194_[31]
.sym 52389 VexRiscv._zz_194_[32]
.sym 52390 $abc$38833$n2129
.sym 52391 por_clk
.sym 52392 sys_rst_$glb_sr
.sym 52394 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 52395 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 52406 VexRiscv._zz_194_[7]
.sym 52408 $abc$38833$n2129
.sym 52411 basesoc_uart_eventmanager_status_w[0]
.sym 52413 basesoc_ctrl_reset_reset_r
.sym 52414 $abc$38833$n4615
.sym 52435 $abc$38833$n4602_1
.sym 52437 $abc$38833$n4651
.sym 52438 VexRiscv._zz_319_
.sym 52441 $abc$38833$n4653
.sym 52445 VexRiscv._zz_194_[31]
.sym 52446 sys_rst
.sym 52447 basesoc_dat_w[1]
.sym 52449 VexRiscv._zz_311_
.sym 52451 $abc$38833$n4650_1
.sym 52454 $abc$38833$n4654_1
.sym 52455 VexRiscv._zz_194_[30]
.sym 52464 $abc$38833$n4603
.sym 52473 VexRiscv._zz_194_[30]
.sym 52474 VexRiscv._zz_194_[31]
.sym 52476 VexRiscv._zz_311_
.sym 52485 $abc$38833$n4653
.sym 52486 $abc$38833$n4654_1
.sym 52488 VexRiscv._zz_319_
.sym 52497 $abc$38833$n4651
.sym 52498 VexRiscv._zz_319_
.sym 52499 $abc$38833$n4650_1
.sym 52504 $abc$38833$n4602_1
.sym 52505 VexRiscv._zz_319_
.sym 52506 $abc$38833$n4603
.sym 52509 sys_rst
.sym 52512 basesoc_dat_w[1]
.sym 52514 por_clk
.sym 52515 $abc$38833$n149_$glb_sr
.sym 52518 $abc$38833$n102
.sym 52520 $abc$38833$n2457
.sym 52531 $PACKER_GND_NET
.sym 52533 $abc$38833$n3503
.sym 52536 $abc$38833$n3506
.sym 52538 $abc$38833$n5866
.sym 52539 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 52564 $abc$38833$n13
.sym 52568 $abc$38833$n2129
.sym 52622 $abc$38833$n13
.sym 52636 $abc$38833$n2129
.sym 52637 por_clk
.sym 52651 basesoc_uart_tx_fifo_produce[0]
.sym 52653 basesoc_uart_tx_fifo_produce[1]
.sym 52665 $abc$38833$n2162
.sym 52713 sys_rst
.sym 52726 sys_rst
.sym 52740 VexRiscv.lastStagePc[13]
.sym 52744 VexRiscv.lastStagePc[6]
.sym 52758 $abc$38833$n5837_1
.sym 52760 $abc$38833$n4191_1
.sym 52762 VexRiscv._zz_194_[12]
.sym 52763 $abc$38833$n3600_1
.sym 52769 array_muxed0[1]
.sym 52785 $abc$38833$n147
.sym 52789 slave_sel_r[1]
.sym 52795 $abc$38833$n6132_1
.sym 52797 spiflash_bus_dat_r[8]
.sym 52827 $abc$38833$n6132_1
.sym 52828 spiflash_bus_dat_r[8]
.sym 52829 slave_sel_r[1]
.sym 52861 por_clk
.sym 52862 $abc$38833$n147
.sym 52870 $abc$38833$n4348_1
.sym 52871 VexRiscv.CsrPlugin_mepc[5]
.sym 52873 VexRiscv.CsrPlugin_mepc[4]
.sym 52878 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 52879 spiflash_bus_dat_r[25]
.sym 52880 $abc$38833$n6144_1
.sym 52881 $abc$38833$n2349
.sym 52882 $abc$38833$n6148_1
.sym 52885 $abc$38833$n147
.sym 52886 array_muxed0[1]
.sym 52887 $abc$38833$n5297
.sym 52888 spiflash_bus_dat_r[18]
.sym 52889 spiflash_bus_dat_r[26]
.sym 52890 spiflash_bus_dat_r[16]
.sym 52897 VexRiscv.CsrPlugin_mepc[13]
.sym 52908 $abc$38833$n4324_1
.sym 52909 VexRiscv._zz_170_[0]
.sym 52910 $abc$38833$n149
.sym 52911 $abc$38833$n4350
.sym 52916 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 52917 VexRiscv._zz_151_[7]
.sym 52919 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 52921 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 52922 VexRiscv.CsrPlugin_mepc[5]
.sym 52923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 52924 VexRiscv._zz_151_[4]
.sym 52929 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 52930 VexRiscv._zz_170_[0]
.sym 52933 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 52948 $abc$38833$n3953
.sym 52952 $abc$38833$n2479
.sym 52953 $abc$38833$n4197_1
.sym 52954 VexRiscv._zz_200_[12]
.sym 52963 $abc$38833$n4191_1
.sym 52964 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 52965 $abc$38833$n4324_1
.sym 52969 $abc$38833$n4331_1
.sym 52970 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 52983 $abc$38833$n2479
.sym 52986 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 52989 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 52990 $abc$38833$n4191_1
.sym 52991 $abc$38833$n4197_1
.sym 52992 VexRiscv._zz_200_[12]
.sym 53001 $abc$38833$n4331_1
.sym 53002 $abc$38833$n4324_1
.sym 53003 $abc$38833$n3953
.sym 53004 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 53024 por_clk
.sym 53025 VexRiscv.reset_$glb_sr
.sym 53026 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 53027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 53028 $abc$38833$n4362
.sym 53029 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 53030 $abc$38833$n4340
.sym 53031 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 53032 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 53033 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 53036 $abc$38833$n151
.sym 53038 $abc$38833$n2479
.sym 53039 VexRiscv.CsrPlugin_mepc[4]
.sym 53040 spiflash_bus_dat_r[15]
.sym 53041 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 53044 array_muxed0[12]
.sym 53046 $abc$38833$n2399
.sym 53047 spiflash_miso1
.sym 53048 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 53051 $abc$38833$n4340
.sym 53052 $abc$38833$n151
.sym 53054 $abc$38833$n4200_1
.sym 53055 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 53056 $abc$38833$n3998
.sym 53057 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 53059 $abc$38833$n3916_1
.sym 53060 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 53061 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 53067 $abc$38833$n4201_1
.sym 53068 $abc$38833$n4472_1
.sym 53069 $abc$38833$n2468
.sym 53070 $abc$38833$n4197_1
.sym 53071 VexRiscv._zz_170_[1]
.sym 53073 $abc$38833$n4200_1
.sym 53075 $abc$38833$n4191_1
.sym 53076 VexRiscv._zz_170_[0]
.sym 53077 VexRiscv._zz_151_[5]
.sym 53078 $abc$38833$n4440
.sym 53079 VexRiscv._zz_170_[1]
.sym 53080 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 53081 VexRiscv.CsrPlugin_mepc[4]
.sym 53083 $abc$38833$n4203_1
.sym 53084 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 53085 $abc$38833$n151
.sym 53086 VexRiscv.CsrPlugin_mtval[4]
.sym 53087 VexRiscv._zz_200_[4]
.sym 53089 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 53090 VexRiscv._zz_151_[4]
.sym 53092 $abc$38833$n4175_1
.sym 53093 $abc$38833$n4439
.sym 53094 $abc$38833$n4178_1
.sym 53095 VexRiscv._zz_170_[0]
.sym 53096 $abc$38833$n4473
.sym 53097 VexRiscv._zz_192_
.sym 53098 VexRiscv._zz_200_[7]
.sym 53100 VexRiscv._zz_200_[4]
.sym 53101 VexRiscv.CsrPlugin_mtval[4]
.sym 53102 $abc$38833$n4178_1
.sym 53103 $abc$38833$n4191_1
.sym 53106 $abc$38833$n4439
.sym 53107 $abc$38833$n4440
.sym 53112 VexRiscv._zz_170_[0]
.sym 53113 VexRiscv._zz_170_[1]
.sym 53114 $abc$38833$n4203_1
.sym 53115 VexRiscv._zz_151_[5]
.sym 53120 $abc$38833$n4472_1
.sym 53121 $abc$38833$n4473
.sym 53124 VexRiscv._zz_200_[7]
.sym 53125 $abc$38833$n4191_1
.sym 53126 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 53127 $abc$38833$n4197_1
.sym 53130 VexRiscv._zz_192_
.sym 53131 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 53132 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 53133 $abc$38833$n151
.sym 53136 $abc$38833$n4201_1
.sym 53138 $abc$38833$n4175_1
.sym 53139 VexRiscv.CsrPlugin_mepc[4]
.sym 53142 VexRiscv._zz_151_[4]
.sym 53143 VexRiscv._zz_170_[1]
.sym 53144 VexRiscv._zz_170_[0]
.sym 53145 $abc$38833$n4200_1
.sym 53146 $abc$38833$n2468
.sym 53147 por_clk
.sym 53149 VexRiscv._zz_41_[6]
.sym 53150 $abc$38833$n3998
.sym 53151 VexRiscv._zz_41_[23]
.sym 53152 VexRiscv._zz_41_[13]
.sym 53153 VexRiscv._zz_36_[23]
.sym 53154 $abc$38833$n4153_1
.sym 53155 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 53156 VexRiscv._zz_41_[21]
.sym 53160 $abc$38833$n5977_1
.sym 53161 VexRiscv.CsrPlugin_mepc[31]
.sym 53162 array_muxed0[8]
.sym 53163 VexRiscv.lastStagePc[11]
.sym 53164 $abc$38833$n4197_1
.sym 53165 $abc$38833$n4041_1
.sym 53166 VexRiscv.CsrPlugin_mie_MSIE
.sym 53167 array_muxed1[30]
.sym 53168 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 53169 array_muxed0[7]
.sym 53170 VexRiscv.CsrPlugin_mtval[13]
.sym 53171 VexRiscv._zz_334_
.sym 53173 VexRiscv._zz_199_[5]
.sym 53174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 53175 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 53176 VexRiscv._zz_32_[0]
.sym 53177 $abc$38833$n4340
.sym 53178 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 53179 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 53180 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 53181 $abc$38833$n3952_1
.sym 53182 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 53183 VexRiscv.CsrPlugin_mepc[13]
.sym 53184 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 53190 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 53191 $abc$38833$n151
.sym 53192 $abc$38833$n2482
.sym 53193 VexRiscv._zz_192_
.sym 53194 $abc$38833$n4157_1
.sym 53195 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 53197 VexRiscv._zz_152_
.sym 53199 $abc$38833$n151
.sym 53200 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 53201 VexRiscv._zz_192_
.sym 53206 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 53207 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 53208 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 53210 $abc$38833$n3953
.sym 53211 VexRiscv._zz_190_
.sym 53212 VexRiscv._zz_285_[0]
.sym 53213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 53214 VexRiscv.CsrPlugin_mepc[11]
.sym 53215 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 53217 VexRiscv._zz_32_[1]
.sym 53218 $abc$38833$n3950
.sym 53219 $abc$38833$n3916_1
.sym 53220 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 53221 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 53224 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 53229 $abc$38833$n3950
.sym 53230 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 53231 VexRiscv.CsrPlugin_mepc[11]
.sym 53232 $abc$38833$n3953
.sym 53235 $abc$38833$n151
.sym 53236 VexRiscv._zz_190_
.sym 53237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 53238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 53241 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 53242 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 53243 $abc$38833$n151
.sym 53244 VexRiscv._zz_192_
.sym 53247 VexRiscv._zz_32_[1]
.sym 53249 VexRiscv._zz_285_[0]
.sym 53250 VexRiscv._zz_152_
.sym 53253 VexRiscv._zz_152_
.sym 53254 $abc$38833$n4157_1
.sym 53255 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 53256 $abc$38833$n3916_1
.sym 53262 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 53265 VexRiscv._zz_192_
.sym 53266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 53267 $abc$38833$n151
.sym 53268 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 53269 $abc$38833$n2482
.sym 53270 por_clk
.sym 53273 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 53274 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 53275 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 53276 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 53277 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 53278 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 53279 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 53283 VexRiscv._zz_194_[11]
.sym 53284 VexRiscv._zz_170_[1]
.sym 53285 $abc$38833$n3953
.sym 53286 $abc$38833$n3950
.sym 53287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53288 VexRiscv._zz_321_[3]
.sym 53289 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 53290 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 53292 $abc$38833$n2482
.sym 53294 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 53295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53296 VexRiscv.CsrPlugin_mepc[29]
.sym 53297 VexRiscv._zz_151_[6]
.sym 53299 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 53300 $abc$38833$n3916_1
.sym 53302 $abc$38833$n3739_1
.sym 53303 $abc$38833$n149
.sym 53304 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 53305 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 53306 VexRiscv._zz_41_[21]
.sym 53307 $abc$38833$n149
.sym 53314 VexRiscv.memory_arbitration_isValid
.sym 53315 $abc$38833$n3999
.sym 53317 $abc$38833$n6045_1
.sym 53318 $abc$38833$n5580
.sym 53319 $abc$38833$n3951
.sym 53320 $abc$38833$n3954
.sym 53322 VexRiscv.execute_to_memory_BRANCH_DO
.sym 53323 VexRiscv._zz_10_[0]
.sym 53325 VexRiscv._zz_36_[23]
.sym 53326 $abc$38833$n5955_1
.sym 53327 VexRiscv._zz_192_
.sym 53328 $abc$38833$n3998
.sym 53330 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 53331 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 53334 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 53336 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 53338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 53340 $abc$38833$n5837_1
.sym 53341 $abc$38833$n3952_1
.sym 53342 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 53346 $abc$38833$n3998
.sym 53347 $abc$38833$n3954
.sym 53348 $abc$38833$n3999
.sym 53349 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 53352 VexRiscv._zz_192_
.sym 53353 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 53354 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 53358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 53359 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 53360 $abc$38833$n3951
.sym 53361 $abc$38833$n3952_1
.sym 53365 $abc$38833$n6045_1
.sym 53366 VexRiscv._zz_36_[23]
.sym 53367 $abc$38833$n5955_1
.sym 53370 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 53371 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 53372 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 53378 VexRiscv.memory_arbitration_isValid
.sym 53379 VexRiscv.execute_to_memory_BRANCH_DO
.sym 53383 $abc$38833$n5580
.sym 53384 $abc$38833$n5837_1
.sym 53385 VexRiscv._zz_36_[23]
.sym 53388 VexRiscv._zz_10_[0]
.sym 53392 $abc$38833$n2420_$glb_ce
.sym 53393 por_clk
.sym 53395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 53396 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 53397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 53398 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 53399 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 53400 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 53401 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 53402 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 53405 VexRiscv._zz_194_[13]
.sym 53406 array_muxed0[1]
.sym 53407 $abc$38833$n4178_1
.sym 53408 VexRiscv._zz_170_[1]
.sym 53409 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 53410 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 53411 $abc$38833$n151
.sym 53412 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 53413 $abc$38833$n5846_1
.sym 53414 $abc$38833$n5705_1
.sym 53415 basesoc_vexriscv_ibus_adr[6]
.sym 53416 $abc$38833$n2482
.sym 53417 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 53418 VexRiscv.execute_to_memory_BRANCH_DO
.sym 53419 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 53420 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 53421 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 53422 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 53423 $abc$38833$n4057_1
.sym 53424 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 53425 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 53426 VexRiscv._zz_151_[4]
.sym 53427 $abc$38833$n4157
.sym 53428 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 53429 $abc$38833$n4169
.sym 53430 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 53436 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 53438 $abc$38833$n3950
.sym 53439 VexRiscv.CsrPlugin_mepc[31]
.sym 53440 $abc$38833$n4042_1
.sym 53441 VexRiscv._zz_32_[1]
.sym 53442 VexRiscv._zz_152_
.sym 53443 $abc$38833$n4041_1
.sym 53444 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 53445 VexRiscv._zz_199_[5]
.sym 53446 $abc$38833$n4163_1
.sym 53447 $abc$38833$n3951
.sym 53448 $abc$38833$n3953
.sym 53449 VexRiscv.CsrPlugin_mepc[14]
.sym 53451 $abc$38833$n3954
.sym 53452 $abc$38833$n4043_1
.sym 53453 VexRiscv.CsrPlugin_mtval[14]
.sym 53454 $abc$38833$n4178_1
.sym 53455 VexRiscv._zz_285_[3]
.sym 53456 $abc$38833$n3312
.sym 53457 $abc$38833$n3952_1
.sym 53459 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 53460 $abc$38833$n3916_1
.sym 53461 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 53462 $abc$38833$n3739_1
.sym 53463 $abc$38833$n2433
.sym 53464 $abc$38833$n4175_1
.sym 53465 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 53466 VexRiscv._zz_41_[5]
.sym 53469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 53470 $abc$38833$n3952_1
.sym 53471 $abc$38833$n3951
.sym 53472 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 53475 VexRiscv._zz_32_[1]
.sym 53477 VexRiscv._zz_285_[3]
.sym 53478 VexRiscv._zz_152_
.sym 53481 VexRiscv._zz_152_
.sym 53482 $abc$38833$n3916_1
.sym 53483 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 53484 $abc$38833$n4163_1
.sym 53487 VexRiscv._zz_41_[5]
.sym 53489 $abc$38833$n3916_1
.sym 53490 VexRiscv._zz_199_[5]
.sym 53493 $abc$38833$n4043_1
.sym 53495 $abc$38833$n3954
.sym 53496 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 53499 $abc$38833$n3953
.sym 53500 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 53501 VexRiscv.CsrPlugin_mepc[31]
.sym 53502 $abc$38833$n3950
.sym 53505 VexRiscv.CsrPlugin_mepc[14]
.sym 53506 $abc$38833$n4175_1
.sym 53507 $abc$38833$n4178_1
.sym 53508 VexRiscv.CsrPlugin_mtval[14]
.sym 53511 $abc$38833$n3739_1
.sym 53512 $abc$38833$n3312
.sym 53513 $abc$38833$n4041_1
.sym 53514 $abc$38833$n4042_1
.sym 53515 $abc$38833$n2433
.sym 53516 por_clk
.sym 53517 VexRiscv.reset_$glb_sr
.sym 53518 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 53519 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 53520 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 53521 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 53522 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 53523 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 53524 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 53525 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 53527 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 53531 VexRiscv._zz_335_
.sym 53532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53533 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 53534 VexRiscv._zz_151_[3]
.sym 53535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53536 grant
.sym 53538 $abc$38833$n3623_1
.sym 53539 $abc$38833$n3954
.sym 53540 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 53542 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 53543 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 53544 $abc$38833$n4196
.sym 53545 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 53546 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 53547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 53548 $abc$38833$n3608_1
.sym 53549 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 53550 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 53551 $abc$38833$n4200_1
.sym 53552 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 53553 VexRiscv._zz_41_[1]
.sym 53560 $abc$38833$n3954
.sym 53561 $abc$38833$n2433
.sym 53562 VexRiscv._zz_41_[16]
.sym 53564 $abc$38833$n4069_1
.sym 53565 $abc$38833$n3333
.sym 53566 $abc$38833$n3324
.sym 53568 VexRiscv.CsrPlugin_mepc[29]
.sym 53569 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 53570 $abc$38833$n3954
.sym 53571 $abc$38833$n4070
.sym 53572 $abc$38833$n3916_1
.sym 53573 $abc$38833$n4071
.sym 53574 $abc$38833$n4059
.sym 53575 VexRiscv._zz_199_[16]
.sym 53576 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 53577 $abc$38833$n3739_1
.sym 53579 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 53580 $abc$38833$n3953
.sym 53581 $abc$38833$n3950
.sym 53582 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 53583 $abc$38833$n4057_1
.sym 53584 $abc$38833$n4058
.sym 53585 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 53587 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 53588 $abc$38833$n3952_1
.sym 53589 $abc$38833$n3951
.sym 53590 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 53592 $abc$38833$n3739_1
.sym 53593 $abc$38833$n4069_1
.sym 53594 $abc$38833$n3333
.sym 53595 $abc$38833$n4070
.sym 53598 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 53599 $abc$38833$n4059
.sym 53600 $abc$38833$n3954
.sym 53604 $abc$38833$n4058
.sym 53605 $abc$38833$n3324
.sym 53606 $abc$38833$n3739_1
.sym 53607 $abc$38833$n4057_1
.sym 53611 $abc$38833$n3916_1
.sym 53612 VexRiscv._zz_41_[16]
.sym 53613 VexRiscv._zz_199_[16]
.sym 53616 $abc$38833$n3954
.sym 53617 $abc$38833$n4071
.sym 53619 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 53622 $abc$38833$n3953
.sym 53623 $abc$38833$n3950
.sym 53624 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 53625 VexRiscv.CsrPlugin_mepc[29]
.sym 53628 $abc$38833$n3952_1
.sym 53629 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 53630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 53631 $abc$38833$n3951
.sym 53634 $abc$38833$n3951
.sym 53635 $abc$38833$n3952_1
.sym 53636 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 53637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 53638 $abc$38833$n2433
.sym 53639 por_clk
.sym 53640 VexRiscv.reset_$glb_sr
.sym 53641 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 53642 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 53643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 53644 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 53645 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 53646 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 53647 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 53648 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 53653 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53654 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 53655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 53656 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 53657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53658 $abc$38833$n2482
.sym 53659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 53660 array_muxed0[11]
.sym 53661 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 53664 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 53665 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 53666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 53667 $abc$38833$n3601_1
.sym 53668 $abc$38833$n7488
.sym 53669 $abc$38833$n4340
.sym 53670 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 53671 $abc$38833$n4190
.sym 53672 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 53673 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 53674 $abc$38833$n3952_1
.sym 53675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 53676 VexRiscv._zz_199_[5]
.sym 53682 VexRiscv._zz_321_[3]
.sym 53684 VexRiscv._zz_321_[12]
.sym 53685 $abc$38833$n4181
.sym 53686 VexRiscv._zz_192_
.sym 53687 $abc$38833$n4184
.sym 53688 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 53689 $abc$38833$n151
.sym 53690 VexRiscv._zz_321_[13]
.sym 53693 $abc$38833$n3601_1
.sym 53696 VexRiscv._zz_321_[7]
.sym 53697 $abc$38833$n4187
.sym 53698 VexRiscv._zz_321_[11]
.sym 53699 $abc$38833$n4157
.sym 53701 $abc$38833$n4169
.sym 53705 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 53708 $abc$38833$n3608_1
.sym 53713 $abc$38833$n149
.sym 53715 $abc$38833$n149
.sym 53716 $abc$38833$n4184
.sym 53717 VexRiscv._zz_321_[12]
.sym 53722 VexRiscv._zz_321_[3]
.sym 53727 $abc$38833$n149
.sym 53728 VexRiscv._zz_321_[13]
.sym 53729 $abc$38833$n4187
.sym 53734 VexRiscv._zz_321_[3]
.sym 53735 $abc$38833$n4157
.sym 53736 $abc$38833$n149
.sym 53741 $abc$38833$n3601_1
.sym 53742 $abc$38833$n3608_1
.sym 53745 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 53746 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 53747 $abc$38833$n151
.sym 53748 VexRiscv._zz_192_
.sym 53751 $abc$38833$n149
.sym 53752 VexRiscv._zz_321_[7]
.sym 53754 $abc$38833$n4169
.sym 53758 VexRiscv._zz_321_[11]
.sym 53759 $abc$38833$n4181
.sym 53760 $abc$38833$n149
.sym 53761 $abc$38833$n2457_$glb_ce
.sym 53762 por_clk
.sym 53764 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 53765 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 53766 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 53767 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 53768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 53769 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 53770 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 53771 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 53772 $abc$38833$n3600_1
.sym 53773 $abc$38833$n4178
.sym 53774 VexRiscv._zz_194_[12]
.sym 53777 VexRiscv._zz_190_
.sym 53778 VexRiscv.execute_arbitration_isValid
.sym 53779 $abc$38833$n2482
.sym 53780 $abc$38833$n2479
.sym 53781 VexRiscv._zz_41_[5]
.sym 53782 VexRiscv._zz_287_[3]
.sym 53783 basesoc_vexriscv_ibus_adr[11]
.sym 53784 VexRiscv._zz_321_[7]
.sym 53785 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 53786 VexRiscv._zz_286_[2]
.sym 53787 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 53789 $abc$38833$n3916_1
.sym 53790 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 53791 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 53792 VexRiscv.CsrPlugin_mepc[29]
.sym 53793 VexRiscv._zz_321_[0]
.sym 53794 $abc$38833$n7495
.sym 53795 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 53796 VexRiscv._zz_151_[6]
.sym 53797 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 53798 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 53799 $abc$38833$n149
.sym 53807 VexRiscv._zz_321_[17]
.sym 53813 VexRiscv._zz_321_[11]
.sym 53814 $abc$38833$n4199
.sym 53815 VexRiscv._zz_321_[12]
.sym 53816 $abc$38833$n4196
.sym 53822 $abc$38833$n4193
.sym 53823 VexRiscv._zz_321_[14]
.sym 53824 $abc$38833$n149
.sym 53830 VexRiscv._zz_321_[15]
.sym 53831 $abc$38833$n4190
.sym 53832 VexRiscv._zz_321_[7]
.sym 53834 VexRiscv._zz_321_[16]
.sym 53836 VexRiscv._zz_321_[17]
.sym 53839 $abc$38833$n4190
.sym 53840 VexRiscv._zz_321_[14]
.sym 53841 $abc$38833$n149
.sym 53845 $abc$38833$n4196
.sym 53846 $abc$38833$n149
.sym 53847 VexRiscv._zz_321_[16]
.sym 53851 $abc$38833$n149
.sym 53852 VexRiscv._zz_321_[15]
.sym 53853 $abc$38833$n4193
.sym 53856 VexRiscv._zz_321_[12]
.sym 53862 VexRiscv._zz_321_[7]
.sym 53869 VexRiscv._zz_321_[17]
.sym 53870 $abc$38833$n149
.sym 53871 $abc$38833$n4199
.sym 53877 VexRiscv._zz_321_[11]
.sym 53883 VexRiscv._zz_321_[17]
.sym 53884 $abc$38833$n2457_$glb_ce
.sym 53885 por_clk
.sym 53887 $abc$38833$n7489
.sym 53888 $abc$38833$n7495
.sym 53889 VexRiscv.CsrPlugin_mtval[2]
.sym 53890 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 53891 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 53892 $abc$38833$n5704
.sym 53893 VexRiscv.CsrPlugin_mtval[1]
.sym 53894 VexRiscv.CsrPlugin_mtval[22]
.sym 53896 $abc$38833$n4202
.sym 53899 VexRiscv._zz_287_[4]
.sym 53900 $abc$38833$n4199
.sym 53901 $abc$38833$n3768
.sym 53902 VexRiscv.decode_to_execute_IS_MUL
.sym 53903 VexRiscv._zz_321_[22]
.sym 53904 VexRiscv._zz_135_[21]
.sym 53905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 53906 VexRiscv._zz_321_[20]
.sym 53907 $abc$38833$n3624_1
.sym 53908 $abc$38833$n4178_1
.sym 53909 $abc$38833$n4175_1
.sym 53910 VexRiscv._zz_199_[31]
.sym 53912 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 53913 VexRiscv._zz_170_[0]
.sym 53914 VexRiscv._zz_199_[10]
.sym 53915 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 53916 $abc$38833$n7478
.sym 53917 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 53918 VexRiscv._zz_151_[4]
.sym 53920 VexRiscv._zz_41_[28]
.sym 53921 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 53922 VexRiscv._zz_170_[0]
.sym 53929 $abc$38833$n4384_1
.sym 53930 VexRiscv.CsrPlugin_mepc[22]
.sym 53932 $abc$38833$n4263_1
.sym 53934 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 53937 $abc$38833$n4191_1
.sym 53938 VexRiscv.lastStagePc[22]
.sym 53940 VexRiscv.CsrPlugin_mepc[31]
.sym 53941 $abc$38833$n4340
.sym 53943 VexRiscv._zz_321_[28]
.sym 53944 VexRiscv._zz_199_[15]
.sym 53945 VexRiscv._zz_200_[22]
.sym 53946 $abc$38833$n4175_1
.sym 53947 $abc$38833$n4178_1
.sym 53948 VexRiscv.CsrPlugin_mtval[31]
.sym 53949 $abc$38833$n3916_1
.sym 53950 VexRiscv._zz_321_[25]
.sym 53953 $abc$38833$n2479
.sym 53954 VexRiscv.CsrPlugin_mepc[22]
.sym 53957 VexRiscv._zz_41_[15]
.sym 53959 VexRiscv.CsrPlugin_mtval[22]
.sym 53961 VexRiscv._zz_321_[28]
.sym 53967 VexRiscv.lastStagePc[22]
.sym 53968 $abc$38833$n2479
.sym 53970 VexRiscv.CsrPlugin_mepc[22]
.sym 53973 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 53974 $abc$38833$n4384_1
.sym 53975 $abc$38833$n4340
.sym 53982 VexRiscv._zz_321_[25]
.sym 53985 VexRiscv.CsrPlugin_mtval[22]
.sym 53986 VexRiscv._zz_200_[22]
.sym 53987 $abc$38833$n4191_1
.sym 53988 $abc$38833$n4178_1
.sym 53991 VexRiscv.CsrPlugin_mepc[31]
.sym 53992 VexRiscv.CsrPlugin_mtval[31]
.sym 53993 $abc$38833$n4178_1
.sym 53994 $abc$38833$n4175_1
.sym 53997 VexRiscv._zz_199_[15]
.sym 53999 VexRiscv._zz_41_[15]
.sym 54000 $abc$38833$n3916_1
.sym 54004 $abc$38833$n4263_1
.sym 54005 VexRiscv.CsrPlugin_mepc[22]
.sym 54006 $abc$38833$n4175_1
.sym 54008 por_clk
.sym 54010 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 54011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 54012 $abc$38833$n5636
.sym 54013 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 54014 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 54015 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 54016 VexRiscv._zz_36_[4]
.sym 54017 $abc$38833$n5625_1
.sym 54018 spiflash_i
.sym 54019 array_muxed0[10]
.sym 54021 $abc$38833$n5837_1
.sym 54022 $abc$38833$n4883
.sym 54023 $abc$38833$n6045_1
.sym 54024 $abc$38833$n3764
.sym 54025 $abc$38833$n5580
.sym 54027 VexRiscv._zz_287_[3]
.sym 54028 basesoc_vexriscv_dbus_adr[15]
.sym 54030 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 54031 $abc$38833$n3766
.sym 54032 $abc$38833$n3953
.sym 54033 basesoc_vexriscv_dbus_adr[28]
.sym 54034 $abc$38833$n5562_1
.sym 54035 VexRiscv._zz_286_[0]
.sym 54036 VexRiscv._zz_199_[9]
.sym 54037 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 54038 VexRiscv._zz_129_[6]
.sym 54039 $abc$38833$n4200_1
.sym 54040 VexRiscv.CsrPlugin_hadException
.sym 54042 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54043 VexRiscv._zz_199_[6]
.sym 54044 VexRiscv._zz_195_[11]
.sym 54045 VexRiscv._zz_129_[2]
.sym 54051 $abc$38833$n5646_1
.sym 54052 $abc$38833$n5562_1
.sym 54053 $abc$38833$n4203_1
.sym 54056 VexRiscv._zz_170_[1]
.sym 54057 $abc$38833$n4596_1
.sym 54058 $abc$38833$n5639
.sym 54059 $abc$38833$n4292_1
.sym 54060 $abc$38833$n5651
.sym 54061 $abc$38833$n5650_1
.sym 54062 $abc$38833$n4597
.sym 54063 $abc$38833$n5635
.sym 54064 $abc$38833$n4291_1
.sym 54065 $abc$38833$n4206_1
.sym 54066 $abc$38833$n4262_1
.sym 54067 VexRiscv._zz_151_[11]
.sym 54068 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54069 $abc$38833$n5636
.sym 54070 VexRiscv._zz_319_
.sym 54073 VexRiscv._zz_170_[0]
.sym 54074 $abc$38833$n3634_1
.sym 54075 VexRiscv._zz_151_[22]
.sym 54076 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 54078 $abc$38833$n3624_1
.sym 54080 VexRiscv._zz_288_[11]
.sym 54081 $abc$38833$n5565_1
.sym 54082 $abc$38833$n5625_1
.sym 54085 $abc$38833$n4292_1
.sym 54086 $abc$38833$n4291_1
.sym 54091 $abc$38833$n4596_1
.sym 54092 VexRiscv._zz_319_
.sym 54093 $abc$38833$n4597
.sym 54096 $abc$38833$n5651
.sym 54097 $abc$38833$n5565_1
.sym 54098 $abc$38833$n5625_1
.sym 54099 $abc$38833$n3634_1
.sym 54103 VexRiscv._zz_288_[11]
.sym 54104 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54105 VexRiscv._zz_151_[11]
.sym 54108 $abc$38833$n5636
.sym 54109 $abc$38833$n5562_1
.sym 54110 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 54111 $abc$38833$n3634_1
.sym 54114 $abc$38833$n5639
.sym 54115 $abc$38833$n3624_1
.sym 54116 $abc$38833$n5635
.sym 54117 $abc$38833$n4203_1
.sym 54120 VexRiscv._zz_170_[0]
.sym 54121 VexRiscv._zz_170_[1]
.sym 54122 $abc$38833$n4262_1
.sym 54123 VexRiscv._zz_151_[22]
.sym 54126 $abc$38833$n5650_1
.sym 54127 $abc$38833$n5646_1
.sym 54128 $abc$38833$n4206_1
.sym 54129 $abc$38833$n3624_1
.sym 54131 por_clk
.sym 54132 $abc$38833$n149_$glb_sr
.sym 54133 VexRiscv._zz_129_[6]
.sym 54134 $abc$38833$n4871
.sym 54135 VexRiscv._zz_129_[4]
.sym 54136 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 54137 $abc$38833$n5647
.sym 54138 $abc$38833$n5614
.sym 54139 VexRiscv._zz_129_[5]
.sym 54140 VexRiscv._zz_199_[4]
.sym 54141 $abc$38833$n4191_1
.sym 54143 basesoc_vexriscv_dbus_cyc
.sym 54144 $abc$38833$n3800
.sym 54145 $abc$38833$n4290_1
.sym 54146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 54147 VexRiscv._zz_286_[7]
.sym 54148 basesoc_vexriscv_ibus_adr[12]
.sym 54149 VexRiscv._zz_286_[9]
.sym 54150 $abc$38833$n5604_1
.sym 54151 $abc$38833$n4191_1
.sym 54152 VexRiscv.decode_to_execute_RS2[8]
.sym 54153 $abc$38833$n4176_1
.sym 54154 VexRiscv.decode_to_execute_RS2[22]
.sym 54155 $abc$38833$n4292_1
.sym 54156 $abc$38833$n5651
.sym 54157 VexRiscv._zz_285_[3]
.sym 54158 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 54159 $abc$38833$n5955_1
.sym 54160 VexRiscv._zz_311_
.sym 54161 VexRiscv._zz_41_[15]
.sym 54162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54163 VexRiscv._zz_41_[9]
.sym 54164 VexRiscv._zz_36_[5]
.sym 54165 VexRiscv._zz_151_[21]
.sym 54167 VexRiscv._zz_41_[20]
.sym 54168 $abc$38833$n7488
.sym 54177 $abc$38833$n5955_1
.sym 54179 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54180 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 54181 VexRiscv._zz_311_
.sym 54182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 54183 VexRiscv._zz_194_[12]
.sym 54185 VexRiscv._zz_195_[32]
.sym 54186 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54187 $abc$38833$n5640
.sym 54188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 54189 VexRiscv._zz_36_[6]
.sym 54190 VexRiscv._zz_194_[11]
.sym 54192 VexRiscv._zz_194_[13]
.sym 54193 $abc$38833$n5565_1
.sym 54194 $abc$38833$n5562_1
.sym 54197 $abc$38833$n5977_1
.sym 54200 $abc$38833$n3634_1
.sym 54201 VexRiscv._zz_151_[6]
.sym 54202 $abc$38833$n5647
.sym 54203 $abc$38833$n5614
.sym 54204 VexRiscv._zz_195_[11]
.sym 54207 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 54208 $abc$38833$n5647
.sym 54209 $abc$38833$n5562_1
.sym 54210 $abc$38833$n3634_1
.sym 54213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 54219 VexRiscv._zz_36_[6]
.sym 54220 $abc$38833$n5955_1
.sym 54222 $abc$38833$n5977_1
.sym 54225 VexRiscv._zz_195_[11]
.sym 54226 VexRiscv._zz_195_[32]
.sym 54228 VexRiscv._zz_194_[11]
.sym 54232 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 54237 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54239 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54240 VexRiscv._zz_151_[6]
.sym 54243 VexRiscv._zz_194_[12]
.sym 54244 VexRiscv._zz_311_
.sym 54245 VexRiscv._zz_194_[13]
.sym 54249 $abc$38833$n5565_1
.sym 54250 $abc$38833$n5614
.sym 54251 $abc$38833$n3634_1
.sym 54252 $abc$38833$n5640
.sym 54253 $abc$38833$n2420_$glb_ce
.sym 54254 por_clk
.sym 54256 VexRiscv._zz_286_[0]
.sym 54257 VexRiscv._zz_36_[10]
.sym 54258 $abc$38833$n5694_1
.sym 54259 VexRiscv._zz_151_[4]
.sym 54260 $abc$38833$n5695
.sym 54261 VexRiscv._zz_286_[1]
.sym 54262 VexRiscv._zz_41_[1]
.sym 54263 $abc$38833$n5690_1
.sym 54264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 54265 count[14]
.sym 54266 VexRiscv._zz_194_[12]
.sym 54267 $abc$38833$n5438
.sym 54268 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 54269 VexRiscv._zz_129_[5]
.sym 54270 VexRiscv._zz_199_[20]
.sym 54271 VexRiscv._zz_194_[6]
.sym 54272 VexRiscv._zz_41_[30]
.sym 54273 VexRiscv._zz_41_[5]
.sym 54274 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54275 $abc$38833$n5631_1
.sym 54276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 54278 VexRiscv._zz_170_[1]
.sym 54279 VexRiscv._zz_197_
.sym 54280 VexRiscv._zz_193_[31]
.sym 54281 VexRiscv._zz_321_[0]
.sym 54282 $abc$38833$n7495
.sym 54283 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 54284 $abc$38833$n5604_1
.sym 54285 VexRiscv._zz_151_[31]
.sym 54286 VexRiscv._zz_287_[0]
.sym 54287 VexRiscv._zz_151_[6]
.sym 54288 VexRiscv.CsrPlugin_mepc[29]
.sym 54289 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 54290 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 54291 $abc$38833$n149
.sym 54297 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 54303 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 54304 VexRiscv._zz_311_
.sym 54305 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 54309 $abc$38833$n3386_1
.sym 54310 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 54311 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 54313 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 54319 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 54327 $abc$38833$n3387_1
.sym 54329 $auto$alumacc.cc:474:replace_alu$3878.C[1]
.sym 54331 VexRiscv._zz_311_
.sym 54332 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 54335 $auto$alumacc.cc:474:replace_alu$3878.C[2]
.sym 54337 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 54339 $auto$alumacc.cc:474:replace_alu$3878.C[1]
.sym 54341 $auto$alumacc.cc:474:replace_alu$3878.C[3]
.sym 54344 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 54345 $auto$alumacc.cc:474:replace_alu$3878.C[2]
.sym 54347 $auto$alumacc.cc:474:replace_alu$3878.C[4]
.sym 54350 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 54351 $auto$alumacc.cc:474:replace_alu$3878.C[3]
.sym 54353 $auto$alumacc.cc:474:replace_alu$3878.C[5]
.sym 54356 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 54357 $auto$alumacc.cc:474:replace_alu$3878.C[4]
.sym 54361 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 54363 $auto$alumacc.cc:474:replace_alu$3878.C[5]
.sym 54366 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 54367 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 54368 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 54369 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 54372 $abc$38833$n3387_1
.sym 54373 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 54374 $abc$38833$n3386_1
.sym 54375 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 54379 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 54380 VexRiscv._zz_287_[0]
.sym 54381 VexRiscv._zz_287_[1]
.sym 54382 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 54383 VexRiscv._zz_41_[29]
.sym 54384 VexRiscv._zz_199_[10]
.sym 54385 VexRiscv._zz_199_[5]
.sym 54386 VexRiscv.decode_to_execute_RS2[10]
.sym 54391 VexRiscv._zz_129_[2]
.sym 54392 $abc$38833$n6287_1
.sym 54393 VexRiscv._zz_287_[4]
.sym 54394 VexRiscv._zz_151_[4]
.sym 54396 $abc$38833$n5690_1
.sym 54397 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 54398 $abc$38833$n3624_1
.sym 54399 $abc$38833$n4220_1
.sym 54400 VexRiscv._zz_170_[1]
.sym 54401 VexRiscv._zz_151_[11]
.sym 54402 $abc$38833$n5604_1
.sym 54403 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 54404 VexRiscv._zz_314_[12]
.sym 54405 VexRiscv._zz_151_[4]
.sym 54406 VexRiscv._zz_199_[10]
.sym 54407 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 54408 $abc$38833$n3860
.sym 54409 VexRiscv._zz_151_[10]
.sym 54410 VexRiscv._zz_194_[32]
.sym 54411 $abc$38833$n3869
.sym 54412 VexRiscv._zz_41_[28]
.sym 54413 VexRiscv._zz_170_[0]
.sym 54414 VexRiscv._zz_311_
.sym 54421 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 54423 $abc$38833$n3802
.sym 54424 $abc$38833$n3804
.sym 54427 VexRiscv._zz_321_[16]
.sym 54429 VexRiscv._zz_194_[22]
.sym 54430 VexRiscv._zz_44_[1]
.sym 54435 VexRiscv._zz_199_[3]
.sym 54436 VexRiscv._zz_44_[0]
.sym 54439 VexRiscv._zz_285_[3]
.sym 54440 VexRiscv._zz_193_[31]
.sym 54441 VexRiscv._zz_321_[0]
.sym 54444 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54445 $abc$38833$n3888
.sym 54448 $abc$38833$n5375
.sym 54449 VexRiscv._zz_151_[9]
.sym 54450 VexRiscv._zz_316_[21]
.sym 54451 $abc$38833$n149
.sym 54453 $abc$38833$n149
.sym 54455 $abc$38833$n3804
.sym 54462 $abc$38833$n3888
.sym 54466 VexRiscv._zz_316_[21]
.sym 54467 VexRiscv._zz_194_[22]
.sym 54468 $abc$38833$n5375
.sym 54471 VexRiscv._zz_285_[3]
.sym 54472 VexRiscv._zz_44_[0]
.sym 54473 VexRiscv._zz_44_[1]
.sym 54474 VexRiscv._zz_199_[3]
.sym 54478 VexRiscv._zz_321_[16]
.sym 54485 VexRiscv._zz_321_[0]
.sym 54486 VexRiscv._zz_193_[31]
.sym 54490 $abc$38833$n3802
.sym 54491 $abc$38833$n149
.sym 54495 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 54497 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54498 VexRiscv._zz_151_[9]
.sym 54500 por_clk
.sym 54501 VexRiscv.reset_$glb_sr
.sym 54502 VexRiscv._zz_151_[8]
.sym 54503 VexRiscv._zz_151_[10]
.sym 54504 VexRiscv._zz_291_[11]
.sym 54505 VexRiscv._zz_151_[6]
.sym 54506 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 54507 $abc$38833$n6291_1
.sym 54508 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 54509 $abc$38833$n6289_1
.sym 54510 basesoc_vexriscv_dbus_adr[20]
.sym 54511 VexRiscv.decode_to_execute_RS2[22]
.sym 54512 $abc$38833$n5467
.sym 54513 VexRiscv._zz_194_[19]
.sym 54514 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 54515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 54516 $abc$38833$n2468
.sym 54517 $abc$38833$n5565_1
.sym 54518 $abc$38833$n3634_1
.sym 54519 VexRiscv.decode_to_execute_RS2[10]
.sym 54520 $abc$38833$n5973_1
.sym 54521 VexRiscv._zz_199_[7]
.sym 54522 VexRiscv._zz_288_[8]
.sym 54523 VexRiscv._zz_199_[3]
.sym 54524 $abc$38833$n3876
.sym 54525 VexRiscv._zz_194_[22]
.sym 54526 VexRiscv._zz_194_[13]
.sym 54527 VexRiscv._zz_199_[9]
.sym 54528 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54529 VexRiscv._zz_151_[3]
.sym 54530 $abc$38833$n3831_1
.sym 54531 VexRiscv._zz_199_[6]
.sym 54532 VexRiscv.CsrPlugin_hadException
.sym 54533 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 54534 $abc$38833$n3807
.sym 54535 VexRiscv._zz_151_[9]
.sym 54536 VexRiscv._zz_194_[11]
.sym 54537 $abc$38833$n6283_1
.sym 54546 VexRiscv._zz_292_
.sym 54548 $abc$38833$n3898_1
.sym 54551 VexRiscv._zz_316_[31]
.sym 54552 $abc$38833$n5375
.sym 54554 $abc$38833$n2482
.sym 54557 $abc$38833$n5468
.sym 54560 $abc$38833$n6287_1
.sym 54561 $abc$38833$n6283_1
.sym 54563 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 54564 $abc$38833$n6291_1
.sym 54565 $abc$38833$n3386_1
.sym 54570 VexRiscv._zz_194_[32]
.sym 54571 $abc$38833$n3869
.sym 54574 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 54577 $abc$38833$n3869
.sym 54579 VexRiscv._zz_292_
.sym 54582 $abc$38833$n6287_1
.sym 54584 VexRiscv._zz_292_
.sym 54589 VexRiscv._zz_292_
.sym 54591 $abc$38833$n6291_1
.sym 54595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 54596 $abc$38833$n5468
.sym 54597 $abc$38833$n3386_1
.sym 54601 VexRiscv._zz_292_
.sym 54602 $abc$38833$n6283_1
.sym 54609 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 54612 VexRiscv._zz_194_[32]
.sym 54614 $abc$38833$n5375
.sym 54615 VexRiscv._zz_316_[31]
.sym 54618 VexRiscv._zz_292_
.sym 54620 $abc$38833$n3898_1
.sym 54622 $abc$38833$n2482
.sym 54623 por_clk
.sym 54625 $abc$38833$n3831_1
.sym 54626 $abc$38833$n3797
.sym 54627 $abc$38833$n3807
.sym 54628 $abc$38833$n3791_1
.sym 54629 VexRiscv._zz_199_[0]
.sym 54630 VexRiscv._zz_129_[0]
.sym 54631 VexRiscv._zz_129_[1]
.sym 54632 $abc$38833$n3905
.sym 54637 $abc$38833$n5615_1
.sym 54638 VexRiscv._zz_151_[17]
.sym 54639 $PACKER_GND_NET
.sym 54640 VexRiscv._zz_151_[6]
.sym 54641 VexRiscv._zz_288_[22]
.sym 54642 VexRiscv._zz_129_[7]
.sym 54643 array_muxed0[4]
.sym 54644 VexRiscv._zz_151_[8]
.sym 54645 VexRiscv._zz_291_[13]
.sym 54646 VexRiscv.decode_to_execute_RS2[28]
.sym 54647 VexRiscv._zz_151_[24]
.sym 54648 VexRiscv._zz_291_[11]
.sym 54649 VexRiscv._zz_41_[15]
.sym 54650 VexRiscv._zz_199_[0]
.sym 54651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 54652 VexRiscv._zz_41_[18]
.sym 54654 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 54655 $abc$38833$n6291_1
.sym 54656 VexRiscv._zz_151_[21]
.sym 54657 $abc$38833$n3844_1
.sym 54658 VexRiscv._zz_194_[18]
.sym 54659 $abc$38833$n5955_1
.sym 54660 VexRiscv._zz_311_
.sym 54667 VexRiscv._zz_151_[10]
.sym 54668 VexRiscv._zz_170_[1]
.sym 54669 VexRiscv._zz_292_
.sym 54671 $abc$38833$n4191_1
.sym 54672 $abc$38833$n6285_1
.sym 54673 VexRiscv._zz_200_[14]
.sym 54675 VexRiscv._zz_151_[14]
.sym 54677 $abc$38833$n4239_1
.sym 54678 $abc$38833$n3860
.sym 54680 VexRiscv._zz_135_[21]
.sym 54681 $abc$38833$n6289_1
.sym 54685 VexRiscv._zz_170_[0]
.sym 54688 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54689 $abc$38833$n3798_1
.sym 54690 $abc$38833$n4238_1
.sym 54693 VexRiscv._zz_288_[10]
.sym 54700 $abc$38833$n4191_1
.sym 54701 $abc$38833$n4239_1
.sym 54702 VexRiscv._zz_200_[14]
.sym 54705 VexRiscv._zz_170_[0]
.sym 54706 VexRiscv._zz_170_[1]
.sym 54707 $abc$38833$n4238_1
.sym 54708 VexRiscv._zz_151_[14]
.sym 54711 VexRiscv._zz_288_[10]
.sym 54712 VexRiscv._zz_151_[10]
.sym 54713 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54717 VexRiscv._zz_135_[21]
.sym 54724 $abc$38833$n3798_1
.sym 54726 VexRiscv._zz_292_
.sym 54729 VexRiscv._zz_292_
.sym 54731 $abc$38833$n3860
.sym 54735 $abc$38833$n6289_1
.sym 54736 VexRiscv._zz_292_
.sym 54741 VexRiscv._zz_292_
.sym 54744 $abc$38833$n6285_1
.sym 54745 $abc$38833$n2420_$glb_ce
.sym 54746 por_clk
.sym 54748 VexRiscv._zz_151_[28]
.sym 54749 $abc$38833$n5654_1
.sym 54750 basesoc_vexriscv_dbus_adr[21]
.sym 54751 $abc$38833$n5798_1
.sym 54752 VexRiscv._zz_151_[9]
.sym 54753 VexRiscv._zz_291_[19]
.sym 54754 VexRiscv._zz_151_[7]
.sym 54755 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 54758 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 54759 VexRiscv._zz_194_[11]
.sym 54760 VexRiscv._zz_44_[0]
.sym 54761 VexRiscv._zz_151_[14]
.sym 54762 $abc$38833$n2479
.sym 54763 $abc$38833$n6308_1
.sym 54764 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54766 VexRiscv._zz_36_[1]
.sym 54767 VexRiscv._zz_151_[15]
.sym 54768 $abc$38833$n5591
.sym 54769 VexRiscv._zz_47_[1]
.sym 54770 VexRiscv._zz_195_[32]
.sym 54771 VexRiscv._zz_151_[0]
.sym 54772 $abc$38833$n3887_1
.sym 54773 $abc$38833$n5566_1
.sym 54774 basesoc_dat_w[4]
.sym 54775 VexRiscv._zz_292_
.sym 54776 $abc$38833$n4657
.sym 54777 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54779 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 54780 VexRiscv.CsrPlugin_mepc[29]
.sym 54781 VexRiscv._zz_151_[28]
.sym 54782 $abc$38833$n3386_1
.sym 54783 VexRiscv._zz_193_[31]
.sym 54789 $abc$38833$n3831_1
.sym 54791 $abc$38833$n3807
.sym 54792 VexRiscv._zz_292_
.sym 54794 $abc$38833$n3814
.sym 54797 VexRiscv._zz_288_[7]
.sym 54799 VexRiscv._zz_288_[9]
.sym 54800 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54801 VexRiscv._zz_36_[9]
.sym 54804 $abc$38833$n3905
.sym 54807 $abc$38833$n149
.sym 54809 VexRiscv._zz_151_[9]
.sym 54817 $abc$38833$n3844_1
.sym 54819 VexRiscv._zz_151_[7]
.sym 54823 $abc$38833$n3814
.sym 54825 VexRiscv._zz_292_
.sym 54828 VexRiscv._zz_292_
.sym 54829 $abc$38833$n3831_1
.sym 54835 VexRiscv._zz_151_[7]
.sym 54836 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54837 VexRiscv._zz_288_[7]
.sym 54840 VexRiscv._zz_292_
.sym 54843 $abc$38833$n3807
.sym 54847 VexRiscv._zz_292_
.sym 54848 $abc$38833$n3905
.sym 54852 VexRiscv._zz_288_[9]
.sym 54853 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54855 VexRiscv._zz_151_[9]
.sym 54859 VexRiscv._zz_36_[9]
.sym 54864 VexRiscv._zz_292_
.sym 54866 $abc$38833$n3844_1
.sym 54868 $abc$38833$n149
.sym 54869 por_clk
.sym 54871 basesoc_uart_phy_storage[0]
.sym 54872 VexRiscv._zz_198_
.sym 54873 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 54874 basesoc_uart_phy_storage[4]
.sym 54875 $abc$38833$n4662
.sym 54876 $abc$38833$n5789_1
.sym 54877 $abc$38833$n6037_1
.sym 54878 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 54879 array_muxed0[1]
.sym 54880 VexRiscv._zz_288_[14]
.sym 54881 VexRiscv._zz_194_[13]
.sym 54883 VexRiscv._zz_286_[8]
.sym 54885 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 54886 $abc$38833$n2399
.sym 54887 $abc$38833$n3028
.sym 54888 $abc$38833$n6009_1
.sym 54889 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 54890 $abc$38833$n3814
.sym 54891 VexRiscv._zz_151_[31]
.sym 54892 VexRiscv._zz_151_[30]
.sym 54893 VexRiscv._zz_151_[11]
.sym 54894 VexRiscv._zz_47_[0]
.sym 54895 VexRiscv._zz_311_
.sym 54896 VexRiscv._zz_314_[12]
.sym 54897 $abc$38833$n5798_1
.sym 54898 VexRiscv._zz_199_[10]
.sym 54899 VexRiscv._zz_195_[32]
.sym 54900 VexRiscv._zz_44_[1]
.sym 54901 $abc$38833$n2484
.sym 54902 VexRiscv._zz_194_[32]
.sym 54904 VexRiscv._zz_194_[15]
.sym 54905 VexRiscv._zz_41_[28]
.sym 54906 VexRiscv.execute_to_memory_IS_DIV
.sym 54912 $abc$38833$n3876
.sym 54913 VexRiscv.execute_to_memory_IS_DIV
.sym 54914 $abc$38833$n2468
.sym 54915 VexRiscv._zz_316_[14]
.sym 54916 $abc$38833$n5437
.sym 54917 VexRiscv._zz_151_[24]
.sym 54920 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 54921 $PACKER_GND_NET
.sym 54923 $abc$38833$n5417
.sym 54924 VexRiscv._zz_151_[23]
.sym 54926 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 54928 VexRiscv._zz_194_[15]
.sym 54930 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54932 $abc$38833$n5438
.sym 54933 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 54935 VexRiscv._zz_292_
.sym 54936 VexRiscv._zz_288_[23]
.sym 54937 VexRiscv._zz_288_[24]
.sym 54939 VexRiscv.memory_arbitration_isValid
.sym 54940 $abc$38833$n5375
.sym 54942 $abc$38833$n3386_1
.sym 54946 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 54947 $abc$38833$n5417
.sym 54948 $abc$38833$n3386_1
.sym 54952 $abc$38833$n3876
.sym 54953 VexRiscv._zz_292_
.sym 54957 $abc$38833$n5437
.sym 54958 VexRiscv.execute_to_memory_IS_DIV
.sym 54959 VexRiscv.memory_arbitration_isValid
.sym 54960 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 54963 $abc$38833$n5375
.sym 54964 VexRiscv._zz_194_[15]
.sym 54965 VexRiscv._zz_316_[14]
.sym 54970 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 54971 $abc$38833$n5438
.sym 54972 $abc$38833$n3386_1
.sym 54975 VexRiscv._zz_151_[24]
.sym 54976 VexRiscv._zz_288_[24]
.sym 54978 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54982 VexRiscv._zz_288_[23]
.sym 54983 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54984 VexRiscv._zz_151_[23]
.sym 54988 $PACKER_GND_NET
.sym 54991 $abc$38833$n2468
.sym 54992 por_clk
.sym 54994 $abc$38833$n5859
.sym 54995 $abc$38833$n4606
.sym 54996 $abc$38833$n4610
.sym 54997 $abc$38833$n4604
.sym 54998 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 54999 $abc$38833$n6394
.sym 55000 $abc$38833$n4618
.sym 55001 $abc$38833$n6406_1
.sym 55002 por_rst
.sym 55006 $abc$38833$n7
.sym 55007 $abc$38833$n6037_1
.sym 55008 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 55009 $abc$38833$n3783_1
.sym 55010 VexRiscv._zz_151_[26]
.sym 55011 $abc$38833$n5907_1
.sym 55012 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55013 $abc$38833$n3844
.sym 55014 VexRiscv._zz_151_[30]
.sym 55015 VexRiscv._zz_198_
.sym 55016 VexRiscv._zz_36_[1]
.sym 55017 $abc$38833$n6038_1
.sym 55019 VexRiscv._zz_151_[28]
.sym 55021 VexRiscv._zz_193_[0]
.sym 55022 VexRiscv._zz_194_[13]
.sym 55023 VexRiscv._zz_193_[20]
.sym 55024 VexRiscv._zz_199_[6]
.sym 55025 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 55026 VexRiscv._zz_194_[26]
.sym 55027 VexRiscv._zz_194_[11]
.sym 55028 VexRiscv._zz_194_[7]
.sym 55029 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 55037 $abc$38833$n3883
.sym 55038 $abc$38833$n3872_1
.sym 55039 $abc$38833$n3842_1
.sym 55040 VexRiscv._zz_321_[0]
.sym 55044 $abc$38833$n3887_1
.sym 55045 VexRiscv._zz_292_
.sym 55053 $abc$38833$n3835
.sym 55060 VexRiscv._zz_193_[2]
.sym 55061 $abc$38833$n3801
.sym 55064 VexRiscv._zz_193_[4]
.sym 55069 VexRiscv._zz_321_[0]
.sym 55070 VexRiscv._zz_193_[4]
.sym 55074 VexRiscv._zz_292_
.sym 55076 $abc$38833$n3872_1
.sym 55080 $abc$38833$n3883
.sym 55083 VexRiscv._zz_292_
.sym 55087 $abc$38833$n3835
.sym 55088 VexRiscv._zz_292_
.sym 55093 VexRiscv._zz_292_
.sym 55094 $abc$38833$n3842_1
.sym 55100 VexRiscv._zz_292_
.sym 55101 $abc$38833$n3887_1
.sym 55105 VexRiscv._zz_292_
.sym 55107 $abc$38833$n3801
.sym 55111 VexRiscv._zz_193_[2]
.sym 55112 VexRiscv._zz_321_[0]
.sym 55117 VexRiscv._zz_314_[12]
.sym 55118 VexRiscv._zz_314_[0]
.sym 55119 VexRiscv._zz_194_[26]
.sym 55120 VexRiscv._zz_194_[32]
.sym 55121 $abc$38833$n4656_1
.sym 55122 VexRiscv._zz_313_[0]
.sym 55123 $abc$38833$n4638_1
.sym 55124 $abc$38833$n4639
.sym 55129 basesoc_vexriscv_ibus_adr[0]
.sym 55130 por_rst
.sym 55131 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 55132 VexRiscv._zz_288_[30]
.sym 55133 $abc$38833$n3883
.sym 55135 $abc$38833$n3842_1
.sym 55136 $abc$38833$n5859
.sym 55137 $abc$38833$n3624_1
.sym 55138 $abc$38833$n4606
.sym 55139 $PACKER_VCC_NET
.sym 55140 basesoc_uart_phy_storage[6]
.sym 55142 VexRiscv._zz_193_[23]
.sym 55143 VexRiscv._zz_194_[1]
.sym 55144 VexRiscv._zz_198_
.sym 55145 VexRiscv._zz_194_[18]
.sym 55146 VexRiscv._zz_41_[15]
.sym 55147 $abc$38833$n5030
.sym 55148 VexRiscv._zz_311_
.sym 55149 VexRiscv._zz_194_[25]
.sym 55151 $abc$38833$n6406_1
.sym 55152 $abc$38833$n5010
.sym 55159 VexRiscv._zz_328_
.sym 55160 $abc$38833$n2447
.sym 55162 VexRiscv.execute_to_memory_IS_DIV
.sym 55163 VexRiscv._zz_194_[5]
.sym 55164 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 55166 $abc$38833$n5416
.sym 55167 VexRiscv._zz_328_
.sym 55168 $abc$38833$n5008
.sym 55169 VexRiscv._zz_194_[1]
.sym 55170 VexRiscv._zz_194_[7]
.sym 55172 VexRiscv.memory_arbitration_isValid
.sym 55174 VexRiscv._zz_193_[11]
.sym 55175 VexRiscv._zz_194_[12]
.sym 55178 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 55179 $abc$38833$n5467
.sym 55180 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55181 VexRiscv._zz_193_[0]
.sym 55183 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55184 VexRiscv._zz_194_[3]
.sym 55186 VexRiscv._zz_193_[2]
.sym 55187 VexRiscv._zz_193_[4]
.sym 55189 VexRiscv._zz_193_[6]
.sym 55191 VexRiscv.execute_to_memory_IS_DIV
.sym 55192 $abc$38833$n5416
.sym 55193 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 55194 VexRiscv.memory_arbitration_isValid
.sym 55197 VexRiscv._zz_328_
.sym 55198 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55199 VexRiscv._zz_193_[0]
.sym 55200 VexRiscv._zz_194_[1]
.sym 55204 VexRiscv._zz_328_
.sym 55206 $abc$38833$n5008
.sym 55209 $abc$38833$n5467
.sym 55210 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 55211 VexRiscv.memory_arbitration_isValid
.sym 55212 VexRiscv.execute_to_memory_IS_DIV
.sym 55215 VexRiscv._zz_193_[6]
.sym 55216 VexRiscv._zz_328_
.sym 55217 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55218 VexRiscv._zz_194_[7]
.sym 55221 VexRiscv._zz_194_[3]
.sym 55222 VexRiscv._zz_328_
.sym 55223 VexRiscv._zz_193_[2]
.sym 55224 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55227 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55228 VexRiscv._zz_328_
.sym 55229 VexRiscv._zz_193_[4]
.sym 55230 VexRiscv._zz_194_[5]
.sym 55233 VexRiscv._zz_194_[12]
.sym 55234 VexRiscv._zz_193_[11]
.sym 55235 VexRiscv._zz_328_
.sym 55236 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55237 $abc$38833$n2447
.sym 55238 por_clk
.sym 55240 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 55241 VexRiscv._zz_35_[1]
.sym 55242 $abc$38833$n5447_1
.sym 55243 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 55244 VexRiscv._zz_314_[20]
.sym 55245 VexRiscv._zz_314_[22]
.sym 55246 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 55247 VexRiscv._zz_314_[23]
.sym 55250 VexRiscv._zz_194_[12]
.sym 55251 $abc$38833$n102
.sym 55252 basesoc_uart_phy_storage[22]
.sym 55253 VexRiscv._zz_288_[31]
.sym 55254 $abc$38833$n2160
.sym 55255 VexRiscv._zz_194_[32]
.sym 55256 $abc$38833$n5008
.sym 55257 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 55258 $abc$38833$n5375
.sym 55259 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55260 VexRiscv._zz_35_[31]
.sym 55261 VexRiscv._zz_314_[0]
.sym 55262 basesoc_uart_phy_storage[18]
.sym 55263 $abc$38833$n2479
.sym 55264 $abc$38833$n4657
.sym 55265 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55266 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 55267 VexRiscv._zz_193_[31]
.sym 55268 $abc$38833$n5375
.sym 55270 VexRiscv._zz_321_[0]
.sym 55271 VexRiscv.CsrPlugin_mepc[29]
.sym 55272 VexRiscv._zz_193_[2]
.sym 55273 VexRiscv._zz_193_[4]
.sym 55275 VexRiscv._zz_193_[6]
.sym 55282 $abc$38833$n5008
.sym 55285 VexRiscv._zz_328_
.sym 55286 $abc$38833$n5012
.sym 55293 $abc$38833$n5020
.sym 55294 $abc$38833$n5022
.sym 55295 $abc$38833$n5016
.sym 55303 $abc$38833$n5014
.sym 55304 $abc$38833$n5018
.sym 55308 $abc$38833$n2447
.sym 55312 $abc$38833$n5010
.sym 55313 $auto$alumacc.cc:474:replace_alu$3866.C[1]
.sym 55315 $abc$38833$n5008
.sym 55316 VexRiscv._zz_328_
.sym 55319 $auto$alumacc.cc:474:replace_alu$3866.C[2]
.sym 55321 $abc$38833$n5010
.sym 55323 $auto$alumacc.cc:474:replace_alu$3866.C[1]
.sym 55325 $auto$alumacc.cc:474:replace_alu$3866.C[3]
.sym 55327 $abc$38833$n5012
.sym 55329 $auto$alumacc.cc:474:replace_alu$3866.C[2]
.sym 55331 $auto$alumacc.cc:474:replace_alu$3866.C[4]
.sym 55333 $abc$38833$n5014
.sym 55335 $auto$alumacc.cc:474:replace_alu$3866.C[3]
.sym 55337 $auto$alumacc.cc:474:replace_alu$3866.C[5]
.sym 55339 $abc$38833$n5016
.sym 55341 $auto$alumacc.cc:474:replace_alu$3866.C[4]
.sym 55343 $auto$alumacc.cc:474:replace_alu$3866.C[6]
.sym 55346 $abc$38833$n5018
.sym 55347 $auto$alumacc.cc:474:replace_alu$3866.C[5]
.sym 55349 $auto$alumacc.cc:474:replace_alu$3866.C[7]
.sym 55351 $abc$38833$n5020
.sym 55353 $auto$alumacc.cc:474:replace_alu$3866.C[6]
.sym 55355 $auto$alumacc.cc:474:replace_alu$3866.C[8]
.sym 55357 $abc$38833$n5022
.sym 55359 $auto$alumacc.cc:474:replace_alu$3866.C[7]
.sym 55360 $abc$38833$n2447
.sym 55361 por_clk
.sym 55363 VexRiscv._zz_314_[17]
.sym 55364 $abc$38833$n4660
.sym 55365 $abc$38833$n5032
.sym 55366 $abc$38833$n5048
.sym 55367 $abc$38833$n4650
.sym 55368 basesoc_timer0_load_storage[7]
.sym 55369 $abc$38833$n5034
.sym 55370 $abc$38833$n5050
.sym 55375 VexRiscv.memory_arbitration_isValid
.sym 55377 $abc$38833$n5847_1
.sym 55379 basesoc_uart_phy_storage[29]
.sym 55380 VexRiscv._zz_314_[23]
.sym 55381 $abc$38833$n2156
.sym 55382 basesoc_dat_w[2]
.sym 55383 $abc$38833$n2133
.sym 55385 basesoc_uart_phy_storage[26]
.sym 55386 $abc$38833$n4640
.sym 55387 VexRiscv._zz_311_
.sym 55388 $abc$38833$n5562_1
.sym 55389 basesoc_uart_phy_rx_busy
.sym 55390 VexRiscv._zz_194_[24]
.sym 55391 VexRiscv._zz_194_[15]
.sym 55392 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55393 basesoc_dat_w[1]
.sym 55394 VexRiscv._zz_193_[12]
.sym 55395 VexRiscv._zz_194_[18]
.sym 55396 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 55397 basesoc_uart_phy_storage[18]
.sym 55398 VexRiscv.execute_to_memory_IS_DIV
.sym 55399 $auto$alumacc.cc:474:replace_alu$3866.C[8]
.sym 55407 $abc$38833$n5028
.sym 55409 $abc$38833$n5036
.sym 55410 $abc$38833$n5026
.sym 55412 $abc$38833$n5038
.sym 55413 $abc$38833$n5024
.sym 55419 $abc$38833$n5030
.sym 55422 $abc$38833$n2447
.sym 55426 $abc$38833$n5034
.sym 55430 $abc$38833$n5032
.sym 55436 $auto$alumacc.cc:474:replace_alu$3866.C[9]
.sym 55439 $abc$38833$n5024
.sym 55440 $auto$alumacc.cc:474:replace_alu$3866.C[8]
.sym 55442 $auto$alumacc.cc:474:replace_alu$3866.C[10]
.sym 55444 $abc$38833$n5026
.sym 55446 $auto$alumacc.cc:474:replace_alu$3866.C[9]
.sym 55448 $auto$alumacc.cc:474:replace_alu$3866.C[11]
.sym 55450 $abc$38833$n5028
.sym 55452 $auto$alumacc.cc:474:replace_alu$3866.C[10]
.sym 55454 $auto$alumacc.cc:474:replace_alu$3866.C[12]
.sym 55456 $abc$38833$n5030
.sym 55458 $auto$alumacc.cc:474:replace_alu$3866.C[11]
.sym 55460 $auto$alumacc.cc:474:replace_alu$3866.C[13]
.sym 55462 $abc$38833$n5032
.sym 55464 $auto$alumacc.cc:474:replace_alu$3866.C[12]
.sym 55466 $auto$alumacc.cc:474:replace_alu$3866.C[14]
.sym 55468 $abc$38833$n5034
.sym 55470 $auto$alumacc.cc:474:replace_alu$3866.C[13]
.sym 55472 $auto$alumacc.cc:474:replace_alu$3866.C[15]
.sym 55474 $abc$38833$n5036
.sym 55476 $auto$alumacc.cc:474:replace_alu$3866.C[14]
.sym 55478 $auto$alumacc.cc:474:replace_alu$3866.C[16]
.sym 55481 $abc$38833$n5038
.sym 55482 $auto$alumacc.cc:474:replace_alu$3866.C[15]
.sym 55483 $abc$38833$n2447
.sym 55484 por_clk
.sym 55486 VexRiscv.CsrPlugin_mepc[14]
.sym 55487 VexRiscv._zz_35_[22]
.sym 55488 $abc$38833$n4368
.sym 55489 VexRiscv.CsrPlugin_mepc[29]
.sym 55490 VexRiscv.externalInterruptArray_regNext[0]
.sym 55491 $abc$38833$n5052
.sym 55492 $abc$38833$n5054
.sym 55493 $abc$38833$n5042
.sym 55498 $abc$38833$n3591_1
.sym 55499 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 55500 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55501 $abc$38833$n3844
.sym 55503 VexRiscv._zz_194_[22]
.sym 55505 $abc$38833$n5565_1
.sym 55506 basesoc_timer0_reload_storage[0]
.sym 55507 basesoc_timer0_reload_storage[1]
.sym 55508 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 55509 $abc$38833$n5825_1
.sym 55511 VexRiscv._zz_194_[11]
.sym 55512 VexRiscv._zz_194_[7]
.sym 55513 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 55514 VexRiscv._zz_194_[26]
.sym 55515 VexRiscv._zz_193_[21]
.sym 55516 basesoc_uart_phy_storage[30]
.sym 55517 VexRiscv._zz_194_[21]
.sym 55518 VexRiscv._zz_194_[13]
.sym 55519 VexRiscv._zz_193_[22]
.sym 55520 $abc$38833$n5917_1
.sym 55521 VexRiscv._zz_193_[20]
.sym 55522 $auto$alumacc.cc:474:replace_alu$3866.C[16]
.sym 55534 $abc$38833$n5050
.sym 55535 $abc$38833$n5046
.sym 55538 $abc$38833$n5048
.sym 55539 $abc$38833$n5044
.sym 55546 $abc$38833$n5040
.sym 55548 $abc$38833$n5052
.sym 55549 $abc$38833$n5054
.sym 55550 $abc$38833$n5042
.sym 55554 $abc$38833$n2447
.sym 55559 $auto$alumacc.cc:474:replace_alu$3866.C[17]
.sym 55561 $abc$38833$n5040
.sym 55563 $auto$alumacc.cc:474:replace_alu$3866.C[16]
.sym 55565 $auto$alumacc.cc:474:replace_alu$3866.C[18]
.sym 55568 $abc$38833$n5042
.sym 55569 $auto$alumacc.cc:474:replace_alu$3866.C[17]
.sym 55571 $auto$alumacc.cc:474:replace_alu$3866.C[19]
.sym 55573 $abc$38833$n5044
.sym 55575 $auto$alumacc.cc:474:replace_alu$3866.C[18]
.sym 55577 $auto$alumacc.cc:474:replace_alu$3866.C[20]
.sym 55580 $abc$38833$n5046
.sym 55581 $auto$alumacc.cc:474:replace_alu$3866.C[19]
.sym 55583 $auto$alumacc.cc:474:replace_alu$3866.C[21]
.sym 55586 $abc$38833$n5048
.sym 55587 $auto$alumacc.cc:474:replace_alu$3866.C[20]
.sym 55589 $auto$alumacc.cc:474:replace_alu$3866.C[22]
.sym 55592 $abc$38833$n5050
.sym 55593 $auto$alumacc.cc:474:replace_alu$3866.C[21]
.sym 55595 $auto$alumacc.cc:474:replace_alu$3866.C[23]
.sym 55597 $abc$38833$n5052
.sym 55599 $auto$alumacc.cc:474:replace_alu$3866.C[22]
.sym 55601 $auto$alumacc.cc:474:replace_alu$3866.C[24]
.sym 55603 $abc$38833$n5054
.sym 55605 $auto$alumacc.cc:474:replace_alu$3866.C[23]
.sym 55606 $abc$38833$n2447
.sym 55607 por_clk
.sym 55609 $abc$38833$n4629
.sym 55610 VexRiscv._zz_35_[30]
.sym 55611 $abc$38833$n5058
.sym 55612 $abc$38833$n6073_1
.sym 55613 basesoc_ctrl_storage[1]
.sym 55614 $abc$38833$n5464
.sym 55615 basesoc_uart_phy_storage[20]
.sym 55616 $abc$38833$n5070
.sym 55619 basesoc_vexriscv_dbus_cyc
.sym 55621 basesoc_timer0_value_status[7]
.sym 55622 $PACKER_VCC_NET
.sym 55623 VexRiscv._zz_163_[4]
.sym 55624 basesoc_uart_eventmanager_pending_w[1]
.sym 55625 $abc$38833$n76
.sym 55626 basesoc_adr[0]
.sym 55627 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55628 VexRiscv.CsrPlugin_mepc[14]
.sym 55629 $abc$38833$n4904_1
.sym 55630 basesoc_timer0_value[7]
.sym 55631 VexRiscv.lastStagePc[14]
.sym 55632 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55633 basesoc_adr[1]
.sym 55634 basesoc_uart_phy_storage[0]
.sym 55635 VexRiscv._zz_193_[25]
.sym 55636 VexRiscv._zz_328_
.sym 55637 basesoc_uart_phy_rx_busy
.sym 55638 VexRiscv._zz_193_[17]
.sym 55639 VexRiscv._zz_41_[15]
.sym 55640 VexRiscv._zz_311_
.sym 55641 VexRiscv._zz_194_[18]
.sym 55643 VexRiscv._zz_193_[23]
.sym 55644 VexRiscv._zz_35_[30]
.sym 55645 $auto$alumacc.cc:474:replace_alu$3866.C[24]
.sym 55651 $abc$38833$n5064
.sym 55654 $abc$38833$n5066
.sym 55660 $abc$38833$n5060
.sym 55661 $abc$38833$n2447
.sym 55663 $abc$38833$n5068
.sym 55664 $abc$38833$n5056
.sym 55673 $abc$38833$n5070
.sym 55676 $abc$38833$n5058
.sym 55677 $abc$38833$n5062
.sym 55682 $auto$alumacc.cc:474:replace_alu$3866.C[25]
.sym 55684 $abc$38833$n5056
.sym 55686 $auto$alumacc.cc:474:replace_alu$3866.C[24]
.sym 55688 $auto$alumacc.cc:474:replace_alu$3866.C[26]
.sym 55691 $abc$38833$n5058
.sym 55692 $auto$alumacc.cc:474:replace_alu$3866.C[25]
.sym 55694 $auto$alumacc.cc:474:replace_alu$3866.C[27]
.sym 55696 $abc$38833$n5060
.sym 55698 $auto$alumacc.cc:474:replace_alu$3866.C[26]
.sym 55700 $auto$alumacc.cc:474:replace_alu$3866.C[28]
.sym 55702 $abc$38833$n5062
.sym 55704 $auto$alumacc.cc:474:replace_alu$3866.C[27]
.sym 55706 $auto$alumacc.cc:474:replace_alu$3866.C[29]
.sym 55708 $abc$38833$n5064
.sym 55710 $auto$alumacc.cc:474:replace_alu$3866.C[28]
.sym 55712 $auto$alumacc.cc:474:replace_alu$3866.C[30]
.sym 55714 $abc$38833$n5066
.sym 55716 $auto$alumacc.cc:474:replace_alu$3866.C[29]
.sym 55718 $auto$alumacc.cc:474:replace_alu$3866.C[31]
.sym 55721 $abc$38833$n5068
.sym 55722 $auto$alumacc.cc:474:replace_alu$3866.C[30]
.sym 55727 $abc$38833$n5070
.sym 55728 $auto$alumacc.cc:474:replace_alu$3866.C[31]
.sym 55729 $abc$38833$n2447
.sym 55730 por_clk
.sym 55733 $abc$38833$n5965
.sym 55734 $abc$38833$n5967
.sym 55735 $abc$38833$n5969
.sym 55736 $abc$38833$n5971
.sym 55737 $abc$38833$n5973
.sym 55738 $abc$38833$n5975
.sym 55739 $abc$38833$n5977
.sym 55742 VexRiscv._zz_194_[12]
.sym 55744 basesoc_uart_phy_storage[24]
.sym 55746 $abc$38833$n6074_1
.sym 55748 basesoc_timer0_value_status[10]
.sym 55750 VexRiscv._zz_163_[11]
.sym 55752 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 55753 $abc$38833$n2322
.sym 55754 $abc$38833$n96
.sym 55755 VexRiscv._zz_194_[23]
.sym 55756 VexRiscv._zz_193_[31]
.sym 55757 basesoc_timer0_load_storage[28]
.sym 55758 basesoc_dat_w[2]
.sym 55760 basesoc_dat_w[4]
.sym 55761 sys_rst
.sym 55762 $abc$38833$n2325
.sym 55764 basesoc_uart_phy_storage[20]
.sym 55766 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 55776 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 55777 $abc$38833$n4896_1
.sym 55779 $abc$38833$n5963
.sym 55784 $abc$38833$n3497
.sym 55785 $abc$38833$n4895_1
.sym 55787 $abc$38833$n80
.sym 55789 $abc$38833$n5979
.sym 55790 basesoc_adr[0]
.sym 55791 basesoc_uart_phy_storage[17]
.sym 55792 $abc$38833$n5906
.sym 55793 basesoc_adr[1]
.sym 55794 basesoc_uart_phy_storage[0]
.sym 55795 $abc$38833$n5975
.sym 55797 basesoc_uart_phy_rx_busy
.sym 55802 $abc$38833$n5973
.sym 55803 basesoc_uart_phy_tx_busy
.sym 55807 basesoc_uart_phy_tx_busy
.sym 55808 $abc$38833$n5973
.sym 55812 $abc$38833$n5906
.sym 55814 basesoc_uart_phy_rx_busy
.sym 55818 $abc$38833$n5975
.sym 55819 basesoc_uart_phy_tx_busy
.sym 55824 basesoc_uart_phy_tx_busy
.sym 55827 $abc$38833$n5963
.sym 55830 basesoc_uart_phy_storage[17]
.sym 55831 basesoc_adr[0]
.sym 55832 basesoc_adr[1]
.sym 55833 $abc$38833$n80
.sym 55836 basesoc_uart_phy_tx_busy
.sym 55837 $abc$38833$n5979
.sym 55843 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 55845 basesoc_uart_phy_storage[0]
.sym 55848 $abc$38833$n4895_1
.sym 55849 $abc$38833$n4896_1
.sym 55851 $abc$38833$n3497
.sym 55853 por_clk
.sym 55854 sys_rst_$glb_sr
.sym 55855 $abc$38833$n5979
.sym 55856 $abc$38833$n5981
.sym 55857 $abc$38833$n5983
.sym 55858 $abc$38833$n5985
.sym 55859 $abc$38833$n5987
.sym 55860 $abc$38833$n5989
.sym 55861 $abc$38833$n5991
.sym 55862 $abc$38833$n5993
.sym 55867 basesoc_uart_phy_storage[10]
.sym 55868 VexRiscv._zz_47_[1]
.sym 55869 VexRiscv._zz_47_[0]
.sym 55870 VexRiscv._zz_41_[0]
.sym 55871 VexRiscv._zz_79_[9]
.sym 55872 $abc$38833$n3497
.sym 55873 basesoc_dat_w[2]
.sym 55874 $abc$38833$n2162
.sym 55875 $abc$38833$n2465
.sym 55878 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 55879 VexRiscv._zz_311_
.sym 55882 $abc$38833$n2310
.sym 55884 basesoc_timer0_eventmanager_pending_w
.sym 55885 basesoc_uart_phy_storage[18]
.sym 55887 VexRiscv._zz_194_[18]
.sym 55889 VexRiscv._zz_194_[24]
.sym 55898 $abc$38833$n2310
.sym 55901 $abc$38833$n84
.sym 55904 basesoc_uart_phy_storage[0]
.sym 55905 basesoc_adr[1]
.sym 55907 $abc$38833$n92
.sym 55908 basesoc_adr[0]
.sym 55918 basesoc_dat_w[2]
.sym 55920 basesoc_dat_w[4]
.sym 55921 sys_rst
.sym 55922 $abc$38833$n90
.sym 55924 $abc$38833$n102
.sym 55925 basesoc_uart_phy_storage[24]
.sym 55927 basesoc_uart_phy_storage[9]
.sym 55929 basesoc_dat_w[2]
.sym 55941 sys_rst
.sym 55942 basesoc_dat_w[4]
.sym 55947 $abc$38833$n84
.sym 55948 basesoc_uart_phy_storage[24]
.sym 55949 basesoc_adr[0]
.sym 55950 basesoc_adr[1]
.sym 55953 basesoc_adr[1]
.sym 55954 $abc$38833$n102
.sym 55955 basesoc_uart_phy_storage[9]
.sym 55956 basesoc_adr[0]
.sym 55959 $abc$38833$n90
.sym 55968 basesoc_dat_w[4]
.sym 55971 basesoc_uart_phy_storage[0]
.sym 55972 $abc$38833$n92
.sym 55973 basesoc_adr[0]
.sym 55974 basesoc_adr[1]
.sym 55975 $abc$38833$n2310
.sym 55976 por_clk
.sym 55977 sys_rst_$glb_sr
.sym 55978 $abc$38833$n5995
.sym 55979 $abc$38833$n5997
.sym 55980 $abc$38833$n5999
.sym 55981 $abc$38833$n6001
.sym 55982 $abc$38833$n6003
.sym 55983 $abc$38833$n6005
.sym 55984 $abc$38833$n6007
.sym 55985 $abc$38833$n6009
.sym 55989 VexRiscv._zz_194_[19]
.sym 55990 $abc$38833$n2326
.sym 55991 VexRiscv._zz_188_
.sym 55993 $abc$38833$n66
.sym 55994 $PACKER_VCC_NET
.sym 55995 $abc$38833$n92
.sym 55996 basesoc_timer0_reload_storage[1]
.sym 55997 basesoc_timer0_value[26]
.sym 55998 $abc$38833$n4893_1
.sym 55999 basesoc_uart_phy_storage[8]
.sym 56000 basesoc_ctrl_storage[13]
.sym 56003 VexRiscv._zz_194_[7]
.sym 56004 basesoc_uart_phy_storage[30]
.sym 56006 basesoc_uart_phy_storage[26]
.sym 56007 VexRiscv._zz_194_[11]
.sym 56009 VexRiscv._zz_194_[13]
.sym 56011 VexRiscv._zz_194_[19]
.sym 56013 basesoc_uart_phy_storage[9]
.sym 56021 VexRiscv._zz_194_[19]
.sym 56027 VexRiscv._zz_194_[11]
.sym 56029 VexRiscv._zz_194_[20]
.sym 56032 VexRiscv._zz_194_[24]
.sym 56034 $abc$38833$n2325
.sym 56037 VexRiscv._zz_194_[12]
.sym 56039 VexRiscv._zz_311_
.sym 56043 $abc$38833$n102
.sym 56046 $abc$38833$n2326
.sym 56047 VexRiscv._zz_194_[25]
.sym 56052 $abc$38833$n2325
.sym 56058 VexRiscv._zz_194_[11]
.sym 56059 VexRiscv._zz_194_[12]
.sym 56061 VexRiscv._zz_311_
.sym 56064 VexRiscv._zz_194_[24]
.sym 56066 VexRiscv._zz_311_
.sym 56067 VexRiscv._zz_194_[25]
.sym 56076 VexRiscv._zz_311_
.sym 56077 VexRiscv._zz_194_[20]
.sym 56078 VexRiscv._zz_194_[19]
.sym 56089 $abc$38833$n102
.sym 56098 $abc$38833$n2326
.sym 56099 por_clk
.sym 56100 sys_rst_$glb_sr
.sym 56101 $abc$38833$n6011
.sym 56102 $abc$38833$n6013
.sym 56103 $abc$38833$n6015
.sym 56104 $abc$38833$n6017
.sym 56105 $abc$38833$n6019
.sym 56106 $abc$38833$n6021
.sym 56107 $abc$38833$n6023
.sym 56108 $abc$38833$n6025
.sym 56113 basesoc_timer0_eventmanager_pending_w
.sym 56114 VexRiscv._zz_163_[20]
.sym 56116 VexRiscv.decode_to_execute_RS2[27]
.sym 56118 $PACKER_VCC_NET
.sym 56119 basesoc_uart_phy_storage[16]
.sym 56121 VexRiscv._zz_35_[25]
.sym 56123 $abc$38833$n90
.sym 56124 $abc$38833$n2274
.sym 56125 VexRiscv._zz_194_[18]
.sym 56129 $abc$38833$n102
.sym 56132 VexRiscv._zz_311_
.sym 56133 VexRiscv._zz_194_[11]
.sym 56143 $abc$38833$n4593
.sym 56144 $abc$38833$n4615
.sym 56146 $abc$38833$n4581
.sym 56147 $abc$38833$n4582_1
.sym 56151 VexRiscv._zz_311_
.sym 56152 $abc$38833$n4632_1
.sym 56153 $abc$38833$n4599
.sym 56154 $abc$38833$n4617
.sym 56158 $abc$38833$n4594_1
.sym 56159 $abc$38833$n4600_1
.sym 56160 VexRiscv._zz_194_[19]
.sym 56164 $abc$38833$n4618_1
.sym 56165 $abc$38833$n4614_1
.sym 56166 VexRiscv._zz_319_
.sym 56167 VexRiscv._zz_194_[13]
.sym 56170 VexRiscv._zz_194_[18]
.sym 56171 $abc$38833$n4633
.sym 56172 VexRiscv._zz_194_[14]
.sym 56173 VexRiscv._zz_319_
.sym 56175 $abc$38833$n4594_1
.sym 56176 $abc$38833$n4593
.sym 56177 VexRiscv._zz_319_
.sym 56181 $abc$38833$n4600_1
.sym 56182 VexRiscv._zz_319_
.sym 56184 $abc$38833$n4599
.sym 56187 $abc$38833$n4618_1
.sym 56188 $abc$38833$n4617
.sym 56189 VexRiscv._zz_319_
.sym 56194 VexRiscv._zz_311_
.sym 56195 VexRiscv._zz_194_[14]
.sym 56196 VexRiscv._zz_194_[13]
.sym 56199 VexRiscv._zz_319_
.sym 56200 $abc$38833$n4614_1
.sym 56201 $abc$38833$n4615
.sym 56205 $abc$38833$n4632_1
.sym 56207 VexRiscv._zz_319_
.sym 56208 $abc$38833$n4633
.sym 56211 $abc$38833$n4581
.sym 56212 $abc$38833$n4582_1
.sym 56213 VexRiscv._zz_319_
.sym 56218 VexRiscv._zz_194_[19]
.sym 56219 VexRiscv._zz_194_[18]
.sym 56220 VexRiscv._zz_311_
.sym 56222 por_clk
.sym 56223 $abc$38833$n149_$glb_sr
.sym 56224 $abc$38833$n5866
.sym 56225 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 56226 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 56227 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 56228 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 56229 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 56230 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 56231 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 56238 basesoc_uart_phy_storage[31]
.sym 56239 basesoc_timer0_value[27]
.sym 56244 $abc$38833$n2239
.sym 56258 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 56267 $abc$38833$n2465
.sym 56269 VexRiscv._zz_188_
.sym 56271 $PACKER_GND_NET
.sym 56305 VexRiscv._zz_188_
.sym 56312 $PACKER_GND_NET
.sym 56344 $abc$38833$n2465
.sym 56345 por_clk
.sym 56350 $abc$38833$n2267
.sym 56353 basesoc_uart_tx_fifo_produce[1]
.sym 56359 $abc$38833$n2173
.sym 56360 basesoc_uart_tx_fifo_wrport_we
.sym 56361 basesoc_uart_tx_fifo_do_read
.sym 56363 $abc$38833$n2465
.sym 56367 $abc$38833$n2170
.sym 56369 $abc$38833$n2176
.sym 56402 VexRiscv._zz_311_
.sym 56406 $abc$38833$n2162
.sym 56408 $abc$38833$n149
.sym 56419 $abc$38833$n13
.sym 56433 $abc$38833$n13
.sym 56445 $abc$38833$n149
.sym 56448 VexRiscv._zz_311_
.sym 56467 $abc$38833$n2162
.sym 56468 por_clk
.sym 56479 basesoc_uart_tx_fifo_produce[1]
.sym 56482 $PACKER_VCC_NET
.sym 56490 $abc$38833$n149
.sym 56514 $abc$38833$n2457
.sym 56536 $abc$38833$n2457
.sym 56569 spiflash_bus_dat_r[26]
.sym 56583 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 56585 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 56587 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 56590 VexRiscv._zz_151_[7]
.sym 56593 VexRiscv._zz_41_[6]
.sym 56604 spiflash_bus_dat_r[14]
.sym 56612 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 56637 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56638 $abc$38833$n7877
.sym 56652 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 56674 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56690 $abc$38833$n7877
.sym 56691 por_clk
.sym 56697 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 56700 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 56702 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 56703 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 56707 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 56708 $abc$38833$n3953
.sym 56709 $abc$38833$n6146_1
.sym 56710 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 56713 $abc$38833$n3916_1
.sym 56714 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 56715 $abc$38833$n5297
.sym 56719 $abc$38833$n3612_1
.sym 56720 array_muxed0[0]
.sym 56727 VexRiscv._zz_41_[21]
.sym 56728 VexRiscv.lastStagePc[4]
.sym 56732 VexRiscv.lastStagePc[13]
.sym 56738 VexRiscv._zz_41_[11]
.sym 56739 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 56745 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 56747 VexRiscv._zz_41_[10]
.sym 56751 VexRiscv._zz_41_[6]
.sym 56753 VexRiscv.CsrPlugin_mepc[11]
.sym 56756 VexRiscv._zz_41_[23]
.sym 56757 VexRiscv._zz_41_[28]
.sym 56779 $abc$38833$n2479
.sym 56780 $abc$38833$n4350
.sym 56784 VexRiscv.lastStagePc[4]
.sym 56786 $abc$38833$n4340
.sym 56796 VexRiscv.CsrPlugin_mepc[4]
.sym 56797 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 56800 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 56801 $abc$38833$n4348_1
.sym 56825 $abc$38833$n2479
.sym 56826 VexRiscv.CsrPlugin_mepc[4]
.sym 56827 VexRiscv.lastStagePc[4]
.sym 56832 $abc$38833$n4340
.sym 56833 $abc$38833$n4350
.sym 56834 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 56843 $abc$38833$n4348_1
.sym 56844 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 56846 $abc$38833$n4340
.sym 56854 por_clk
.sym 56856 $abc$38833$n4260_1
.sym 56857 $abc$38833$n4324_1
.sym 56858 $abc$38833$n4402_1
.sym 56859 $abc$38833$n2404
.sym 56860 VexRiscv.CsrPlugin_mepc[31]
.sym 56861 $abc$38833$n4226_1
.sym 56863 VexRiscv.CsrPlugin_mepc[11]
.sym 56866 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 56867 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 56868 $abc$38833$n2349
.sym 56871 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 56872 VexRiscv._zz_41_[24]
.sym 56873 VexRiscv.CsrPlugin_mepc[13]
.sym 56874 $abc$38833$n3612_1
.sym 56875 $abc$38833$n4340
.sym 56876 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 56877 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 56878 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 56879 $abc$38833$n4883
.sym 56880 $abc$38833$n2420
.sym 56881 VexRiscv._zz_286_[0]
.sym 56882 $abc$38833$n4029_1
.sym 56883 $abc$38833$n4178_1
.sym 56886 VexRiscv._zz_321_[23]
.sym 56887 $abc$38833$n149
.sym 56888 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 56891 $abc$38833$n3916_1
.sym 56899 $abc$38833$n149
.sym 56904 VexRiscv.lastStagePc[11]
.sym 56905 VexRiscv._zz_41_[6]
.sym 56907 $abc$38833$n2479
.sym 56908 VexRiscv._zz_41_[13]
.sym 56909 VexRiscv._zz_36_[23]
.sym 56911 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 56916 $abc$38833$n3623_1
.sym 56921 $abc$38833$n4175_1
.sym 56922 VexRiscv._zz_41_[28]
.sym 56927 VexRiscv._zz_36_[11]
.sym 56928 VexRiscv.CsrPlugin_mepc[11]
.sym 56932 VexRiscv._zz_41_[13]
.sym 56938 VexRiscv._zz_36_[23]
.sym 56943 $abc$38833$n2479
.sym 56944 VexRiscv.CsrPlugin_mepc[11]
.sym 56945 VexRiscv.lastStagePc[11]
.sym 56949 VexRiscv._zz_41_[28]
.sym 56955 $abc$38833$n3623_1
.sym 56957 $abc$38833$n4175_1
.sym 56960 VexRiscv._zz_41_[6]
.sym 56969 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 56972 VexRiscv._zz_36_[11]
.sym 56976 $abc$38833$n149
.sym 56977 por_clk
.sym 56979 VexRiscv._zz_321_[4]
.sym 56980 VexRiscv._zz_321_[23]
.sym 56981 VexRiscv._zz_321_[5]
.sym 56982 $abc$38833$n7475
.sym 56983 $abc$38833$n7476
.sym 56984 VexRiscv._zz_321_[3]
.sym 56985 VexRiscv._zz_36_[11]
.sym 56986 $abc$38833$n4029_1
.sym 56987 $abc$38833$n4340
.sym 56989 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 56990 $abc$38833$n4340
.sym 56992 VexRiscv._zz_170_[0]
.sym 56993 VexRiscv.CsrPlugin_mtval[24]
.sym 56994 array_muxed0[3]
.sym 56995 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56996 VexRiscv.CsrPlugin_mtval[21]
.sym 56997 $abc$38833$n4883
.sym 56998 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 56999 VexRiscv.CsrPlugin_mtval[17]
.sym 57000 $abc$38833$n4324_1
.sym 57001 VexRiscv.lastStagePc[8]
.sym 57002 VexRiscv._zz_32_[1]
.sym 57004 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57005 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 57006 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 57007 $abc$38833$n4175_1
.sym 57008 VexRiscv._zz_192_
.sym 57009 VexRiscv._zz_41_[21]
.sym 57010 $abc$38833$n5997_1
.sym 57011 VexRiscv._zz_192_
.sym 57012 $abc$38833$n4175_1
.sym 57013 $abc$38833$n4265_1
.sym 57014 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 57020 $abc$38833$n4265_1
.sym 57027 $abc$38833$n3950
.sym 57029 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 57033 VexRiscv._zz_170_[1]
.sym 57034 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 57036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 57037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 57038 VexRiscv._zz_152_
.sym 57039 VexRiscv.CsrPlugin_mepc[13]
.sym 57040 $abc$38833$n3624_1
.sym 57041 $abc$38833$n4153_1
.sym 57042 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 57046 VexRiscv._zz_32_[1]
.sym 57047 $abc$38833$n3953
.sym 57048 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 57050 $abc$38833$n5841_1
.sym 57051 $abc$38833$n3916_1
.sym 57054 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 57059 VexRiscv.CsrPlugin_mepc[13]
.sym 57060 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 57061 $abc$38833$n3950
.sym 57062 $abc$38833$n3953
.sym 57067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 57074 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 57077 $abc$38833$n4265_1
.sym 57078 $abc$38833$n5841_1
.sym 57079 $abc$38833$n3624_1
.sym 57083 VexRiscv._zz_32_[1]
.sym 57084 VexRiscv._zz_152_
.sym 57086 VexRiscv._zz_170_[1]
.sym 57089 $abc$38833$n3916_1
.sym 57090 $abc$38833$n4153_1
.sym 57091 VexRiscv._zz_152_
.sym 57092 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 57095 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 57099 $abc$38833$n2420_$glb_ce
.sym 57100 por_clk
.sym 57102 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 57103 VexRiscv.decode_to_execute_RS2[11]
.sym 57104 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 57105 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 57106 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 57107 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 57108 $abc$38833$n5841_1
.sym 57109 VexRiscv._zz_199_[11]
.sym 57113 $abc$38833$n5993_1
.sym 57115 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 57116 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 57117 $abc$38833$n4160
.sym 57119 $abc$38833$n4157
.sym 57120 VexRiscv._zz_170_[0]
.sym 57122 VexRiscv._zz_41_[13]
.sym 57123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 57125 array_muxed0[9]
.sym 57126 VexRiscv._zz_286_[9]
.sym 57127 VexRiscv._zz_41_[23]
.sym 57128 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 57130 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 57131 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 57132 $abc$38833$n4166
.sym 57133 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 57134 VexRiscv._zz_32_[1]
.sym 57135 VexRiscv._zz_41_[11]
.sym 57136 VexRiscv._zz_41_[11]
.sym 57137 VexRiscv._zz_151_[11]
.sym 57143 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 57144 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 57145 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 57146 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 57148 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 57152 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 57156 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 57157 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 57159 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 57161 $abc$38833$n149
.sym 57162 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 57164 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 57165 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 57167 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 57169 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 57170 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 57172 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 57175 $auto$alumacc.cc:474:replace_alu$3875.C[1]
.sym 57177 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 57178 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 57181 $auto$alumacc.cc:474:replace_alu$3875.C[2]
.sym 57183 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 57184 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 57185 $auto$alumacc.cc:474:replace_alu$3875.C[1]
.sym 57187 $auto$alumacc.cc:474:replace_alu$3875.C[3]
.sym 57189 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 57190 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 57191 $auto$alumacc.cc:474:replace_alu$3875.C[2]
.sym 57193 $auto$alumacc.cc:474:replace_alu$3875.C[4]
.sym 57195 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 57196 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 57197 $auto$alumacc.cc:474:replace_alu$3875.C[3]
.sym 57199 $auto$alumacc.cc:474:replace_alu$3875.C[5]
.sym 57201 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 57202 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 57203 $auto$alumacc.cc:474:replace_alu$3875.C[4]
.sym 57205 $auto$alumacc.cc:474:replace_alu$3875.C[6]
.sym 57207 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 57208 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 57209 $auto$alumacc.cc:474:replace_alu$3875.C[5]
.sym 57211 $auto$alumacc.cc:474:replace_alu$3875.C[7]
.sym 57213 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 57214 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 57215 $auto$alumacc.cc:474:replace_alu$3875.C[6]
.sym 57217 $auto$alumacc.cc:474:replace_alu$3875.C[8]
.sym 57219 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 57220 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 57221 $auto$alumacc.cc:474:replace_alu$3875.C[7]
.sym 57222 $abc$38833$n149
.sym 57223 por_clk
.sym 57225 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 57226 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 57227 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 57228 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 57229 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 57230 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 57231 $abc$38833$n6305_1
.sym 57232 $abc$38833$n5845_1
.sym 57233 array_muxed0[6]
.sym 57234 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 57235 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 57236 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 57237 $abc$38833$n4340
.sym 57238 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 57239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57241 $abc$38833$n2482
.sym 57242 VexRiscv._zz_41_[1]
.sym 57243 array_muxed0[6]
.sym 57244 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 57247 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 57248 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 57249 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 57250 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 57251 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 57252 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 57253 VexRiscv.CsrPlugin_mepc[20]
.sym 57254 VexRiscv._zz_41_[6]
.sym 57255 VexRiscv._zz_286_[7]
.sym 57257 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 57258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 57259 VexRiscv._zz_199_[11]
.sym 57260 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 57261 $auto$alumacc.cc:474:replace_alu$3875.C[8]
.sym 57266 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 57268 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 57269 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 57270 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 57277 $abc$38833$n149
.sym 57278 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 57280 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 57282 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 57283 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 57289 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 57290 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 57291 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 57292 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 57293 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 57294 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 57295 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 57297 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 57298 $auto$alumacc.cc:474:replace_alu$3875.C[9]
.sym 57300 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 57301 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 57302 $auto$alumacc.cc:474:replace_alu$3875.C[8]
.sym 57304 $auto$alumacc.cc:474:replace_alu$3875.C[10]
.sym 57306 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 57307 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 57308 $auto$alumacc.cc:474:replace_alu$3875.C[9]
.sym 57310 $auto$alumacc.cc:474:replace_alu$3875.C[11]
.sym 57312 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 57313 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 57314 $auto$alumacc.cc:474:replace_alu$3875.C[10]
.sym 57316 $auto$alumacc.cc:474:replace_alu$3875.C[12]
.sym 57318 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 57319 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 57320 $auto$alumacc.cc:474:replace_alu$3875.C[11]
.sym 57322 $auto$alumacc.cc:474:replace_alu$3875.C[13]
.sym 57324 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 57325 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 57326 $auto$alumacc.cc:474:replace_alu$3875.C[12]
.sym 57328 $auto$alumacc.cc:474:replace_alu$3875.C[14]
.sym 57330 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 57331 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 57332 $auto$alumacc.cc:474:replace_alu$3875.C[13]
.sym 57334 $auto$alumacc.cc:474:replace_alu$3875.C[15]
.sym 57336 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 57337 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 57338 $auto$alumacc.cc:474:replace_alu$3875.C[14]
.sym 57340 $auto$alumacc.cc:474:replace_alu$3875.C[16]
.sym 57342 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 57343 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 57344 $auto$alumacc.cc:474:replace_alu$3875.C[15]
.sym 57345 $abc$38833$n149
.sym 57346 por_clk
.sym 57348 VexRiscv.CsrPlugin_mepc[20]
.sym 57349 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 57350 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 57351 $abc$38833$n4159_1
.sym 57352 VexRiscv.CsrPlugin_mepc[3]
.sym 57353 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 57354 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57355 $abc$38833$n4165_1
.sym 57356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57359 VexRiscv._zz_288_[21]
.sym 57360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 57363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 57364 VexRiscv._zz_32_[0]
.sym 57365 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 57366 $abc$38833$n3952_1
.sym 57367 $abc$38833$n5562_1
.sym 57368 $abc$38833$n2433
.sym 57369 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57370 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 57371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57372 $abc$38833$n7480
.sym 57373 $abc$38833$n4410
.sym 57374 VexRiscv._zz_321_[23]
.sym 57375 VexRiscv._zz_41_[16]
.sym 57376 $abc$38833$n3916_1
.sym 57377 VexRiscv._zz_286_[0]
.sym 57378 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 57379 $abc$38833$n149
.sym 57380 VexRiscv._zz_41_[10]
.sym 57381 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 57382 $abc$38833$n4178_1
.sym 57383 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 57384 $auto$alumacc.cc:474:replace_alu$3875.C[16]
.sym 57391 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 57392 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 57393 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 57398 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 57400 $abc$38833$n149
.sym 57401 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 57406 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 57407 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 57409 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 57410 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 57411 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57412 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 57414 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 57417 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 57419 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57421 $auto$alumacc.cc:474:replace_alu$3875.C[17]
.sym 57423 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 57424 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 57425 $auto$alumacc.cc:474:replace_alu$3875.C[16]
.sym 57427 $auto$alumacc.cc:474:replace_alu$3875.C[18]
.sym 57429 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 57430 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 57431 $auto$alumacc.cc:474:replace_alu$3875.C[17]
.sym 57433 $auto$alumacc.cc:474:replace_alu$3875.C[19]
.sym 57435 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 57436 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 57437 $auto$alumacc.cc:474:replace_alu$3875.C[18]
.sym 57439 $auto$alumacc.cc:474:replace_alu$3875.C[20]
.sym 57441 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 57442 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 57443 $auto$alumacc.cc:474:replace_alu$3875.C[19]
.sym 57445 $auto$alumacc.cc:474:replace_alu$3875.C[21]
.sym 57447 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 57448 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57449 $auto$alumacc.cc:474:replace_alu$3875.C[20]
.sym 57451 $auto$alumacc.cc:474:replace_alu$3875.C[22]
.sym 57453 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57454 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 57455 $auto$alumacc.cc:474:replace_alu$3875.C[21]
.sym 57457 $auto$alumacc.cc:474:replace_alu$3875.C[23]
.sym 57459 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57460 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 57461 $auto$alumacc.cc:474:replace_alu$3875.C[22]
.sym 57463 $auto$alumacc.cc:474:replace_alu$3875.C[24]
.sym 57465 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 57466 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57467 $auto$alumacc.cc:474:replace_alu$3875.C[23]
.sym 57468 $abc$38833$n149
.sym 57469 por_clk
.sym 57471 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 57472 VexRiscv._zz_321_[8]
.sym 57473 $abc$38833$n4380
.sym 57474 VexRiscv._zz_321_[9]
.sym 57475 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 57476 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 57477 $abc$38833$n7480
.sym 57478 VexRiscv._zz_321_[7]
.sym 57480 $PACKER_GND_NET
.sym 57481 VexRiscv._zz_199_[4]
.sym 57482 VexRiscv._zz_41_[1]
.sym 57483 $abc$38833$n3916_1
.sym 57485 VexRiscv._zz_321_[0]
.sym 57486 VexRiscv._zz_41_[21]
.sym 57488 $abc$38833$n149
.sym 57489 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 57490 VexRiscv.CsrPlugin_mepc[20]
.sym 57491 $abc$38833$n149
.sym 57493 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 57494 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 57495 VexRiscv._zz_321_[25]
.sym 57496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 57497 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 57498 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 57499 $abc$38833$n4175_1
.sym 57500 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57501 VexRiscv._zz_41_[31]
.sym 57502 VexRiscv._zz_287_[0]
.sym 57503 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 57504 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 57505 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 57506 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 57507 $auto$alumacc.cc:474:replace_alu$3875.C[24]
.sym 57515 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 57517 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 57518 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57526 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57529 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 57530 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 57535 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 57538 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 57539 $abc$38833$n149
.sym 57540 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 57541 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 57544 $auto$alumacc.cc:474:replace_alu$3875.C[25]
.sym 57546 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 57547 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57548 $auto$alumacc.cc:474:replace_alu$3875.C[24]
.sym 57550 $auto$alumacc.cc:474:replace_alu$3875.C[26]
.sym 57552 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57553 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 57554 $auto$alumacc.cc:474:replace_alu$3875.C[25]
.sym 57556 $auto$alumacc.cc:474:replace_alu$3875.C[27]
.sym 57558 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 57559 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57560 $auto$alumacc.cc:474:replace_alu$3875.C[26]
.sym 57562 $auto$alumacc.cc:474:replace_alu$3875.C[28]
.sym 57564 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 57565 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57566 $auto$alumacc.cc:474:replace_alu$3875.C[27]
.sym 57568 $auto$alumacc.cc:474:replace_alu$3875.C[29]
.sym 57570 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 57571 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57572 $auto$alumacc.cc:474:replace_alu$3875.C[28]
.sym 57574 $auto$alumacc.cc:474:replace_alu$3875.C[30]
.sym 57576 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 57577 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57578 $auto$alumacc.cc:474:replace_alu$3875.C[29]
.sym 57580 $auto$alumacc.cc:474:replace_alu$3875.C[31]
.sym 57582 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 57583 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57584 $auto$alumacc.cc:474:replace_alu$3875.C[30]
.sym 57587 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 57588 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 57590 $auto$alumacc.cc:474:replace_alu$3875.C[31]
.sym 57591 $abc$38833$n149
.sym 57592 por_clk
.sym 57594 $abc$38833$n4175_1
.sym 57595 VexRiscv._zz_321_[19]
.sym 57596 $abc$38833$n7479
.sym 57597 VexRiscv._zz_321_[17]
.sym 57598 VexRiscv._zz_321_[24]
.sym 57599 VexRiscv._zz_321_[22]
.sym 57600 VexRiscv._zz_321_[18]
.sym 57601 $abc$38833$n7494
.sym 57604 $abc$38833$n6291_1
.sym 57605 VexRiscv._zz_199_[5]
.sym 57606 $abc$38833$n4175
.sym 57607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 57608 $abc$38833$n3916_1
.sym 57609 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 57610 basesoc_vexriscv_ibus_adr[5]
.sym 57611 $abc$38833$n4172
.sym 57612 VexRiscv._zz_170_[0]
.sym 57613 $abc$38833$n4057_1
.sym 57614 $abc$38833$n4169
.sym 57615 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 57616 VexRiscv._zz_41_[28]
.sym 57617 VexRiscv._zz_170_[0]
.sym 57618 VexRiscv.CsrPlugin_mepc[27]
.sym 57619 VexRiscv._zz_41_[23]
.sym 57620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 57621 VexRiscv._zz_41_[11]
.sym 57622 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 57623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 57624 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 57625 $abc$38833$n7494
.sym 57626 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 57627 VexRiscv._zz_285_[4]
.sym 57628 VexRiscv._zz_319_
.sym 57629 VexRiscv._zz_286_[9]
.sym 57639 VexRiscv._zz_199_[31]
.sym 57640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 57644 $abc$38833$n3916_1
.sym 57648 $abc$38833$n3916_1
.sym 57649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 57652 VexRiscv._zz_41_[10]
.sym 57653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 57656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 57658 VexRiscv._zz_199_[10]
.sym 57659 VexRiscv._zz_41_[8]
.sym 57660 VexRiscv._zz_199_[8]
.sym 57661 VexRiscv._zz_41_[31]
.sym 57668 $abc$38833$n3916_1
.sym 57669 VexRiscv._zz_199_[10]
.sym 57671 VexRiscv._zz_41_[10]
.sym 57675 $abc$38833$n3916_1
.sym 57676 VexRiscv._zz_41_[8]
.sym 57677 VexRiscv._zz_199_[8]
.sym 57681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 57686 VexRiscv._zz_41_[31]
.sym 57687 $abc$38833$n3916_1
.sym 57689 VexRiscv._zz_199_[31]
.sym 57695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 57698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 57707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 57713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 57714 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 57715 por_clk
.sym 57717 VexRiscv.lastStagePc[28]
.sym 57718 $abc$38833$n5698
.sym 57719 $abc$38833$n7490
.sym 57720 VexRiscv._zz_319_
.sym 57721 $abc$38833$n7493
.sym 57722 $abc$38833$n6387
.sym 57723 VexRiscv.lastStagePc[4]
.sym 57724 VexRiscv.lastStagePc[22]
.sym 57725 VexRiscv.CsrPlugin_hadException
.sym 57726 VexRiscv.decode_to_execute_RS2[10]
.sym 57727 VexRiscv.decode_to_execute_RS2[10]
.sym 57728 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 57729 VexRiscv._zz_286_[0]
.sym 57730 $abc$38833$n3916_1
.sym 57731 VexRiscv._zz_129_[6]
.sym 57732 VexRiscv._zz_321_[17]
.sym 57734 $abc$38833$n4196
.sym 57735 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 57736 $abc$38833$n4175_1
.sym 57737 $abc$38833$n3653
.sym 57738 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 57739 $abc$38833$n4181_1
.sym 57740 VexRiscv._zz_170_[0]
.sym 57741 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 57742 $abc$38833$n5684_1
.sym 57743 $abc$38833$n3624_1
.sym 57744 VexRiscv._zz_199_[11]
.sym 57745 VexRiscv._zz_129_[4]
.sym 57746 VexRiscv._zz_41_[6]
.sym 57747 VexRiscv._zz_286_[7]
.sym 57748 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 57749 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 57750 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 57751 $abc$38833$n7877
.sym 57752 $abc$38833$n5612_1
.sym 57759 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 57761 VexRiscv._zz_41_[9]
.sym 57762 VexRiscv._zz_321_[24]
.sym 57763 $abc$38833$n3916_1
.sym 57764 VexRiscv._zz_321_[18]
.sym 57766 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 57767 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 57770 $abc$38833$n5562_1
.sym 57776 VexRiscv.CsrPlugin_hadException
.sym 57780 VexRiscv._zz_199_[9]
.sym 57785 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 57786 VexRiscv._zz_41_[6]
.sym 57787 VexRiscv._zz_199_[6]
.sym 57791 VexRiscv._zz_321_[18]
.sym 57798 VexRiscv._zz_321_[24]
.sym 57804 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 57809 $abc$38833$n3916_1
.sym 57811 VexRiscv._zz_41_[6]
.sym 57812 VexRiscv._zz_199_[6]
.sym 57815 VexRiscv._zz_199_[9]
.sym 57816 $abc$38833$n3916_1
.sym 57818 VexRiscv._zz_41_[9]
.sym 57821 $abc$38833$n5562_1
.sym 57824 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 57828 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 57834 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 57837 VexRiscv.CsrPlugin_hadException
.sym 57838 por_clk
.sym 57840 $abc$38833$n5699_1
.sym 57841 VexRiscv._zz_286_[7]
.sym 57842 $abc$38833$n5638_1
.sym 57843 $abc$38833$n5701
.sym 57844 $abc$38833$n5703_1
.sym 57845 VexRiscv._zz_286_[9]
.sym 57846 $abc$38833$n4191_1
.sym 57847 VexRiscv._zz_286_[6]
.sym 57850 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 57853 VexRiscv._zz_47_[0]
.sym 57854 $abc$38833$n4176_1
.sym 57855 VexRiscv._zz_319_
.sym 57856 VexRiscv._zz_311_
.sym 57857 VexRiscv._zz_41_[9]
.sym 57858 $abc$38833$n5562_1
.sym 57859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 57860 $abc$38833$n5955_1
.sym 57861 $abc$38833$n4190
.sym 57864 VexRiscv._zz_286_[0]
.sym 57866 VexRiscv._zz_129_[1]
.sym 57867 VexRiscv._zz_151_[5]
.sym 57868 VexRiscv._zz_41_[10]
.sym 57869 $abc$38833$n4191_1
.sym 57870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 57871 $abc$38833$n149
.sym 57872 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 57873 VexRiscv._zz_129_[4]
.sym 57874 VexRiscv._zz_286_[1]
.sym 57875 VexRiscv._zz_41_[16]
.sym 57882 $abc$38833$n3916_1
.sym 57883 $abc$38833$n149
.sym 57884 $abc$38833$n5604_1
.sym 57885 $abc$38833$n5623_1
.sym 57887 VexRiscv._zz_170_[0]
.sym 57889 $abc$38833$n4290_1
.sym 57890 VexRiscv._zz_151_[31]
.sym 57891 VexRiscv._zz_151_[5]
.sym 57892 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57894 VexRiscv._zz_36_[5]
.sym 57895 VexRiscv._zz_36_[4]
.sym 57896 VexRiscv._zz_199_[4]
.sym 57898 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57899 $abc$38833$n5638_1
.sym 57901 VexRiscv._zz_151_[21]
.sym 57902 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57903 $abc$38833$n3624_1
.sym 57904 VexRiscv._zz_288_[21]
.sym 57905 VexRiscv._zz_170_[1]
.sym 57908 VexRiscv._zz_41_[4]
.sym 57909 $abc$38833$n4200_1
.sym 57911 $abc$38833$n3898_1
.sym 57912 $abc$38833$n5560_1
.sym 57915 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57916 VexRiscv._zz_151_[21]
.sym 57917 VexRiscv._zz_288_[21]
.sym 57920 VexRiscv._zz_36_[4]
.sym 57926 $abc$38833$n5560_1
.sym 57927 $abc$38833$n5604_1
.sym 57928 $abc$38833$n5638_1
.sym 57929 $abc$38833$n3898_1
.sym 57932 $abc$38833$n4290_1
.sym 57933 VexRiscv._zz_170_[0]
.sym 57934 VexRiscv._zz_170_[1]
.sym 57935 VexRiscv._zz_151_[31]
.sym 57938 VexRiscv._zz_199_[4]
.sym 57939 $abc$38833$n3916_1
.sym 57940 VexRiscv._zz_41_[4]
.sym 57947 VexRiscv._zz_36_[5]
.sym 57950 $abc$38833$n5623_1
.sym 57952 $abc$38833$n3624_1
.sym 57953 $abc$38833$n4200_1
.sym 57956 VexRiscv._zz_151_[5]
.sym 57957 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57960 $abc$38833$n149
.sym 57961 por_clk
.sym 57963 $abc$38833$n5649
.sym 57964 $abc$38833$n3899
.sym 57965 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 57966 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 57967 $abc$38833$n3870
.sym 57968 $abc$38833$n3627_1
.sym 57969 $abc$38833$n3898_1
.sym 57970 $abc$38833$n3869
.sym 57973 VexRiscv._zz_287_[0]
.sym 57974 VexRiscv._zz_151_[7]
.sym 57975 $abc$38833$n5607
.sym 57976 $abc$38833$n3916_1
.sym 57977 $abc$38833$n149
.sym 57978 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57980 $abc$38833$n5604_1
.sym 57982 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57984 basesoc_vexriscv_ibus_adr[10]
.sym 57985 $abc$38833$n5800_1
.sym 57986 VexRiscv._zz_151_[31]
.sym 57987 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 57988 $abc$38833$n5580
.sym 57989 VexRiscv._zz_287_[0]
.sym 57990 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 57991 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57992 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57993 VexRiscv._zz_286_[9]
.sym 57994 $abc$38833$n5580
.sym 57995 VexRiscv._zz_41_[31]
.sym 57996 $abc$38833$n5565_1
.sym 57997 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 57998 VexRiscv.decode_to_execute_IS_DIV
.sym 58004 $abc$38833$n5631_1
.sym 58005 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 58006 $abc$38833$n5969_1
.sym 58009 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58010 VexRiscv._zz_36_[4]
.sym 58011 VexRiscv._zz_199_[20]
.sym 58012 $abc$38833$n5560_1
.sym 58013 $abc$38833$n3916_1
.sym 58014 VexRiscv._zz_170_[0]
.sym 58015 VexRiscv._zz_151_[4]
.sym 58017 VexRiscv._zz_170_[1]
.sym 58018 $abc$38833$n5580
.sym 58019 VexRiscv._zz_129_[2]
.sym 58020 $abc$38833$n5649
.sym 58022 $abc$38833$n5619_1
.sym 58023 $abc$38833$n5955_1
.sym 58025 VexRiscv._zz_36_[5]
.sym 58026 $abc$38833$n5642_1
.sym 58027 VexRiscv._zz_36_[6]
.sym 58028 $abc$38833$n5604_1
.sym 58030 VexRiscv.decode_to_execute_RS2[10]
.sym 58031 VexRiscv._zz_41_[20]
.sym 58035 $abc$38833$n3869
.sym 58037 $abc$38833$n5642_1
.sym 58038 VexRiscv._zz_36_[6]
.sym 58040 $abc$38833$n5580
.sym 58043 VexRiscv.decode_to_execute_RS2[10]
.sym 58044 VexRiscv._zz_170_[1]
.sym 58045 VexRiscv._zz_170_[0]
.sym 58046 VexRiscv._zz_129_[2]
.sym 58049 $abc$38833$n5619_1
.sym 58051 VexRiscv._zz_36_[4]
.sym 58052 $abc$38833$n5580
.sym 58056 VexRiscv._zz_41_[20]
.sym 58057 VexRiscv._zz_199_[20]
.sym 58058 $abc$38833$n3916_1
.sym 58061 $abc$38833$n5649
.sym 58062 $abc$38833$n5604_1
.sym 58063 $abc$38833$n3869
.sym 58064 $abc$38833$n5560_1
.sym 58067 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 58069 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58070 VexRiscv._zz_151_[4]
.sym 58073 $abc$38833$n5631_1
.sym 58074 VexRiscv._zz_36_[5]
.sym 58076 $abc$38833$n5580
.sym 58080 $abc$38833$n5969_1
.sym 58081 $abc$38833$n5955_1
.sym 58082 VexRiscv._zz_36_[4]
.sym 58083 $abc$38833$n2420_$glb_ce
.sym 58084 por_clk
.sym 58086 VexRiscv._zz_151_[23]
.sym 58087 $abc$38833$n3903
.sym 58088 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 58089 $abc$38833$n5691_1
.sym 58090 $abc$38833$n3877
.sym 58091 $abc$38833$n3798_1
.sym 58092 $abc$38833$n3799
.sym 58093 $abc$38833$n5693_1
.sym 58095 $abc$38833$n3783_1
.sym 58096 $abc$38833$n3783_1
.sym 58097 VexRiscv._zz_287_[1]
.sym 58098 $abc$38833$n5560_1
.sym 58099 $abc$38833$n3916_1
.sym 58100 $abc$38833$n3860
.sym 58101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58102 $abc$38833$n5969_1
.sym 58103 $abc$38833$n3869
.sym 58104 VexRiscv._zz_129_[4]
.sym 58105 VexRiscv._zz_41_[12]
.sym 58106 $abc$38833$n5613
.sym 58107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 58108 VexRiscv._zz_41_[2]
.sym 58109 $abc$38833$n5623
.sym 58110 VexRiscv._zz_151_[8]
.sym 58111 $abc$38833$n3916_1
.sym 58112 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 58113 VexRiscv._zz_316_[1]
.sym 58114 VexRiscv._zz_41_[11]
.sym 58115 VexRiscv._zz_285_[4]
.sym 58116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 58117 VexRiscv._zz_49_[1]
.sym 58118 VexRiscv._zz_42_[0]
.sym 58119 VexRiscv._zz_41_[23]
.sym 58121 VexRiscv.CsrPlugin_mepc[27]
.sym 58127 $abc$38833$n3624_1
.sym 58128 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 58130 $abc$38833$n5562_1
.sym 58131 VexRiscv._zz_285_[4]
.sym 58132 VexRiscv._zz_151_[11]
.sym 58134 VexRiscv._zz_199_[4]
.sym 58136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 58138 $abc$38833$n4220_1
.sym 58139 $abc$38833$n5695
.sym 58141 $abc$38833$n5690_1
.sym 58142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 58143 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 58145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 58146 $abc$38833$n5691_1
.sym 58147 VexRiscv._zz_44_[0]
.sym 58148 VexRiscv._zz_44_[1]
.sym 58151 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58153 $abc$38833$n5694_1
.sym 58156 $abc$38833$n3634_1
.sym 58157 $abc$38833$n5565_1
.sym 58158 $abc$38833$n5673_1
.sym 58162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 58166 $abc$38833$n5694_1
.sym 58167 $abc$38833$n3624_1
.sym 58168 $abc$38833$n5690_1
.sym 58169 $abc$38833$n4220_1
.sym 58172 $abc$38833$n5673_1
.sym 58173 $abc$38833$n5565_1
.sym 58174 $abc$38833$n3634_1
.sym 58175 $abc$38833$n5695
.sym 58178 VexRiscv._zz_44_[1]
.sym 58179 VexRiscv._zz_285_[4]
.sym 58180 VexRiscv._zz_199_[4]
.sym 58181 VexRiscv._zz_44_[0]
.sym 58184 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 58185 VexRiscv._zz_151_[11]
.sym 58187 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 58197 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 58202 $abc$38833$n5562_1
.sym 58203 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 58204 $abc$38833$n5691_1
.sym 58205 $abc$38833$n3634_1
.sym 58206 $abc$38833$n2420_$glb_ce
.sym 58207 por_clk
.sym 58209 $abc$38833$n3876
.sym 58210 $abc$38833$n6290_1
.sym 58211 VexRiscv._zz_42_[0]
.sym 58212 $abc$38833$n6288_1
.sym 58213 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 58214 $abc$38833$n3634_1
.sym 58215 $abc$38833$n3635_1
.sym 58216 $abc$38833$n3902
.sym 58218 $abc$38833$n5629
.sym 58219 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 58221 grant
.sym 58222 $abc$38833$n5562_1
.sym 58223 $abc$38833$n6283_1
.sym 58224 $abc$38833$n5560_1
.sym 58225 VexRiscv._zz_151_[3]
.sym 58226 $abc$38833$n5562_1
.sym 58227 $abc$38833$n5627
.sym 58228 VexRiscv._zz_170_[1]
.sym 58230 $abc$38833$n2484
.sym 58231 $abc$38833$n5695
.sym 58232 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58233 VexRiscv._zz_44_[0]
.sym 58234 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 58235 VexRiscv.decode_to_execute_RS2[27]
.sym 58236 VexRiscv._zz_44_[0]
.sym 58237 VexRiscv._zz_199_[11]
.sym 58238 VexRiscv._zz_151_[8]
.sym 58239 $abc$38833$n3798_1
.sym 58240 VexRiscv._zz_316_[13]
.sym 58241 VexRiscv.decode_to_execute_RS2[25]
.sym 58242 $abc$38833$n7877
.sym 58243 VexRiscv._zz_199_[8]
.sym 58244 VexRiscv._zz_151_[6]
.sym 58250 VexRiscv._zz_199_[7]
.sym 58251 VexRiscv._zz_36_[10]
.sym 58252 $abc$38833$n5686
.sym 58255 VexRiscv._zz_199_[0]
.sym 58256 VexRiscv._zz_41_[0]
.sym 58258 $abc$38833$n5580
.sym 58259 $abc$38833$n5973_1
.sym 58260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 58261 $abc$38833$n5955_1
.sym 58263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 58264 VexRiscv._zz_36_[5]
.sym 58269 VexRiscv._zz_41_[7]
.sym 58270 $abc$38833$n5993_1
.sym 58271 $abc$38833$n3916_1
.sym 58272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 58283 VexRiscv._zz_199_[7]
.sym 58284 VexRiscv._zz_41_[7]
.sym 58286 $abc$38833$n3916_1
.sym 58291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 58297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 58301 $abc$38833$n3916_1
.sym 58303 VexRiscv._zz_199_[0]
.sym 58304 VexRiscv._zz_41_[0]
.sym 58307 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 58314 $abc$38833$n5955_1
.sym 58315 VexRiscv._zz_36_[10]
.sym 58316 $abc$38833$n5993_1
.sym 58319 $abc$38833$n5955_1
.sym 58320 VexRiscv._zz_36_[5]
.sym 58321 $abc$38833$n5973_1
.sym 58325 VexRiscv._zz_36_[10]
.sym 58326 $abc$38833$n5686
.sym 58327 $abc$38833$n5580
.sym 58329 $abc$38833$n2420_$glb_ce
.sym 58330 por_clk
.sym 58332 $abc$38833$n3906
.sym 58333 $abc$38833$n3887_1
.sym 58334 $abc$38833$n3793_1
.sym 58335 $abc$38833$n3836
.sym 58336 $abc$38833$n3832_1
.sym 58337 $abc$38833$n3802_1
.sym 58338 $abc$38833$n3808_1
.sym 58339 VexRiscv._zz_151_[5]
.sym 58340 VexRiscv.decode_to_execute_RS2[31]
.sym 58341 $abc$38833$n3634_1
.sym 58343 basesoc_uart_phy_storage[0]
.sym 58344 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 58346 $abc$38833$n5686
.sym 58348 VexRiscv._zz_42_[1]
.sym 58349 $abc$38833$n3844_1
.sym 58350 VexRiscv._zz_287_[1]
.sym 58351 VexRiscv._zz_199_[0]
.sym 58352 VexRiscv._zz_41_[0]
.sym 58353 VexRiscv._zz_41_[9]
.sym 58355 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58356 VexRiscv._zz_41_[16]
.sym 58357 VexRiscv._zz_129_[1]
.sym 58358 VexRiscv._zz_41_[25]
.sym 58359 VexRiscv._zz_314_[22]
.sym 58360 VexRiscv._zz_314_[20]
.sym 58361 VexRiscv._zz_199_[3]
.sym 58362 $abc$38833$n3634_1
.sym 58363 VexRiscv._zz_151_[5]
.sym 58364 $abc$38833$n149
.sym 58365 VexRiscv._zz_194_[4]
.sym 58366 VexRiscv._zz_151_[10]
.sym 58367 VexRiscv._zz_49_[0]
.sym 58373 VexRiscv._zz_199_[19]
.sym 58374 $abc$38833$n3797
.sym 58375 VexRiscv._zz_42_[0]
.sym 58376 $abc$38833$n6288_1
.sym 58377 VexRiscv._zz_199_[29]
.sym 58378 VexRiscv._zz_129_[0]
.sym 58379 VexRiscv._zz_129_[1]
.sym 58380 VexRiscv._zz_287_[0]
.sym 58381 $abc$38833$n3916_1
.sym 58382 $abc$38833$n6290_1
.sym 58383 VexRiscv._zz_287_[1]
.sym 58385 VexRiscv._zz_41_[29]
.sym 58386 VexRiscv._zz_199_[10]
.sym 58388 $abc$38833$n3902
.sym 58392 VexRiscv._zz_292_
.sym 58393 VexRiscv._zz_41_[19]
.sym 58401 VexRiscv._zz_199_[6]
.sym 58403 VexRiscv._zz_199_[8]
.sym 58407 $abc$38833$n3797
.sym 58409 VexRiscv._zz_199_[8]
.sym 58412 $abc$38833$n3797
.sym 58415 VexRiscv._zz_199_[10]
.sym 58418 $abc$38833$n3902
.sym 58421 VexRiscv._zz_292_
.sym 58424 $abc$38833$n3797
.sym 58426 VexRiscv._zz_199_[6]
.sym 58430 VexRiscv._zz_199_[29]
.sym 58431 $abc$38833$n3916_1
.sym 58433 VexRiscv._zz_41_[29]
.sym 58436 VexRiscv._zz_287_[0]
.sym 58437 $abc$38833$n6290_1
.sym 58438 VexRiscv._zz_129_[0]
.sym 58439 VexRiscv._zz_42_[0]
.sym 58442 VexRiscv._zz_199_[19]
.sym 58444 VexRiscv._zz_41_[19]
.sym 58445 $abc$38833$n3916_1
.sym 58448 $abc$38833$n6288_1
.sym 58449 VexRiscv._zz_42_[0]
.sym 58450 VexRiscv._zz_287_[1]
.sym 58451 VexRiscv._zz_129_[1]
.sym 58455 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 58456 $abc$38833$n3792
.sym 58457 $abc$38833$n3790
.sym 58458 $abc$38833$n3795_1
.sym 58459 $abc$38833$n3801
.sym 58460 $abc$38833$n3806_1
.sym 58461 $abc$38833$n3835
.sym 58462 $abc$38833$n3804_1
.sym 58466 $abc$38833$n4340
.sym 58467 $abc$38833$n5604_1
.sym 58469 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 58470 VexRiscv._zz_151_[31]
.sym 58471 VexRiscv._zz_292_
.sym 58472 basesoc_dat_w[4]
.sym 58473 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58474 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58475 $abc$38833$n3349
.sym 58476 $abc$38833$n3887_1
.sym 58478 $abc$38833$n6077_1
.sym 58479 VexRiscv._zz_41_[19]
.sym 58480 VexRiscv._zz_316_[24]
.sym 58481 VexRiscv._zz_286_[9]
.sym 58482 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 58483 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58484 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 58485 VexRiscv.decode_to_execute_RS2[18]
.sym 58486 VexRiscv._zz_199_[28]
.sym 58487 VexRiscv._zz_41_[31]
.sym 58488 $abc$38833$n5580
.sym 58490 VexRiscv.decode_to_execute_IS_DIV
.sym 58496 $abc$38833$n3906
.sym 58499 $abc$38833$n5580
.sym 58500 VexRiscv._zz_44_[1]
.sym 58505 VexRiscv._zz_36_[1]
.sym 58506 $abc$38833$n5942_1
.sym 58507 $abc$38833$n5591
.sym 58508 $abc$38833$n3832_1
.sym 58510 $abc$38833$n3808_1
.sym 58512 $abc$38833$n3640_1
.sym 58513 VexRiscv._zz_41_[15]
.sym 58514 VexRiscv._zz_36_[0]
.sym 58515 $abc$38833$n5955_1
.sym 58516 VexRiscv._zz_41_[16]
.sym 58517 $abc$38833$n5566_1
.sym 58519 VexRiscv._zz_151_[19]
.sym 58520 $abc$38833$n3640_1
.sym 58521 $abc$38833$n3792
.sym 58522 VexRiscv._zz_41_[18]
.sym 58525 VexRiscv._zz_44_[0]
.sym 58529 $abc$38833$n3640_1
.sym 58530 $abc$38833$n3832_1
.sym 58532 VexRiscv._zz_41_[15]
.sym 58536 VexRiscv._zz_44_[1]
.sym 58538 VexRiscv._zz_44_[0]
.sym 58541 VexRiscv._zz_41_[16]
.sym 58542 $abc$38833$n3640_1
.sym 58544 $abc$38833$n3808_1
.sym 58548 $abc$38833$n3792
.sym 58549 VexRiscv._zz_151_[19]
.sym 58553 VexRiscv._zz_36_[0]
.sym 58554 $abc$38833$n5955_1
.sym 58556 $abc$38833$n5942_1
.sym 58559 $abc$38833$n5580
.sym 58561 $abc$38833$n5566_1
.sym 58562 VexRiscv._zz_36_[0]
.sym 58565 VexRiscv._zz_36_[1]
.sym 58566 $abc$38833$n5580
.sym 58567 $abc$38833$n5591
.sym 58572 $abc$38833$n3906
.sym 58573 VexRiscv._zz_41_[18]
.sym 58574 $abc$38833$n3640_1
.sym 58575 $abc$38833$n2420_$glb_ce
.sym 58576 por_clk
.sym 58578 VexRiscv._zz_151_[11]
.sym 58579 $abc$38833$n3800_1
.sym 58580 VexRiscv._zz_36_[0]
.sym 58581 VexRiscv._zz_291_[14]
.sym 58582 VexRiscv._zz_291_[7]
.sym 58583 $abc$38833$n5655_1
.sym 58584 $abc$38833$n3904_1
.sym 58585 $abc$38833$n5657_1
.sym 58586 $abc$38833$n3851_1
.sym 58590 $abc$38833$n3831_1
.sym 58591 VexRiscv._zz_47_[0]
.sym 58592 VexRiscv._zz_129_[0]
.sym 58594 $abc$38833$n5942_1
.sym 58595 VexRiscv._zz_151_[2]
.sym 58596 VexRiscv._zz_44_[1]
.sym 58598 $abc$38833$n2465
.sym 58599 $abc$38833$n2484
.sym 58600 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 58602 VexRiscv._zz_151_[16]
.sym 58603 VexRiscv._zz_291_[24]
.sym 58605 VexRiscv._zz_316_[1]
.sym 58606 $abc$38833$n3801
.sym 58607 $abc$38833$n3916_1
.sym 58608 VexRiscv._zz_151_[29]
.sym 58609 VexRiscv._zz_49_[1]
.sym 58610 $abc$38833$n3835
.sym 58611 VexRiscv._zz_129_[1]
.sym 58612 VexRiscv._zz_41_[27]
.sym 58613 VexRiscv.CsrPlugin_mepc[27]
.sym 58620 $abc$38833$n3792
.sym 58621 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 58623 VexRiscv._zz_199_[9]
.sym 58624 VexRiscv._zz_286_[8]
.sym 58625 VexRiscv._zz_49_[1]
.sym 58626 $abc$38833$n5562_1
.sym 58628 $abc$38833$n3797
.sym 58629 VexRiscv._zz_199_[7]
.sym 58631 $abc$38833$n3916_1
.sym 58634 $abc$38833$n3634_1
.sym 58636 VexRiscv._zz_44_[1]
.sym 58637 VexRiscv._zz_49_[0]
.sym 58638 VexRiscv._zz_292_
.sym 58640 $abc$38833$n5655_1
.sym 58641 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 58646 VexRiscv._zz_199_[28]
.sym 58647 VexRiscv._zz_151_[19]
.sym 58648 VexRiscv._zz_44_[0]
.sym 58649 VexRiscv._zz_41_[28]
.sym 58652 VexRiscv._zz_44_[0]
.sym 58653 VexRiscv._zz_286_[8]
.sym 58654 VexRiscv._zz_199_[28]
.sym 58655 VexRiscv._zz_44_[1]
.sym 58658 $abc$38833$n5655_1
.sym 58659 $abc$38833$n3634_1
.sym 58660 $abc$38833$n5562_1
.sym 58661 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 58664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 58670 $abc$38833$n3792
.sym 58671 VexRiscv._zz_49_[0]
.sym 58672 VexRiscv._zz_151_[19]
.sym 58673 VexRiscv._zz_49_[1]
.sym 58676 $abc$38833$n3797
.sym 58678 VexRiscv._zz_199_[9]
.sym 58682 VexRiscv._zz_292_
.sym 58684 $abc$38833$n3792
.sym 58690 $abc$38833$n3797
.sym 58691 VexRiscv._zz_199_[7]
.sym 58694 $abc$38833$n3916_1
.sym 58695 VexRiscv._zz_199_[28]
.sym 58696 VexRiscv._zz_41_[28]
.sym 58698 $abc$38833$n7876_$glb_ce
.sym 58699 por_clk
.sym 58701 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 58702 VexRiscv._zz_151_[29]
.sym 58703 $abc$38833$n5378
.sym 58704 VexRiscv._zz_151_[25]
.sym 58705 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 58706 VexRiscv._zz_151_[26]
.sym 58707 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 58708 VexRiscv._zz_151_[27]
.sym 58711 basesoc_uart_phy_storage[4]
.sym 58713 VexRiscv._zz_151_[28]
.sym 58714 $abc$38833$n4624_1
.sym 58715 $abc$38833$n3834
.sym 58716 VexRiscv._zz_194_[7]
.sym 58717 $abc$38833$n5654_1
.sym 58718 VexRiscv.CsrPlugin_hadException
.sym 58719 basesoc_vexriscv_dbus_adr[21]
.sym 58720 VexRiscv._zz_129_[7]
.sym 58721 VexRiscv._zz_291_[9]
.sym 58722 $abc$38833$n5562_1
.sym 58723 VexRiscv._zz_151_[9]
.sym 58724 $abc$38833$n5560_1
.sym 58725 VexRiscv._zz_199_[11]
.sym 58726 VexRiscv.decode_to_execute_RS2[27]
.sym 58727 VexRiscv._zz_151_[19]
.sym 58729 $abc$38833$n5788_1
.sym 58730 VexRiscv._zz_151_[9]
.sym 58731 $abc$38833$n6073_1
.sym 58732 VexRiscv._zz_316_[13]
.sym 58733 VexRiscv.decode_to_execute_RS2[25]
.sym 58734 VexRiscv._zz_44_[0]
.sym 58735 $abc$38833$n3883
.sym 58736 VexRiscv._zz_151_[29]
.sym 58744 VexRiscv._zz_35_[21]
.sym 58745 VexRiscv._zz_151_[19]
.sym 58746 $abc$38833$n6038_1
.sym 58748 $abc$38833$n3783_1
.sym 58749 basesoc_ctrl_reset_reset_r
.sym 58751 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58752 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 58753 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 58754 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 58756 basesoc_dat_w[4]
.sym 58760 VexRiscv.decode_to_execute_IS_DIV
.sym 58763 $abc$38833$n3783_1
.sym 58764 VexRiscv._zz_41_[25]
.sym 58765 VexRiscv._zz_199_[31]
.sym 58766 $abc$38833$n5954_1
.sym 58767 $abc$38833$n3916_1
.sym 58769 $abc$38833$n2156
.sym 58771 $abc$38833$n6291_1
.sym 58772 VexRiscv._zz_199_[25]
.sym 58773 VexRiscv._zz_199_[31]
.sym 58776 basesoc_ctrl_reset_reset_r
.sym 58781 $abc$38833$n3783_1
.sym 58782 VexRiscv.decode_to_execute_IS_DIV
.sym 58783 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 58784 VexRiscv._zz_199_[31]
.sym 58787 $abc$38833$n6291_1
.sym 58788 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 58789 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58795 basesoc_dat_w[4]
.sym 58799 $abc$38833$n3783_1
.sym 58800 VexRiscv._zz_199_[31]
.sym 58801 VexRiscv.decode_to_execute_IS_DIV
.sym 58802 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 58806 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58807 VexRiscv._zz_151_[19]
.sym 58808 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 58811 $abc$38833$n6038_1
.sym 58812 $abc$38833$n5954_1
.sym 58813 VexRiscv._zz_35_[21]
.sym 58817 VexRiscv._zz_199_[25]
.sym 58818 $abc$38833$n3916_1
.sym 58820 VexRiscv._zz_41_[25]
.sym 58821 $abc$38833$n2156
.sym 58822 por_clk
.sym 58823 sys_rst_$glb_sr
.sym 58824 $abc$38833$n5788_1
.sym 58825 $abc$38833$n5915_1
.sym 58826 VexRiscv.CsrPlugin_mepc[1]
.sym 58827 $abc$38833$n4394
.sym 58828 $abc$38833$n6402_1
.sym 58829 VexRiscv.CsrPlugin_mepc[27]
.sym 58830 $abc$38833$n5811_1
.sym 58831 $abc$38833$n6398
.sym 58833 $abc$38833$n78
.sym 58836 VexRiscv._zz_194_[1]
.sym 58837 $abc$38833$n6291_1
.sym 58838 VexRiscv._zz_311_
.sym 58839 VexRiscv._zz_151_[25]
.sym 58840 VexRiscv._zz_198_
.sym 58841 basesoc_ctrl_storage[17]
.sym 58842 VexRiscv._zz_291_[20]
.sym 58844 VexRiscv._zz_151_[21]
.sym 58846 $abc$38833$n5612_1
.sym 58847 VexRiscv._zz_194_[1]
.sym 58848 VexRiscv._zz_199_[27]
.sym 58849 VexRiscv._zz_194_[14]
.sym 58850 VexRiscv._zz_41_[25]
.sym 58851 basesoc_uart_phy_storage[4]
.sym 58852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 58853 VexRiscv._zz_199_[3]
.sym 58854 VexRiscv._zz_151_[26]
.sym 58855 $abc$38833$n2156
.sym 58856 VexRiscv._zz_314_[20]
.sym 58857 $abc$38833$n5565_1
.sym 58858 VexRiscv._zz_314_[22]
.sym 58859 $abc$38833$n5915_1
.sym 58865 VexRiscv._zz_151_[28]
.sym 58867 $abc$38833$n2484
.sym 58869 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58870 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 58872 VexRiscv._zz_199_[10]
.sym 58874 VexRiscv._zz_198_
.sym 58875 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58876 VexRiscv._zz_151_[25]
.sym 58877 VexRiscv._zz_199_[3]
.sym 58878 $PACKER_VCC_NET
.sym 58879 VexRiscv._zz_49_[1]
.sym 58880 VexRiscv._zz_49_[0]
.sym 58882 $abc$38833$n3835
.sym 58888 VexRiscv._zz_199_[6]
.sym 58890 VexRiscv._zz_199_[4]
.sym 58895 $abc$38833$n3883
.sym 58898 VexRiscv._zz_151_[25]
.sym 58900 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58901 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 58905 VexRiscv._zz_198_
.sym 58907 VexRiscv._zz_199_[4]
.sym 58911 VexRiscv._zz_199_[6]
.sym 58912 VexRiscv._zz_198_
.sym 58916 VexRiscv._zz_199_[3]
.sym 58917 VexRiscv._zz_198_
.sym 58923 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58924 $PACKER_VCC_NET
.sym 58928 VexRiscv._zz_49_[1]
.sym 58929 VexRiscv._zz_49_[0]
.sym 58930 $abc$38833$n3835
.sym 58931 VexRiscv._zz_151_[25]
.sym 58936 VexRiscv._zz_198_
.sym 58937 VexRiscv._zz_199_[10]
.sym 58940 $abc$38833$n3883
.sym 58941 VexRiscv._zz_151_[28]
.sym 58942 VexRiscv._zz_49_[1]
.sym 58943 VexRiscv._zz_49_[0]
.sym 58944 $abc$38833$n2484
.sym 58945 por_clk
.sym 58947 basesoc_uart_phy_storage[18]
.sym 58948 $abc$38833$n4626
.sym 58949 $abc$38833$n94
.sym 58950 $abc$38833$n4620
.sym 58951 $abc$38833$n4342_1
.sym 58952 $abc$38833$n5414
.sym 58953 $abc$38833$n4185_1
.sym 58954 $abc$38833$n5377
.sym 58955 VexRiscv._zz_41_[1]
.sym 58957 VexRiscv._zz_194_[32]
.sym 58959 $abc$38833$n5566_1
.sym 58962 $abc$38833$n149
.sym 58963 basesoc_ctrl_storage[0]
.sym 58964 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 58966 $abc$38833$n2127
.sym 58967 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58968 VexRiscv._zz_49_[0]
.sym 58969 VexRiscv._zz_151_[28]
.sym 58971 VexRiscv._zz_319_
.sym 58972 $abc$38833$n5717_1
.sym 58973 VexRiscv._zz_316_[24]
.sym 58975 $abc$38833$n6402_1
.sym 58976 VexRiscv.decode_to_execute_RS2[18]
.sym 58977 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 58978 VexRiscv._zz_199_[28]
.sym 58979 $abc$38833$n5811_1
.sym 58980 basesoc_dat_w[5]
.sym 58981 $abc$38833$n6398
.sym 58989 VexRiscv._zz_319_
.sym 58990 VexRiscv._zz_194_[26]
.sym 58991 VexRiscv._zz_194_[32]
.sym 58992 $abc$38833$n4656_1
.sym 58993 VexRiscv._zz_321_[0]
.sym 58994 $abc$38833$n4638_1
.sym 58995 $abc$38833$n4639
.sym 58997 VexRiscv._zz_311_
.sym 59001 VexRiscv._zz_195_[32]
.sym 59002 VexRiscv._zz_193_[12]
.sym 59003 VexRiscv._zz_193_[0]
.sym 59005 VexRiscv._zz_314_[0]
.sym 59008 VexRiscv._zz_316_[0]
.sym 59013 VexRiscv._zz_194_[25]
.sym 59014 VexRiscv._zz_194_[27]
.sym 59016 $abc$38833$n4657
.sym 59017 VexRiscv._zz_313_[0]
.sym 59018 VexRiscv._zz_195_[25]
.sym 59022 VexRiscv._zz_321_[0]
.sym 59024 VexRiscv._zz_193_[12]
.sym 59028 VexRiscv._zz_193_[0]
.sym 59029 VexRiscv._zz_321_[0]
.sym 59034 VexRiscv._zz_319_
.sym 59035 $abc$38833$n4638_1
.sym 59036 $abc$38833$n4639
.sym 59039 VexRiscv._zz_319_
.sym 59040 $abc$38833$n4656_1
.sym 59041 $abc$38833$n4657
.sym 59045 VexRiscv._zz_313_[0]
.sym 59046 VexRiscv._zz_194_[32]
.sym 59047 VexRiscv._zz_311_
.sym 59053 VexRiscv._zz_314_[0]
.sym 59054 VexRiscv._zz_316_[0]
.sym 59057 VexRiscv._zz_194_[26]
.sym 59058 VexRiscv._zz_194_[27]
.sym 59059 VexRiscv._zz_311_
.sym 59064 VexRiscv._zz_194_[25]
.sym 59065 VexRiscv._zz_195_[25]
.sym 59066 VexRiscv._zz_195_[32]
.sym 59068 por_clk
.sym 59069 $abc$38833$n149_$glb_sr
.sym 59070 $abc$38833$n5446_1
.sym 59071 basesoc_timer0_reload_storage[7]
.sym 59072 basesoc_timer0_reload_storage[2]
.sym 59073 $abc$38833$n4644
.sym 59074 $abc$38833$n5410
.sym 59075 $abc$38833$n5411
.sym 59076 basesoc_timer0_reload_storage[3]
.sym 59077 $abc$38833$n5413
.sym 59078 basesoc_vexriscv_ibus_adr[1]
.sym 59082 $abc$38833$n5562_1
.sym 59083 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 59085 $abc$38833$n4622
.sym 59087 basesoc_dat_w[3]
.sym 59088 VexRiscv._zz_47_[0]
.sym 59089 basesoc_uart_phy_storage[18]
.sym 59090 VexRiscv._zz_193_[12]
.sym 59091 basesoc_dat_w[1]
.sym 59092 basesoc_uart_phy_storage[7]
.sym 59093 basesoc_uart_phy_storage[3]
.sym 59094 VexRiscv._zz_316_[0]
.sym 59096 VexRiscv._zz_35_[22]
.sym 59097 $abc$38833$n3386_1
.sym 59098 VexRiscv._zz_199_[26]
.sym 59099 basesoc_adr[0]
.sym 59100 basesoc_uart_phy_storage[2]
.sym 59101 $abc$38833$n5718_1
.sym 59104 VexRiscv._zz_35_[1]
.sym 59105 basesoc_timer0_reload_storage[7]
.sym 59112 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 59114 $abc$38833$n5924
.sym 59115 VexRiscv._zz_194_[25]
.sym 59116 VexRiscv._zz_193_[23]
.sym 59118 $abc$38833$n5377
.sym 59119 VexRiscv._zz_193_[22]
.sym 59123 VexRiscv._zz_193_[20]
.sym 59124 VexRiscv.memory_arbitration_isValid
.sym 59127 VexRiscv._zz_321_[0]
.sym 59130 $abc$38833$n5918
.sym 59132 $abc$38833$n5375
.sym 59133 VexRiscv._zz_316_[24]
.sym 59136 $abc$38833$n5928
.sym 59141 basesoc_uart_phy_rx_busy
.sym 59142 VexRiscv.execute_to_memory_IS_DIV
.sym 59145 basesoc_uart_phy_rx_busy
.sym 59147 $abc$38833$n5918
.sym 59150 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 59151 VexRiscv.memory_arbitration_isValid
.sym 59152 $abc$38833$n5377
.sym 59153 VexRiscv.execute_to_memory_IS_DIV
.sym 59156 VexRiscv._zz_194_[25]
.sym 59158 VexRiscv._zz_316_[24]
.sym 59159 $abc$38833$n5375
.sym 59162 basesoc_uart_phy_rx_busy
.sym 59163 $abc$38833$n5928
.sym 59168 VexRiscv._zz_321_[0]
.sym 59169 VexRiscv._zz_193_[20]
.sym 59175 VexRiscv._zz_321_[0]
.sym 59176 VexRiscv._zz_193_[22]
.sym 59181 $abc$38833$n5924
.sym 59183 basesoc_uart_phy_rx_busy
.sym 59186 VexRiscv._zz_193_[23]
.sym 59189 VexRiscv._zz_321_[0]
.sym 59191 por_clk
.sym 59192 sys_rst_$glb_sr
.sym 59193 $abc$38833$n5717_1
.sym 59194 $abc$38833$n5440_1
.sym 59195 $abc$38833$n5721_1
.sym 59196 $abc$38833$n4658
.sym 59197 $abc$38833$n5441_1
.sym 59198 VexRiscv._zz_35_[12]
.sym 59199 VexRiscv._zz_35_[13]
.sym 59200 basesoc_uart_rx_fifo_level0[1]
.sym 59205 VexRiscv._zz_194_[21]
.sym 59206 basesoc_uart_phy_storage[30]
.sym 59209 VexRiscv._zz_194_[13]
.sym 59211 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 59212 $abc$38833$n5917_1
.sym 59213 $abc$38833$n2312
.sym 59214 basesoc_dat_w[7]
.sym 59215 VexRiscv._zz_194_[6]
.sym 59216 basesoc_timer0_reload_storage[2]
.sym 59217 VexRiscv.decode_to_execute_RS2[25]
.sym 59218 VexRiscv.memory_arbitration_isValid
.sym 59219 $abc$38833$n2127
.sym 59221 $abc$38833$n2173
.sym 59222 VexRiscv._zz_35_[13]
.sym 59223 $abc$38833$n6073_1
.sym 59224 VexRiscv._zz_35_[22]
.sym 59225 VexRiscv.decode_to_execute_RS2[27]
.sym 59228 $abc$38833$n6002_1
.sym 59235 basesoc_dat_w[7]
.sym 59236 VexRiscv._zz_198_
.sym 59240 VexRiscv._zz_194_[22]
.sym 59244 VexRiscv._zz_321_[0]
.sym 59245 $abc$38833$n2304
.sym 59246 VexRiscv._zz_193_[17]
.sym 59251 VexRiscv._zz_193_[21]
.sym 59253 VexRiscv._zz_194_[21]
.sym 59254 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59256 VexRiscv._zz_193_[12]
.sym 59257 VexRiscv._zz_328_
.sym 59258 VexRiscv._zz_199_[26]
.sym 59259 VexRiscv._zz_194_[14]
.sym 59260 VexRiscv._zz_199_[31]
.sym 59262 VexRiscv._zz_194_[13]
.sym 59264 VexRiscv._zz_193_[13]
.sym 59265 VexRiscv._zz_193_[20]
.sym 59268 VexRiscv._zz_321_[0]
.sym 59270 VexRiscv._zz_193_[17]
.sym 59274 VexRiscv._zz_198_
.sym 59275 VexRiscv._zz_199_[31]
.sym 59279 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59280 VexRiscv._zz_194_[13]
.sym 59281 VexRiscv._zz_193_[12]
.sym 59282 VexRiscv._zz_328_
.sym 59285 VexRiscv._zz_194_[21]
.sym 59286 VexRiscv._zz_193_[20]
.sym 59287 VexRiscv._zz_328_
.sym 59288 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59293 VexRiscv._zz_198_
.sym 59294 VexRiscv._zz_199_[26]
.sym 59297 basesoc_dat_w[7]
.sym 59303 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59304 VexRiscv._zz_328_
.sym 59305 VexRiscv._zz_194_[14]
.sym 59306 VexRiscv._zz_193_[13]
.sym 59309 VexRiscv._zz_193_[21]
.sym 59310 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59311 VexRiscv._zz_328_
.sym 59312 VexRiscv._zz_194_[22]
.sym 59313 $abc$38833$n2304
.sym 59314 por_clk
.sym 59315 sys_rst_$glb_sr
.sym 59316 $abc$38833$n6005_1
.sym 59317 VexRiscv._zz_163_[4]
.sym 59318 $abc$38833$n4902_1
.sym 59319 $abc$38833$n4398
.sym 59321 VexRiscv._zz_163_[1]
.sym 59322 $abc$38833$n6001_1
.sym 59323 $abc$38833$n4904_1
.sym 59324 $abc$38833$n2288
.sym 59329 basesoc_dat_w[7]
.sym 59330 basesoc_timer0_load_storage[7]
.sym 59331 $abc$38833$n2304
.sym 59332 basesoc_uart_rx_fifo_consume[1]
.sym 59333 VexRiscv._zz_199_[30]
.sym 59335 $abc$38833$n4646
.sym 59336 basesoc_uart_phy_uart_clk_rxen
.sym 59337 basesoc_adr[1]
.sym 59338 basesoc_uart_phy_storage[12]
.sym 59339 $abc$38833$n11
.sym 59340 basesoc_uart_phy_rx_busy
.sym 59341 $abc$38833$n3386_1
.sym 59343 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 59344 VexRiscv._zz_199_[27]
.sym 59345 VexRiscv._zz_194_[14]
.sym 59346 basesoc_uart_phy_storage[3]
.sym 59347 $abc$38833$n2162
.sym 59348 sys_rst
.sym 59349 basesoc_uart_phy_storage[7]
.sym 59350 VexRiscv._zz_35_[22]
.sym 59351 basesoc_uart_phy_storage[4]
.sym 59357 VexRiscv.CsrPlugin_mepc[14]
.sym 59358 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59359 $abc$38833$n2479
.sym 59360 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 59361 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59362 VexRiscv.lastStagePc[14]
.sym 59363 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 59364 VexRiscv.execute_to_memory_IS_DIV
.sym 59366 $abc$38833$n5440_1
.sym 59367 $abc$38833$n4368
.sym 59369 VexRiscv._zz_194_[18]
.sym 59371 basesoc_uart_eventmanager_pending_w[1]
.sym 59372 VexRiscv._zz_194_[24]
.sym 59373 VexRiscv._zz_193_[22]
.sym 59374 VexRiscv._zz_193_[17]
.sym 59375 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 59377 basesoc_uart_eventmanager_pending_w[0]
.sym 59378 VexRiscv.memory_arbitration_isValid
.sym 59380 VexRiscv._zz_328_
.sym 59381 $abc$38833$n4340
.sym 59382 basesoc_uart_eventmanager_storage[1]
.sym 59383 VexRiscv._zz_194_[23]
.sym 59384 $abc$38833$n4398
.sym 59385 basesoc_uart_eventmanager_storage[0]
.sym 59387 VexRiscv._zz_193_[23]
.sym 59388 VexRiscv._zz_328_
.sym 59391 $abc$38833$n4340
.sym 59392 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 59393 $abc$38833$n4368
.sym 59396 VexRiscv.execute_to_memory_IS_DIV
.sym 59397 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 59398 VexRiscv.memory_arbitration_isValid
.sym 59399 $abc$38833$n5440_1
.sym 59402 $abc$38833$n2479
.sym 59403 VexRiscv.lastStagePc[14]
.sym 59404 VexRiscv.CsrPlugin_mepc[14]
.sym 59408 $abc$38833$n4340
.sym 59410 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 59411 $abc$38833$n4398
.sym 59414 basesoc_uart_eventmanager_pending_w[0]
.sym 59415 basesoc_uart_eventmanager_pending_w[1]
.sym 59416 basesoc_uart_eventmanager_storage[1]
.sym 59417 basesoc_uart_eventmanager_storage[0]
.sym 59420 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59421 VexRiscv._zz_328_
.sym 59422 VexRiscv._zz_194_[23]
.sym 59423 VexRiscv._zz_193_[22]
.sym 59426 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59427 VexRiscv._zz_193_[23]
.sym 59428 VexRiscv._zz_194_[24]
.sym 59429 VexRiscv._zz_328_
.sym 59432 VexRiscv._zz_194_[18]
.sym 59433 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59434 VexRiscv._zz_193_[17]
.sym 59435 VexRiscv._zz_328_
.sym 59437 por_clk
.sym 59440 basesoc_uart_phy_storage[28]
.sym 59441 $abc$38833$n6049_1
.sym 59442 $abc$38833$n5849_1
.sym 59443 basesoc_uart_phy_storage[24]
.sym 59444 VexRiscv._zz_35_[24]
.sym 59445 basesoc_uart_phy_storage[27]
.sym 59448 basesoc_timer0_value_status[4]
.sym 59452 VexRiscv._zz_160_
.sym 59453 $abc$38833$n2479
.sym 59454 basesoc_dat_w[4]
.sym 59455 basesoc_adr[2]
.sym 59456 basesoc_dat_w[2]
.sym 59457 sys_rst
.sym 59458 $abc$38833$n2479
.sym 59459 VexRiscv._zz_160_
.sym 59461 VexRiscv.externalInterruptArray_regNext[0]
.sym 59462 basesoc_timer0_value_status[31]
.sym 59464 basesoc_uart_phy_storage[24]
.sym 59465 $abc$38833$n2129
.sym 59466 VexRiscv._zz_35_[24]
.sym 59467 VexRiscv._zz_79_[4]
.sym 59468 basesoc_uart_phy_storage[27]
.sym 59469 basesoc_dat_w[7]
.sym 59471 basesoc_uart_eventmanager_storage[0]
.sym 59472 VexRiscv.decode_to_execute_RS2[18]
.sym 59473 VexRiscv._zz_163_[9]
.sym 59474 basesoc_uart_phy_storage[28]
.sym 59480 VexRiscv._zz_194_[26]
.sym 59483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 59484 VexRiscv._zz_194_[23]
.sym 59485 $abc$38833$n5464
.sym 59486 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 59487 basesoc_dat_w[1]
.sym 59490 VexRiscv._zz_194_[24]
.sym 59491 $abc$38833$n2127
.sym 59492 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59493 $abc$38833$n96
.sym 59494 $abc$38833$n5954_1
.sym 59495 $abc$38833$n6074_1
.sym 59496 $abc$38833$n5465
.sym 59498 VexRiscv._zz_328_
.sym 59499 VexRiscv._zz_193_[25]
.sym 59500 VexRiscv._zz_193_[31]
.sym 59501 $abc$38833$n3386_1
.sym 59502 VexRiscv._zz_311_
.sym 59505 VexRiscv._zz_35_[30]
.sym 59507 VexRiscv.execute_to_memory_IS_DIV
.sym 59508 VexRiscv.memory_arbitration_isValid
.sym 59510 VexRiscv._zz_194_[32]
.sym 59513 VexRiscv._zz_194_[23]
.sym 59515 VexRiscv._zz_311_
.sym 59516 VexRiscv._zz_194_[24]
.sym 59519 $abc$38833$n5464
.sym 59520 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 59521 VexRiscv.memory_arbitration_isValid
.sym 59522 VexRiscv.execute_to_memory_IS_DIV
.sym 59525 VexRiscv._zz_194_[26]
.sym 59526 VexRiscv._zz_193_[25]
.sym 59527 VexRiscv._zz_328_
.sym 59528 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59532 VexRiscv._zz_35_[30]
.sym 59533 $abc$38833$n5954_1
.sym 59534 $abc$38833$n6074_1
.sym 59538 basesoc_dat_w[1]
.sym 59543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 59544 $abc$38833$n5465
.sym 59545 $abc$38833$n3386_1
.sym 59549 $abc$38833$n96
.sym 59555 VexRiscv._zz_194_[32]
.sym 59556 VexRiscv._zz_328_
.sym 59557 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59558 VexRiscv._zz_193_[31]
.sym 59559 $abc$38833$n2127
.sym 59560 por_clk
.sym 59561 sys_rst_$glb_sr
.sym 59562 basesoc_timer0_reload_storage[10]
.sym 59563 basesoc_timer0_reload_storage[14]
.sym 59564 basesoc_timer0_reload_storage[9]
.sym 59565 basesoc_timer0_reload_storage[8]
.sym 59566 basesoc_uart_phy_storage[10]
.sym 59568 $abc$38833$n4913_1
.sym 59569 basesoc_timer0_reload_storage[11]
.sym 59570 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 59571 $abc$38833$n6050_1
.sym 59574 basesoc_dat_w[6]
.sym 59575 VexRiscv._zz_163_[9]
.sym 59577 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 59578 basesoc_timer0_load_storage[2]
.sym 59579 basesoc_uart_phy_rx_busy
.sym 59580 $abc$38833$n2160
.sym 59581 basesoc_we
.sym 59582 VexRiscv._zz_47_[0]
.sym 59583 basesoc_uart_phy_storage[28]
.sym 59584 basesoc_ctrl_storage[1]
.sym 59586 basesoc_uart_phy_storage[11]
.sym 59590 basesoc_uart_phy_storage[21]
.sym 59592 basesoc_adr[0]
.sym 59594 VexRiscv._zz_199_[26]
.sym 59597 basesoc_uart_phy_storage[2]
.sym 59603 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 59606 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 59611 basesoc_uart_phy_storage[5]
.sym 59613 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 59615 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 59616 basesoc_uart_phy_storage[6]
.sym 59618 basesoc_uart_phy_storage[3]
.sym 59619 basesoc_uart_phy_storage[7]
.sym 59621 basesoc_uart_phy_storage[2]
.sym 59622 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 59626 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 59628 basesoc_uart_phy_storage[4]
.sym 59629 basesoc_uart_phy_storage[1]
.sym 59630 basesoc_uart_phy_storage[0]
.sym 59632 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 59633 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 59635 $auto$alumacc.cc:474:replace_alu$3839.C[1]
.sym 59637 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 59638 basesoc_uart_phy_storage[0]
.sym 59641 $auto$alumacc.cc:474:replace_alu$3839.C[2]
.sym 59643 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 59644 basesoc_uart_phy_storage[1]
.sym 59645 $auto$alumacc.cc:474:replace_alu$3839.C[1]
.sym 59647 $auto$alumacc.cc:474:replace_alu$3839.C[3]
.sym 59649 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 59650 basesoc_uart_phy_storage[2]
.sym 59651 $auto$alumacc.cc:474:replace_alu$3839.C[2]
.sym 59653 $auto$alumacc.cc:474:replace_alu$3839.C[4]
.sym 59655 basesoc_uart_phy_storage[3]
.sym 59656 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 59657 $auto$alumacc.cc:474:replace_alu$3839.C[3]
.sym 59659 $auto$alumacc.cc:474:replace_alu$3839.C[5]
.sym 59661 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 59662 basesoc_uart_phy_storage[4]
.sym 59663 $auto$alumacc.cc:474:replace_alu$3839.C[4]
.sym 59665 $auto$alumacc.cc:474:replace_alu$3839.C[6]
.sym 59667 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 59668 basesoc_uart_phy_storage[5]
.sym 59669 $auto$alumacc.cc:474:replace_alu$3839.C[5]
.sym 59671 $auto$alumacc.cc:474:replace_alu$3839.C[7]
.sym 59673 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 59674 basesoc_uart_phy_storage[6]
.sym 59675 $auto$alumacc.cc:474:replace_alu$3839.C[6]
.sym 59677 $auto$alumacc.cc:474:replace_alu$3839.C[8]
.sym 59679 basesoc_uart_phy_storage[7]
.sym 59680 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 59681 $auto$alumacc.cc:474:replace_alu$3839.C[7]
.sym 59685 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 59686 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 59687 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 59688 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 59689 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 59690 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 59691 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 59692 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 59697 basesoc_uart_phy_rx_busy
.sym 59698 basesoc_timer0_value[10]
.sym 59700 $abc$38833$n3591_1
.sym 59701 $abc$38833$n5965
.sym 59702 basesoc_timer0_reload_storage[11]
.sym 59703 $abc$38833$n5967
.sym 59704 basesoc_uart_phy_storage[6]
.sym 59705 $abc$38833$n5969
.sym 59707 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 59708 array_muxed0[3]
.sym 59713 $abc$38833$n2173
.sym 59715 VexRiscv._zz_319_
.sym 59719 basesoc_ctrl_storage[8]
.sym 59720 basesoc_timer0_value[31]
.sym 59721 $auto$alumacc.cc:474:replace_alu$3839.C[8]
.sym 59727 basesoc_uart_phy_storage[14]
.sym 59728 basesoc_uart_phy_storage[12]
.sym 59736 basesoc_uart_phy_storage[8]
.sym 59738 basesoc_uart_phy_storage[10]
.sym 59739 basesoc_uart_phy_storage[13]
.sym 59742 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 59744 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 59746 basesoc_uart_phy_storage[11]
.sym 59747 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 59748 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 59749 basesoc_uart_phy_storage[9]
.sym 59750 basesoc_uart_phy_storage[15]
.sym 59752 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 59754 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 59755 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 59757 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 59758 $auto$alumacc.cc:474:replace_alu$3839.C[9]
.sym 59760 basesoc_uart_phy_storage[8]
.sym 59761 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 59762 $auto$alumacc.cc:474:replace_alu$3839.C[8]
.sym 59764 $auto$alumacc.cc:474:replace_alu$3839.C[10]
.sym 59766 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 59767 basesoc_uart_phy_storage[9]
.sym 59768 $auto$alumacc.cc:474:replace_alu$3839.C[9]
.sym 59770 $auto$alumacc.cc:474:replace_alu$3839.C[11]
.sym 59772 basesoc_uart_phy_storage[10]
.sym 59773 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 59774 $auto$alumacc.cc:474:replace_alu$3839.C[10]
.sym 59776 $auto$alumacc.cc:474:replace_alu$3839.C[12]
.sym 59778 basesoc_uart_phy_storage[11]
.sym 59779 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 59780 $auto$alumacc.cc:474:replace_alu$3839.C[11]
.sym 59782 $auto$alumacc.cc:474:replace_alu$3839.C[13]
.sym 59784 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 59785 basesoc_uart_phy_storage[12]
.sym 59786 $auto$alumacc.cc:474:replace_alu$3839.C[12]
.sym 59788 $auto$alumacc.cc:474:replace_alu$3839.C[14]
.sym 59790 basesoc_uart_phy_storage[13]
.sym 59791 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 59792 $auto$alumacc.cc:474:replace_alu$3839.C[13]
.sym 59794 $auto$alumacc.cc:474:replace_alu$3839.C[15]
.sym 59796 basesoc_uart_phy_storage[14]
.sym 59797 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 59798 $auto$alumacc.cc:474:replace_alu$3839.C[14]
.sym 59800 $auto$alumacc.cc:474:replace_alu$3839.C[16]
.sym 59802 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 59803 basesoc_uart_phy_storage[15]
.sym 59804 $auto$alumacc.cc:474:replace_alu$3839.C[15]
.sym 59808 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 59809 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 59810 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 59811 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 59812 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 59813 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 59814 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 59815 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 59820 VexRiscv._zz_79_[11]
.sym 59821 basesoc_timer0_load_storage[29]
.sym 59822 VexRiscv._zz_50_[10]
.sym 59824 basesoc_uart_phy_storage[12]
.sym 59825 VexRiscv._zz_162_[3]
.sym 59827 basesoc_uart_phy_rx_busy
.sym 59829 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 59831 basesoc_uart_phy_storage[14]
.sym 59832 VexRiscv._zz_194_[14]
.sym 59835 basesoc_uart_phy_storage[17]
.sym 59836 basesoc_uart_phy_storage[15]
.sym 59837 basesoc_uart_phy_tx_busy
.sym 59840 sys_rst
.sym 59841 basesoc_uart_phy_storage[29]
.sym 59843 $abc$38833$n2162
.sym 59844 $auto$alumacc.cc:474:replace_alu$3839.C[16]
.sym 59850 basesoc_uart_phy_storage[16]
.sym 59851 basesoc_uart_phy_storage[17]
.sym 59854 basesoc_uart_phy_storage[22]
.sym 59858 basesoc_uart_phy_storage[20]
.sym 59859 basesoc_uart_phy_storage[18]
.sym 59862 basesoc_uart_phy_storage[21]
.sym 59865 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 59866 basesoc_uart_phy_storage[19]
.sym 59868 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 59871 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 59873 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 59874 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 59875 basesoc_uart_phy_storage[23]
.sym 59876 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 59877 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 59878 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 59881 $auto$alumacc.cc:474:replace_alu$3839.C[17]
.sym 59883 basesoc_uart_phy_storage[16]
.sym 59884 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 59885 $auto$alumacc.cc:474:replace_alu$3839.C[16]
.sym 59887 $auto$alumacc.cc:474:replace_alu$3839.C[18]
.sym 59889 basesoc_uart_phy_storage[17]
.sym 59890 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 59891 $auto$alumacc.cc:474:replace_alu$3839.C[17]
.sym 59893 $auto$alumacc.cc:474:replace_alu$3839.C[19]
.sym 59895 basesoc_uart_phy_storage[18]
.sym 59896 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 59897 $auto$alumacc.cc:474:replace_alu$3839.C[18]
.sym 59899 $auto$alumacc.cc:474:replace_alu$3839.C[20]
.sym 59901 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 59902 basesoc_uart_phy_storage[19]
.sym 59903 $auto$alumacc.cc:474:replace_alu$3839.C[19]
.sym 59905 $auto$alumacc.cc:474:replace_alu$3839.C[21]
.sym 59907 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 59908 basesoc_uart_phy_storage[20]
.sym 59909 $auto$alumacc.cc:474:replace_alu$3839.C[20]
.sym 59911 $auto$alumacc.cc:474:replace_alu$3839.C[22]
.sym 59913 basesoc_uart_phy_storage[21]
.sym 59914 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 59915 $auto$alumacc.cc:474:replace_alu$3839.C[21]
.sym 59917 $auto$alumacc.cc:474:replace_alu$3839.C[23]
.sym 59919 basesoc_uart_phy_storage[22]
.sym 59920 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 59921 $auto$alumacc.cc:474:replace_alu$3839.C[22]
.sym 59923 $auto$alumacc.cc:474:replace_alu$3839.C[24]
.sym 59925 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 59926 basesoc_uart_phy_storage[23]
.sym 59927 $auto$alumacc.cc:474:replace_alu$3839.C[23]
.sym 59931 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 59934 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 59935 basesoc_uart_tx_old_trigger
.sym 59936 basesoc_uart_rx_old_trigger
.sym 59937 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 59938 $abc$38833$n2232
.sym 59945 basesoc_uart_phy_uart_clk_rxen
.sym 59948 $abc$38833$n2322
.sym 59949 $abc$38833$n2479
.sym 59950 basesoc_uart_phy_storage[22]
.sym 59951 basesoc_timer0_load_storage[28]
.sym 59952 $abc$38833$n2325
.sym 59953 VexRiscv._zz_79_[25]
.sym 59954 basesoc_timer0_load_storage[29]
.sym 59955 basesoc_uart_phy_storage[28]
.sym 59957 basesoc_uart_phy_storage[24]
.sym 59960 basesoc_uart_phy_storage[27]
.sym 59962 $abc$38833$n2129
.sym 59967 $auto$alumacc.cc:474:replace_alu$3839.C[24]
.sym 59973 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 59974 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 59975 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 59976 basesoc_uart_phy_storage[27]
.sym 59977 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 59978 basesoc_uart_phy_storage[30]
.sym 59979 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 59980 basesoc_uart_phy_storage[26]
.sym 59981 basesoc_uart_phy_storage[28]
.sym 59983 basesoc_uart_phy_storage[24]
.sym 59984 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 59986 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 59987 basesoc_uart_phy_storage[31]
.sym 59994 basesoc_uart_phy_storage[25]
.sym 60001 basesoc_uart_phy_storage[29]
.sym 60002 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 60004 $auto$alumacc.cc:474:replace_alu$3839.C[25]
.sym 60006 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 60007 basesoc_uart_phy_storage[24]
.sym 60008 $auto$alumacc.cc:474:replace_alu$3839.C[24]
.sym 60010 $auto$alumacc.cc:474:replace_alu$3839.C[26]
.sym 60012 basesoc_uart_phy_storage[25]
.sym 60013 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 60014 $auto$alumacc.cc:474:replace_alu$3839.C[25]
.sym 60016 $auto$alumacc.cc:474:replace_alu$3839.C[27]
.sym 60018 basesoc_uart_phy_storage[26]
.sym 60019 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 60020 $auto$alumacc.cc:474:replace_alu$3839.C[26]
.sym 60022 $auto$alumacc.cc:474:replace_alu$3839.C[28]
.sym 60024 basesoc_uart_phy_storage[27]
.sym 60025 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 60026 $auto$alumacc.cc:474:replace_alu$3839.C[27]
.sym 60028 $auto$alumacc.cc:474:replace_alu$3839.C[29]
.sym 60030 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 60031 basesoc_uart_phy_storage[28]
.sym 60032 $auto$alumacc.cc:474:replace_alu$3839.C[28]
.sym 60034 $auto$alumacc.cc:474:replace_alu$3839.C[30]
.sym 60036 basesoc_uart_phy_storage[29]
.sym 60037 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 60038 $auto$alumacc.cc:474:replace_alu$3839.C[29]
.sym 60040 $auto$alumacc.cc:474:replace_alu$3839.C[31]
.sym 60042 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 60043 basesoc_uart_phy_storage[30]
.sym 60044 $auto$alumacc.cc:474:replace_alu$3839.C[30]
.sym 60046 $auto$alumacc.cc:474:replace_alu$3839.C[32]
.sym 60048 basesoc_uart_phy_storage[31]
.sym 60049 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 60050 $auto$alumacc.cc:474:replace_alu$3839.C[31]
.sym 60058 $abc$38833$n2173
.sym 60059 $abc$38833$n64
.sym 60060 $abc$38833$n62
.sym 60068 basesoc_timer0_eventmanager_pending_w
.sym 60072 basesoc_uart_tx_fifo_wrport_we
.sym 60077 $abc$38833$n2310
.sym 60081 basesoc_uart_tx_fifo_wrport_we
.sym 60090 $auto$alumacc.cc:474:replace_alu$3839.C[32]
.sym 60096 $abc$38833$n6013
.sym 60099 $abc$38833$n6019
.sym 60103 $abc$38833$n6011
.sym 60105 $abc$38833$n6015
.sym 60106 $abc$38833$n6017
.sym 60108 $abc$38833$n6021
.sym 60109 $abc$38833$n6023
.sym 60112 basesoc_uart_phy_tx_busy
.sym 60131 $auto$alumacc.cc:474:replace_alu$3839.C[32]
.sym 60134 basesoc_uart_phy_tx_busy
.sym 60137 $abc$38833$n6019
.sym 60141 basesoc_uart_phy_tx_busy
.sym 60143 $abc$38833$n6015
.sym 60146 basesoc_uart_phy_tx_busy
.sym 60148 $abc$38833$n6011
.sym 60153 basesoc_uart_phy_tx_busy
.sym 60155 $abc$38833$n6023
.sym 60158 basesoc_uart_phy_tx_busy
.sym 60160 $abc$38833$n6013
.sym 60166 $abc$38833$n6017
.sym 60167 basesoc_uart_phy_tx_busy
.sym 60170 basesoc_uart_phy_tx_busy
.sym 60171 $abc$38833$n6021
.sym 60175 por_clk
.sym 60176 sys_rst_$glb_sr
.sym 60181 serial_tx
.sym 60189 basesoc_uart_phy_storage[26]
.sym 60190 $abc$38833$n62
.sym 60194 basesoc_uart_tx_fifo_do_read
.sym 60205 $abc$38833$n2173
.sym 60209 basesoc_uart_phy_tx_reg[0]
.sym 60224 basesoc_uart_tx_fifo_produce[1]
.sym 60236 basesoc_uart_tx_fifo_produce[0]
.sym 60239 sys_rst
.sym 60241 basesoc_uart_tx_fifo_wrport_we
.sym 60245 $abc$38833$n2267
.sym 60269 basesoc_uart_tx_fifo_wrport_we
.sym 60271 sys_rst
.sym 60272 basesoc_uart_tx_fifo_produce[0]
.sym 60289 basesoc_uart_tx_fifo_produce[1]
.sym 60297 $abc$38833$n2267
.sym 60298 por_clk
.sym 60299 sys_rst_$glb_sr
.sym 60309 basesoc_uart_tx_fifo_produce[2]
.sym 60311 $abc$38833$n2247
.sym 60313 $abc$38833$n2243
.sym 60316 $abc$38833$n2170
.sym 60319 $abc$38833$n2266
.sym 60321 sys_rst
.sym 60329 $abc$38833$n2176
.sym 60399 spiflash_bus_dat_r[19]
.sym 60400 spiflash_bus_dat_r[17]
.sym 60404 spiflash_bus_dat_r[18]
.sym 60405 spiflash_bus_dat_r[16]
.sym 60409 VexRiscv._zz_286_[6]
.sym 60412 $abc$38833$n3634_1
.sym 60414 VexRiscv._zz_321_[6]
.sym 60415 $abc$38833$n4175_1
.sym 60418 $abc$38833$n5580
.sym 60420 VexRiscv.lastStagePc[20]
.sym 60421 $abc$38833$n5698
.sym 60422 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 60428 VexRiscv.lastStagePc[4]
.sym 60434 sys_rst
.sym 60459 $abc$38833$n2349
.sym 60465 spiflash_bus_dat_r[25]
.sym 60477 spiflash_bus_dat_r[25]
.sym 60520 $abc$38833$n2349
.sym 60521 por_clk
.sym 60522 sys_rst_$glb_sr
.sym 60527 $abc$38833$n4266_1
.sym 60528 VexRiscv._zz_200_[3]
.sym 60529 VexRiscv._zz_200_[21]
.sym 60530 $abc$38833$n4265_1
.sym 60531 $abc$38833$n2349
.sym 60532 VexRiscv._zz_200_[11]
.sym 60533 VexRiscv._zz_200_[23]
.sym 60534 $abc$38833$n4366_1
.sym 60537 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 60538 VexRiscv._zz_321_[24]
.sym 60539 spiflash_bus_dat_r[8]
.sym 60540 spiflash_bus_dat_r[29]
.sym 60541 $abc$38833$n7877
.sym 60542 $abc$38833$n5080_1
.sym 60545 spram_wren0
.sym 60547 $abc$38833$n2420
.sym 60548 array_muxed0[5]
.sym 60549 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 60559 spiflash_bus_dat_r[19]
.sym 60560 spiflash_bus_dat_r[26]
.sym 60562 $abc$38833$n2351
.sym 60573 $PACKER_VCC_NET
.sym 60578 VexRiscv._zz_335_
.sym 60583 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 60589 $abc$38833$n4324_1
.sym 60591 $abc$38833$n4191_1
.sym 60607 VexRiscv._zz_41_[21]
.sym 60609 VexRiscv._zz_41_[10]
.sym 60611 VexRiscv._zz_41_[24]
.sym 60625 VexRiscv._zz_41_[23]
.sym 60631 $abc$38833$n149
.sym 60638 VexRiscv._zz_41_[21]
.sym 60657 VexRiscv._zz_41_[23]
.sym 60669 VexRiscv._zz_41_[24]
.sym 60676 VexRiscv._zz_41_[10]
.sym 60683 $abc$38833$n149
.sym 60684 por_clk
.sym 60686 $abc$38833$n4223_1
.sym 60687 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 60688 VexRiscv.CsrPlugin_mie_MEIE
.sym 60689 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 60690 $abc$38833$n4259_1
.sym 60691 VexRiscv._zz_337_
.sym 60692 $abc$38833$n4248_1
.sym 60693 $abc$38833$n4227_1
.sym 60696 VexRiscv.decode_to_execute_RS2[11]
.sym 60698 VexRiscv.lastStagePc[13]
.sym 60699 array_muxed0[2]
.sym 60700 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 60701 $abc$38833$n4265_1
.sym 60703 VexRiscv.CsrPlugin_mtval[23]
.sym 60704 $abc$38833$n2351
.sym 60705 spiflash_bus_dat_r[20]
.sym 60706 sys_rst
.sym 60708 array_muxed0[10]
.sym 60709 sys_rst
.sym 60710 VexRiscv._zz_170_[1]
.sym 60711 $abc$38833$n3394_1
.sym 60712 $abc$38833$n5955_1
.sym 60714 $abc$38833$n4037_1
.sym 60715 $abc$38833$n3630_1
.sym 60717 VexRiscv._zz_170_[1]
.sym 60718 $abc$38833$n4175_1
.sym 60728 VexRiscv.lastStagePc[31]
.sym 60729 $abc$38833$n4362
.sym 60731 $abc$38833$n3630_1
.sym 60732 VexRiscv._zz_200_[11]
.sym 60733 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 60737 $abc$38833$n4402_1
.sym 60738 $abc$38833$n3844
.sym 60739 $abc$38833$n4340
.sym 60740 $abc$38833$n2479
.sym 60741 VexRiscv.CsrPlugin_mtval[21]
.sym 60747 $abc$38833$n4175_1
.sym 60748 VexRiscv._zz_337_
.sym 60749 VexRiscv.CsrPlugin_mepc[21]
.sym 60750 VexRiscv.CsrPlugin_mepc[11]
.sym 60752 $abc$38833$n4197_1
.sym 60753 $abc$38833$n4178_1
.sym 60755 VexRiscv.CsrPlugin_mepc[31]
.sym 60756 $abc$38833$n4191_1
.sym 60757 $abc$38833$n3623_1
.sym 60760 $abc$38833$n4175_1
.sym 60761 VexRiscv.CsrPlugin_mtval[21]
.sym 60762 VexRiscv.CsrPlugin_mepc[21]
.sym 60763 $abc$38833$n4178_1
.sym 60766 $abc$38833$n3623_1
.sym 60767 $abc$38833$n4197_1
.sym 60772 $abc$38833$n2479
.sym 60773 VexRiscv.lastStagePc[31]
.sym 60775 VexRiscv.CsrPlugin_mepc[31]
.sym 60778 $abc$38833$n3623_1
.sym 60779 $abc$38833$n3630_1
.sym 60781 $abc$38833$n3844
.sym 60785 $abc$38833$n4402_1
.sym 60786 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 60787 $abc$38833$n4340
.sym 60790 VexRiscv.CsrPlugin_mepc[11]
.sym 60791 $abc$38833$n4175_1
.sym 60792 VexRiscv._zz_200_[11]
.sym 60793 $abc$38833$n4191_1
.sym 60802 $abc$38833$n4340
.sym 60803 $abc$38833$n4362
.sym 60804 VexRiscv._zz_337_
.sym 60807 por_clk
.sym 60809 $abc$38833$n4037_1
.sym 60810 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 60811 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 60812 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 60813 $abc$38833$n4224_1
.sym 60814 $abc$38833$n4196_1
.sym 60815 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 60816 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 60819 VexRiscv._zz_199_[26]
.sym 60821 VexRiscv.CsrPlugin_mtval[11]
.sym 60823 VexRiscv._zz_151_[11]
.sym 60824 $abc$38833$n7877
.sym 60825 array_muxed0[2]
.sym 60826 $abc$38833$n3844
.sym 60829 VexRiscv._zz_170_[0]
.sym 60831 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 60832 VexRiscv.lastStagePc[31]
.sym 60833 VexRiscv._zz_286_[5]
.sym 60834 VexRiscv._zz_151_[23]
.sym 60835 VexRiscv.CsrPlugin_mepc[21]
.sym 60836 VexRiscv._zz_152_
.sym 60837 $abc$38833$n4259_1
.sym 60838 $abc$38833$n4197_1
.sym 60839 array_muxed1[16]
.sym 60843 array_muxed0[4]
.sym 60844 $abc$38833$n2468
.sym 60850 VexRiscv._zz_321_[4]
.sym 60852 VexRiscv._zz_321_[5]
.sym 60853 VexRiscv.CsrPlugin_mepc[21]
.sym 60856 $abc$38833$n4220
.sym 60858 $abc$38833$n4223_1
.sym 60859 $abc$38833$n3624_1
.sym 60861 $abc$38833$n149
.sym 60864 $abc$38833$n4160
.sym 60866 VexRiscv._zz_321_[6]
.sym 60867 $abc$38833$n3953
.sym 60868 $abc$38833$n3950
.sym 60869 VexRiscv._zz_321_[24]
.sym 60872 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 60874 $abc$38833$n4163
.sym 60876 $abc$38833$n4166
.sym 60880 $abc$38833$n5698
.sym 60883 $abc$38833$n149
.sym 60884 $abc$38833$n4163
.sym 60885 VexRiscv._zz_321_[5]
.sym 60890 $abc$38833$n149
.sym 60891 VexRiscv._zz_321_[24]
.sym 60892 $abc$38833$n4220
.sym 60895 $abc$38833$n149
.sym 60897 VexRiscv._zz_321_[6]
.sym 60898 $abc$38833$n4166
.sym 60902 VexRiscv._zz_321_[4]
.sym 60907 VexRiscv._zz_321_[5]
.sym 60913 $abc$38833$n4160
.sym 60914 VexRiscv._zz_321_[4]
.sym 60916 $abc$38833$n149
.sym 60919 $abc$38833$n3624_1
.sym 60920 $abc$38833$n4223_1
.sym 60922 $abc$38833$n5698
.sym 60925 VexRiscv.CsrPlugin_mepc[21]
.sym 60926 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 60927 $abc$38833$n3953
.sym 60928 $abc$38833$n3950
.sym 60929 $abc$38833$n2457_$glb_ce
.sym 60930 por_clk
.sym 60932 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 60933 array_muxed1[16]
.sym 60934 $abc$38833$n3630_1
.sym 60935 $abc$38833$n4138_1
.sym 60936 $abc$38833$n3753_1
.sym 60937 $abc$38833$n2482
.sym 60938 array_muxed0[6]
.sym 60939 $abc$38833$n4194_1
.sym 60941 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 60942 VexRiscv.execute_to_memory_IS_DIV
.sym 60943 VexRiscv.lastStagePc[4]
.sym 60944 VexRiscv.CsrPlugin_mepc[17]
.sym 60945 $abc$38833$n3624_1
.sym 60946 VexRiscv.CsrPlugin_mtval[3]
.sym 60947 VexRiscv._zz_41_[28]
.sym 60949 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 60950 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 60952 $abc$38833$n4220
.sym 60953 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 60955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 60956 basesoc_vexriscv_dbus_adr[6]
.sym 60957 $abc$38833$n4340
.sym 60959 $abc$38833$n2482
.sym 60960 $abc$38833$n4163
.sym 60961 array_muxed0[6]
.sym 60962 VexRiscv._zz_286_[8]
.sym 60963 VexRiscv.CsrPlugin_mie_MSIE
.sym 60964 VexRiscv._zz_335_
.sym 60965 $abc$38833$n3397_1
.sym 60966 VexRiscv._zz_170_[1]
.sym 60967 $abc$38833$n5842_1
.sym 60973 VexRiscv._zz_286_[0]
.sym 60974 $abc$38833$n5842_1
.sym 60976 $abc$38833$n5997_1
.sym 60979 VexRiscv._zz_36_[11]
.sym 60980 VexRiscv._zz_199_[11]
.sym 60984 $abc$38833$n5955_1
.sym 60986 $abc$38833$n3916_1
.sym 60988 $abc$38833$n5845_1
.sym 60991 VexRiscv._zz_286_[6]
.sym 60992 $abc$38833$n4138_1
.sym 60993 VexRiscv._zz_286_[5]
.sym 60994 $abc$38833$n5705_1
.sym 60997 VexRiscv._zz_41_[11]
.sym 60999 VexRiscv._zz_286_[7]
.sym 61000 $abc$38833$n5580
.sym 61001 $abc$38833$n5846_1
.sym 61002 $abc$38833$n3634_1
.sym 61006 VexRiscv._zz_286_[5]
.sym 61009 $abc$38833$n4138_1
.sym 61012 $abc$38833$n5705_1
.sym 61013 $abc$38833$n5580
.sym 61015 VexRiscv._zz_36_[11]
.sym 61018 VexRiscv._zz_286_[0]
.sym 61020 $abc$38833$n3916_1
.sym 61025 VexRiscv._zz_286_[6]
.sym 61026 $abc$38833$n4138_1
.sym 61031 VexRiscv._zz_41_[11]
.sym 61032 $abc$38833$n3916_1
.sym 61033 VexRiscv._zz_199_[11]
.sym 61036 VexRiscv._zz_286_[7]
.sym 61038 $abc$38833$n4138_1
.sym 61042 $abc$38833$n5845_1
.sym 61043 $abc$38833$n5842_1
.sym 61044 $abc$38833$n3634_1
.sym 61045 $abc$38833$n5846_1
.sym 61048 $abc$38833$n5997_1
.sym 61049 VexRiscv._zz_36_[11]
.sym 61051 $abc$38833$n5955_1
.sym 61052 $abc$38833$n2420_$glb_ce
.sym 61053 por_clk
.sym 61055 basesoc_counter[1]
.sym 61056 $abc$38833$n4409
.sym 61057 VexRiscv._zz_335_
.sym 61058 basesoc_counter[0]
.sym 61059 $abc$38833$n4475
.sym 61060 $abc$38833$n213
.sym 61061 $abc$38833$n4193_1
.sym 61062 $abc$38833$n4476_1
.sym 61064 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 61066 VexRiscv._zz_151_[11]
.sym 61068 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 61069 VexRiscv._zz_286_[1]
.sym 61070 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61071 VexRiscv.decode_to_execute_RS2[11]
.sym 61072 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 61073 VexRiscv._zz_286_[1]
.sym 61074 $abc$38833$n3916_1
.sym 61075 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61076 VexRiscv._zz_199_[1]
.sym 61077 $abc$38833$n4195_1
.sym 61078 VexRiscv._zz_286_[0]
.sym 61080 $abc$38833$n4191_1
.sym 61081 $abc$38833$n4138_1
.sym 61082 VexRiscv._zz_32_[1]
.sym 61083 VexRiscv._zz_129_[0]
.sym 61084 VexRiscv._zz_192_
.sym 61085 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 61086 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 61088 basesoc_counter[1]
.sym 61089 $abc$38833$n2154
.sym 61090 VexRiscv._zz_152_
.sym 61096 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 61097 VexRiscv._zz_192_
.sym 61099 VexRiscv._zz_287_[0]
.sym 61100 VexRiscv._zz_32_[1]
.sym 61102 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 61103 VexRiscv._zz_32_[0]
.sym 61104 $abc$38833$n5562_1
.sym 61106 VexRiscv._zz_152_
.sym 61107 $abc$38833$n4138_1
.sym 61108 VexRiscv._zz_286_[9]
.sym 61109 VexRiscv._zz_41_[23]
.sym 61113 $abc$38833$n4409
.sym 61114 $abc$38833$n2468
.sym 61117 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61118 $abc$38833$n6305_1
.sym 61119 VexRiscv._zz_286_[10]
.sym 61120 $abc$38833$n3916_1
.sym 61121 VexRiscv._zz_286_[0]
.sym 61122 VexRiscv._zz_286_[8]
.sym 61125 $abc$38833$n4410
.sym 61126 VexRiscv._zz_199_[23]
.sym 61129 $abc$38833$n4410
.sym 61130 VexRiscv._zz_192_
.sym 61131 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 61132 $abc$38833$n4409
.sym 61135 VexRiscv._zz_152_
.sym 61136 VexRiscv._zz_32_[1]
.sym 61137 VexRiscv._zz_32_[0]
.sym 61138 $abc$38833$n6305_1
.sym 61142 $abc$38833$n3916_1
.sym 61143 VexRiscv._zz_41_[23]
.sym 61144 VexRiscv._zz_199_[23]
.sym 61147 VexRiscv._zz_286_[8]
.sym 61150 $abc$38833$n4138_1
.sym 61153 $abc$38833$n4138_1
.sym 61156 VexRiscv._zz_286_[10]
.sym 61159 VexRiscv._zz_286_[9]
.sym 61160 $abc$38833$n4138_1
.sym 61165 VexRiscv._zz_286_[0]
.sym 61166 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61167 VexRiscv._zz_32_[1]
.sym 61168 VexRiscv._zz_287_[0]
.sym 61172 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 61173 $abc$38833$n5562_1
.sym 61175 $abc$38833$n2468
.sym 61176 por_clk
.sym 61178 $abc$38833$n4346
.sym 61180 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 61181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 61182 $abc$38833$n3432_1
.sym 61183 $abc$38833$n4488_1
.sym 61184 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 61185 $abc$38833$n4487
.sym 61186 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 61187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 61188 VexRiscv._zz_286_[6]
.sym 61189 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 61190 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 61191 VexRiscv._zz_41_[21]
.sym 61192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 61193 VexRiscv._zz_287_[0]
.sym 61194 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 61195 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 61196 VexRiscv._zz_192_
.sym 61197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 61200 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 61201 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 61202 $abc$38833$n4175_1
.sym 61204 $abc$38833$n5955_1
.sym 61205 VexRiscv._zz_286_[10]
.sym 61207 $abc$38833$n3394_1
.sym 61208 VexRiscv._zz_41_[8]
.sym 61209 VexRiscv.decode_to_execute_RS2[23]
.sym 61210 VexRiscv._zz_152_
.sym 61211 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 61212 VexRiscv._zz_199_[23]
.sym 61213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 61220 VexRiscv._zz_285_[4]
.sym 61221 $abc$38833$n4380
.sym 61225 VexRiscv._zz_285_[1]
.sym 61227 $abc$38833$n4340
.sym 61228 VexRiscv._zz_32_[1]
.sym 61229 VexRiscv._zz_335_
.sym 61232 $abc$38833$n3916_1
.sym 61234 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 61235 $abc$38833$n4346
.sym 61240 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 61241 $abc$38833$n4138_1
.sym 61243 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61246 $abc$38833$n4159_1
.sym 61249 VexRiscv._zz_152_
.sym 61250 $abc$38833$n4165_1
.sym 61252 $abc$38833$n4380
.sym 61253 $abc$38833$n4340
.sym 61254 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 61258 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61259 $abc$38833$n4159_1
.sym 61260 VexRiscv._zz_152_
.sym 61261 $abc$38833$n3916_1
.sym 61264 $abc$38833$n3916_1
.sym 61265 VexRiscv._zz_152_
.sym 61266 $abc$38833$n4165_1
.sym 61267 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61270 VexRiscv._zz_152_
.sym 61271 VexRiscv._zz_285_[1]
.sym 61273 VexRiscv._zz_32_[1]
.sym 61276 $abc$38833$n4346
.sym 61277 VexRiscv._zz_335_
.sym 61279 $abc$38833$n4340
.sym 61282 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 61288 $abc$38833$n4138_1
.sym 61291 VexRiscv._zz_152_
.sym 61294 VexRiscv._zz_152_
.sym 61295 VexRiscv._zz_32_[1]
.sym 61296 VexRiscv._zz_285_[4]
.sym 61299 por_clk
.sym 61301 VexRiscv._zz_41_[28]
.sym 61302 VexRiscv._zz_41_[8]
.sym 61303 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 61304 VexRiscv._zz_41_[26]
.sym 61305 VexRiscv._zz_199_[21]
.sym 61306 VexRiscv._zz_41_[14]
.sym 61307 $abc$38833$n3652_1
.sym 61308 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 61311 $abc$38833$n3634_1
.sym 61314 VexRiscv._zz_285_[4]
.sym 61315 VexRiscv._zz_47_[1]
.sym 61317 VexRiscv._zz_37_[0]
.sym 61318 VexRiscv._zz_286_[9]
.sym 61320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 61322 $abc$38833$n4166
.sym 61323 VexRiscv.CsrPlugin_mepc[3]
.sym 61324 $abc$38833$n3435_1
.sym 61325 $abc$38833$n4197_1
.sym 61326 VexRiscv._zz_199_[21]
.sym 61327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 61328 $abc$38833$n3443_1
.sym 61329 $abc$38833$n4259_1
.sym 61330 VexRiscv._zz_151_[23]
.sym 61331 VexRiscv._zz_135_[22]
.sym 61333 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61334 $abc$38833$n4223
.sym 61335 VexRiscv._zz_152_
.sym 61336 VexRiscv._zz_286_[5]
.sym 61342 VexRiscv.CsrPlugin_mepc[20]
.sym 61344 VexRiscv._zz_321_[10]
.sym 61345 $abc$38833$n149
.sym 61347 $abc$38833$n4178
.sym 61349 $abc$38833$n3916_1
.sym 61350 VexRiscv._zz_287_[2]
.sym 61352 VexRiscv._zz_32_[1]
.sym 61353 $abc$38833$n4138_1
.sym 61355 $abc$38833$n4175
.sym 61356 $abc$38833$n4172
.sym 61358 VexRiscv._zz_286_[2]
.sym 61360 $abc$38833$n2479
.sym 61361 VexRiscv._zz_321_[9]
.sym 61362 VexRiscv._zz_287_[3]
.sym 61365 VexRiscv.lastStagePc[20]
.sym 61367 VexRiscv._zz_321_[8]
.sym 61368 VexRiscv._zz_286_[3]
.sym 61369 VexRiscv._zz_41_[26]
.sym 61372 VexRiscv._zz_199_[26]
.sym 61375 VexRiscv._zz_286_[2]
.sym 61376 VexRiscv._zz_32_[1]
.sym 61377 $abc$38833$n4138_1
.sym 61378 VexRiscv._zz_287_[2]
.sym 61381 VexRiscv._zz_321_[9]
.sym 61383 $abc$38833$n149
.sym 61384 $abc$38833$n4175
.sym 61387 $abc$38833$n2479
.sym 61388 VexRiscv.lastStagePc[20]
.sym 61389 VexRiscv.CsrPlugin_mepc[20]
.sym 61393 $abc$38833$n4178
.sym 61394 VexRiscv._zz_321_[10]
.sym 61395 $abc$38833$n149
.sym 61400 $abc$38833$n3916_1
.sym 61401 VexRiscv._zz_41_[26]
.sym 61402 VexRiscv._zz_199_[26]
.sym 61405 VexRiscv._zz_32_[1]
.sym 61406 VexRiscv._zz_287_[3]
.sym 61407 VexRiscv._zz_286_[3]
.sym 61408 $abc$38833$n4138_1
.sym 61414 VexRiscv._zz_321_[9]
.sym 61417 $abc$38833$n4172
.sym 61418 VexRiscv._zz_321_[8]
.sym 61419 $abc$38833$n149
.sym 61421 $abc$38833$n2457_$glb_ce
.sym 61422 por_clk
.sym 61424 $abc$38833$n4181_1
.sym 61425 basesoc_vexriscv_dbus_adr[6]
.sym 61426 $abc$38833$n3394_1
.sym 61427 VexRiscv._zz_36_[21]
.sym 61428 $abc$38833$n3397_1
.sym 61429 $abc$38833$n4198_1
.sym 61430 $abc$38833$n4197_1
.sym 61431 basesoc_vexriscv_dbus_adr[19]
.sym 61434 VexRiscv._zz_286_[7]
.sym 61435 $abc$38833$n3801
.sym 61436 VexRiscv._zz_287_[2]
.sym 61437 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 61438 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 61440 VexRiscv._zz_199_[14]
.sym 61442 $abc$38833$n4550
.sym 61443 VexRiscv._zz_41_[28]
.sym 61445 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 61446 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 61447 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 61448 VexRiscv._zz_47_[1]
.sym 61449 $abc$38833$n3397_1
.sym 61450 $abc$38833$n4340
.sym 61451 $abc$38833$n5842_1
.sym 61452 $abc$38833$n7497
.sym 61453 $abc$38833$n4177_1
.sym 61454 VexRiscv._zz_286_[3]
.sym 61455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61456 $abc$38833$n3652_1
.sym 61458 $abc$38833$n7500
.sym 61459 basesoc_vexriscv_dbus_adr[6]
.sym 61466 VexRiscv._zz_321_[8]
.sym 61468 $abc$38833$n4208
.sym 61469 VexRiscv._zz_321_[25]
.sym 61470 $abc$38833$n4202
.sym 61471 $abc$38833$n149
.sym 61474 $abc$38833$n4217
.sym 61475 $abc$38833$n4205
.sym 61476 VexRiscv._zz_321_[23]
.sym 61477 VexRiscv._zz_286_[1]
.sym 61478 VexRiscv._zz_286_[0]
.sym 61479 $abc$38833$n149
.sym 61482 VexRiscv._zz_321_[19]
.sym 61486 VexRiscv._zz_321_[20]
.sym 61490 $abc$38833$n4176_1
.sym 61494 $abc$38833$n4223
.sym 61495 VexRiscv._zz_321_[18]
.sym 61498 $abc$38833$n4176_1
.sym 61500 VexRiscv._zz_286_[0]
.sym 61501 VexRiscv._zz_286_[1]
.sym 61504 $abc$38833$n4208
.sym 61506 VexRiscv._zz_321_[20]
.sym 61507 $abc$38833$n149
.sym 61511 VexRiscv._zz_321_[8]
.sym 61516 $abc$38833$n4202
.sym 61518 VexRiscv._zz_321_[18]
.sym 61519 $abc$38833$n149
.sym 61522 $abc$38833$n4223
.sym 61524 VexRiscv._zz_321_[25]
.sym 61525 $abc$38833$n149
.sym 61529 VexRiscv._zz_321_[23]
.sym 61530 $abc$38833$n149
.sym 61531 $abc$38833$n4217
.sym 61535 $abc$38833$n4205
.sym 61536 $abc$38833$n149
.sym 61537 VexRiscv._zz_321_[19]
.sym 61543 VexRiscv._zz_321_[23]
.sym 61544 $abc$38833$n2457_$glb_ce
.sym 61545 por_clk
.sym 61547 $abc$38833$n7497
.sym 61548 $abc$38833$n4176_1
.sym 61549 $abc$38833$n6388
.sym 61550 $abc$38833$n7500
.sym 61551 $abc$38833$n3631_1
.sym 61552 $abc$38833$n3395_1
.sym 61553 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 61554 $abc$38833$n7492
.sym 61557 VexRiscv._zz_319_
.sym 61558 $abc$38833$n4175_1
.sym 61559 VexRiscv._zz_236_[1]
.sym 61560 VexRiscv._zz_286_[0]
.sym 61561 $abc$38833$n4205
.sym 61563 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61564 $abc$38833$n4208
.sym 61565 VexRiscv._zz_286_[1]
.sym 61566 $abc$38833$n4193
.sym 61567 $abc$38833$n149
.sym 61568 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 61569 VexRiscv._zz_129_[1]
.sym 61570 $abc$38833$n4217
.sym 61571 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 61572 $abc$38833$n4191_1
.sym 61573 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 61574 $abc$38833$n3624_1
.sym 61575 VexRiscv._zz_129_[0]
.sym 61576 VexRiscv._zz_192_
.sym 61577 VexRiscv._zz_286_[8]
.sym 61578 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 61579 VexRiscv.lastStagePc[28]
.sym 61580 VexRiscv._zz_129_[6]
.sym 61582 VexRiscv._zz_41_[14]
.sym 61588 $abc$38833$n5699_1
.sym 61589 VexRiscv._zz_321_[19]
.sym 61590 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 61591 $abc$38833$n5701
.sym 61592 VexRiscv._zz_47_[0]
.sym 61593 VexRiscv._zz_321_[22]
.sym 61597 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 61601 $abc$38833$n5704
.sym 61605 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61608 VexRiscv._zz_47_[1]
.sym 61609 VexRiscv.memory_arbitration_isValid
.sym 61612 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61614 $abc$38833$n3634_1
.sym 61615 $abc$38833$n7877
.sym 61617 VexRiscv.execute_to_memory_IS_DIV
.sym 61618 $abc$38833$n5820_1
.sym 61619 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 61623 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 61627 $abc$38833$n3634_1
.sym 61628 $abc$38833$n5699_1
.sym 61629 $abc$38833$n5701
.sym 61630 $abc$38833$n5704
.sym 61634 VexRiscv._zz_321_[19]
.sym 61639 VexRiscv.memory_arbitration_isValid
.sym 61640 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 61642 VexRiscv.execute_to_memory_IS_DIV
.sym 61646 VexRiscv._zz_321_[22]
.sym 61651 $abc$38833$n5820_1
.sym 61652 VexRiscv._zz_47_[0]
.sym 61653 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61654 VexRiscv._zz_47_[1]
.sym 61659 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 61665 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61667 $abc$38833$n7877
.sym 61668 por_clk
.sym 61670 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 61671 VexRiscv._zz_286_[8]
.sym 61672 $abc$38833$n4177_1
.sym 61673 $abc$38833$n5668
.sym 61674 $abc$38833$n3396_1
.sym 61675 VexRiscv._zz_286_[5]
.sym 61676 $abc$38833$n5820_1
.sym 61677 $abc$38833$n5821_1
.sym 61682 $abc$38833$n5580
.sym 61683 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 61687 $abc$38833$n7492
.sym 61690 VexRiscv._zz_319_
.sym 61691 $abc$38833$n4592
.sym 61692 VexRiscv._zz_321_[25]
.sym 61693 VexRiscv._zz_41_[31]
.sym 61694 VexRiscv._zz_152_
.sym 61695 VexRiscv.memory_arbitration_isValid
.sym 61696 VexRiscv._zz_286_[10]
.sym 61697 VexRiscv._zz_319_
.sym 61698 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61699 $abc$38833$n6287_1
.sym 61701 $abc$38833$n3902
.sym 61702 VexRiscv.decode_to_execute_RS2[23]
.sym 61703 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 61704 VexRiscv._zz_199_[23]
.sym 61705 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 61714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 61715 $abc$38833$n5703_1
.sym 61716 $abc$38833$n5684_1
.sym 61717 $abc$38833$n3902
.sym 61718 $abc$38833$n5612_1
.sym 61721 $abc$38833$n5560_1
.sym 61722 VexRiscv._zz_286_[10]
.sym 61723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 61724 $abc$38833$n5700_1
.sym 61725 $abc$38833$n3898_1
.sym 61729 VexRiscv._zz_151_[5]
.sym 61730 $abc$38833$n5604_1
.sym 61731 VexRiscv._zz_151_[11]
.sym 61739 $abc$38833$n4180_1
.sym 61740 $abc$38833$n5565_1
.sym 61742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 61744 $abc$38833$n5700_1
.sym 61746 $abc$38833$n5565_1
.sym 61747 $abc$38833$n5684_1
.sym 61750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 61756 VexRiscv._zz_151_[5]
.sym 61757 $abc$38833$n3898_1
.sym 61759 $abc$38833$n5612_1
.sym 61762 $abc$38833$n5604_1
.sym 61763 $abc$38833$n3902
.sym 61764 $abc$38833$n5560_1
.sym 61765 $abc$38833$n5703_1
.sym 61768 VexRiscv._zz_151_[11]
.sym 61769 $abc$38833$n5612_1
.sym 61770 $abc$38833$n3902
.sym 61774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 61780 VexRiscv._zz_286_[10]
.sym 61783 $abc$38833$n4180_1
.sym 61789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 61790 $abc$38833$n2420_$glb_ce
.sym 61791 por_clk
.sym 61793 VexRiscv._zz_41_[2]
.sym 61794 $abc$38833$n3860
.sym 61795 $abc$38833$n3628_1
.sym 61796 VexRiscv._zz_41_[4]
.sym 61797 $abc$38833$n4180_1
.sym 61798 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 61799 $abc$38833$n3626_1
.sym 61800 VexRiscv._zz_286_[3]
.sym 61801 $abc$38833$n6005_1
.sym 61804 $abc$38833$n6005_1
.sym 61805 VexRiscv._zz_49_[1]
.sym 61806 VexRiscv._zz_151_[8]
.sym 61809 $abc$38833$n5560_1
.sym 61810 $abc$38833$n5822_1
.sym 61813 $abc$38833$n3916_1
.sym 61814 $abc$38833$n7502
.sym 61816 VexRiscv._zz_151_[22]
.sym 61817 $abc$38833$n3700
.sym 61818 VexRiscv._zz_199_[21]
.sym 61819 VexRiscv._zz_135_[22]
.sym 61820 $abc$38833$n5562_1
.sym 61821 $abc$38833$n3443_1
.sym 61822 VexRiscv._zz_151_[23]
.sym 61823 VexRiscv._zz_286_[5]
.sym 61824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61825 VexRiscv.CsrPlugin_mtval[1]
.sym 61826 VexRiscv._zz_152_
.sym 61827 $abc$38833$n3634_1
.sym 61828 VexRiscv._zz_42_[1]
.sym 61835 VexRiscv._zz_42_[1]
.sym 61838 VexRiscv._zz_41_[6]
.sym 61839 VexRiscv._zz_286_[5]
.sym 61840 VexRiscv._zz_129_[5]
.sym 61841 $abc$38833$n3869
.sym 61842 VexRiscv._zz_129_[6]
.sym 61843 VexRiscv._zz_286_[7]
.sym 61844 VexRiscv._zz_151_[6]
.sym 61845 $abc$38833$n149
.sym 61846 $abc$38833$n3870
.sym 61847 $abc$38833$n5612_1
.sym 61849 VexRiscv._zz_286_[6]
.sym 61850 VexRiscv._zz_152_
.sym 61851 $abc$38833$n3899
.sym 61853 VexRiscv._zz_41_[4]
.sym 61854 VexRiscv._zz_42_[0]
.sym 61855 VexRiscv._zz_286_[1]
.sym 61857 $abc$38833$n3640_1
.sym 61858 VexRiscv._zz_286_[0]
.sym 61859 VexRiscv._zz_36_[10]
.sym 61861 VexRiscv._zz_41_[5]
.sym 61867 $abc$38833$n5612_1
.sym 61868 $abc$38833$n3869
.sym 61870 VexRiscv._zz_151_[6]
.sym 61873 VexRiscv._zz_42_[1]
.sym 61874 VexRiscv._zz_129_[5]
.sym 61875 VexRiscv._zz_286_[5]
.sym 61876 VexRiscv._zz_42_[0]
.sym 61879 VexRiscv._zz_36_[10]
.sym 61887 VexRiscv._zz_41_[4]
.sym 61891 VexRiscv._zz_286_[6]
.sym 61892 VexRiscv._zz_42_[1]
.sym 61893 VexRiscv._zz_42_[0]
.sym 61894 VexRiscv._zz_129_[6]
.sym 61897 VexRiscv._zz_286_[1]
.sym 61898 VexRiscv._zz_286_[7]
.sym 61899 VexRiscv._zz_286_[0]
.sym 61900 VexRiscv._zz_152_
.sym 61904 $abc$38833$n3640_1
.sym 61905 VexRiscv._zz_41_[5]
.sym 61906 $abc$38833$n3899
.sym 61909 $abc$38833$n3640_1
.sym 61911 $abc$38833$n3870
.sym 61912 VexRiscv._zz_41_[6]
.sym 61913 $abc$38833$n149
.sym 61914 por_clk
.sym 61916 $abc$38833$n3861
.sym 61917 $abc$38833$n6283_1
.sym 61918 $abc$38833$n6287_1
.sym 61919 $abc$38833$n6285_1
.sym 61920 $abc$38833$n6284_1
.sym 61921 $abc$38833$n6286_1
.sym 61922 $abc$38833$n3700
.sym 61923 $abc$38833$n6282_1
.sym 61926 $abc$38833$n5954_1
.sym 61928 VexRiscv._zz_195_[2]
.sym 61930 VexRiscv._zz_151_[6]
.sym 61931 VexRiscv.execute_LightShifterPlugin_isActive
.sym 61932 VexRiscv.decode_to_execute_RS2[25]
.sym 61933 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 61934 VexRiscv._zz_151_[8]
.sym 61935 $abc$38833$n5612_1
.sym 61936 VexRiscv._zz_194_[2]
.sym 61937 VexRiscv._zz_194_[3]
.sym 61938 VexRiscv._zz_195_[4]
.sym 61939 $abc$38833$n7471
.sym 61940 VexRiscv._zz_287_[2]
.sym 61941 $abc$38833$n6284_1
.sym 61942 VexRiscv._zz_41_[4]
.sym 61943 $abc$38833$n3640_1
.sym 61944 $abc$38833$n3652_1
.sym 61945 $abc$38833$n3876
.sym 61946 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 61947 $abc$38833$n4340
.sym 61948 VexRiscv._zz_151_[23]
.sym 61949 $abc$38833$n3898_1
.sym 61950 VexRiscv._zz_286_[3]
.sym 61951 $abc$38833$n149
.sym 61959 $abc$38833$n2484
.sym 61960 VexRiscv._zz_151_[10]
.sym 61961 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 61962 $abc$38833$n3798_1
.sym 61964 VexRiscv._zz_286_[3]
.sym 61967 VexRiscv._zz_42_[0]
.sym 61968 VexRiscv._zz_286_[10]
.sym 61969 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 61970 VexRiscv._zz_41_[10]
.sym 61971 $abc$38833$n5560_1
.sym 61972 $abc$38833$n5693_1
.sym 61973 VexRiscv._zz_44_[1]
.sym 61974 VexRiscv.decode_to_execute_RS2[23]
.sym 61975 VexRiscv.decode_to_execute_RS2[11]
.sym 61976 VexRiscv._zz_199_[23]
.sym 61977 VexRiscv._zz_152_
.sym 61978 VexRiscv._zz_42_[1]
.sym 61980 VexRiscv.decode_to_execute_RS2[10]
.sym 61982 $abc$38833$n5604_1
.sym 61983 $abc$38833$n3640_1
.sym 61984 $abc$38833$n5612_1
.sym 61986 VexRiscv._zz_42_[1]
.sym 61987 $abc$38833$n3799
.sym 61988 VexRiscv._zz_44_[0]
.sym 61990 VexRiscv._zz_44_[0]
.sym 61991 VexRiscv._zz_199_[23]
.sym 61992 VexRiscv._zz_44_[1]
.sym 61993 VexRiscv._zz_286_[3]
.sym 61996 VexRiscv._zz_42_[1]
.sym 61997 VexRiscv.decode_to_execute_RS2[11]
.sym 61998 VexRiscv._zz_42_[0]
.sym 61999 VexRiscv._zz_152_
.sym 62003 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62004 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62008 $abc$38833$n5560_1
.sym 62009 $abc$38833$n5693_1
.sym 62010 $abc$38833$n3798_1
.sym 62011 $abc$38833$n5604_1
.sym 62014 VexRiscv._zz_42_[1]
.sym 62015 VexRiscv._zz_42_[0]
.sym 62016 VexRiscv._zz_152_
.sym 62017 VexRiscv.decode_to_execute_RS2[23]
.sym 62020 $abc$38833$n3640_1
.sym 62021 VexRiscv._zz_41_[10]
.sym 62022 $abc$38833$n3799
.sym 62026 VexRiscv._zz_286_[10]
.sym 62027 VexRiscv._zz_42_[0]
.sym 62028 VexRiscv._zz_42_[1]
.sym 62029 VexRiscv.decode_to_execute_RS2[10]
.sym 62032 $abc$38833$n3798_1
.sym 62034 VexRiscv._zz_151_[10]
.sym 62035 $abc$38833$n5612_1
.sym 62036 $abc$38833$n2484
.sym 62037 por_clk
.sym 62039 $abc$38833$n3888_1
.sym 62040 $abc$38833$n3838
.sym 62041 $abc$38833$n3837
.sym 62042 $abc$38833$n3822
.sym 62043 VexRiscv._zz_152_
.sym 62044 VexRiscv._zz_42_[1]
.sym 62045 $abc$38833$n3845_1
.sym 62046 VexRiscv._zz_41_[0]
.sym 62048 VexRiscv._zz_199_[22]
.sym 62049 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 62050 $abc$38833$n3386_1
.sym 62051 VexRiscv._zz_129_[1]
.sym 62053 VexRiscv._zz_199_[3]
.sym 62054 VexRiscv._zz_151_[10]
.sym 62055 VexRiscv._zz_129_[4]
.sym 62056 $abc$38833$n147
.sym 62057 VexRiscv._zz_49_[0]
.sym 62058 VexRiscv._zz_314_[20]
.sym 62059 $abc$38833$n2484
.sym 62060 $abc$38833$n6283_1
.sym 62061 $abc$38833$n5565_1
.sym 62062 VexRiscv._zz_311_
.sym 62063 VexRiscv._zz_41_[14]
.sym 62064 VexRiscv._zz_192_
.sym 62065 $abc$38833$n6285_1
.sym 62066 VexRiscv._zz_129_[0]
.sym 62067 $abc$38833$n3624_1
.sym 62068 VexRiscv.decode_to_execute_RS2[29]
.sym 62069 $abc$38833$n3640_1
.sym 62070 $abc$38833$n5612_1
.sym 62071 $abc$38833$n3898_1
.sym 62072 $abc$38833$n4191_1
.sym 62073 VexRiscv.decode_to_execute_RS2[29]
.sym 62074 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 62080 VexRiscv._zz_41_[11]
.sym 62081 $abc$38833$n3903
.sym 62082 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62083 $abc$38833$n6285_1
.sym 62088 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62089 $abc$38833$n6283_1
.sym 62090 $abc$38833$n6287_1
.sym 62091 VexRiscv._zz_135_[22]
.sym 62092 $abc$38833$n3877
.sym 62093 VexRiscv._zz_41_[23]
.sym 62095 VexRiscv._zz_42_[1]
.sym 62096 VexRiscv._zz_286_[0]
.sym 62098 VexRiscv._zz_42_[0]
.sym 62101 VexRiscv._zz_286_[1]
.sym 62102 $abc$38833$n3635_1
.sym 62103 VexRiscv._zz_41_[0]
.sym 62104 $abc$38833$n3652_1
.sym 62105 $abc$38833$n3640_1
.sym 62106 VexRiscv._zz_42_[0]
.sym 62109 $abc$38833$n6291_1
.sym 62110 VexRiscv._zz_41_[1]
.sym 62111 $abc$38833$n6289_1
.sym 62113 $abc$38833$n3640_1
.sym 62115 VexRiscv._zz_41_[23]
.sym 62116 $abc$38833$n3877
.sym 62119 VexRiscv._zz_41_[0]
.sym 62120 VexRiscv._zz_42_[1]
.sym 62121 VexRiscv._zz_42_[0]
.sym 62122 VexRiscv._zz_286_[0]
.sym 62127 VexRiscv._zz_135_[22]
.sym 62131 VexRiscv._zz_41_[1]
.sym 62132 VexRiscv._zz_42_[0]
.sym 62133 VexRiscv._zz_286_[1]
.sym 62134 VexRiscv._zz_42_[1]
.sym 62137 $abc$38833$n6289_1
.sym 62138 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62139 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62144 $abc$38833$n6291_1
.sym 62145 $abc$38833$n3652_1
.sym 62146 $abc$38833$n3635_1
.sym 62149 $abc$38833$n6289_1
.sym 62150 $abc$38833$n6287_1
.sym 62151 $abc$38833$n6283_1
.sym 62152 $abc$38833$n6285_1
.sym 62155 $abc$38833$n3903
.sym 62156 VexRiscv._zz_41_[11]
.sym 62158 $abc$38833$n3640_1
.sym 62159 $abc$38833$n2420_$glb_ce
.sym 62160 por_clk
.sym 62162 VexRiscv._zz_41_[27]
.sym 62163 $abc$38833$n3640_1
.sym 62164 $abc$38833$n3884_1
.sym 62165 $abc$38833$n3894
.sym 62166 $abc$38833$n3852_1
.sym 62167 $abc$38833$n3873
.sym 62168 $abc$38833$n3811_1
.sym 62169 $abc$38833$n3843_1
.sym 62173 VexRiscv.decode_to_execute_RS2[15]
.sym 62174 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 62176 $abc$38833$n3634_1
.sym 62177 $abc$38833$n5080_1
.sym 62178 $abc$38833$n7501
.sym 62179 $abc$38833$n5565_1
.sym 62180 VexRiscv._zz_42_[0]
.sym 62181 $abc$38833$n114
.sym 62182 VexRiscv._zz_41_[21]
.sym 62183 VexRiscv._zz_195_[1]
.sym 62184 basesoc_we
.sym 62186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 62188 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 62189 VexRiscv._zz_319_
.sym 62190 VexRiscv._zz_152_
.sym 62191 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62192 VexRiscv._zz_286_[1]
.sym 62193 $abc$38833$n3634_1
.sym 62194 VexRiscv._zz_41_[7]
.sym 62195 VexRiscv._zz_151_[22]
.sym 62196 VexRiscv._zz_199_[23]
.sym 62197 $abc$38833$n3902
.sym 62207 VexRiscv._zz_152_
.sym 62208 VexRiscv._zz_42_[1]
.sym 62211 $abc$38833$n3888_1
.sym 62213 VexRiscv._zz_42_[0]
.sym 62215 VexRiscv.decode_to_execute_RS2[25]
.sym 62216 VexRiscv._zz_42_[1]
.sym 62217 VexRiscv.decode_to_execute_RS2[27]
.sym 62220 $abc$38833$n3797
.sym 62221 VexRiscv.decode_to_execute_RS2[18]
.sym 62223 VexRiscv._zz_41_[31]
.sym 62225 VexRiscv._zz_199_[5]
.sym 62226 VexRiscv.decode_to_execute_RS2[15]
.sym 62228 $abc$38833$n3640_1
.sym 62231 VexRiscv.decode_to_execute_RS2[16]
.sym 62234 VexRiscv.decode_to_execute_RS2[19]
.sym 62236 VexRiscv.decode_to_execute_RS2[18]
.sym 62237 VexRiscv._zz_42_[1]
.sym 62238 VexRiscv._zz_152_
.sym 62239 VexRiscv._zz_42_[0]
.sym 62242 $abc$38833$n3888_1
.sym 62243 VexRiscv._zz_41_[31]
.sym 62245 $abc$38833$n3640_1
.sym 62248 VexRiscv._zz_152_
.sym 62249 VexRiscv._zz_42_[1]
.sym 62250 VexRiscv.decode_to_execute_RS2[19]
.sym 62251 VexRiscv._zz_42_[0]
.sym 62254 VexRiscv._zz_42_[0]
.sym 62255 VexRiscv._zz_42_[1]
.sym 62256 VexRiscv.decode_to_execute_RS2[25]
.sym 62257 VexRiscv._zz_152_
.sym 62260 VexRiscv._zz_152_
.sym 62261 VexRiscv._zz_42_[0]
.sym 62262 VexRiscv._zz_42_[1]
.sym 62263 VexRiscv.decode_to_execute_RS2[15]
.sym 62266 VexRiscv._zz_42_[0]
.sym 62267 VexRiscv._zz_42_[1]
.sym 62268 VexRiscv.decode_to_execute_RS2[27]
.sym 62269 VexRiscv._zz_152_
.sym 62272 VexRiscv._zz_152_
.sym 62273 VexRiscv._zz_42_[0]
.sym 62274 VexRiscv._zz_42_[1]
.sym 62275 VexRiscv.decode_to_execute_RS2[16]
.sym 62278 $abc$38833$n3797
.sym 62279 VexRiscv._zz_199_[5]
.sym 62285 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 62286 $abc$38833$n3896
.sym 62287 $abc$38833$n3872_1
.sym 62288 $abc$38833$n3883
.sym 62289 $abc$38833$n3842_1
.sym 62290 $abc$38833$n3810_1
.sym 62291 $abc$38833$n3851_1
.sym 62292 $abc$38833$n3900
.sym 62295 VexRiscv._zz_199_[26]
.sym 62297 VexRiscv._zz_291_[24]
.sym 62298 VexRiscv._zz_129_[1]
.sym 62299 $abc$38833$n5769_1
.sym 62300 VexRiscv._zz_151_[16]
.sym 62301 $abc$38833$n6289_1
.sym 62303 $abc$38833$n3916_1
.sym 62304 VexRiscv._zz_41_[27]
.sym 62306 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 62307 slave_sel[0]
.sym 62308 VexRiscv._zz_42_[0]
.sym 62309 VexRiscv._zz_316_[12]
.sym 62310 VexRiscv.CsrPlugin_mtval[1]
.sym 62311 VexRiscv.decode_to_execute_RS2[20]
.sym 62312 $abc$38833$n5562_1
.sym 62313 VexRiscv._zz_41_[29]
.sym 62314 VexRiscv._zz_151_[23]
.sym 62315 $abc$38833$n5604_1
.sym 62316 VexRiscv._zz_41_[20]
.sym 62317 VexRiscv._zz_151_[18]
.sym 62318 VexRiscv._zz_199_[21]
.sym 62319 VexRiscv._zz_194_[2]
.sym 62320 VexRiscv._zz_286_[5]
.sym 62326 VexRiscv.CsrPlugin_hadException
.sym 62327 $abc$38833$n3640_1
.sym 62328 $abc$38833$n3793_1
.sym 62329 $abc$38833$n3791_1
.sym 62332 VexRiscv._zz_151_[0]
.sym 62333 $abc$38833$n3798_1
.sym 62334 VexRiscv._zz_41_[27]
.sym 62335 $abc$38833$n3800_1
.sym 62336 $abc$38833$n3807
.sym 62337 $abc$38833$n3836
.sym 62339 $abc$38833$n3802_1
.sym 62340 VexRiscv._zz_41_[25]
.sym 62341 $abc$38833$n3804_1
.sym 62343 VexRiscv._zz_41_[19]
.sym 62344 $abc$38833$n2479
.sym 62345 $abc$38833$n3795_1
.sym 62346 VexRiscv._zz_151_[16]
.sym 62347 $abc$38833$n6291_1
.sym 62348 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 62350 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 62351 VexRiscv._zz_151_[10]
.sym 62355 $abc$38833$n3810_1
.sym 62356 VexRiscv._zz_151_[7]
.sym 62359 VexRiscv.CsrPlugin_hadException
.sym 62361 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 62362 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 62365 $abc$38833$n3640_1
.sym 62366 $abc$38833$n3793_1
.sym 62367 VexRiscv._zz_41_[19]
.sym 62371 $abc$38833$n3804_1
.sym 62372 $abc$38833$n3795_1
.sym 62373 $abc$38833$n3800_1
.sym 62374 $abc$38833$n3791_1
.sym 62378 VexRiscv._zz_151_[10]
.sym 62379 $abc$38833$n3798_1
.sym 62383 $abc$38833$n3802_1
.sym 62384 $abc$38833$n3640_1
.sym 62386 VexRiscv._zz_41_[27]
.sym 62389 VexRiscv._zz_151_[7]
.sym 62390 VexRiscv._zz_151_[16]
.sym 62391 $abc$38833$n3807
.sym 62392 $abc$38833$n3810_1
.sym 62396 $abc$38833$n3640_1
.sym 62397 $abc$38833$n3836
.sym 62398 VexRiscv._zz_41_[25]
.sym 62403 $abc$38833$n6291_1
.sym 62404 VexRiscv._zz_151_[0]
.sym 62405 $abc$38833$n2479
.sym 62406 por_clk
.sym 62408 VexRiscv._zz_291_[30]
.sym 62409 $abc$38833$n3834
.sym 62410 $abc$38833$n3891
.sym 62411 VexRiscv._zz_291_[12]
.sym 62412 $abc$38833$n3871
.sym 62413 $abc$38833$n3893
.sym 62414 $abc$38833$n6354_1
.sym 62415 VexRiscv._zz_291_[9]
.sym 62419 $abc$38833$n5375
.sym 62420 VexRiscv.CsrPlugin_hadException
.sym 62422 $abc$38833$n3806_1
.sym 62423 $abc$38833$n3883
.sym 62424 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 62425 VexRiscv._zz_195_[32]
.sym 62426 $abc$38833$n3790
.sym 62427 VexRiscv.decode_to_execute_RS2[27]
.sym 62428 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 62429 $abc$38833$n6073_1
.sym 62430 VexRiscv._zz_44_[0]
.sym 62431 VexRiscv._zz_151_[15]
.sym 62432 $abc$38833$n3872_1
.sym 62433 VexRiscv._zz_151_[23]
.sym 62434 VexRiscv._zz_199_[29]
.sym 62435 VexRiscv._zz_151_[27]
.sym 62436 VexRiscv._zz_316_[22]
.sym 62437 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62438 VexRiscv._zz_170_[1]
.sym 62439 $abc$38833$n149
.sym 62440 $abc$38833$n4340
.sym 62441 VexRiscv._zz_291_[30]
.sym 62442 VexRiscv.decode_to_execute_RS2[26]
.sym 62443 VexRiscv._zz_151_[20]
.sym 62453 $abc$38833$n5560_1
.sym 62454 $abc$38833$n3810_1
.sym 62455 VexRiscv._zz_151_[7]
.sym 62456 $abc$38833$n5657_1
.sym 62461 $abc$38833$n3801
.sym 62462 $abc$38833$n3810_1
.sym 62463 $abc$38833$n3851_1
.sym 62464 VexRiscv._zz_151_[27]
.sym 62466 $abc$38833$n3797
.sym 62469 VexRiscv._zz_199_[11]
.sym 62470 $abc$38833$n5612_1
.sym 62471 $abc$38833$n6354_1
.sym 62473 $abc$38833$n3624_1
.sym 62474 VexRiscv._zz_292_
.sym 62475 $abc$38833$n5604_1
.sym 62476 $abc$38833$n4172_1
.sym 62477 VexRiscv._zz_151_[18]
.sym 62480 $abc$38833$n3905
.sym 62483 $abc$38833$n3797
.sym 62484 VexRiscv._zz_199_[11]
.sym 62488 $abc$38833$n3801
.sym 62489 VexRiscv._zz_151_[27]
.sym 62494 $abc$38833$n4172_1
.sym 62496 $abc$38833$n6354_1
.sym 62497 $abc$38833$n3624_1
.sym 62500 $abc$38833$n3851_1
.sym 62501 VexRiscv._zz_292_
.sym 62506 VexRiscv._zz_292_
.sym 62507 $abc$38833$n3810_1
.sym 62512 $abc$38833$n5604_1
.sym 62513 $abc$38833$n5560_1
.sym 62514 $abc$38833$n5657_1
.sym 62515 $abc$38833$n3810_1
.sym 62519 VexRiscv._zz_151_[18]
.sym 62520 $abc$38833$n3905
.sym 62524 $abc$38833$n5612_1
.sym 62525 VexRiscv._zz_151_[7]
.sym 62526 $abc$38833$n3810_1
.sym 62531 $abc$38833$n72
.sym 62532 VexRiscv._zz_291_[21]
.sym 62533 $abc$38833$n5808_1
.sym 62534 $abc$38833$n5810_1
.sym 62535 $abc$38833$n5812_1
.sym 62536 $abc$38833$n3892_1
.sym 62537 VexRiscv._zz_291_[20]
.sym 62538 VexRiscv._zz_151_[21]
.sym 62542 $abc$38833$n5446_1
.sym 62543 VexRiscv._zz_151_[26]
.sym 62544 $abc$38833$n3634_1
.sym 62545 VexRiscv._zz_151_[1]
.sym 62546 VexRiscv._zz_291_[12]
.sym 62547 $abc$38833$n5565_1
.sym 62548 $PACKER_GND_NET
.sym 62549 VexRiscv._zz_288_[13]
.sym 62551 VexRiscv._zz_151_[13]
.sym 62552 VexRiscv._zz_285_[2]
.sym 62553 VexRiscv._zz_194_[4]
.sym 62554 $abc$38833$n11
.sym 62555 VexRiscv._zz_41_[26]
.sym 62556 $abc$38833$n5612_1
.sym 62558 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 62559 $abc$38833$n3624_1
.sym 62560 VexRiscv._zz_292_
.sym 62561 $abc$38833$n2447
.sym 62562 $abc$38833$n4172_1
.sym 62563 VexRiscv._zz_41_[14]
.sym 62564 VexRiscv.decode_to_execute_RS2[29]
.sym 62565 VexRiscv._zz_151_[29]
.sym 62566 $abc$38833$n2479
.sym 62573 $abc$38833$n3916_1
.sym 62574 VexRiscv._zz_36_[0]
.sym 62575 VexRiscv._zz_286_[9]
.sym 62576 $abc$38833$n5375
.sym 62578 VexRiscv._zz_41_[27]
.sym 62579 VexRiscv._zz_316_[1]
.sym 62581 VexRiscv._zz_41_[26]
.sym 62586 VexRiscv._zz_199_[25]
.sym 62590 VexRiscv._zz_286_[5]
.sym 62591 VexRiscv._zz_194_[2]
.sym 62592 VexRiscv._zz_44_[0]
.sym 62594 VexRiscv._zz_199_[29]
.sym 62597 VexRiscv._zz_286_[6]
.sym 62598 VexRiscv._zz_199_[26]
.sym 62599 $abc$38833$n149
.sym 62600 VexRiscv._zz_199_[27]
.sym 62601 VexRiscv._zz_286_[7]
.sym 62602 VexRiscv._zz_44_[1]
.sym 62605 VexRiscv._zz_41_[27]
.sym 62606 $abc$38833$n3916_1
.sym 62608 VexRiscv._zz_199_[27]
.sym 62611 VexRiscv._zz_286_[9]
.sym 62612 VexRiscv._zz_44_[0]
.sym 62613 VexRiscv._zz_44_[1]
.sym 62614 VexRiscv._zz_199_[29]
.sym 62618 VexRiscv._zz_194_[2]
.sym 62619 $abc$38833$n5375
.sym 62620 VexRiscv._zz_316_[1]
.sym 62623 VexRiscv._zz_199_[25]
.sym 62624 VexRiscv._zz_286_[5]
.sym 62625 VexRiscv._zz_44_[1]
.sym 62626 VexRiscv._zz_44_[0]
.sym 62629 VexRiscv._zz_36_[0]
.sym 62635 VexRiscv._zz_199_[26]
.sym 62636 VexRiscv._zz_286_[6]
.sym 62637 VexRiscv._zz_44_[1]
.sym 62638 VexRiscv._zz_44_[0]
.sym 62641 VexRiscv._zz_41_[26]
.sym 62647 VexRiscv._zz_199_[27]
.sym 62648 VexRiscv._zz_44_[0]
.sym 62649 VexRiscv._zz_44_[1]
.sym 62650 VexRiscv._zz_286_[7]
.sym 62651 $abc$38833$n149
.sym 62652 por_clk
.sym 62654 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 62655 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 62656 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62657 VexRiscv._zz_36_[1]
.sym 62658 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 62659 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 62660 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 62661 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 62666 VexRiscv._zz_288_[17]
.sym 62668 $abc$38833$n5765_1
.sym 62669 basesoc_dat_w[1]
.sym 62670 basesoc_dat_w[5]
.sym 62671 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62672 slave_sel_r[1]
.sym 62673 $abc$38833$n5717_1
.sym 62674 VexRiscv._zz_199_[25]
.sym 62675 basesoc_uart_phy_storage[5]
.sym 62676 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 62677 $abc$38833$n5560_1
.sym 62678 VexRiscv._zz_151_[1]
.sym 62679 $abc$38833$n5378
.sym 62680 VexRiscv._zz_286_[1]
.sym 62681 $abc$38833$n3634_1
.sym 62682 VexRiscv._zz_319_
.sym 62683 VexRiscv._zz_151_[22]
.sym 62684 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 62685 $abc$38833$n2131
.sym 62686 basesoc_vexriscv_ibus_adr[2]
.sym 62688 VexRiscv._zz_199_[23]
.sym 62689 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 62696 VexRiscv._zz_151_[29]
.sym 62697 VexRiscv._zz_49_[0]
.sym 62698 $abc$38833$n4394
.sym 62699 $abc$38833$n4342_1
.sym 62700 VexRiscv._zz_151_[26]
.sym 62701 VexRiscv._zz_49_[1]
.sym 62702 VexRiscv._zz_151_[27]
.sym 62704 $abc$38833$n3872_1
.sym 62707 $abc$38833$n5812_1
.sym 62708 VexRiscv.CsrPlugin_mepc[27]
.sym 62709 VexRiscv._zz_49_[1]
.sym 62711 $abc$38833$n5565_1
.sym 62712 $abc$38833$n4340
.sym 62713 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 62714 $abc$38833$n3801
.sym 62715 $abc$38833$n3842_1
.sym 62716 $abc$38833$n5789_1
.sym 62718 VexRiscv.lastStagePc[27]
.sym 62720 $abc$38833$n3634_1
.sym 62722 $abc$38833$n5766_1
.sym 62724 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 62726 $abc$38833$n2479
.sym 62728 $abc$38833$n5766_1
.sym 62730 $abc$38833$n5565_1
.sym 62731 $abc$38833$n5789_1
.sym 62734 VexRiscv._zz_151_[29]
.sym 62735 $abc$38833$n3872_1
.sym 62736 VexRiscv._zz_49_[1]
.sym 62737 VexRiscv._zz_49_[0]
.sym 62740 $abc$38833$n4342_1
.sym 62741 $abc$38833$n4340
.sym 62742 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 62746 VexRiscv.lastStagePc[27]
.sym 62747 $abc$38833$n2479
.sym 62749 VexRiscv.CsrPlugin_mepc[27]
.sym 62752 VexRiscv._zz_49_[1]
.sym 62753 VexRiscv._zz_151_[27]
.sym 62754 VexRiscv._zz_49_[0]
.sym 62755 $abc$38833$n3801
.sym 62758 $abc$38833$n4340
.sym 62759 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 62760 $abc$38833$n4394
.sym 62764 $abc$38833$n3634_1
.sym 62765 $abc$38833$n5812_1
.sym 62766 $abc$38833$n5565_1
.sym 62767 $abc$38833$n5789_1
.sym 62770 VexRiscv._zz_151_[26]
.sym 62771 $abc$38833$n3842_1
.sym 62772 VexRiscv._zz_49_[1]
.sym 62773 VexRiscv._zz_49_[0]
.sym 62775 por_clk
.sym 62779 basesoc_vexriscv_ibus_adr[2]
.sym 62780 $abc$38833$n4172_1
.sym 62781 $abc$38833$n4184_1
.sym 62782 basesoc_vexriscv_ibus_adr[0]
.sym 62783 $abc$38833$n2385
.sym 62784 $abc$38833$n4183_1
.sym 62786 $abc$38833$n3634_1
.sym 62790 VexRiscv._zz_47_[1]
.sym 62791 basesoc_adr[0]
.sym 62792 basesoc_uart_phy_storage[14]
.sym 62794 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 62795 VexRiscv._zz_170_[0]
.sym 62796 VexRiscv._zz_41_[27]
.sym 62797 $abc$38833$n4624
.sym 62798 basesoc_uart_phy_storage[2]
.sym 62799 basesoc_ctrl_reset_reset_r
.sym 62800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62801 basesoc_dat_w[3]
.sym 62802 VexRiscv.CsrPlugin_mtval[1]
.sym 62803 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 62804 VexRiscv.lastStagePc[27]
.sym 62805 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 62806 VexRiscv._zz_316_[12]
.sym 62807 VexRiscv.decode_to_execute_RS2[20]
.sym 62808 $abc$38833$n5766_1
.sym 62810 VexRiscv._zz_41_[29]
.sym 62811 $abc$38833$n5
.sym 62812 VexRiscv._zz_198_
.sym 62818 $abc$38833$n5
.sym 62819 VexRiscv._zz_198_
.sym 62820 VexRiscv.CsrPlugin_mepc[1]
.sym 62823 VexRiscv._zz_199_[14]
.sym 62827 VexRiscv._zz_199_[11]
.sym 62828 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62831 VexRiscv._zz_194_[14]
.sym 62832 VexRiscv._zz_316_[13]
.sym 62835 $abc$38833$n2479
.sym 62836 $abc$38833$n2160
.sym 62839 $abc$38833$n5378
.sym 62843 VexRiscv.lastStagePc[1]
.sym 62844 $abc$38833$n94
.sym 62845 $abc$38833$n4175_1
.sym 62846 $abc$38833$n5375
.sym 62849 $abc$38833$n3386_1
.sym 62852 $abc$38833$n94
.sym 62857 VexRiscv._zz_199_[14]
.sym 62859 VexRiscv._zz_198_
.sym 62863 $abc$38833$n5
.sym 62869 VexRiscv._zz_198_
.sym 62870 VexRiscv._zz_199_[11]
.sym 62875 VexRiscv.CsrPlugin_mepc[1]
.sym 62877 VexRiscv.lastStagePc[1]
.sym 62878 $abc$38833$n2479
.sym 62881 VexRiscv._zz_316_[13]
.sym 62882 VexRiscv._zz_194_[14]
.sym 62883 $abc$38833$n5375
.sym 62887 $abc$38833$n4175_1
.sym 62889 VexRiscv.CsrPlugin_mepc[1]
.sym 62893 $abc$38833$n5378
.sym 62895 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62896 $abc$38833$n3386_1
.sym 62897 $abc$38833$n2160
.sym 62898 por_clk
.sym 62900 $abc$38833$n4632
.sym 62901 basesoc_uart_rx_fifo_level0[2]
.sym 62902 basesoc_uart_rx_fifo_level0[0]
.sym 62903 basesoc_uart_rx_fifo_level0[4]
.sym 62904 $abc$38833$n5828
.sym 62905 basesoc_uart_rx_fifo_level0[3]
.sym 62906 $abc$38833$n4640
.sym 62907 $abc$38833$n5829
.sym 62912 array_muxed0[1]
.sym 62913 $abc$38833$n2385
.sym 62914 $abc$38833$n2173
.sym 62916 VexRiscv._zz_194_[3]
.sym 62917 basesoc_dat_w[7]
.sym 62918 $abc$38833$n94
.sym 62919 VexRiscv._zz_199_[14]
.sym 62920 $abc$38833$n4620
.sym 62921 $abc$38833$n2385
.sym 62922 $abc$38833$n5920_1
.sym 62923 $abc$38833$n2127
.sym 62924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 62926 VexRiscv._zz_199_[29]
.sym 62927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 62928 basesoc_timer0_reload_storage[3]
.sym 62929 VexRiscv.lastStagePc[1]
.sym 62930 basesoc_vexriscv_ibus_adr[0]
.sym 62932 basesoc_adr[1]
.sym 62933 VexRiscv._zz_316_[22]
.sym 62934 VexRiscv.decode_to_execute_RS2[26]
.sym 62935 $abc$38833$n7877
.sym 62942 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 62943 basesoc_dat_w[7]
.sym 62946 $abc$38833$n5414
.sym 62948 VexRiscv._zz_194_[13]
.sym 62951 $abc$38833$n5447_1
.sym 62952 $abc$38833$n2312
.sym 62957 $abc$38833$n3386_1
.sym 62960 VexRiscv._zz_199_[23]
.sym 62961 basesoc_dat_w[3]
.sym 62962 basesoc_dat_w[2]
.sym 62963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 62964 $abc$38833$n5375
.sym 62965 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 62966 VexRiscv._zz_316_[12]
.sym 62970 $abc$38833$n5411
.sym 62972 VexRiscv._zz_198_
.sym 62975 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 62976 $abc$38833$n3386_1
.sym 62977 $abc$38833$n5447_1
.sym 62983 basesoc_dat_w[7]
.sym 62987 basesoc_dat_w[2]
.sym 62992 VexRiscv._zz_199_[23]
.sym 62995 VexRiscv._zz_198_
.sym 62998 $abc$38833$n3386_1
.sym 62999 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 63000 $abc$38833$n5411
.sym 63004 VexRiscv._zz_194_[13]
.sym 63006 $abc$38833$n5375
.sym 63007 VexRiscv._zz_316_[12]
.sym 63010 basesoc_dat_w[3]
.sym 63017 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 63018 $abc$38833$n5414
.sym 63019 $abc$38833$n3386_1
.sym 63020 $abc$38833$n2312
.sym 63021 por_clk
.sym 63022 sys_rst_$glb_sr
.sym 63025 $abc$38833$n5832
.sym 63026 $abc$38833$n5835
.sym 63027 $abc$38833$n5838
.sym 63028 basesoc_uart_rx_fifo_consume[1]
.sym 63029 $abc$38833$n2288
.sym 63030 $abc$38833$n3540
.sym 63033 VexRiscv._zz_319_
.sym 63036 basesoc_uart_phy_storage[3]
.sym 63037 $abc$38833$n54
.sym 63039 basesoc_uart_phy_storage[7]
.sym 63041 basesoc_timer0_reload_storage[2]
.sym 63042 $abc$38833$n4632
.sym 63043 $abc$38833$n2156
.sym 63045 $abc$38833$n2447
.sym 63046 sys_rst
.sym 63047 VexRiscv.execute_to_memory_IS_DIV
.sym 63048 $abc$38833$n5578
.sym 63049 basesoc_uart_rx_fifo_level0[4]
.sym 63050 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 63051 $abc$38833$n6049_1
.sym 63052 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 63053 $abc$38833$n5849_1
.sym 63054 VexRiscv.execute_to_memory_IS_DIV
.sym 63055 basesoc_adr[2]
.sym 63056 $abc$38833$n2129
.sym 63058 basesoc_ctrl_reset_reset_r
.sym 63064 $abc$38833$n5578
.sym 63067 $abc$38833$n5718_1
.sym 63068 $abc$38833$n5410
.sym 63069 VexRiscv._zz_35_[12]
.sym 63070 VexRiscv._zz_199_[30]
.sym 63071 basesoc_uart_rx_fifo_level0[1]
.sym 63073 VexRiscv.execute_to_memory_IS_DIV
.sym 63075 $abc$38833$n2288
.sym 63078 VexRiscv.execute_to_memory_IS_DIV
.sym 63079 $abc$38833$n5413
.sym 63080 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 63082 VexRiscv._zz_198_
.sym 63084 $abc$38833$n5441_1
.sym 63085 VexRiscv._zz_194_[23]
.sym 63086 $abc$38833$n5722
.sym 63087 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63088 VexRiscv.memory_arbitration_isValid
.sym 63090 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 63092 $abc$38833$n5375
.sym 63093 VexRiscv._zz_316_[22]
.sym 63094 VexRiscv._zz_35_[13]
.sym 63095 $abc$38833$n3386_1
.sym 63098 $abc$38833$n5718_1
.sym 63099 $abc$38833$n5578
.sym 63100 VexRiscv._zz_35_[12]
.sym 63104 $abc$38833$n5441_1
.sym 63105 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63106 $abc$38833$n3386_1
.sym 63109 $abc$38833$n5722
.sym 63111 $abc$38833$n5578
.sym 63112 VexRiscv._zz_35_[13]
.sym 63116 VexRiscv._zz_199_[30]
.sym 63118 VexRiscv._zz_198_
.sym 63121 VexRiscv._zz_316_[22]
.sym 63122 $abc$38833$n5375
.sym 63124 VexRiscv._zz_194_[23]
.sym 63127 VexRiscv.memory_arbitration_isValid
.sym 63128 $abc$38833$n5410
.sym 63129 VexRiscv.execute_to_memory_IS_DIV
.sym 63130 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 63133 $abc$38833$n5413
.sym 63134 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 63135 VexRiscv.execute_to_memory_IS_DIV
.sym 63136 VexRiscv.memory_arbitration_isValid
.sym 63139 basesoc_uart_rx_fifo_level0[1]
.sym 63143 $abc$38833$n2288
.sym 63144 por_clk
.sym 63145 sys_rst_$glb_sr
.sym 63146 basesoc_uart_rx_fifo_wrport_we
.sym 63147 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 63148 basesoc_uart_rx_fifo_do_read
.sym 63149 $abc$38833$n6313
.sym 63150 $abc$38833$n6309_1
.sym 63151 basesoc_timer0_value[7]
.sym 63152 $abc$38833$n4901_1
.sym 63153 basesoc_uart_phy_source_valid
.sym 63158 $abc$38833$n2312
.sym 63161 $abc$38833$n2447
.sym 63163 $abc$38833$n3844
.sym 63164 basesoc_dat_w[1]
.sym 63165 sys_rst
.sym 63166 $abc$38833$n5067
.sym 63167 basesoc_dat_w[7]
.sym 63169 $abc$38833$n2129
.sym 63170 $abc$38833$n3528
.sym 63171 basesoc_uart_phy_storage[27]
.sym 63172 $PACKER_GND_NET
.sym 63173 $abc$38833$n3634_1
.sym 63174 $abc$38833$n6001_1
.sym 63175 sys_rst
.sym 63176 basesoc_uart_eventmanager_storage[1]
.sym 63177 VexRiscv._zz_35_[12]
.sym 63180 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 63181 basesoc_uart_rx_fifo_level0[1]
.sym 63189 basesoc_uart_phy_storage[11]
.sym 63190 VexRiscv.CsrPlugin_mepc[29]
.sym 63191 basesoc_adr[0]
.sym 63192 VexRiscv._zz_35_[12]
.sym 63193 basesoc_uart_phy_storage[27]
.sym 63194 $abc$38833$n6002_1
.sym 63195 $abc$38833$n2479
.sym 63198 VexRiscv._zz_160_
.sym 63199 basesoc_adr[0]
.sym 63201 VexRiscv._zz_35_[13]
.sym 63203 VexRiscv._zz_79_[4]
.sym 63204 basesoc_adr[1]
.sym 63205 $abc$38833$n5954_1
.sym 63208 VexRiscv._zz_79_[1]
.sym 63212 $abc$38833$n96
.sym 63213 basesoc_uart_phy_storage[4]
.sym 63216 $abc$38833$n6006_1
.sym 63218 VexRiscv.lastStagePc[29]
.sym 63220 $abc$38833$n5954_1
.sym 63221 VexRiscv._zz_35_[13]
.sym 63222 $abc$38833$n6006_1
.sym 63227 VexRiscv._zz_79_[4]
.sym 63232 basesoc_uart_phy_storage[27]
.sym 63233 basesoc_adr[0]
.sym 63234 basesoc_uart_phy_storage[11]
.sym 63235 basesoc_adr[1]
.sym 63238 $abc$38833$n2479
.sym 63240 VexRiscv.CsrPlugin_mepc[29]
.sym 63241 VexRiscv.lastStagePc[29]
.sym 63250 VexRiscv._zz_79_[1]
.sym 63257 $abc$38833$n6002_1
.sym 63258 $abc$38833$n5954_1
.sym 63259 VexRiscv._zz_35_[12]
.sym 63262 basesoc_uart_phy_storage[4]
.sym 63263 $abc$38833$n96
.sym 63264 basesoc_adr[1]
.sym 63265 basesoc_adr[0]
.sym 63266 VexRiscv._zz_160_
.sym 63267 por_clk
.sym 63269 basesoc_timer0_load_storage[5]
.sym 63270 basesoc_timer0_load_storage[3]
.sym 63271 basesoc_timer0_load_storage[4]
.sym 63272 basesoc_timer0_load_storage[0]
.sym 63273 basesoc_timer0_load_storage[1]
.sym 63274 basesoc_timer0_load_storage[2]
.sym 63275 basesoc_timer0_load_storage[6]
.sym 63281 $abc$38833$n2447
.sym 63283 basesoc_uart_phy_storage[11]
.sym 63284 basesoc_uart_phy_storage[21]
.sym 63285 basesoc_timer0_reload_storage[5]
.sym 63286 basesoc_timer0_en_storage
.sym 63287 basesoc_timer0_reload_storage[7]
.sym 63290 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 63291 basesoc_timer0_value[16]
.sym 63292 basesoc_uart_phy_storage[15]
.sym 63293 basesoc_timer0_value[0]
.sym 63295 $abc$38833$n5
.sym 63296 VexRiscv.lastStagePc[27]
.sym 63297 $abc$38833$n6309_1
.sym 63298 $abc$38833$n96
.sym 63299 basesoc_timer0_load_storage[7]
.sym 63300 basesoc_dat_w[1]
.sym 63301 basesoc_dat_w[3]
.sym 63302 $abc$38833$n3497
.sym 63303 basesoc_uart_phy_storage[28]
.sym 63304 VexRiscv.lastStagePc[29]
.sym 63310 $abc$38833$n5850_1
.sym 63312 basesoc_dat_w[3]
.sym 63316 basesoc_dat_w[4]
.sym 63320 $abc$38833$n6050_1
.sym 63321 $abc$38833$n2162
.sym 63323 VexRiscv._zz_35_[24]
.sym 63324 VexRiscv.execute_to_memory_IS_DIV
.sym 63327 $abc$38833$n5954_1
.sym 63328 basesoc_ctrl_reset_reset_r
.sym 63334 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 63335 VexRiscv.memory_arbitration_isValid
.sym 63336 $abc$38833$n5578
.sym 63337 $abc$38833$n5446_1
.sym 63352 basesoc_dat_w[4]
.sym 63355 VexRiscv._zz_35_[24]
.sym 63356 $abc$38833$n5954_1
.sym 63358 $abc$38833$n6050_1
.sym 63362 $abc$38833$n5850_1
.sym 63363 $abc$38833$n5578
.sym 63364 VexRiscv._zz_35_[24]
.sym 63367 basesoc_ctrl_reset_reset_r
.sym 63373 VexRiscv.execute_to_memory_IS_DIV
.sym 63374 VexRiscv.memory_arbitration_isValid
.sym 63375 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 63376 $abc$38833$n5446_1
.sym 63379 basesoc_dat_w[3]
.sym 63389 $abc$38833$n2162
.sym 63390 por_clk
.sym 63391 sys_rst_$glb_sr
.sym 63392 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 63393 $abc$38833$n4914_1
.sym 63394 $abc$38833$n5667
.sym 63395 $abc$38833$n5106
.sym 63396 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 63397 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 63398 basesoc_timer0_value[0]
.sym 63399 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 63400 $abc$38833$n5850_1
.sym 63401 basesoc_timer0_load_storage[2]
.sym 63405 basesoc_timer0_load_storage[6]
.sym 63406 VexRiscv._zz_35_[13]
.sym 63407 $abc$38833$n3550_1
.sym 63408 VexRiscv.reset
.sym 63410 basesoc_ctrl_storage[8]
.sym 63411 basesoc_timer0_load_storage[5]
.sym 63413 basesoc_timer0_load_storage[3]
.sym 63414 basesoc_dat_w[7]
.sym 63415 basesoc_timer0_load_storage[4]
.sym 63416 VexRiscv.lastStagePc[1]
.sym 63417 basesoc_uart_rx_fifo_readable
.sym 63418 VexRiscv._zz_199_[29]
.sym 63420 basesoc_adr[1]
.sym 63421 basesoc_uart_eventmanager_pending_w[0]
.sym 63423 $abc$38833$n7877
.sym 63424 basesoc_timer0_value[28]
.sym 63425 $abc$38833$n88
.sym 63426 VexRiscv.decode_to_execute_RS2[26]
.sym 63436 $abc$38833$n88
.sym 63438 basesoc_adr[1]
.sym 63441 basesoc_uart_phy_storage[7]
.sym 63443 basesoc_dat_w[1]
.sym 63444 $abc$38833$n2314
.sym 63446 basesoc_dat_w[6]
.sym 63453 basesoc_dat_w[2]
.sym 63455 basesoc_uart_phy_storage[23]
.sym 63460 basesoc_ctrl_reset_reset_r
.sym 63461 basesoc_dat_w[3]
.sym 63464 basesoc_adr[0]
.sym 63468 basesoc_dat_w[2]
.sym 63475 basesoc_dat_w[6]
.sym 63481 basesoc_dat_w[1]
.sym 63487 basesoc_ctrl_reset_reset_r
.sym 63493 $abc$38833$n88
.sym 63502 basesoc_uart_phy_storage[23]
.sym 63503 basesoc_uart_phy_storage[7]
.sym 63504 basesoc_adr[0]
.sym 63505 basesoc_adr[1]
.sym 63508 basesoc_dat_w[3]
.sym 63512 $abc$38833$n2314
.sym 63513 por_clk
.sym 63514 sys_rst_$glb_sr
.sym 63515 VexRiscv.lastStagePc[3]
.sym 63516 VexRiscv.lastStagePc[27]
.sym 63517 $abc$38833$n6311_1
.sym 63519 $abc$38833$n6310
.sym 63520 VexRiscv.lastStagePc[29]
.sym 63521 VexRiscv.lastStagePc[1]
.sym 63522 VexRiscv.lastStagePc[14]
.sym 63527 basesoc_timer0_reload_storage[10]
.sym 63528 basesoc_uart_phy_rx_busy
.sym 63529 $abc$38833$n2162
.sym 63530 $abc$38833$n2314
.sym 63531 basesoc_timer0_reload_storage[14]
.sym 63532 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 63533 basesoc_timer0_reload_storage[9]
.sym 63534 basesoc_uart_phy_storage[15]
.sym 63535 csrbankarray_csrbank0_leds_out0_w[1]
.sym 63536 $abc$38833$n2133
.sym 63537 basesoc_timer0_en_storage
.sym 63538 basesoc_uart_phy_tx_busy
.sym 63542 basesoc_timer0_reload_storage[8]
.sym 63543 basesoc_adr[2]
.sym 63546 basesoc_ctrl_reset_reset_r
.sym 63547 basesoc_adr[2]
.sym 63549 $abc$38833$n2129
.sym 63550 basesoc_uart_eventmanager_status_w[0]
.sym 63558 $abc$38833$n5983
.sym 63565 $abc$38833$n5981
.sym 63567 $abc$38833$n5985
.sym 63568 $abc$38833$n5987
.sym 63571 $abc$38833$n5993
.sym 63572 $abc$38833$n3497
.sym 63576 $abc$38833$n5971
.sym 63578 $abc$38833$n4892_1
.sym 63579 $abc$38833$n5977
.sym 63581 basesoc_uart_phy_tx_busy
.sym 63586 $abc$38833$n4893_1
.sym 63589 basesoc_uart_phy_tx_busy
.sym 63591 $abc$38833$n5981
.sym 63596 $abc$38833$n3497
.sym 63597 $abc$38833$n4893_1
.sym 63598 $abc$38833$n4892_1
.sym 63601 basesoc_uart_phy_tx_busy
.sym 63603 $abc$38833$n5983
.sym 63608 $abc$38833$n5971
.sym 63610 basesoc_uart_phy_tx_busy
.sym 63613 $abc$38833$n5985
.sym 63615 basesoc_uart_phy_tx_busy
.sym 63620 basesoc_uart_phy_tx_busy
.sym 63621 $abc$38833$n5987
.sym 63625 basesoc_uart_phy_tx_busy
.sym 63627 $abc$38833$n5993
.sym 63632 basesoc_uart_phy_tx_busy
.sym 63633 $abc$38833$n5977
.sym 63636 por_clk
.sym 63637 sys_rst_$glb_sr
.sym 63638 basesoc_uart_rx_fifo_readable
.sym 63639 $abc$38833$n3528
.sym 63640 $abc$38833$n2326
.sym 63641 $PACKER_VCC_NET
.sym 63644 $abc$38833$n2274
.sym 63651 $abc$38833$n2158
.sym 63653 basesoc_uart_eventmanager_storage[0]
.sym 63655 basesoc_adr[0]
.sym 63656 VexRiscv._zz_163_[20]
.sym 63658 VexRiscv._zz_163_[9]
.sym 63660 VexRiscv._zz_163_[25]
.sym 63661 $abc$38833$n6311_1
.sym 63664 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 63667 sys_rst
.sym 63669 $PACKER_GND_NET
.sym 63673 $abc$38833$n3528
.sym 63680 $abc$38833$n5997
.sym 63682 $abc$38833$n6001
.sym 63686 $abc$38833$n6009
.sym 63691 $abc$38833$n6003
.sym 63692 $abc$38833$n6005
.sym 63693 $abc$38833$n6007
.sym 63707 basesoc_uart_phy_tx_busy
.sym 63708 $abc$38833$n5989
.sym 63709 $abc$38833$n5991
.sym 63713 basesoc_uart_phy_tx_busy
.sym 63715 $abc$38833$n6003
.sym 63718 basesoc_uart_phy_tx_busy
.sym 63720 $abc$38833$n6007
.sym 63726 $abc$38833$n5989
.sym 63727 basesoc_uart_phy_tx_busy
.sym 63730 basesoc_uart_phy_tx_busy
.sym 63732 $abc$38833$n5997
.sym 63738 $abc$38833$n6005
.sym 63739 basesoc_uart_phy_tx_busy
.sym 63742 $abc$38833$n6009
.sym 63744 basesoc_uart_phy_tx_busy
.sym 63749 $abc$38833$n6001
.sym 63751 basesoc_uart_phy_tx_busy
.sym 63754 basesoc_uart_phy_tx_busy
.sym 63756 $abc$38833$n5991
.sym 63759 por_clk
.sym 63760 sys_rst_$glb_sr
.sym 63761 $abc$38833$n2233
.sym 63763 basesoc_uart_eventmanager_pending_w[0]
.sym 63765 $abc$38833$n2237
.sym 63767 $abc$38833$n2236
.sym 63776 $PACKER_VCC_NET
.sym 63777 basesoc_uart_tx_fifo_wrport_we
.sym 63778 VexRiscv.lastStagePc[0]
.sym 63782 basesoc_ctrl_reset_reset_r
.sym 63783 basesoc_uart_tx_fifo_wrport_we
.sym 63784 basesoc_timer0_value[28]
.sym 63792 $abc$38833$n5
.sym 63793 $abc$38833$n7
.sym 63794 basesoc_dat_w[1]
.sym 63796 $abc$38833$n2158
.sym 63802 basesoc_uart_rx_fifo_readable
.sym 63806 basesoc_uart_tx_old_trigger
.sym 63810 basesoc_uart_eventmanager_status_w[0]
.sym 63811 basesoc_uart_phy_tx_busy
.sym 63817 $abc$38833$n6025
.sym 63818 $abc$38833$n5995
.sym 63828 $abc$38833$n5999
.sym 63835 basesoc_uart_phy_tx_busy
.sym 63838 $abc$38833$n5999
.sym 63854 $abc$38833$n5995
.sym 63856 basesoc_uart_phy_tx_busy
.sym 63862 basesoc_uart_eventmanager_status_w[0]
.sym 63866 basesoc_uart_rx_fifo_readable
.sym 63871 $abc$38833$n6025
.sym 63873 basesoc_uart_phy_tx_busy
.sym 63879 basesoc_uart_eventmanager_status_w[0]
.sym 63880 basesoc_uart_tx_old_trigger
.sym 63882 por_clk
.sym 63883 sys_rst_$glb_sr
.sym 63890 basesoc_uart_eventmanager_pending_w[1]
.sym 63896 basesoc_uart_eventmanager_status_w[0]
.sym 63897 sys_rst
.sym 63901 basesoc_uart_phy_tx_reg[0]
.sym 63903 basesoc_timer0_value[31]
.sym 63907 serial_rx
.sym 63908 basesoc_uart_eventmanager_pending_w[0]
.sym 63910 $abc$38833$n64
.sym 63912 $abc$38833$n88
.sym 63936 $abc$38833$n2129
.sym 63944 $abc$38833$n3506
.sym 63947 $abc$38833$n3503
.sym 63952 $abc$38833$n5
.sym 63953 $abc$38833$n7
.sym 63955 $abc$38833$n2170
.sym 63983 $abc$38833$n3506
.sym 63984 $abc$38833$n3503
.sym 63985 $abc$38833$n2170
.sym 63988 $abc$38833$n7
.sym 63996 $abc$38833$n5
.sym 64004 $abc$38833$n2129
.sym 64005 por_clk
.sym 64007 $abc$38833$n88
.sym 64021 $abc$38833$n2129
.sym 64024 basesoc_uart_phy_storage[29]
.sym 64059 $abc$38833$n2170
.sym 64065 basesoc_uart_phy_tx_reg[0]
.sym 64075 $abc$38833$n3506
.sym 64077 $abc$38833$n2176
.sym 64105 $abc$38833$n3506
.sym 64107 $abc$38833$n2176
.sym 64108 basesoc_uart_phy_tx_reg[0]
.sym 64127 $abc$38833$n2170
.sym 64128 por_clk
.sym 64129 sys_rst_$glb_sr
.sym 64144 $abc$38833$n2266
.sym 64148 serial_tx
.sym 64157 $abc$38833$n3506
.sym 64234 VexRiscv.lastStagePc[21]
.sym 64235 VexRiscv.lastStagePc[23]
.sym 64240 $PACKER_VCC_NET
.sym 64244 $abc$38833$n4138_1
.sym 64245 VexRiscv.decode_to_execute_RS2[16]
.sym 64246 $abc$38833$n4181_1
.sym 64247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 64248 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 64251 $abc$38833$n3394_1
.sym 64252 VexRiscv._zz_200_[3]
.sym 64253 VexRiscv._zz_286_[8]
.sym 64254 VexRiscv._zz_199_[21]
.sym 64275 spiflash_bus_dat_r[31]
.sym 64283 $abc$38833$n2351
.sym 64288 $abc$38833$n3612_1
.sym 64289 spiflash_bus_dat_r[17]
.sym 64293 spiflash_bus_dat_r[18]
.sym 64294 spiflash_bus_dat_r[16]
.sym 64296 array_muxed0[1]
.sym 64297 array_muxed0[0]
.sym 64305 $abc$38833$n3612_1
.sym 64306 array_muxed0[1]
.sym 64308 spiflash_bus_dat_r[18]
.sym 64312 $abc$38833$n3612_1
.sym 64314 spiflash_bus_dat_r[16]
.sym 64336 $abc$38833$n3612_1
.sym 64337 spiflash_bus_dat_r[17]
.sym 64338 array_muxed0[0]
.sym 64341 $abc$38833$n3612_1
.sym 64342 spiflash_bus_dat_r[31]
.sym 64351 $abc$38833$n2351
.sym 64352 por_clk
.sym 64353 sys_rst_$glb_sr
.sym 64359 VexRiscv.CsrPlugin_mepc[23]
.sym 64360 VexRiscv.CsrPlugin_mepc[21]
.sym 64361 VexRiscv.CsrPlugin_mepc[13]
.sym 64362 $abc$38833$n4382
.sym 64364 $abc$38833$n2351
.sym 64365 $abc$38833$n4386
.sym 64368 VexRiscv._zz_151_[21]
.sym 64369 $abc$38833$n3397_1
.sym 64373 $abc$38833$n6132_1
.sym 64374 spiflash_bus_dat_r[17]
.sym 64375 spiflash_bus_dat_r[31]
.sym 64376 $abc$38833$n6158_1
.sym 64379 spiflash_bus_dat_r[28]
.sym 64380 slave_sel_r[2]
.sym 64381 $abc$38833$n6160_1
.sym 64391 spiflash_bus_dat_r[19]
.sym 64396 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 64402 $abc$38833$n4191_1
.sym 64407 VexRiscv.CsrPlugin_mtval[13]
.sym 64410 $abc$38833$n4265_1
.sym 64413 $abc$38833$n2479
.sym 64414 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 64421 $abc$38833$n2479
.sym 64424 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 64436 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 64438 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 64439 sys_rst
.sym 64440 VexRiscv.lastStagePc[13]
.sym 64441 VexRiscv.CsrPlugin_mtval[23]
.sym 64446 spiflash_i
.sym 64447 VexRiscv._zz_335_
.sym 64448 VexRiscv._zz_337_
.sym 64449 VexRiscv._zz_200_[23]
.sym 64451 $abc$38833$n4266_1
.sym 64454 VexRiscv.CsrPlugin_mepc[13]
.sym 64456 $abc$38833$n4178_1
.sym 64459 $abc$38833$n4191_1
.sym 64460 VexRiscv.CsrPlugin_mepc[23]
.sym 64462 $abc$38833$n2399
.sym 64463 $abc$38833$n4175_1
.sym 64464 $abc$38833$n2479
.sym 64468 VexRiscv.CsrPlugin_mepc[23]
.sym 64469 $abc$38833$n4178_1
.sym 64470 VexRiscv.CsrPlugin_mtval[23]
.sym 64471 $abc$38833$n4175_1
.sym 64474 VexRiscv._zz_335_
.sym 64481 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 64486 $abc$38833$n4191_1
.sym 64487 $abc$38833$n4266_1
.sym 64488 VexRiscv._zz_200_[23]
.sym 64492 sys_rst
.sym 64494 spiflash_i
.sym 64499 VexRiscv._zz_337_
.sym 64505 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 64510 VexRiscv.lastStagePc[13]
.sym 64511 $abc$38833$n2479
.sym 64512 VexRiscv.CsrPlugin_mepc[13]
.sym 64514 $abc$38833$n2399
.sym 64515 por_clk
.sym 64516 VexRiscv.reset_$glb_sr
.sym 64517 $abc$38833$n4234_1
.sym 64518 $abc$38833$n4269_1
.sym 64519 $abc$38833$n4233_1
.sym 64520 $abc$38833$n4268_1
.sym 64521 VexRiscv._zz_200_[13]
.sym 64522 $abc$38833$n4247_1
.sym 64523 VexRiscv._zz_200_[24]
.sym 64524 VexRiscv._zz_200_[17]
.sym 64525 spiflash_bus_dat_r[23]
.sym 64527 $abc$38833$n4198_1
.sym 64528 VexRiscv.lastStagePc[3]
.sym 64530 $abc$38833$n2351
.sym 64531 array_muxed1[31]
.sym 64532 array_muxed0[4]
.sym 64533 spiflash_bus_dat_r[8]
.sym 64534 spiflash_i
.sym 64536 array_muxed0[11]
.sym 64540 VexRiscv.CsrPlugin_mepc[21]
.sym 64542 $abc$38833$n4178_1
.sym 64544 $abc$38833$n4247_1
.sym 64546 $abc$38833$n2349
.sym 64548 $abc$38833$n4178_1
.sym 64549 $abc$38833$n2351
.sym 64550 $abc$38833$n4175_1
.sym 64558 $abc$38833$n4260_1
.sym 64559 $abc$38833$n4235_1
.sym 64560 VexRiscv._zz_200_[21]
.sym 64561 VexRiscv._zz_170_[0]
.sym 64562 VexRiscv.CsrPlugin_mepc[17]
.sym 64563 VexRiscv._zz_337_
.sym 64564 $abc$38833$n4178_1
.sym 64565 VexRiscv._zz_151_[11]
.sym 64566 $abc$38833$n4178_1
.sym 64568 VexRiscv.CsrPlugin_mie_MEIE
.sym 64569 $abc$38833$n2404
.sym 64570 $abc$38833$n4224_1
.sym 64571 VexRiscv.CsrPlugin_mtval[11]
.sym 64574 $abc$38833$n4223_1
.sym 64575 $abc$38833$n4175_1
.sym 64576 $abc$38833$n4265_1
.sym 64578 $abc$38833$n4259_1
.sym 64579 VexRiscv._zz_151_[21]
.sym 64580 VexRiscv.CsrPlugin_mtval[17]
.sym 64581 $abc$38833$n4227_1
.sym 64583 VexRiscv._zz_170_[1]
.sym 64586 $abc$38833$n3630_1
.sym 64587 VexRiscv._zz_151_[23]
.sym 64588 VexRiscv._zz_170_[1]
.sym 64592 $abc$38833$n4227_1
.sym 64594 $abc$38833$n4224_1
.sym 64597 VexRiscv._zz_170_[0]
.sym 64598 $abc$38833$n4265_1
.sym 64599 VexRiscv._zz_170_[1]
.sym 64600 VexRiscv._zz_151_[23]
.sym 64604 VexRiscv._zz_337_
.sym 64609 VexRiscv._zz_170_[0]
.sym 64610 VexRiscv._zz_170_[1]
.sym 64611 VexRiscv._zz_151_[21]
.sym 64612 $abc$38833$n4259_1
.sym 64615 $abc$38833$n4260_1
.sym 64616 $abc$38833$n4235_1
.sym 64617 VexRiscv._zz_200_[21]
.sym 64621 VexRiscv._zz_170_[0]
.sym 64622 VexRiscv._zz_170_[1]
.sym 64623 VexRiscv._zz_151_[11]
.sym 64624 $abc$38833$n4223_1
.sym 64627 VexRiscv.CsrPlugin_mtval[17]
.sym 64628 $abc$38833$n4178_1
.sym 64629 VexRiscv.CsrPlugin_mepc[17]
.sym 64630 $abc$38833$n4175_1
.sym 64633 VexRiscv.CsrPlugin_mie_MEIE
.sym 64634 $abc$38833$n4178_1
.sym 64635 $abc$38833$n3630_1
.sym 64636 VexRiscv.CsrPlugin_mtval[11]
.sym 64637 $abc$38833$n2404
.sym 64638 por_clk
.sym 64639 VexRiscv.reset_$glb_sr
.sym 64640 VexRiscv.CsrPlugin_mstatus_MIE
.sym 64641 VexRiscv._zz_188_
.sym 64642 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 64643 $abc$38833$n4323_1
.sym 64644 $abc$38833$n4327_1
.sym 64645 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 64646 $abc$38833$n4329_1
.sym 64647 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 64649 array_muxed0[4]
.sym 64650 array_muxed0[4]
.sym 64651 $abc$38833$n3396_1
.sym 64652 $abc$38833$n4340
.sym 64654 VexRiscv._zz_170_[1]
.sym 64655 $abc$38833$n4268_1
.sym 64656 array_muxed1[17]
.sym 64658 VexRiscv.CsrPlugin_mepc[17]
.sym 64659 VexRiscv._zz_151_[12]
.sym 64660 array_muxed0[6]
.sym 64662 $abc$38833$n4340
.sym 64663 $abc$38833$n4235_1
.sym 64664 VexRiscv._zz_335_
.sym 64665 $abc$38833$n3623_1
.sym 64667 VexRiscv.CsrPlugin_mepc[23]
.sym 64669 grant
.sym 64670 VexRiscv.CsrPlugin_mip_MEIP
.sym 64671 $abc$38833$n2399
.sym 64672 $abc$38833$n3631_1
.sym 64675 $abc$38833$n3953
.sym 64682 $abc$38833$n3953
.sym 64683 VexRiscv.CsrPlugin_mepc[23]
.sym 64690 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 64692 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 64694 VexRiscv._zz_337_
.sym 64695 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 64696 VexRiscv.CsrPlugin_mtval[3]
.sym 64697 VexRiscv.CsrPlugin_mstatus_MIE
.sym 64698 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 64699 $abc$38833$n4225_1
.sym 64702 $abc$38833$n4178_1
.sym 64704 $abc$38833$n3950
.sym 64707 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 64708 $abc$38833$n2482
.sym 64709 $abc$38833$n4197_1
.sym 64710 $abc$38833$n4226_1
.sym 64712 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 64714 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 64715 $abc$38833$n3953
.sym 64716 VexRiscv.CsrPlugin_mepc[23]
.sym 64717 $abc$38833$n3950
.sym 64723 VexRiscv._zz_337_
.sym 64729 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 64732 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 64738 $abc$38833$n4225_1
.sym 64739 $abc$38833$n4197_1
.sym 64740 $abc$38833$n4226_1
.sym 64741 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 64744 $abc$38833$n4178_1
.sym 64745 VexRiscv.CsrPlugin_mstatus_MIE
.sym 64746 $abc$38833$n4197_1
.sym 64747 VexRiscv.CsrPlugin_mtval[3]
.sym 64752 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 64759 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 64760 $abc$38833$n2482
.sym 64761 por_clk
.sym 64763 $abc$38833$n4195_1
.sym 64764 VexRiscv.CsrPlugin_mip_MSIP
.sym 64765 $abc$38833$n4225_1
.sym 64766 $abc$38833$n4136
.sym 64767 $abc$38833$n6292_1
.sym 64768 $abc$38833$n4041_1
.sym 64769 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 64770 $abc$38833$n2465
.sym 64773 $abc$38833$n3640_1
.sym 64774 VexRiscv._zz_41_[28]
.sym 64775 $abc$38833$n4324_1
.sym 64777 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 64780 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 64781 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 64782 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 64783 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 64784 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 64787 VexRiscv._zz_334_
.sym 64788 $abc$38833$n4191_1
.sym 64789 $abc$38833$n2482
.sym 64790 $abc$38833$n4041_1
.sym 64791 $abc$38833$n4197_1
.sym 64792 basesoc_counter[1]
.sym 64793 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 64794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 64796 VexRiscv.CsrPlugin_mie_MSIE
.sym 64797 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 64798 basesoc_counter[0]
.sym 64804 $abc$38833$n3394_1
.sym 64806 VexRiscv._zz_199_[1]
.sym 64808 $abc$38833$n3753_1
.sym 64809 $abc$38833$n4195_1
.sym 64812 $abc$38833$n3916_1
.sym 64813 VexRiscv._zz_170_[1]
.sym 64814 $abc$38833$n3630_1
.sym 64815 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 64816 VexRiscv._zz_286_[0]
.sym 64817 $abc$38833$n4196_1
.sym 64819 VexRiscv._zz_286_[1]
.sym 64820 $abc$38833$n3397_1
.sym 64821 basesoc_vexriscv_dbus_adr[6]
.sym 64823 VexRiscv._zz_41_[1]
.sym 64824 $abc$38833$n3394_1
.sym 64825 $abc$38833$n3623_1
.sym 64826 VexRiscv.CsrPlugin_mie_MSIE
.sym 64827 VexRiscv.decode_to_execute_RS2[16]
.sym 64828 VexRiscv._zz_129_[0]
.sym 64829 grant
.sym 64831 basesoc_vexriscv_ibus_adr[6]
.sym 64832 $abc$38833$n3631_1
.sym 64837 VexRiscv._zz_199_[1]
.sym 64838 $abc$38833$n3916_1
.sym 64840 VexRiscv._zz_41_[1]
.sym 64843 VexRiscv._zz_129_[0]
.sym 64844 VexRiscv._zz_170_[1]
.sym 64845 VexRiscv.decode_to_execute_RS2[16]
.sym 64849 $abc$38833$n3394_1
.sym 64851 $abc$38833$n3397_1
.sym 64852 $abc$38833$n3631_1
.sym 64855 $abc$38833$n3916_1
.sym 64856 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 64861 $abc$38833$n3394_1
.sym 64862 $abc$38833$n3631_1
.sym 64863 VexRiscv._zz_286_[1]
.sym 64864 VexRiscv._zz_286_[0]
.sym 64868 $abc$38833$n3753_1
.sym 64869 $abc$38833$n3623_1
.sym 64873 grant
.sym 64875 basesoc_vexriscv_ibus_adr[6]
.sym 64876 basesoc_vexriscv_dbus_adr[6]
.sym 64879 $abc$38833$n3630_1
.sym 64880 VexRiscv.CsrPlugin_mie_MSIE
.sym 64881 $abc$38833$n4195_1
.sym 64882 $abc$38833$n4196_1
.sym 64883 $abc$38833$n7876_$glb_ce
.sym 64884 por_clk
.sym 64886 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 64887 $abc$38833$n3440_1
.sym 64888 $abc$38833$n3441_1
.sym 64889 VexRiscv._zz_135_[21]
.sym 64890 $abc$38833$n3427_1
.sym 64891 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 64892 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 64893 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 64896 VexRiscv._zz_41_[8]
.sym 64897 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 64898 $abc$38833$n3916_1
.sym 64899 VexRiscv._zz_170_[1]
.sym 64900 $abc$38833$n2482
.sym 64902 VexRiscv._zz_152_
.sym 64906 VexRiscv._zz_32_[0]
.sym 64907 VexRiscv._zz_41_[8]
.sym 64908 $abc$38833$n5955_1
.sym 64910 VexRiscv._zz_190_
.sym 64911 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 64912 $abc$38833$n3950
.sym 64913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 64914 $abc$38833$n4193_1
.sym 64915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 64916 VexRiscv._zz_47_[1]
.sym 64917 $abc$38833$n2482
.sym 64918 $abc$38833$n2479
.sym 64919 VexRiscv._zz_286_[4]
.sym 64920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 64921 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 64928 VexRiscv._zz_192_
.sym 64929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 64930 basesoc_counter[0]
.sym 64931 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 64933 VexRiscv._zz_170_[1]
.sym 64934 $abc$38833$n4194_1
.sym 64935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 64936 VexRiscv._zz_190_
.sym 64938 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 64939 VexRiscv._zz_170_[0]
.sym 64940 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 64944 $abc$38833$n3394_1
.sym 64946 $abc$38833$n3396_1
.sym 64948 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 64949 $abc$38833$n4193_1
.sym 64950 VexRiscv._zz_151_[3]
.sym 64951 basesoc_counter[1]
.sym 64952 $abc$38833$n4198_1
.sym 64953 $abc$38833$n151
.sym 64954 $abc$38833$n2154
.sym 64955 VexRiscv.CsrPlugin_mepc[3]
.sym 64956 $abc$38833$n4175_1
.sym 64958 $abc$38833$n3397_1
.sym 64961 basesoc_counter[1]
.sym 64963 basesoc_counter[0]
.sym 64966 $abc$38833$n151
.sym 64967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 64968 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 64969 VexRiscv._zz_190_
.sym 64972 $abc$38833$n4193_1
.sym 64973 VexRiscv._zz_170_[0]
.sym 64974 VexRiscv._zz_170_[1]
.sym 64975 VexRiscv._zz_151_[3]
.sym 64980 basesoc_counter[0]
.sym 64984 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 64985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 64986 VexRiscv._zz_190_
.sym 64987 $abc$38833$n151
.sym 64990 $abc$38833$n3394_1
.sym 64992 $abc$38833$n3396_1
.sym 64993 $abc$38833$n3397_1
.sym 64996 $abc$38833$n4198_1
.sym 64997 $abc$38833$n4194_1
.sym 64998 $abc$38833$n4175_1
.sym 64999 VexRiscv.CsrPlugin_mepc[3]
.sym 65002 VexRiscv._zz_192_
.sym 65003 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 65004 $abc$38833$n151
.sym 65005 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 65006 $abc$38833$n2154
.sym 65007 por_clk
.sym 65008 sys_rst_$glb_sr
.sym 65009 $abc$38833$n3425_1
.sym 65010 VexRiscv._zz_47_[1]
.sym 65011 $abc$38833$n3430_1
.sym 65012 $abc$38833$n3426_1
.sym 65013 VexRiscv._zz_37_[1]
.sym 65014 VexRiscv._zz_37_[0]
.sym 65015 $abc$38833$n3428_1
.sym 65016 VexRiscv._zz_47_[0]
.sym 65019 $PACKER_VCC_NET
.sym 65020 VexRiscv._zz_152_
.sym 65021 VexRiscv._zz_32_[1]
.sym 65022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 65023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 65024 VexRiscv._zz_152_
.sym 65026 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 65027 VexRiscv._zz_170_[0]
.sym 65028 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 65029 $PACKER_GND_NET
.sym 65030 $abc$38833$n2468
.sym 65033 $abc$38833$n4178_1
.sym 65034 VexRiscv._zz_287_[4]
.sym 65035 VexRiscv._zz_135_[21]
.sym 65036 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 65037 $abc$38833$n3427_1
.sym 65038 $abc$38833$n5846_1
.sym 65039 $abc$38833$n151
.sym 65040 VexRiscv._zz_47_[0]
.sym 65041 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 65042 $abc$38833$n4175_1
.sym 65043 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 65044 VexRiscv._zz_41_[17]
.sym 65051 VexRiscv._zz_192_
.sym 65052 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 65054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 65055 VexRiscv.CsrPlugin_mepc[3]
.sym 65057 $abc$38833$n151
.sym 65058 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65061 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 65062 VexRiscv._zz_199_[21]
.sym 65063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65065 $abc$38833$n151
.sym 65066 $abc$38833$n3916_1
.sym 65068 VexRiscv._zz_135_[22]
.sym 65069 VexRiscv._zz_41_[21]
.sym 65070 VexRiscv._zz_190_
.sym 65071 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 65073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65078 $abc$38833$n2479
.sym 65079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 65080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65081 VexRiscv.lastStagePc[3]
.sym 65084 $abc$38833$n2479
.sym 65085 VexRiscv.lastStagePc[3]
.sym 65086 VexRiscv.CsrPlugin_mepc[3]
.sym 65092 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 65095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 65104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 65107 VexRiscv._zz_135_[22]
.sym 65108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65113 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 65114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 65115 VexRiscv._zz_192_
.sym 65116 $abc$38833$n151
.sym 65120 VexRiscv._zz_199_[21]
.sym 65121 $abc$38833$n3916_1
.sym 65122 VexRiscv._zz_41_[21]
.sym 65125 $abc$38833$n151
.sym 65126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65128 VexRiscv._zz_190_
.sym 65129 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 65130 por_clk
.sym 65132 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 65133 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 65134 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 65135 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 65136 $abc$38833$n4057_1
.sym 65137 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 65138 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 65139 $abc$38833$n4281_1
.sym 65141 $abc$38833$n4536
.sym 65142 VexRiscv._zz_41_[26]
.sym 65144 $abc$38833$n4163
.sym 65147 VexRiscv._zz_170_[1]
.sym 65148 VexRiscv._zz_321_[0]
.sym 65150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65153 VexRiscv._zz_47_[1]
.sym 65156 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65157 VexRiscv.decode_to_execute_RS2[10]
.sym 65158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65159 $abc$38833$n3953
.sym 65160 $abc$38833$n5580
.sym 65162 VexRiscv.CsrPlugin_mip_MEIP
.sym 65163 VexRiscv._zz_199_[22]
.sym 65164 $abc$38833$n3631_1
.sym 65165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65166 VexRiscv.decode_to_execute_RS2[21]
.sym 65167 $abc$38833$n6037_1
.sym 65175 VexRiscv._zz_32_[1]
.sym 65176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 65177 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65180 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 65184 VexRiscv._zz_36_[21]
.sym 65185 VexRiscv._zz_37_[1]
.sym 65186 VexRiscv._zz_37_[0]
.sym 65187 $abc$38833$n5955_1
.sym 65188 VexRiscv._zz_199_[14]
.sym 65189 VexRiscv._zz_286_[4]
.sym 65190 $abc$38833$n4138_1
.sym 65191 $abc$38833$n6037_1
.sym 65194 VexRiscv._zz_287_[4]
.sym 65196 VexRiscv.execute_arbitration_isValid
.sym 65198 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 65199 $abc$38833$n3916_1
.sym 65202 VexRiscv._zz_41_[14]
.sym 65206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 65218 VexRiscv._zz_199_[14]
.sym 65219 $abc$38833$n3916_1
.sym 65220 VexRiscv._zz_41_[14]
.sym 65226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 65230 VexRiscv._zz_36_[21]
.sym 65232 $abc$38833$n6037_1
.sym 65233 $abc$38833$n5955_1
.sym 65238 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 65242 VexRiscv._zz_37_[0]
.sym 65243 VexRiscv.execute_arbitration_isValid
.sym 65245 VexRiscv._zz_37_[1]
.sym 65248 $abc$38833$n4138_1
.sym 65249 VexRiscv._zz_286_[4]
.sym 65250 VexRiscv._zz_287_[4]
.sym 65251 VexRiscv._zz_32_[1]
.sym 65252 $abc$38833$n2420_$glb_ce
.sym 65253 por_clk
.sym 65255 VexRiscv.execute_arbitration_isStuckByOthers
.sym 65256 $abc$38833$n3758
.sym 65257 VexRiscv._zz_286_[10]
.sym 65258 VexRiscv.decode_to_execute_RS2[21]
.sym 65259 VexRiscv.decode_to_execute_IS_MUL
.sym 65260 VexRiscv._zz_41_[17]
.sym 65261 VexRiscv._zz_41_[24]
.sym 65262 VexRiscv._zz_41_[22]
.sym 65263 VexRiscv.decode_to_execute_RS2[16]
.sym 65265 VexRiscv._zz_286_[8]
.sym 65266 VexRiscv._zz_41_[2]
.sym 65267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 65269 VexRiscv._zz_41_[14]
.sym 65270 VexRiscv._zz_321_[2]
.sym 65271 VexRiscv.lastStagePc[28]
.sym 65272 $abc$38833$n2447
.sym 65273 VexRiscv._zz_41_[31]
.sym 65274 VexRiscv._zz_199_[17]
.sym 65275 $abc$38833$n7472
.sym 65276 VexRiscv.CsrPlugin_mtval[28]
.sym 65277 VexRiscv._zz_129_[6]
.sym 65278 $abc$38833$n3624_1
.sym 65279 basesoc_counter[0]
.sym 65280 $abc$38833$n4191_1
.sym 65281 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 65282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65283 $abc$38833$n4197_1
.sym 65284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 65285 basesoc_counter[1]
.sym 65286 $abc$38833$n4176_1
.sym 65287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 65288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65290 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 65296 $abc$38833$n4259_1
.sym 65297 $abc$38833$n4176_1
.sym 65300 $abc$38833$n3631_1
.sym 65301 $abc$38833$n3395_1
.sym 65304 $abc$38833$n4181_1
.sym 65305 VexRiscv._zz_286_[1]
.sym 65306 $abc$38833$n6388
.sym 65308 VexRiscv._zz_286_[0]
.sym 65311 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 65315 $abc$38833$n3624_1
.sym 65316 $abc$38833$n4177_1
.sym 65317 $abc$38833$n4191_1
.sym 65319 VexRiscv._zz_286_[2]
.sym 65323 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 65324 $abc$38833$n3397_1
.sym 65325 VexRiscv._zz_200_[3]
.sym 65326 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 65327 VexRiscv._zz_286_[3]
.sym 65330 $abc$38833$n4176_1
.sym 65331 VexRiscv._zz_286_[1]
.sym 65332 VexRiscv._zz_286_[0]
.sym 65337 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 65341 VexRiscv._zz_286_[3]
.sym 65342 $abc$38833$n3395_1
.sym 65344 VexRiscv._zz_286_[2]
.sym 65347 $abc$38833$n3624_1
.sym 65348 $abc$38833$n4259_1
.sym 65349 $abc$38833$n6388
.sym 65354 VexRiscv._zz_286_[0]
.sym 65355 VexRiscv._zz_286_[1]
.sym 65359 $abc$38833$n4191_1
.sym 65360 VexRiscv._zz_200_[3]
.sym 65361 $abc$38833$n4181_1
.sym 65362 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 65365 $abc$38833$n4177_1
.sym 65366 $abc$38833$n3395_1
.sym 65367 $abc$38833$n3631_1
.sym 65368 $abc$38833$n3397_1
.sym 65374 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 65375 $abc$38833$n7876_$glb_ce
.sym 65376 por_clk
.sym 65378 VexRiscv._zz_321_[25]
.sym 65379 VexRiscv._zz_321_[29]
.sym 65380 VexRiscv._zz_321_[30]
.sym 65381 VexRiscv._zz_321_[28]
.sym 65382 VexRiscv._zz_321_[20]
.sym 65383 VexRiscv._zz_321_[27]
.sym 65384 VexRiscv._zz_321_[26]
.sym 65385 VexRiscv._zz_321_[21]
.sym 65388 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 65389 $abc$38833$n4181_1
.sym 65390 $abc$38833$n3767_1
.sym 65395 $abc$38833$n5955_1
.sym 65396 $abc$38833$n6287_1
.sym 65397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65398 VexRiscv.decode_to_execute_RS2[23]
.sym 65399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65401 VexRiscv._zz_286_[10]
.sym 65402 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 65403 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 65404 $abc$38833$n3860
.sym 65405 VexRiscv._zz_286_[2]
.sym 65406 $abc$38833$n4193_1
.sym 65408 VexRiscv._zz_47_[1]
.sym 65409 $abc$38833$n2479
.sym 65410 $abc$38833$n4180_1
.sym 65411 VexRiscv._zz_286_[4]
.sym 65412 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 65413 $abc$38833$n2452
.sym 65421 $abc$38833$n4177_1
.sym 65422 VexRiscv._zz_286_[4]
.sym 65423 $abc$38833$n3634_1
.sym 65424 $abc$38833$n6387
.sym 65426 $abc$38833$n5821_1
.sym 65427 VexRiscv.execute_arbitration_isStuckByOthers
.sym 65428 VexRiscv._zz_286_[8]
.sym 65429 VexRiscv._zz_286_[10]
.sym 65431 $abc$38833$n3396_1
.sym 65432 VexRiscv._zz_286_[5]
.sym 65436 VexRiscv._zz_286_[7]
.sym 65437 $abc$38833$n2452
.sym 65439 VexRiscv._zz_152_
.sym 65440 VexRiscv._zz_286_[9]
.sym 65442 VexRiscv._zz_321_[21]
.sym 65444 VexRiscv._zz_321_[29]
.sym 65448 $abc$38833$n3395_1
.sym 65449 VexRiscv._zz_321_[26]
.sym 65450 VexRiscv._zz_286_[6]
.sym 65453 VexRiscv._zz_321_[26]
.sym 65459 $abc$38833$n4177_1
.sym 65460 $abc$38833$n3396_1
.sym 65461 $abc$38833$n3395_1
.sym 65464 $abc$38833$n3634_1
.sym 65465 $abc$38833$n6387
.sym 65467 $abc$38833$n5821_1
.sym 65473 VexRiscv._zz_321_[29]
.sym 65476 VexRiscv._zz_286_[5]
.sym 65477 VexRiscv._zz_286_[7]
.sym 65478 VexRiscv._zz_286_[6]
.sym 65479 VexRiscv._zz_286_[4]
.sym 65482 VexRiscv._zz_286_[9]
.sym 65483 VexRiscv._zz_152_
.sym 65484 VexRiscv._zz_286_[10]
.sym 65485 VexRiscv._zz_286_[8]
.sym 65491 VexRiscv.execute_arbitration_isStuckByOthers
.sym 65496 VexRiscv._zz_321_[21]
.sym 65498 $abc$38833$n2452
.sym 65499 por_clk
.sym 65501 $abc$38833$n5846_1
.sym 65502 $abc$38833$n5669_1
.sym 65503 $abc$38833$n5842_1
.sym 65504 $abc$38833$n5671
.sym 65505 $abc$38833$n5844_1
.sym 65506 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 65507 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 65508 $abc$38833$n4235_1
.sym 65509 basesoc_vexriscv_ibus_adr[2]
.sym 65512 basesoc_vexriscv_ibus_adr[2]
.sym 65513 $abc$38833$n4584
.sym 65514 $abc$38833$n4586
.sym 65516 VexRiscv._zz_321_[28]
.sym 65519 $abc$38833$n3634_1
.sym 65521 $abc$38833$n4262_1
.sym 65523 $abc$38833$n4223
.sym 65524 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 65525 $abc$38833$n4175_1
.sym 65528 $abc$38833$n3624_1
.sym 65529 VexRiscv._zz_321_[20]
.sym 65530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65531 VexRiscv._zz_321_[22]
.sym 65532 VexRiscv._zz_47_[0]
.sym 65533 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 65534 $abc$38833$n5846_1
.sym 65535 VexRiscv._zz_286_[8]
.sym 65536 $abc$38833$n151
.sym 65543 VexRiscv._zz_286_[7]
.sym 65544 VexRiscv._zz_49_[0]
.sym 65545 VexRiscv._zz_49_[1]
.sym 65547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 65549 VexRiscv._zz_286_[3]
.sym 65552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65553 $abc$38833$n3916_1
.sym 65556 $abc$38833$n5822_1
.sym 65557 VexRiscv._zz_286_[6]
.sym 65558 $abc$38833$n5800_1
.sym 65559 VexRiscv._zz_286_[2]
.sym 65561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65562 VexRiscv._zz_286_[4]
.sym 65563 VexRiscv._zz_286_[5]
.sym 65564 $abc$38833$n3634_1
.sym 65565 $abc$38833$n5562_1
.sym 65566 $abc$38833$n3837
.sym 65567 $abc$38833$n5669_1
.sym 65568 VexRiscv._zz_199_[3]
.sym 65569 VexRiscv._zz_41_[3]
.sym 65571 VexRiscv._zz_151_[21]
.sym 65572 $abc$38833$n5565_1
.sym 65575 $abc$38833$n3916_1
.sym 65576 VexRiscv._zz_199_[3]
.sym 65577 VexRiscv._zz_41_[3]
.sym 65581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65588 VexRiscv._zz_286_[2]
.sym 65590 VexRiscv._zz_286_[3]
.sym 65593 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 65594 $abc$38833$n3634_1
.sym 65595 $abc$38833$n5562_1
.sym 65596 $abc$38833$n5669_1
.sym 65599 VexRiscv._zz_286_[4]
.sym 65600 VexRiscv._zz_286_[7]
.sym 65601 VexRiscv._zz_286_[6]
.sym 65602 VexRiscv._zz_286_[5]
.sym 65607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65611 VexRiscv._zz_151_[21]
.sym 65612 VexRiscv._zz_49_[1]
.sym 65613 VexRiscv._zz_49_[0]
.sym 65614 $abc$38833$n3837
.sym 65617 $abc$38833$n5565_1
.sym 65618 $abc$38833$n5800_1
.sym 65619 $abc$38833$n5822_1
.sym 65621 $abc$38833$n2420_$glb_ce
.sym 65622 por_clk
.sym 65624 $abc$38833$n5613_1
.sym 65625 VexRiscv._zz_286_[2]
.sym 65626 VexRiscv._zz_36_[3]
.sym 65627 VexRiscv._zz_41_[3]
.sym 65628 VexRiscv._zz_286_[4]
.sym 65629 $abc$38833$n5590_1
.sym 65630 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 65631 $abc$38833$n3783_1
.sym 65632 basesoc_uart_rx_fifo_wrport_we
.sym 65633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65635 basesoc_uart_rx_fifo_wrport_we
.sym 65636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65637 $abc$38833$n149
.sym 65638 VexRiscv._zz_49_[0]
.sym 65639 $abc$38833$n5671
.sym 65640 VexRiscv._zz_151_[23]
.sym 65641 $abc$38833$n4235_1
.sym 65642 $abc$38833$n3876
.sym 65643 VexRiscv._zz_41_[12]
.sym 65644 $abc$38833$n5668
.sym 65646 VexRiscv._zz_170_[1]
.sym 65647 $abc$38833$n5842_1
.sym 65648 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65649 VexRiscv._zz_288_[8]
.sym 65650 VexRiscv._zz_287_[3]
.sym 65651 VexRiscv.decode_to_execute_RS2[21]
.sym 65652 $abc$38833$n3837
.sym 65653 VexRiscv.CsrPlugin_mip_MEIP
.sym 65654 VexRiscv._zz_199_[3]
.sym 65655 $abc$38833$n3783_1
.sym 65656 VexRiscv.decode_to_execute_RS2[10]
.sym 65657 $abc$38833$n3634_1
.sym 65658 $abc$38833$n5565_1
.sym 65659 $abc$38833$n6037_1
.sym 65665 VexRiscv._zz_288_[8]
.sym 65666 VexRiscv._zz_151_[8]
.sym 65668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 65670 VexRiscv._zz_286_[5]
.sym 65672 VexRiscv._zz_286_[3]
.sym 65673 $abc$38833$n3861
.sym 65674 VexRiscv._zz_286_[8]
.sym 65675 $abc$38833$n3628_1
.sym 65678 $abc$38833$n3627_1
.sym 65679 $abc$38833$n3626_1
.sym 65682 VexRiscv._zz_286_[2]
.sym 65687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65688 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 65690 $abc$38833$n3640_1
.sym 65691 VexRiscv._zz_41_[8]
.sym 65693 VexRiscv._zz_286_[4]
.sym 65694 VexRiscv._zz_286_[9]
.sym 65695 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65696 VexRiscv._zz_286_[6]
.sym 65699 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 65704 VexRiscv._zz_41_[8]
.sym 65705 $abc$38833$n3640_1
.sym 65706 $abc$38833$n3861
.sym 65710 VexRiscv._zz_286_[8]
.sym 65711 VexRiscv._zz_286_[2]
.sym 65712 VexRiscv._zz_286_[9]
.sym 65713 VexRiscv._zz_286_[3]
.sym 65716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 65723 $abc$38833$n3628_1
.sym 65724 $abc$38833$n3627_1
.sym 65725 $abc$38833$n3626_1
.sym 65728 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65729 VexRiscv._zz_288_[8]
.sym 65730 VexRiscv._zz_151_[8]
.sym 65735 VexRiscv._zz_286_[4]
.sym 65736 VexRiscv._zz_286_[6]
.sym 65737 VexRiscv._zz_286_[5]
.sym 65741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65744 $abc$38833$n2420_$glb_ce
.sym 65745 por_clk
.sym 65747 VexRiscv._zz_151_[24]
.sym 65748 VexRiscv._zz_199_[3]
.sym 65749 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 65750 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 65751 VexRiscv._zz_129_[3]
.sym 65752 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 65753 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65754 $abc$38833$n3919_1
.sym 65755 count[9]
.sym 65758 VexRiscv._zz_199_[21]
.sym 65759 $abc$38833$n5612_1
.sym 65760 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 65761 count[6]
.sym 65762 VexRiscv.decode_to_execute_RS2[29]
.sym 65764 $abc$38833$n6285_1
.sym 65766 $abc$38833$n5614
.sym 65767 VexRiscv._zz_195_[32]
.sym 65768 VexRiscv._zz_129_[0]
.sym 65769 VexRiscv.decode_to_execute_RS2[24]
.sym 65770 VexRiscv._zz_194_[5]
.sym 65771 basesoc_counter[0]
.sym 65772 $abc$38833$n5615_1
.sym 65773 VexRiscv._zz_286_[7]
.sym 65774 VexRiscv._zz_286_[9]
.sym 65775 VexRiscv.decode_to_execute_RS2[8]
.sym 65776 $abc$38833$n4191_1
.sym 65777 basesoc_counter[1]
.sym 65778 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 65779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 65780 VexRiscv._zz_151_[24]
.sym 65781 VexRiscv.decode_to_execute_RS2[17]
.sym 65782 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 65790 $abc$38833$n6286_1
.sym 65791 VexRiscv._zz_41_[3]
.sym 65793 VexRiscv._zz_42_[1]
.sym 65795 VexRiscv._zz_129_[4]
.sym 65796 VexRiscv._zz_41_[2]
.sym 65797 VexRiscv._zz_286_[2]
.sym 65799 VexRiscv._zz_41_[4]
.sym 65800 VexRiscv._zz_286_[4]
.sym 65801 VexRiscv.decode_to_execute_RS2[8]
.sym 65803 VexRiscv._zz_286_[3]
.sym 65805 VexRiscv._zz_287_[2]
.sym 65806 VexRiscv._zz_42_[0]
.sym 65807 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 65808 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 65809 VexRiscv._zz_129_[2]
.sym 65810 VexRiscv._zz_287_[3]
.sym 65811 VexRiscv._zz_287_[4]
.sym 65812 $abc$38833$n6284_1
.sym 65814 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 65816 VexRiscv._zz_129_[3]
.sym 65817 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 65818 VexRiscv._zz_286_[8]
.sym 65819 $abc$38833$n6282_1
.sym 65821 VexRiscv._zz_42_[0]
.sym 65822 VexRiscv._zz_286_[8]
.sym 65823 VexRiscv.decode_to_execute_RS2[8]
.sym 65824 VexRiscv._zz_42_[1]
.sym 65827 VexRiscv._zz_129_[2]
.sym 65828 $abc$38833$n6282_1
.sym 65829 VexRiscv._zz_287_[2]
.sym 65830 VexRiscv._zz_42_[0]
.sym 65833 VexRiscv._zz_42_[0]
.sym 65834 VexRiscv._zz_129_[4]
.sym 65835 $abc$38833$n6286_1
.sym 65836 VexRiscv._zz_287_[4]
.sym 65839 VexRiscv._zz_129_[3]
.sym 65840 VexRiscv._zz_42_[0]
.sym 65841 $abc$38833$n6284_1
.sym 65842 VexRiscv._zz_287_[3]
.sym 65845 VexRiscv._zz_42_[0]
.sym 65846 VexRiscv._zz_42_[1]
.sym 65847 VexRiscv._zz_286_[3]
.sym 65848 VexRiscv._zz_41_[3]
.sym 65851 VexRiscv._zz_42_[1]
.sym 65852 VexRiscv._zz_42_[0]
.sym 65853 VexRiscv._zz_286_[4]
.sym 65854 VexRiscv._zz_41_[4]
.sym 65857 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 65858 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 65859 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 65860 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 65863 VexRiscv._zz_42_[1]
.sym 65864 VexRiscv._zz_286_[2]
.sym 65865 VexRiscv._zz_41_[2]
.sym 65866 VexRiscv._zz_42_[0]
.sym 65870 basesoc_we
.sym 65871 $abc$38833$n3821_1
.sym 65872 $abc$38833$n3828_1
.sym 65873 $abc$38833$n3844_1
.sym 65874 $abc$38833$n3814
.sym 65875 $abc$38833$n7501
.sym 65876 $abc$38833$n3829_1
.sym 65877 $abc$38833$n3815_1
.sym 65878 $abc$38833$n112
.sym 65880 VexRiscv._zz_151_[21]
.sym 65882 $abc$38833$n3361
.sym 65883 VexRiscv._zz_321_[0]
.sym 65884 $abc$38833$n6286_1
.sym 65885 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 65886 VexRiscv._zz_151_[22]
.sym 65888 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 65889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65890 $abc$38833$n5580
.sym 65891 $abc$38833$n7498
.sym 65892 VexRiscv._zz_44_[1]
.sym 65893 $abc$38833$n5965_1
.sym 65894 VexRiscv.decode_to_execute_RS2[30]
.sym 65895 $abc$38833$n6287_1
.sym 65896 $abc$38833$n3860
.sym 65897 VexRiscv._zz_41_[30]
.sym 65898 $abc$38833$n4180_1
.sym 65899 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 65900 VexRiscv._zz_47_[1]
.sym 65901 VexRiscv._zz_44_[0]
.sym 65902 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65903 $abc$38833$n3700
.sym 65904 VexRiscv._zz_194_[6]
.sym 65905 $abc$38833$n2479
.sym 65912 $abc$38833$n3640_1
.sym 65913 VexRiscv._zz_42_[0]
.sym 65915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65916 VexRiscv._zz_42_[1]
.sym 65918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 65920 VexRiscv.decode_to_execute_RS2[24]
.sym 65921 VexRiscv.decode_to_execute_RS2[21]
.sym 65922 VexRiscv._zz_41_[21]
.sym 65923 VexRiscv.decode_to_execute_RS2[31]
.sym 65924 $abc$38833$n3443_1
.sym 65925 VexRiscv.decode_to_execute_RS2[22]
.sym 65931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65936 $abc$38833$n3838
.sym 65939 VexRiscv._zz_152_
.sym 65940 VexRiscv._zz_42_[1]
.sym 65942 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 65944 VexRiscv._zz_42_[1]
.sym 65945 VexRiscv._zz_152_
.sym 65946 VexRiscv._zz_42_[0]
.sym 65947 VexRiscv.decode_to_execute_RS2[31]
.sym 65950 VexRiscv._zz_152_
.sym 65951 VexRiscv._zz_42_[0]
.sym 65952 VexRiscv.decode_to_execute_RS2[21]
.sym 65953 VexRiscv._zz_42_[1]
.sym 65956 VexRiscv._zz_41_[21]
.sym 65957 $abc$38833$n3640_1
.sym 65958 $abc$38833$n3838
.sym 65962 VexRiscv._zz_42_[1]
.sym 65963 VexRiscv.decode_to_execute_RS2[24]
.sym 65964 VexRiscv._zz_152_
.sym 65965 VexRiscv._zz_42_[0]
.sym 65970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65975 $abc$38833$n3443_1
.sym 65976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 65977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65980 VexRiscv._zz_42_[0]
.sym 65981 VexRiscv.decode_to_execute_RS2[22]
.sym 65982 VexRiscv._zz_42_[1]
.sym 65983 VexRiscv._zz_152_
.sym 65989 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 65990 $abc$38833$n2420_$glb_ce
.sym 65991 por_clk
.sym 65993 VexRiscv.CsrPlugin_mtval[0]
.sym 65994 $abc$38833$n3824
.sym 65995 $abc$38833$n3865
.sym 65996 VexRiscv._zz_291_[13]
.sym 65997 VexRiscv._zz_291_[24]
.sym 65998 $abc$38833$n5753_1
.sym 65999 $abc$38833$n3858
.sym 66000 VexRiscv._zz_151_[31]
.sym 66001 $abc$38833$n5599_1
.sym 66003 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 66004 VexRiscv.lastStagePc[3]
.sym 66005 VexRiscv._zz_194_[2]
.sym 66006 VexRiscv.decode_to_execute_RS2[24]
.sym 66007 VexRiscv._zz_151_[23]
.sym 66008 $abc$38833$n3844_1
.sym 66009 $abc$38833$n5562_1
.sym 66010 VexRiscv._zz_194_[21]
.sym 66012 VexRiscv._zz_194_[2]
.sym 66013 VexRiscv._zz_195_[21]
.sym 66014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 66015 $abc$38833$n3771_1
.sym 66016 VexRiscv._zz_195_[5]
.sym 66017 $abc$38833$n151
.sym 66018 $abc$38833$n3837
.sym 66019 $abc$38833$n3844_1
.sym 66020 VexRiscv._zz_151_[11]
.sym 66021 $abc$38833$n3814
.sym 66022 $abc$38833$n4175_1
.sym 66023 VexRiscv._zz_286_[8]
.sym 66024 VexRiscv._zz_151_[31]
.sym 66025 VexRiscv._zz_47_[0]
.sym 66026 VexRiscv._zz_151_[4]
.sym 66027 $abc$38833$n3640_1
.sym 66028 VexRiscv._zz_41_[0]
.sym 66037 VexRiscv.decode_to_execute_RS2[26]
.sym 66038 VexRiscv._zz_152_
.sym 66039 VexRiscv._zz_42_[1]
.sym 66042 VexRiscv.decode_to_execute_RS2[14]
.sym 66043 VexRiscv.decode_to_execute_RS2[29]
.sym 66045 VexRiscv._zz_286_[7]
.sym 66047 VexRiscv._zz_42_[1]
.sym 66048 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66052 VexRiscv.decode_to_execute_RS2[28]
.sym 66056 VexRiscv.decode_to_execute_RS2[20]
.sym 66060 VexRiscv._zz_42_[0]
.sym 66064 VexRiscv._zz_129_[7]
.sym 66070 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66073 VexRiscv._zz_42_[0]
.sym 66075 VexRiscv._zz_42_[1]
.sym 66079 VexRiscv._zz_152_
.sym 66080 VexRiscv._zz_42_[0]
.sym 66081 VexRiscv.decode_to_execute_RS2[28]
.sym 66082 VexRiscv._zz_42_[1]
.sym 66085 VexRiscv._zz_42_[0]
.sym 66086 VexRiscv.decode_to_execute_RS2[20]
.sym 66087 VexRiscv._zz_42_[1]
.sym 66088 VexRiscv._zz_152_
.sym 66091 VexRiscv._zz_42_[1]
.sym 66092 VexRiscv.decode_to_execute_RS2[14]
.sym 66093 VexRiscv._zz_152_
.sym 66094 VexRiscv._zz_42_[0]
.sym 66097 VexRiscv._zz_42_[0]
.sym 66098 VexRiscv.decode_to_execute_RS2[29]
.sym 66099 VexRiscv._zz_42_[1]
.sym 66100 VexRiscv._zz_152_
.sym 66103 VexRiscv._zz_42_[1]
.sym 66104 VexRiscv._zz_42_[0]
.sym 66105 VexRiscv._zz_286_[7]
.sym 66106 VexRiscv._zz_129_[7]
.sym 66109 VexRiscv._zz_42_[0]
.sym 66110 VexRiscv._zz_152_
.sym 66111 VexRiscv.decode_to_execute_RS2[26]
.sym 66112 VexRiscv._zz_42_[1]
.sym 66113 $abc$38833$n2420_$glb_ce
.sym 66114 por_clk
.sym 66116 $abc$38833$n3857
.sym 66117 $abc$38833$n3850_1
.sym 66118 $abc$38833$n3823_1
.sym 66119 $abc$38833$n3855_1
.sym 66120 $abc$38833$n3867
.sym 66121 $abc$38833$n6352
.sym 66122 $abc$38833$n3864
.sym 66123 $abc$38833$n3849_1
.sym 66125 $abc$38833$n5753_1
.sym 66127 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 66128 VexRiscv._zz_44_[0]
.sym 66129 VexRiscv.decode_to_execute_RS2[16]
.sym 66130 VexRiscv.decode_to_execute_RS2[19]
.sym 66131 VexRiscv.decode_to_execute_RS2[26]
.sym 66133 $abc$38833$n3605_1
.sym 66134 VexRiscv.decode_to_execute_RS2[9]
.sym 66135 VexRiscv._zz_195_[3]
.sym 66137 VexRiscv._zz_170_[1]
.sym 66138 slave_sel_r[0]
.sym 66139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 66140 VexRiscv.CsrPlugin_mip_MEIP
.sym 66142 $abc$38833$n2468
.sym 66143 $abc$38833$n3894
.sym 66144 $abc$38833$n5565_1
.sym 66145 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66146 $abc$38833$n6037_1
.sym 66147 $abc$38833$n3783_1
.sym 66148 $abc$38833$n5825_1
.sym 66149 $abc$38833$n3876
.sym 66151 $abc$38833$n3850_1
.sym 66158 $abc$38833$n3640_1
.sym 66160 $abc$38833$n3898_1
.sym 66161 $abc$38833$n3852_1
.sym 66163 $abc$38833$n3811_1
.sym 66164 $abc$38833$n3843_1
.sym 66165 VexRiscv._zz_192_
.sym 66166 VexRiscv._zz_41_[14]
.sym 66167 $abc$38833$n3884_1
.sym 66168 $abc$38833$n2468
.sym 66169 VexRiscv._zz_41_[7]
.sym 66170 $abc$38833$n3873
.sym 66172 $abc$38833$n3902
.sym 66173 VexRiscv._zz_41_[28]
.sym 66177 $abc$38833$n151
.sym 66178 VexRiscv._zz_41_[29]
.sym 66179 VexRiscv._zz_41_[26]
.sym 66180 VexRiscv._zz_151_[5]
.sym 66181 VexRiscv._zz_151_[11]
.sym 66193 VexRiscv._zz_192_
.sym 66196 VexRiscv._zz_151_[5]
.sym 66198 $abc$38833$n3898_1
.sym 66202 $abc$38833$n3873
.sym 66203 $abc$38833$n3640_1
.sym 66205 VexRiscv._zz_41_[29]
.sym 66208 $abc$38833$n3884_1
.sym 66209 VexRiscv._zz_41_[28]
.sym 66210 $abc$38833$n3640_1
.sym 66215 $abc$38833$n3640_1
.sym 66216 VexRiscv._zz_41_[26]
.sym 66217 $abc$38833$n3843_1
.sym 66220 VexRiscv._zz_41_[7]
.sym 66222 $abc$38833$n3640_1
.sym 66223 $abc$38833$n3811_1
.sym 66226 VexRiscv._zz_41_[14]
.sym 66227 $abc$38833$n3640_1
.sym 66228 $abc$38833$n3852_1
.sym 66233 $abc$38833$n3902
.sym 66234 VexRiscv._zz_151_[11]
.sym 66236 $abc$38833$n2468
.sym 66237 por_clk
.sym 66238 $abc$38833$n151
.sym 66239 $abc$38833$n3862_1
.sym 66240 $abc$38833$n3882_1
.sym 66241 $abc$38833$n3841_1
.sym 66242 $abc$38833$n5680
.sym 66243 $abc$38833$n56
.sym 66244 $abc$38833$n3848_1
.sym 66245 $abc$38833$n3913_1
.sym 66246 $abc$38833$n5682_1
.sym 66251 $abc$38833$n5741_1
.sym 66252 $abc$38833$n2447
.sym 66253 VexRiscv._zz_288_[4]
.sym 66254 array_muxed0[9]
.sym 66255 VexRiscv._zz_288_[2]
.sym 66256 $abc$38833$n3898_1
.sym 66258 $abc$38833$n3624_1
.sym 66259 $abc$38833$n5612_1
.sym 66260 $abc$38833$n6021_1
.sym 66261 $abc$38833$n4238_1
.sym 66262 $abc$38833$n6285_1
.sym 66263 $abc$38833$n3823_1
.sym 66264 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 66265 VexRiscv._zz_199_[17]
.sym 66266 $abc$38833$n3883
.sym 66267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 66268 $abc$38833$n3842_1
.sym 66269 $abc$38833$n4191_1
.sym 66270 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 66271 VexRiscv._zz_199_[13]
.sym 66272 $abc$38833$n3851_1
.sym 66273 VexRiscv._zz_151_[6]
.sym 66274 VexRiscv._zz_151_[8]
.sym 66280 $abc$38833$n3857
.sym 66281 $abc$38833$n3896
.sym 66282 $abc$38833$n6353_1
.sym 66285 $abc$38833$n6352
.sym 66286 $abc$38833$n3864
.sym 66287 VexRiscv._zz_151_[21]
.sym 66288 $abc$38833$n3837
.sym 66289 $abc$38833$n3823_1
.sym 66290 $abc$38833$n3872_1
.sym 66291 VexRiscv._zz_41_[20]
.sym 66292 $abc$38833$n3634_1
.sym 66293 $abc$38833$n3892_1
.sym 66294 $abc$38833$n3904_1
.sym 66295 $abc$38833$n3900
.sym 66297 VexRiscv._zz_292_
.sym 66299 $abc$38833$n3640_1
.sym 66302 $abc$38833$n3835
.sym 66303 $abc$38833$n3894
.sym 66305 VexRiscv._zz_151_[29]
.sym 66307 VexRiscv._zz_151_[25]
.sym 66314 VexRiscv._zz_292_
.sym 66315 $abc$38833$n3823_1
.sym 66319 $abc$38833$n3837
.sym 66320 $abc$38833$n3835
.sym 66321 VexRiscv._zz_151_[21]
.sym 66322 VexRiscv._zz_151_[25]
.sym 66325 $abc$38833$n3892_1
.sym 66326 $abc$38833$n3896
.sym 66327 $abc$38833$n3900
.sym 66328 $abc$38833$n3904_1
.sym 66331 VexRiscv._zz_292_
.sym 66332 $abc$38833$n3864
.sym 66338 $abc$38833$n3872_1
.sym 66339 VexRiscv._zz_151_[29]
.sym 66343 $abc$38833$n3640_1
.sym 66344 VexRiscv._zz_41_[20]
.sym 66345 $abc$38833$n3894
.sym 66350 $abc$38833$n6352
.sym 66351 $abc$38833$n6353_1
.sym 66352 $abc$38833$n3634_1
.sym 66355 VexRiscv._zz_292_
.sym 66356 $abc$38833$n3857
.sym 66362 $abc$38833$n5559_1
.sym 66363 $abc$38833$n5765_1
.sym 66364 $abc$38833$n3875_1
.sym 66365 basesoc_ctrl_storage[17]
.sym 66366 $abc$38833$n5740
.sym 66367 VexRiscv._zz_151_[30]
.sym 66368 $abc$38833$n6360_1
.sym 66369 $abc$38833$n6359_1
.sym 66370 basesoc_uart_phy_storage[3]
.sym 66373 basesoc_uart_phy_storage[3]
.sym 66374 $abc$38833$n3634_1
.sym 66376 $abc$38833$n6353_1
.sym 66377 $abc$38833$n5680
.sym 66378 basesoc_uart_phy_rx_reg[2]
.sym 66379 VexRiscv._zz_151_[12]
.sym 66380 VexRiscv.decode_to_execute_RS2[9]
.sym 66382 VexRiscv._zz_288_[12]
.sym 66383 VexRiscv._zz_151_[1]
.sym 66384 VexRiscv._zz_319_
.sym 66385 VexRiscv._zz_151_[14]
.sym 66387 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66389 VexRiscv._zz_151_[0]
.sym 66390 VexRiscv._zz_151_[15]
.sym 66392 VexRiscv._zz_288_[31]
.sym 66393 $abc$38833$n2287
.sym 66394 VexRiscv._zz_151_[0]
.sym 66395 $abc$38833$n4180_1
.sym 66397 VexRiscv._zz_36_[1]
.sym 66403 VexRiscv._zz_199_[21]
.sym 66405 $abc$38833$n5604_1
.sym 66406 $abc$38833$n5810_1
.sym 66407 $abc$38833$n5560_1
.sym 66408 $abc$38833$n3893
.sym 66409 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66410 VexRiscv._zz_151_[20]
.sym 66414 VexRiscv._zz_44_[1]
.sym 66415 VexRiscv._zz_44_[0]
.sym 66416 $abc$38833$n3893
.sym 66423 VexRiscv._zz_292_
.sym 66424 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 66425 $abc$38833$n3837
.sym 66426 VexRiscv._zz_151_[21]
.sym 66427 $abc$38833$n5612_1
.sym 66430 $abc$38833$n2131
.sym 66432 $abc$38833$n7
.sym 66433 VexRiscv._zz_286_[1]
.sym 66438 $abc$38833$n7
.sym 66443 $abc$38833$n3837
.sym 66445 VexRiscv._zz_292_
.sym 66448 $abc$38833$n5604_1
.sym 66449 $abc$38833$n3893
.sym 66450 $abc$38833$n5560_1
.sym 66451 $abc$38833$n5810_1
.sym 66454 $abc$38833$n5612_1
.sym 66456 VexRiscv._zz_151_[20]
.sym 66457 $abc$38833$n3893
.sym 66460 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66461 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 66463 VexRiscv._zz_151_[21]
.sym 66468 VexRiscv._zz_151_[20]
.sym 66469 $abc$38833$n3893
.sym 66472 $abc$38833$n3893
.sym 66474 VexRiscv._zz_292_
.sym 66478 VexRiscv._zz_286_[1]
.sym 66479 VexRiscv._zz_199_[21]
.sym 66480 VexRiscv._zz_44_[0]
.sym 66481 VexRiscv._zz_44_[1]
.sym 66482 $abc$38833$n2131
.sym 66483 por_clk
.sym 66485 $abc$38833$n4280_1
.sym 66486 $abc$38833$n5847_1
.sym 66487 VexRiscv._zz_200_[28]
.sym 66488 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 66489 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 66490 VexRiscv._zz_200_[1]
.sym 66491 $abc$38833$n6362_1
.sym 66492 $abc$38833$n4624
.sym 66495 $PACKER_VCC_NET
.sym 66497 $abc$38833$n72
.sym 66498 basesoc_dat_w[3]
.sym 66499 VexRiscv._zz_151_[23]
.sym 66500 VexRiscv._zz_44_[1]
.sym 66501 $abc$38833$n5604_1
.sym 66502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 66503 VexRiscv._zz_44_[0]
.sym 66504 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 66505 $abc$38833$n5766_1
.sym 66506 VexRiscv._zz_199_[31]
.sym 66507 $abc$38833$n5812_1
.sym 66508 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 66509 $abc$38833$n2176
.sym 66510 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 66511 $abc$38833$n3837
.sym 66512 $abc$38833$n3028
.sym 66513 VexRiscv._zz_170_[2]
.sym 66514 $abc$38833$n4175_1
.sym 66515 VexRiscv._zz_151_[30]
.sym 66516 VexRiscv._zz_41_[0]
.sym 66517 VexRiscv._zz_47_[0]
.sym 66518 $abc$38833$n2399
.sym 66519 $abc$38833$n2399
.sym 66520 $abc$38833$n5847_1
.sym 66526 VexRiscv._zz_41_[27]
.sym 66527 VexRiscv._zz_170_[0]
.sym 66530 VexRiscv._zz_41_[1]
.sym 66533 VexRiscv._zz_170_[1]
.sym 66537 VexRiscv._zz_36_[1]
.sym 66538 VexRiscv._zz_41_[14]
.sym 66539 VexRiscv._zz_170_[2]
.sym 66541 $abc$38833$n4183_1
.sym 66545 $abc$38833$n3624_1
.sym 66548 $abc$38833$n6362_1
.sym 66551 VexRiscv._zz_151_[1]
.sym 66553 $abc$38833$n149
.sym 66555 VexRiscv._zz_41_[29]
.sym 66561 VexRiscv._zz_41_[29]
.sym 66568 VexRiscv._zz_170_[2]
.sym 66573 VexRiscv._zz_36_[1]
.sym 66578 $abc$38833$n6362_1
.sym 66579 $abc$38833$n3624_1
.sym 66580 $abc$38833$n4183_1
.sym 66583 VexRiscv._zz_41_[1]
.sym 66589 VexRiscv._zz_170_[1]
.sym 66590 VexRiscv._zz_151_[1]
.sym 66591 VexRiscv._zz_170_[0]
.sym 66592 $abc$38833$n4183_1
.sym 66596 VexRiscv._zz_41_[14]
.sym 66602 VexRiscv._zz_41_[27]
.sym 66605 $abc$38833$n149
.sym 66606 por_clk
.sym 66608 basesoc_uart_phy_tx_reg[7]
.sym 66609 $abc$38833$n4186_1
.sym 66610 $abc$38833$n4179_1
.sym 66611 basesoc_uart_phy_tx_reg[6]
.sym 66612 basesoc_uart_phy_tx_reg[5]
.sym 66613 basesoc_uart_phy_tx_reg[4]
.sym 66614 $abc$38833$n4173_1
.sym 66615 $abc$38833$n4174_1
.sym 66620 basesoc_vexriscv_ibus_adr[0]
.sym 66621 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66623 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 66625 VexRiscv._zz_194_[22]
.sym 66626 VexRiscv._zz_321_[0]
.sym 66627 $abc$38833$n4280_1
.sym 66628 $abc$38833$n5932_1
.sym 66629 VexRiscv._zz_170_[1]
.sym 66630 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 66631 basesoc_adr[1]
.sym 66632 VexRiscv.CsrPlugin_mip_MEIP
.sym 66633 VexRiscv.CsrPlugin_mepc[0]
.sym 66634 basesoc_uart_phy_sink_payload_data[6]
.sym 66635 VexRiscv._zz_36_[1]
.sym 66636 $abc$38833$n5565_1
.sym 66637 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 66638 VexRiscv._zz_198_
.sym 66639 basesoc_ctrl_storage[22]
.sym 66640 $abc$38833$n5825_1
.sym 66641 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 66642 $abc$38833$n3844
.sym 66643 $abc$38833$n2302
.sym 66649 $abc$38833$n3844
.sym 66651 $abc$38833$n2385
.sym 66655 $abc$38833$n4185_1
.sym 66658 $abc$38833$n4178_1
.sym 66661 basesoc_vexriscv_ibus_adr[1]
.sym 66666 $abc$38833$n4186_1
.sym 66667 basesoc_vexriscv_ibus_adr[2]
.sym 66668 $abc$38833$n4181_1
.sym 66669 $abc$38833$n4184_1
.sym 66671 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 66672 $abc$38833$n3028
.sym 66673 VexRiscv.CsrPlugin_mtval[1]
.sym 66674 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 66675 $PACKER_VCC_NET
.sym 66676 $abc$38833$n4181_1
.sym 66678 basesoc_vexriscv_ibus_adr[0]
.sym 66679 $abc$38833$n4173_1
.sym 66681 $nextpnr_ICESTORM_LC_9$O
.sym 66684 basesoc_vexriscv_ibus_adr[0]
.sym 66687 $auto$alumacc.cc:474:replace_alu$3884.C[2]
.sym 66690 basesoc_vexriscv_ibus_adr[1]
.sym 66694 basesoc_vexriscv_ibus_adr[2]
.sym 66697 $auto$alumacc.cc:474:replace_alu$3884.C[2]
.sym 66701 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 66702 $abc$38833$n4173_1
.sym 66703 $abc$38833$n4181_1
.sym 66706 $abc$38833$n4185_1
.sym 66707 $abc$38833$n4186_1
.sym 66708 $abc$38833$n4178_1
.sym 66709 VexRiscv.CsrPlugin_mtval[1]
.sym 66712 $PACKER_VCC_NET
.sym 66715 basesoc_vexriscv_ibus_adr[0]
.sym 66718 $abc$38833$n3844
.sym 66719 $abc$38833$n3028
.sym 66724 $abc$38833$n4181_1
.sym 66725 $abc$38833$n4184_1
.sym 66727 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 66728 $abc$38833$n2385
.sym 66729 por_clk
.sym 66730 VexRiscv.reset_$glb_sr
.sym 66733 $abc$38833$n5831
.sym 66734 $abc$38833$n5834
.sym 66735 $abc$38833$n5837
.sym 66736 basesoc_uart_phy_rx
.sym 66737 VexRiscv.CsrPlugin_mip_MEIP
.sym 66738 $abc$38833$n4642
.sym 66743 $abc$38833$n2127
.sym 66745 $abc$38833$n6049_1
.sym 66748 basesoc_uart_phy_sink_payload_data[7]
.sym 66749 basesoc_ctrl_reset_reset_r
.sym 66750 VexRiscv._zz_194_[5]
.sym 66752 $abc$38833$n5849_1
.sym 66753 $abc$38833$n2129
.sym 66754 basesoc_adr[2]
.sym 66755 basesoc_uart_rx_fifo_wrport_we
.sym 66757 $PACKER_VCC_NET
.sym 66758 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 66760 basesoc_adr[0]
.sym 66761 $PACKER_VCC_NET
.sym 66762 basesoc_vexriscv_ibus_adr[0]
.sym 66763 $abc$38833$n5
.sym 66765 VexRiscv._zz_199_[17]
.sym 66766 basesoc_adr[0]
.sym 66772 VexRiscv._zz_199_[17]
.sym 66774 basesoc_uart_rx_fifo_level0[0]
.sym 66775 $abc$38833$n5835
.sym 66779 $PACKER_VCC_NET
.sym 66781 basesoc_uart_rx_fifo_wrport_we
.sym 66782 $abc$38833$n5832
.sym 66783 $PACKER_VCC_NET
.sym 66784 $abc$38833$n5838
.sym 66790 $abc$38833$n5831
.sym 66791 $abc$38833$n5834
.sym 66792 $abc$38833$n5837
.sym 66795 $abc$38833$n5829
.sym 66798 VexRiscv._zz_198_
.sym 66799 $abc$38833$n2287
.sym 66800 $abc$38833$n5828
.sym 66803 VexRiscv._zz_199_[21]
.sym 66807 VexRiscv._zz_199_[17]
.sym 66808 VexRiscv._zz_198_
.sym 66812 basesoc_uart_rx_fifo_wrport_we
.sym 66813 $abc$38833$n5832
.sym 66814 $abc$38833$n5831
.sym 66818 $abc$38833$n5829
.sym 66819 basesoc_uart_rx_fifo_wrport_we
.sym 66820 $abc$38833$n5828
.sym 66824 $abc$38833$n5837
.sym 66825 $abc$38833$n5838
.sym 66826 basesoc_uart_rx_fifo_wrport_we
.sym 66829 basesoc_uart_rx_fifo_level0[0]
.sym 66831 $PACKER_VCC_NET
.sym 66835 $abc$38833$n5835
.sym 66837 $abc$38833$n5834
.sym 66838 basesoc_uart_rx_fifo_wrport_we
.sym 66841 VexRiscv._zz_199_[21]
.sym 66842 VexRiscv._zz_198_
.sym 66847 $PACKER_VCC_NET
.sym 66850 basesoc_uart_rx_fifo_level0[0]
.sym 66851 $abc$38833$n2287
.sym 66852 por_clk
.sym 66853 sys_rst_$glb_sr
.sym 66854 $abc$38833$n2334
.sym 66855 $abc$38833$n2287
.sym 66856 $abc$38833$n5
.sym 66857 $abc$38833$n5108_1
.sym 66858 $abc$38833$n4646
.sym 66859 $abc$38833$n2302
.sym 66860 basesoc_timer0_value[1]
.sym 66861 $abc$38833$n5067
.sym 66865 basesoc_uart_rx_fifo_do_read
.sym 66867 VexRiscv._zz_199_[22]
.sym 66868 basesoc_uart_rx_fifo_level0[1]
.sym 66869 VexRiscv._zz_35_[12]
.sym 66870 reset_delay[9]
.sym 66871 $PACKER_GND_NET
.sym 66872 sys_rst
.sym 66873 $abc$38833$n6001_1
.sym 66874 $abc$38833$n2131
.sym 66875 $abc$38833$n3336
.sym 66876 $abc$38833$n3337_1
.sym 66877 VexRiscv._zz_321_[0]
.sym 66879 VexRiscv.externalInterruptArray_regNext[1]
.sym 66881 $abc$38833$n3448_1
.sym 66882 basesoc_dat_w[2]
.sym 66883 VexRiscv.externalInterruptArray_regNext[1]
.sym 66884 basesoc_uart_phy_rx
.sym 66885 $abc$38833$n2287
.sym 66886 basesoc_timer0_load_storage[1]
.sym 66887 basesoc_dat_w[5]
.sym 66888 $abc$38833$n2131
.sym 66889 $abc$38833$n2287
.sym 66895 sys_rst
.sym 66896 basesoc_uart_rx_fifo_level0[2]
.sym 66897 basesoc_uart_rx_fifo_level0[0]
.sym 66900 basesoc_uart_rx_fifo_level0[3]
.sym 66903 basesoc_uart_rx_fifo_wrport_we
.sym 66905 basesoc_uart_rx_fifo_do_read
.sym 66906 basesoc_uart_rx_fifo_level0[4]
.sym 66908 basesoc_uart_rx_fifo_consume[1]
.sym 66910 basesoc_uart_rx_fifo_level0[1]
.sym 66913 $abc$38833$n2302
.sym 66927 $nextpnr_ICESTORM_LC_8$O
.sym 66930 basesoc_uart_rx_fifo_level0[0]
.sym 66933 $auto$alumacc.cc:474:replace_alu$3860.C[2]
.sym 66935 basesoc_uart_rx_fifo_level0[1]
.sym 66939 $auto$alumacc.cc:474:replace_alu$3860.C[3]
.sym 66941 basesoc_uart_rx_fifo_level0[2]
.sym 66943 $auto$alumacc.cc:474:replace_alu$3860.C[2]
.sym 66945 $auto$alumacc.cc:474:replace_alu$3860.C[4]
.sym 66948 basesoc_uart_rx_fifo_level0[3]
.sym 66949 $auto$alumacc.cc:474:replace_alu$3860.C[3]
.sym 66952 basesoc_uart_rx_fifo_level0[4]
.sym 66955 $auto$alumacc.cc:474:replace_alu$3860.C[4]
.sym 66959 basesoc_uart_rx_fifo_consume[1]
.sym 66964 sys_rst
.sym 66965 basesoc_uart_rx_fifo_wrport_we
.sym 66966 basesoc_uart_rx_fifo_level0[0]
.sym 66967 basesoc_uart_rx_fifo_do_read
.sym 66970 basesoc_uart_rx_fifo_level0[3]
.sym 66971 basesoc_uart_rx_fifo_level0[1]
.sym 66972 basesoc_uart_rx_fifo_level0[2]
.sym 66973 basesoc_uart_rx_fifo_level0[0]
.sym 66974 $abc$38833$n2302
.sym 66975 por_clk
.sym 66976 sys_rst_$glb_sr
.sym 66977 $abc$38833$n5120
.sym 66978 $abc$38833$n5016_1
.sym 66979 $abc$38833$n2278
.sym 66980 basesoc_timer0_value_status[16]
.sym 66981 basesoc_timer0_value_status[28]
.sym 66982 $abc$38833$n5017
.sym 66983 $abc$38833$n2304
.sym 66984 basesoc_timer0_value_status[4]
.sym 66989 basesoc_dat_w[1]
.sym 66990 basesoc_timer0_value[1]
.sym 66991 basesoc_uart_rx_fifo_consume[1]
.sym 66993 $abc$38833$n3497
.sym 66994 VexRiscv._zz_194_[23]
.sym 66995 basesoc_uart_phy_storage[28]
.sym 66997 basesoc_timer0_value[0]
.sym 66998 VexRiscv._zz_199_[31]
.sym 67000 $abc$38833$n5
.sym 67001 $abc$38833$n2465
.sym 67002 $abc$38833$n3497
.sym 67003 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 67004 basesoc_uart_phy_storage[29]
.sym 67005 VexRiscv._zz_47_[0]
.sym 67006 basesoc_uart_phy_storage[29]
.sym 67007 sys_rst
.sym 67008 VexRiscv._zz_41_[0]
.sym 67009 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 67010 basesoc_uart_phy_storage[26]
.sym 67011 $abc$38833$n2399
.sym 67012 $abc$38833$n2176
.sym 67019 basesoc_adr[1]
.sym 67020 basesoc_uart_phy_storage[19]
.sym 67023 basesoc_uart_rx_fifo_readable
.sym 67024 basesoc_uart_rx_fifo_level0[4]
.sym 67025 $abc$38833$n3540
.sym 67026 $abc$38833$n3497
.sym 67027 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 67028 $abc$38833$n4902_1
.sym 67030 basesoc_adr[0]
.sym 67031 basesoc_uart_rx_fifo_readable
.sym 67032 basesoc_timer0_en_storage
.sym 67034 $abc$38833$n5120
.sym 67035 $abc$38833$n3528
.sym 67036 basesoc_adr[2]
.sym 67038 basesoc_uart_phy_storage[3]
.sym 67040 $abc$38833$n4901_1
.sym 67041 basesoc_uart_eventmanager_storage[1]
.sym 67044 basesoc_timer0_load_storage[7]
.sym 67047 $abc$38833$n5587
.sym 67049 basesoc_uart_phy_source_valid
.sym 67051 basesoc_uart_rx_fifo_level0[4]
.sym 67052 $abc$38833$n3540
.sym 67053 basesoc_uart_phy_source_valid
.sym 67057 $abc$38833$n4902_1
.sym 67059 $abc$38833$n3497
.sym 67060 $abc$38833$n4901_1
.sym 67063 basesoc_uart_rx_fifo_readable
.sym 67064 $abc$38833$n3540
.sym 67065 basesoc_uart_rx_fifo_level0[4]
.sym 67066 $abc$38833$n3528
.sym 67069 basesoc_uart_eventmanager_storage[1]
.sym 67070 basesoc_adr[2]
.sym 67071 basesoc_adr[1]
.sym 67072 basesoc_uart_rx_fifo_readable
.sym 67075 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 67076 basesoc_adr[1]
.sym 67077 basesoc_adr[2]
.sym 67078 basesoc_uart_rx_fifo_readable
.sym 67081 basesoc_timer0_load_storage[7]
.sym 67083 basesoc_timer0_en_storage
.sym 67084 $abc$38833$n5120
.sym 67087 basesoc_uart_phy_storage[3]
.sym 67088 basesoc_adr[1]
.sym 67089 basesoc_uart_phy_storage[19]
.sym 67090 basesoc_adr[0]
.sym 67094 $abc$38833$n5587
.sym 67098 por_clk
.sym 67099 sys_rst_$glb_sr
.sym 67100 $abc$38833$n2209
.sym 67101 basesoc_ctrl_storage[22]
.sym 67102 $abc$38833$n5062_1
.sym 67103 $abc$38833$n5037
.sym 67104 basesoc_ctrl_storage[16]
.sym 67105 $abc$38833$n5587
.sym 67106 $abc$38833$n5031
.sym 67107 $abc$38833$n4936_1
.sym 67108 $abc$38833$n3463
.sym 67112 basesoc_uart_rx_fifo_wrport_we
.sym 67114 basesoc_timer0_value[7]
.sym 67115 basesoc_timer0_reload_storage[3]
.sym 67116 basesoc_uart_phy_storage[19]
.sym 67118 basesoc_uart_rx_fifo_do_read
.sym 67119 basesoc_uart_rx_fifo_readable
.sym 67120 $abc$38833$n6313
.sym 67121 $abc$38833$n3550_1
.sym 67123 basesoc_timer0_value[28]
.sym 67124 VexRiscv._zz_188_
.sym 67125 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 67126 basesoc_uart_phy_sink_payload_data[6]
.sym 67127 $abc$38833$n3563_1
.sym 67128 $abc$38833$n66
.sym 67129 VexRiscv.CsrPlugin_mepc[0]
.sym 67131 basesoc_timer0_reload_storage[0]
.sym 67132 $abc$38833$n2304
.sym 67133 basesoc_ctrl_storage[13]
.sym 67134 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 67135 basesoc_ctrl_storage[22]
.sym 67143 $abc$38833$n2304
.sym 67150 basesoc_dat_w[4]
.sym 67151 basesoc_ctrl_reset_reset_r
.sym 67154 basesoc_dat_w[2]
.sym 67157 basesoc_dat_w[5]
.sym 67165 basesoc_dat_w[6]
.sym 67166 basesoc_dat_w[3]
.sym 67171 basesoc_dat_w[1]
.sym 67176 basesoc_dat_w[5]
.sym 67181 basesoc_dat_w[3]
.sym 67186 basesoc_dat_w[4]
.sym 67194 basesoc_ctrl_reset_reset_r
.sym 67201 basesoc_dat_w[1]
.sym 67205 basesoc_dat_w[2]
.sym 67213 basesoc_dat_w[6]
.sym 67220 $abc$38833$n2304
.sym 67221 por_clk
.sym 67222 sys_rst_$glb_sr
.sym 67223 VexRiscv._zz_200_[0]
.sym 67224 $abc$38833$n2162
.sym 67225 $abc$38833$n4899_1
.sym 67226 $abc$38833$n4946_1
.sym 67227 $abc$38833$n4908
.sym 67228 $abc$38833$n4957
.sym 67235 basesoc_timer0_load_storage[5]
.sym 67236 $abc$38833$n5031
.sym 67237 basesoc_uart_phy_rx_reg[6]
.sym 67238 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 67239 basesoc_timer0_reload_storage[8]
.sym 67240 $abc$38833$n2447
.sym 67241 basesoc_ctrl_storage[7]
.sym 67242 $abc$38833$n2209
.sym 67243 basesoc_timer0_value_status[26]
.sym 67244 basesoc_ctrl_reset_reset_r
.sym 67245 $abc$38833$n3472
.sym 67246 basesoc_timer0_value_status[8]
.sym 67247 VexRiscv._zz_163_[20]
.sym 67248 basesoc_adr[0]
.sym 67249 $abc$38833$n2274
.sym 67250 VexRiscv.lastStagePc[14]
.sym 67251 basesoc_uart_eventmanager_pending_w[1]
.sym 67253 $PACKER_VCC_NET
.sym 67254 basesoc_adr[0]
.sym 67255 $abc$38833$n3465
.sym 67256 $abc$38833$n90
.sym 67257 VexRiscv.decode_to_execute_RS2[27]
.sym 67258 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 67264 basesoc_uart_phy_storage[15]
.sym 67266 basesoc_timer0_eventmanager_status_w
.sym 67267 basesoc_timer0_load_storage[0]
.sym 67268 basesoc_uart_phy_tx_busy
.sym 67269 basesoc_timer0_en_storage
.sym 67270 $abc$38833$n4913_1
.sym 67271 $PACKER_VCC_NET
.sym 67272 $abc$38833$n3497
.sym 67274 $abc$38833$n5667
.sym 67275 $abc$38833$n5106
.sym 67276 basesoc_timer0_reload_storage[0]
.sym 67278 basesoc_adr[0]
.sym 67282 $abc$38833$n5965
.sym 67284 $abc$38833$n5967
.sym 67286 basesoc_timer0_value[0]
.sym 67289 $abc$38833$n4914_1
.sym 67292 basesoc_uart_phy_storage[31]
.sym 67293 basesoc_adr[1]
.sym 67294 $abc$38833$n5969
.sym 67297 $abc$38833$n5965
.sym 67299 basesoc_uart_phy_tx_busy
.sym 67303 basesoc_adr[0]
.sym 67304 basesoc_uart_phy_storage[15]
.sym 67305 basesoc_uart_phy_storage[31]
.sym 67306 basesoc_adr[1]
.sym 67309 basesoc_timer0_value[0]
.sym 67310 $PACKER_VCC_NET
.sym 67315 basesoc_timer0_reload_storage[0]
.sym 67316 basesoc_timer0_eventmanager_status_w
.sym 67317 $abc$38833$n5667
.sym 67321 basesoc_uart_phy_tx_busy
.sym 67323 $abc$38833$n5967
.sym 67327 $abc$38833$n5969
.sym 67328 basesoc_uart_phy_tx_busy
.sym 67333 $abc$38833$n5106
.sym 67334 basesoc_timer0_en_storage
.sym 67336 basesoc_timer0_load_storage[0]
.sym 67340 $abc$38833$n4914_1
.sym 67341 $abc$38833$n3497
.sym 67342 $abc$38833$n4913_1
.sym 67344 por_clk
.sym 67345 sys_rst_$glb_sr
.sym 67346 VexRiscv._zz_163_[25]
.sym 67347 VexRiscv._zz_163_[11]
.sym 67349 VexRiscv._zz_162_[3]
.sym 67351 VexRiscv._zz_163_[15]
.sym 67352 VexRiscv._zz_163_[20]
.sym 67353 VexRiscv._zz_163_[9]
.sym 67358 basesoc_ctrl_storage[31]
.sym 67360 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 67362 basesoc_timer0_eventmanager_status_w
.sym 67363 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 67364 basesoc_timer0_reload_storage[0]
.sym 67365 $abc$38833$n6433_1
.sym 67367 $abc$38833$n2162
.sym 67368 basesoc_uart_phy_storage[26]
.sym 67369 basesoc_timer0_reload_storage[9]
.sym 67370 $abc$38833$n2239
.sym 67371 $abc$38833$n88
.sym 67373 $abc$38833$n3448_1
.sym 67374 basesoc_uart_eventmanager_pending_w[0]
.sym 67375 VexRiscv.externalInterruptArray_regNext[1]
.sym 67378 basesoc_uart_phy_storage[31]
.sym 67379 basesoc_timer0_value[0]
.sym 67381 VexRiscv._zz_163_[11]
.sym 67391 $abc$38833$n6310
.sym 67392 $abc$38833$n6309_1
.sym 67393 basesoc_adr[0]
.sym 67395 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 67398 $abc$38833$n7877
.sym 67400 basesoc_uart_eventmanager_pending_w[0]
.sym 67401 basesoc_uart_eventmanager_storage[0]
.sym 67404 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 67406 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 67408 basesoc_adr[2]
.sym 67412 basesoc_adr[2]
.sym 67413 basesoc_uart_eventmanager_status_w[0]
.sym 67414 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 67418 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 67422 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 67428 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 67432 $abc$38833$n6310
.sym 67433 basesoc_uart_eventmanager_status_w[0]
.sym 67434 basesoc_adr[2]
.sym 67435 $abc$38833$n6309_1
.sym 67444 basesoc_uart_eventmanager_pending_w[0]
.sym 67445 basesoc_uart_eventmanager_storage[0]
.sym 67446 basesoc_adr[0]
.sym 67447 basesoc_adr[2]
.sym 67451 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 67459 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 67464 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 67466 $abc$38833$n7877
.sym 67467 por_clk
.sym 67469 basesoc_uart_tx_fifo_wrport_we
.sym 67470 $abc$38833$n3586_1
.sym 67471 $abc$38833$n3523
.sym 67472 $abc$38833$n5857
.sym 67473 basesoc_uart_phy_rx_bitcount[0]
.sym 67474 $abc$38833$n2325
.sym 67475 $abc$38833$n2239
.sym 67476 $abc$38833$n4339_1
.sym 67481 $abc$38833$n6320_1
.sym 67482 basesoc_timer0_value[0]
.sym 67483 $abc$38833$n2158
.sym 67484 VexRiscv._zz_162_[3]
.sym 67485 basesoc_dat_w[1]
.sym 67487 $abc$38833$n4958_1
.sym 67488 basesoc_timer0_load_storage[26]
.sym 67490 $abc$38833$n2158
.sym 67491 $abc$38833$n2160
.sym 67492 VexRiscv._zz_79_[15]
.sym 67493 VexRiscv._zz_47_[1]
.sym 67495 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 67496 $abc$38833$n2176
.sym 67498 basesoc_uart_phy_storage[29]
.sym 67499 VexRiscv._zz_79_[9]
.sym 67501 $abc$38833$n2465
.sym 67502 basesoc_uart_tx_fifo_wrport_we
.sym 67503 basesoc_uart_phy_storage[29]
.sym 67521 $abc$38833$n2274
.sym 67527 $abc$38833$n3586_1
.sym 67528 $abc$38833$n3523
.sym 67530 sys_rst
.sym 67531 $abc$38833$n2325
.sym 67535 $abc$38833$n3528
.sym 67538 basesoc_uart_rx_fifo_do_read
.sym 67539 basesoc_dat_w[1]
.sym 67546 basesoc_uart_rx_fifo_do_read
.sym 67550 basesoc_dat_w[1]
.sym 67552 $abc$38833$n3523
.sym 67556 $abc$38833$n2325
.sym 67558 $abc$38833$n3586_1
.sym 67579 $abc$38833$n3528
.sym 67581 sys_rst
.sym 67582 basesoc_uart_rx_fifo_do_read
.sym 67589 $abc$38833$n2274
.sym 67590 por_clk
.sym 67591 sys_rst_$glb_sr
.sym 67594 VexRiscv.externalInterruptArray_regNext[1]
.sym 67597 regs0
.sym 67598 VexRiscv.CsrPlugin_mepc[0]
.sym 67605 basesoc_uart_eventmanager_status_w[0]
.sym 67606 $abc$38833$n3550_1
.sym 67609 $abc$38833$n64
.sym 67610 basesoc_timer0_value[28]
.sym 67611 $abc$38833$n3587_1
.sym 67612 basesoc_uart_phy_rx_busy
.sym 67614 basesoc_timer0_value_status[27]
.sym 67616 $abc$38833$n2237
.sym 67617 $abc$38833$n2326
.sym 67618 basesoc_uart_phy_sink_payload_data[6]
.sym 67619 $PACKER_VCC_NET
.sym 67621 VexRiscv.CsrPlugin_mepc[0]
.sym 67623 $abc$38833$n2237
.sym 67624 $abc$38833$n2233
.sym 67633 basesoc_uart_rx_fifo_readable
.sym 67635 $abc$38833$n2233
.sym 67638 basesoc_uart_rx_old_trigger
.sym 67639 basesoc_ctrl_reset_reset_r
.sym 67642 $abc$38833$n3528
.sym 67643 $abc$38833$n3523
.sym 67645 sys_rst
.sym 67648 $abc$38833$n2232
.sym 67655 $abc$38833$n2236
.sym 67666 basesoc_ctrl_reset_reset_r
.sym 67667 $abc$38833$n3523
.sym 67668 $abc$38833$n2232
.sym 67669 sys_rst
.sym 67678 $abc$38833$n2232
.sym 67690 $abc$38833$n3528
.sym 67691 sys_rst
.sym 67692 $abc$38833$n2236
.sym 67703 basesoc_uart_rx_old_trigger
.sym 67704 basesoc_uart_rx_fifo_readable
.sym 67712 $abc$38833$n2233
.sym 67713 por_clk
.sym 67714 sys_rst_$glb_sr
.sym 67718 basesoc_ctrl_storage[15]
.sym 67721 basesoc_ctrl_storage[11]
.sym 67730 basesoc_uart_phy_rx_bitcount[3]
.sym 67738 basesoc_uart_phy_rx_bitcount[2]
.sym 67740 basesoc_uart_tx_fifo_wrport_we
.sym 67743 basesoc_uart_eventmanager_pending_w[1]
.sym 67770 $abc$38833$n2236
.sym 67783 $abc$38833$n2237
.sym 67828 $abc$38833$n2236
.sym 67835 $abc$38833$n2237
.sym 67836 por_clk
.sym 67837 sys_rst_$glb_sr
.sym 67840 basesoc_uart_tx_fifo_produce[2]
.sym 67841 basesoc_uart_tx_fifo_produce[3]
.sym 67844 $abc$38833$n2266
.sym 67845 $abc$38833$n2247
.sym 67851 basesoc_ctrl_storage[11]
.sym 67870 $abc$38833$n88
.sym 67881 $abc$38833$n2158
.sym 67893 $abc$38833$n5
.sym 67913 $abc$38833$n5
.sym 67958 $abc$38833$n2158
.sym 67959 por_clk
.sym 67974 $abc$38833$n2247
.sym 67975 basesoc_uart_tx_fifo_produce[1]
.sym 67976 basesoc_uart_tx_fifo_produce[0]
.sym 68063 spiflash_bus_dat_r[29]
.sym 68084 $abc$38833$n2465
.sym 68108 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 68121 $abc$38833$n7877
.sym 68127 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 68163 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 68166 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 68182 $abc$38833$n7877
.sym 68183 por_clk
.sym 68190 spiflash_bus_dat_r[15]
.sym 68192 spiflash_bus_dat_r[21]
.sym 68193 spiflash_bus_dat_r[20]
.sym 68194 spiflash_bus_dat_r[8]
.sym 68195 spiflash_bus_dat_r[23]
.sym 68196 spiflash_bus_dat_r[14]
.sym 68199 VexRiscv._zz_188_
.sym 68201 $abc$38833$n147
.sym 68203 $abc$38833$n6144_1
.sym 68205 $abc$38833$n6148_1
.sym 68206 $abc$38833$n5297
.sym 68208 spiflash_bus_dat_r[16]
.sym 68221 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 68224 $abc$38833$n2349
.sym 68230 $abc$38833$n2351
.sym 68242 array_muxed0[3]
.sym 68244 VexRiscv._zz_170_[0]
.sym 68248 $abc$38833$n2351
.sym 68251 spiflash_bus_dat_r[14]
.sym 68255 spiflash_bus_dat_r[15]
.sym 68270 VexRiscv.lastStagePc[21]
.sym 68271 VexRiscv.lastStagePc[23]
.sym 68273 $abc$38833$n4366_1
.sym 68275 VexRiscv.CsrPlugin_mepc[23]
.sym 68278 $abc$38833$n2349
.sym 68281 $abc$38833$n3612_1
.sym 68283 $abc$38833$n2479
.sym 68284 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 68285 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 68286 $abc$38833$n4382
.sym 68290 $abc$38833$n4340
.sym 68291 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 68292 VexRiscv.CsrPlugin_mepc[21]
.sym 68297 $abc$38833$n4386
.sym 68306 $abc$38833$n4386
.sym 68307 $abc$38833$n4340
.sym 68308 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 68312 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 68313 $abc$38833$n4382
.sym 68314 $abc$38833$n4340
.sym 68317 $abc$38833$n4340
.sym 68319 $abc$38833$n4366_1
.sym 68320 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 68323 VexRiscv.lastStagePc[21]
.sym 68324 $abc$38833$n2479
.sym 68326 VexRiscv.CsrPlugin_mepc[21]
.sym 68335 $abc$38833$n3612_1
.sym 68338 $abc$38833$n2349
.sym 68341 $abc$38833$n2479
.sym 68343 VexRiscv.lastStagePc[23]
.sym 68344 VexRiscv.CsrPlugin_mepc[23]
.sym 68346 por_clk
.sym 68349 $abc$38833$n4374
.sym 68350 $abc$38833$n4388
.sym 68354 VexRiscv.CsrPlugin_mepc[17]
.sym 68355 VexRiscv.CsrPlugin_mepc[24]
.sym 68358 VexRiscv._zz_41_[17]
.sym 68359 VexRiscv._zz_36_[3]
.sym 68362 spiflash_bus_dat_r[19]
.sym 68363 spiflash_miso1
.sym 68364 VexRiscv.CsrPlugin_mepc[23]
.sym 68365 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 68366 array_muxed0[12]
.sym 68369 spiflash_bus_dat_r[15]
.sym 68373 VexRiscv._zz_151_[24]
.sym 68374 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 68377 array_muxed0[6]
.sym 68379 VexRiscv.CsrPlugin_hadException
.sym 68381 $abc$38833$n3916_1
.sym 68389 $abc$38833$n4234_1
.sym 68392 VexRiscv.CsrPlugin_mepc[13]
.sym 68393 $abc$38833$n4235_1
.sym 68396 VexRiscv.CsrPlugin_mtval[13]
.sym 68397 $abc$38833$n4191_1
.sym 68398 $abc$38833$n4269_1
.sym 68400 $abc$38833$n4191_1
.sym 68402 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 68403 $abc$38833$n4248_1
.sym 68404 VexRiscv._zz_200_[17]
.sym 68405 $abc$38833$n4175_1
.sym 68408 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 68411 $abc$38833$n4178_1
.sym 68412 VexRiscv.CsrPlugin_mepc[24]
.sym 68413 $abc$38833$n4175_1
.sym 68414 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 68416 $abc$38833$n2399
.sym 68417 VexRiscv._zz_200_[13]
.sym 68419 VexRiscv._zz_200_[24]
.sym 68420 VexRiscv.CsrPlugin_mtval[24]
.sym 68422 $abc$38833$n4235_1
.sym 68423 VexRiscv.CsrPlugin_mepc[13]
.sym 68424 $abc$38833$n4175_1
.sym 68425 VexRiscv._zz_200_[13]
.sym 68428 VexRiscv.CsrPlugin_mepc[24]
.sym 68429 VexRiscv.CsrPlugin_mtval[24]
.sym 68430 $abc$38833$n4175_1
.sym 68431 $abc$38833$n4178_1
.sym 68434 $abc$38833$n4234_1
.sym 68436 $abc$38833$n4178_1
.sym 68437 VexRiscv.CsrPlugin_mtval[13]
.sym 68441 $abc$38833$n4269_1
.sym 68442 VexRiscv._zz_200_[24]
.sym 68443 $abc$38833$n4191_1
.sym 68446 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 68452 $abc$38833$n4248_1
.sym 68453 VexRiscv._zz_200_[17]
.sym 68454 $abc$38833$n4191_1
.sym 68458 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 68466 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 68468 $abc$38833$n2399
.sym 68469 por_clk
.sym 68470 VexRiscv.reset_$glb_sr
.sym 68471 VexRiscv.CsrPlugin_mtval[23]
.sym 68472 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 68474 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 68481 VexRiscv._zz_151_[13]
.sym 68482 $abc$38833$n3425_1
.sym 68483 $abc$38833$n4191_1
.sym 68484 array_muxed0[8]
.sym 68488 VexRiscv.lastStagePc[24]
.sym 68489 $abc$38833$n4233_1
.sym 68491 array_muxed0[7]
.sym 68492 VexRiscv.lastStagePc[17]
.sym 68493 array_muxed1[30]
.sym 68497 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 68503 VexRiscv._zz_287_[1]
.sym 68504 VexRiscv._zz_41_[24]
.sym 68505 VexRiscv.CsrPlugin_mepc[24]
.sym 68506 basesoc_vexriscv_dbus_adr[5]
.sym 68512 $abc$38833$n2479
.sym 68514 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 68517 $abc$38833$n4324_1
.sym 68518 $abc$38833$n4329_1
.sym 68520 VexRiscv._zz_170_[0]
.sym 68521 VexRiscv._zz_170_[1]
.sym 68522 $abc$38833$n4233_1
.sym 68523 $abc$38833$n4323_1
.sym 68524 $abc$38833$n4327_1
.sym 68525 $abc$38833$n4324_1
.sym 68527 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 68530 VexRiscv.CsrPlugin_mie_MEIE
.sym 68532 VexRiscv._zz_334_
.sym 68533 VexRiscv._zz_337_
.sym 68534 VexRiscv._zz_151_[13]
.sym 68535 VexRiscv.CsrPlugin_mip_MEIP
.sym 68536 VexRiscv.CsrPlugin_mstatus_MIE
.sym 68537 VexRiscv._zz_335_
.sym 68538 $abc$38833$n3953
.sym 68545 VexRiscv._zz_335_
.sym 68547 $abc$38833$n4323_1
.sym 68548 $abc$38833$n4324_1
.sym 68551 VexRiscv.CsrPlugin_mip_MEIP
.sym 68554 VexRiscv.CsrPlugin_mie_MEIE
.sym 68557 $abc$38833$n4324_1
.sym 68558 VexRiscv._zz_337_
.sym 68559 $abc$38833$n4329_1
.sym 68560 $abc$38833$n3953
.sym 68563 $abc$38833$n3953
.sym 68564 $abc$38833$n2479
.sym 68565 VexRiscv.CsrPlugin_mstatus_MIE
.sym 68566 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 68569 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 68570 VexRiscv.CsrPlugin_mstatus_MIE
.sym 68571 $abc$38833$n2479
.sym 68575 VexRiscv._zz_170_[0]
.sym 68576 VexRiscv._zz_151_[13]
.sym 68577 $abc$38833$n4233_1
.sym 68578 VexRiscv._zz_170_[1]
.sym 68581 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 68583 $abc$38833$n2479
.sym 68587 $abc$38833$n4327_1
.sym 68588 VexRiscv._zz_334_
.sym 68589 $abc$38833$n3953
.sym 68590 $abc$38833$n4324_1
.sym 68592 por_clk
.sym 68593 VexRiscv.reset_$glb_sr
.sym 68595 $abc$38833$n4151_1
.sym 68596 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 68597 array_muxed0[5]
.sym 68598 $abc$38833$n3916_1
.sym 68599 $abc$38833$n6293_1
.sym 68601 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 68604 VexRiscv._zz_47_[1]
.sym 68611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 68613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68614 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 68617 VexRiscv._zz_170_[1]
.sym 68618 VexRiscv._zz_170_[0]
.sym 68619 $abc$38833$n3916_1
.sym 68621 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 68622 VexRiscv._zz_199_[13]
.sym 68626 VexRiscv._zz_32_[1]
.sym 68636 VexRiscv._zz_188_
.sym 68638 $abc$38833$n4136
.sym 68640 $abc$38833$n3623_1
.sym 68643 VexRiscv.CsrPlugin_mstatus_MIE
.sym 68645 VexRiscv.CsrPlugin_mip_MEIP
.sym 68648 $abc$38833$n3916_1
.sym 68649 VexRiscv._zz_32_[0]
.sym 68650 $abc$38833$n3953
.sym 68651 VexRiscv.CsrPlugin_mie_MSIE
.sym 68652 VexRiscv._zz_32_[1]
.sym 68653 VexRiscv._zz_335_
.sym 68655 VexRiscv._zz_286_[1]
.sym 68657 $abc$38833$n3950
.sym 68660 VexRiscv.CsrPlugin_mip_MSIP
.sym 68661 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 68662 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 68663 VexRiscv._zz_287_[1]
.sym 68664 $abc$38833$n213
.sym 68665 VexRiscv.CsrPlugin_mepc[24]
.sym 68666 VexRiscv._zz_199_[1]
.sym 68668 VexRiscv.CsrPlugin_mip_MSIP
.sym 68670 $abc$38833$n213
.sym 68674 $abc$38833$n3623_1
.sym 68677 VexRiscv._zz_335_
.sym 68681 VexRiscv.CsrPlugin_mip_MEIP
.sym 68682 $abc$38833$n213
.sym 68686 VexRiscv._zz_32_[1]
.sym 68687 VexRiscv._zz_286_[1]
.sym 68688 VexRiscv._zz_287_[1]
.sym 68692 VexRiscv._zz_286_[1]
.sym 68694 VexRiscv._zz_199_[1]
.sym 68695 VexRiscv._zz_32_[0]
.sym 68698 VexRiscv.CsrPlugin_mepc[24]
.sym 68699 $abc$38833$n3950
.sym 68700 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 68701 $abc$38833$n3953
.sym 68704 $abc$38833$n3916_1
.sym 68705 $abc$38833$n4136
.sym 68706 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 68710 VexRiscv._zz_188_
.sym 68711 VexRiscv.CsrPlugin_mie_MSIE
.sym 68712 VexRiscv.CsrPlugin_mstatus_MIE
.sym 68713 VexRiscv.CsrPlugin_mip_MSIP
.sym 68715 por_clk
.sym 68716 $abc$38833$n213
.sym 68717 $abc$38833$n4155_1
.sym 68718 $abc$38833$n4161_1
.sym 68719 $abc$38833$n4556
.sym 68720 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 68721 $abc$38833$n4540
.sym 68722 $abc$38833$n4554
.sym 68723 VexRiscv._zz_170_[0]
.sym 68724 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 68727 VexRiscv._zz_135_[21]
.sym 68728 VexRiscv._zz_129_[3]
.sym 68730 VexRiscv.execute_to_memory_BRANCH_DO
.sym 68731 VexRiscv._zz_41_[17]
.sym 68732 array_muxed0[5]
.sym 68734 $abc$38833$n2351
.sym 68736 VexRiscv._zz_170_[1]
.sym 68739 $abc$38833$n4247_1
.sym 68741 $abc$38833$n4169
.sym 68743 $abc$38833$n4172
.sym 68744 VexRiscv._zz_47_[0]
.sym 68745 $abc$38833$n3916_1
.sym 68746 VexRiscv._zz_170_[0]
.sym 68747 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 68748 VexRiscv._zz_41_[13]
.sym 68749 $abc$38833$n4157
.sym 68750 basesoc_vexriscv_ibus_adr[5]
.sym 68751 $abc$38833$n4160
.sym 68752 $abc$38833$n2465
.sym 68759 $abc$38833$n3440_1
.sym 68760 $abc$38833$n2468
.sym 68761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68762 $abc$38833$n4475
.sym 68763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68764 VexRiscv._zz_41_[13]
.sym 68765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68770 $abc$38833$n3916_1
.sym 68771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 68772 VexRiscv._zz_152_
.sym 68773 $abc$38833$n4476_1
.sym 68776 $abc$38833$n3441_1
.sym 68778 $abc$38833$n3427_1
.sym 68779 $abc$38833$n4488_1
.sym 68780 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 68781 $abc$38833$n4487
.sym 68782 VexRiscv._zz_199_[13]
.sym 68783 $abc$38833$n4161_1
.sym 68784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68786 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68792 VexRiscv._zz_199_[13]
.sym 68793 VexRiscv._zz_41_[13]
.sym 68794 $abc$38833$n3916_1
.sym 68797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68798 $abc$38833$n3427_1
.sym 68799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68800 $abc$38833$n3441_1
.sym 68804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68811 $abc$38833$n3440_1
.sym 68812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 68821 VexRiscv._zz_152_
.sym 68822 $abc$38833$n4161_1
.sym 68823 $abc$38833$n3916_1
.sym 68824 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 68828 $abc$38833$n4488_1
.sym 68830 $abc$38833$n4487
.sym 68834 $abc$38833$n4476_1
.sym 68836 $abc$38833$n4475
.sym 68837 $abc$38833$n2468
.sym 68838 por_clk
.sym 68841 $abc$38833$n4154
.sym 68842 $abc$38833$n4157
.sym 68843 $abc$38833$n4160
.sym 68844 $abc$38833$n4163
.sym 68845 $abc$38833$n4166
.sym 68846 $abc$38833$n4169
.sym 68847 $abc$38833$n4172
.sym 68852 VexRiscv.decode_to_execute_RS2[10]
.sym 68853 VexRiscv._zz_170_[0]
.sym 68855 VexRiscv.decode_to_execute_RS2[21]
.sym 68857 VexRiscv._zz_135_[24]
.sym 68859 VexRiscv._zz_170_[2]
.sym 68860 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68864 $abc$38833$n4556
.sym 68865 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 68866 $abc$38833$n4196
.sym 68867 VexRiscv._zz_129_[3]
.sym 68868 $abc$38833$n4340
.sym 68869 VexRiscv._zz_151_[24]
.sym 68870 $abc$38833$n2482
.sym 68871 VexRiscv.CsrPlugin_hadException
.sym 68872 VexRiscv._zz_170_[0]
.sym 68873 $abc$38833$n3916_1
.sym 68874 $abc$38833$n5814_1
.sym 68875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68883 $abc$38833$n3430_1
.sym 68885 $abc$38833$n3427_1
.sym 68886 $abc$38833$n3429_1
.sym 68888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 68892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68893 $abc$38833$n3432_1
.sym 68896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68900 $abc$38833$n3426_1
.sym 68903 $abc$38833$n3428_1
.sym 68905 $abc$38833$n3425_1
.sym 68906 $abc$38833$n3435_1
.sym 68907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68908 $abc$38833$n3426_1
.sym 68911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68916 $abc$38833$n3428_1
.sym 68917 $abc$38833$n3426_1
.sym 68921 $abc$38833$n3427_1
.sym 68922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68923 $abc$38833$n3435_1
.sym 68926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68929 $abc$38833$n3429_1
.sym 68933 $abc$38833$n3427_1
.sym 68934 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68939 $abc$38833$n3432_1
.sym 68940 $abc$38833$n3426_1
.sym 68941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68944 $abc$38833$n3425_1
.sym 68945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68946 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68947 $abc$38833$n3430_1
.sym 68950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68951 $abc$38833$n3429_1
.sym 68952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 68956 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68957 $abc$38833$n3427_1
.sym 68958 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68960 $abc$38833$n2420_$glb_ce
.sym 68961 por_clk
.sym 68963 $abc$38833$n4175
.sym 68964 $abc$38833$n4178
.sym 68965 $abc$38833$n4181
.sym 68966 $abc$38833$n4184
.sym 68967 $abc$38833$n4187
.sym 68968 $abc$38833$n4190
.sym 68969 $abc$38833$n4193
.sym 68970 $abc$38833$n4196
.sym 68974 VexRiscv._zz_286_[10]
.sym 68976 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 68978 $abc$38833$n4546
.sym 68979 VexRiscv._zz_47_[1]
.sym 68980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68984 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 68985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68986 array_muxed0[11]
.sym 68987 VexRiscv._zz_287_[1]
.sym 68988 VexRiscv._zz_41_[24]
.sym 68990 $abc$38833$n4190
.sym 68991 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 68992 VexRiscv._zz_37_[1]
.sym 68993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68994 VexRiscv._zz_135_[9]
.sym 68995 array_muxed0[13]
.sym 68996 $abc$38833$n6296_1
.sym 68997 VexRiscv._zz_199_[24]
.sym 68998 VexRiscv._zz_47_[0]
.sym 69004 VexRiscv._zz_199_[24]
.sym 69005 VexRiscv.CsrPlugin_mepc[28]
.sym 69006 VexRiscv.CsrPlugin_mtval[28]
.sym 69009 VexRiscv._zz_41_[17]
.sym 69010 VexRiscv._zz_41_[5]
.sym 69011 VexRiscv._zz_41_[22]
.sym 69012 VexRiscv._zz_199_[17]
.sym 69015 $abc$38833$n3950
.sym 69016 $abc$38833$n4178_1
.sym 69017 $abc$38833$n4175_1
.sym 69018 VexRiscv._zz_41_[24]
.sym 69022 $abc$38833$n3953
.sym 69023 VexRiscv._zz_36_[21]
.sym 69026 VexRiscv._zz_199_[22]
.sym 69027 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 69031 $abc$38833$n149
.sym 69032 VexRiscv._zz_36_[3]
.sym 69033 $abc$38833$n3916_1
.sym 69037 $abc$38833$n3916_1
.sym 69038 VexRiscv._zz_199_[17]
.sym 69040 VexRiscv._zz_41_[17]
.sym 69043 VexRiscv._zz_41_[24]
.sym 69044 VexRiscv._zz_199_[24]
.sym 69046 $abc$38833$n3916_1
.sym 69052 VexRiscv._zz_36_[3]
.sym 69055 VexRiscv._zz_41_[22]
.sym 69056 $abc$38833$n3916_1
.sym 69058 VexRiscv._zz_199_[22]
.sym 69061 $abc$38833$n3953
.sym 69062 VexRiscv.CsrPlugin_mepc[28]
.sym 69063 $abc$38833$n3950
.sym 69064 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 69070 VexRiscv._zz_41_[5]
.sym 69074 VexRiscv._zz_36_[21]
.sym 69079 $abc$38833$n4178_1
.sym 69080 VexRiscv.CsrPlugin_mtval[28]
.sym 69081 VexRiscv.CsrPlugin_mepc[28]
.sym 69082 $abc$38833$n4175_1
.sym 69083 $abc$38833$n149
.sym 69084 por_clk
.sym 69086 $abc$38833$n4199
.sym 69087 $abc$38833$n4202
.sym 69088 $abc$38833$n4205
.sym 69089 $abc$38833$n4208
.sym 69090 $abc$38833$n4211
.sym 69091 $abc$38833$n4214
.sym 69092 $abc$38833$n4217
.sym 69093 $abc$38833$n4220
.sym 69096 $abc$38833$n5847_1
.sym 69097 VexRiscv._zz_321_[30]
.sym 69099 VexRiscv.CsrPlugin_mepc[28]
.sym 69100 $abc$38833$n2479
.sym 69101 $abc$38833$n4564
.sym 69103 $abc$38833$n4562
.sym 69104 $abc$38833$n2452
.sym 69105 basesoc_vexriscv_ibus_adr[11]
.sym 69106 VexRiscv._zz_41_[5]
.sym 69108 $abc$38833$n3624_1
.sym 69111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 69112 $abc$38833$n149
.sym 69113 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 69114 VexRiscv._zz_41_[24]
.sym 69115 $abc$38833$n149
.sym 69116 VexRiscv._zz_41_[22]
.sym 69117 $abc$38833$n149
.sym 69118 VexRiscv.execute_arbitration_isStuckByOthers
.sym 69119 $abc$38833$n3916_1
.sym 69120 $abc$38833$n4588
.sym 69121 $abc$38833$n4281_1
.sym 69127 $abc$38833$n5580
.sym 69130 VexRiscv._zz_36_[21]
.sym 69131 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 69132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69136 $abc$38833$n3758
.sym 69139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 69140 $abc$38833$n3427_1
.sym 69143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 69146 $abc$38833$n5814_1
.sym 69149 $abc$38833$n149
.sym 69152 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 69153 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69162 $abc$38833$n149
.sym 69166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 69178 $abc$38833$n5814_1
.sym 69179 $abc$38833$n5580
.sym 69180 VexRiscv._zz_36_[21]
.sym 69184 $abc$38833$n3758
.sym 69186 $abc$38833$n3427_1
.sym 69187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69190 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 69198 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 69203 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 69206 $abc$38833$n2420_$glb_ce
.sym 69207 por_clk
.sym 69209 $abc$38833$n4223
.sym 69210 $abc$38833$n4226
.sym 69211 $abc$38833$n4229
.sym 69212 $abc$38833$n4232
.sym 69213 $abc$38833$n4235
.sym 69214 $abc$38833$n4238
.sym 69215 $abc$38833$n4241
.sym 69216 VexRiscv._zz_321_[31]
.sym 69217 $abc$38833$n4869
.sym 69220 VexRiscv._zz_151_[24]
.sym 69221 VexRiscv.CsrPlugin_hadException
.sym 69222 $abc$38833$n4566
.sym 69223 $abc$38833$n3768
.sym 69224 $abc$38833$n4580
.sym 69225 $abc$38833$n3624_1
.sym 69226 $abc$38833$n4578
.sym 69228 $abc$38833$n4199
.sym 69230 $abc$38833$n4574
.sym 69231 VexRiscv.decode_to_execute_IS_MUL
.sym 69232 VexRiscv._zz_199_[31]
.sym 69233 $abc$38833$n3916_1
.sym 69234 VexRiscv._zz_286_[10]
.sym 69235 VexRiscv._zz_151_[2]
.sym 69236 VexRiscv.decode_to_execute_RS2[21]
.sym 69237 VexRiscv._zz_47_[0]
.sym 69238 VexRiscv.decode_to_execute_IS_MUL
.sym 69239 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 69240 $abc$38833$n2465
.sym 69241 VexRiscv._zz_41_[13]
.sym 69242 $abc$38833$n4576
.sym 69243 VexRiscv._zz_199_[30]
.sym 69244 $abc$38833$n5560_1
.sym 69251 VexRiscv._zz_321_[29]
.sym 69253 VexRiscv._zz_321_[28]
.sym 69255 VexRiscv._zz_321_[27]
.sym 69256 VexRiscv._zz_321_[26]
.sym 69260 VexRiscv._zz_321_[30]
.sym 69262 $abc$38833$n4211
.sym 69263 $abc$38833$n4214
.sym 69267 $abc$38833$n4226
.sym 69268 $abc$38833$n4229
.sym 69269 $abc$38833$n4232
.sym 69273 VexRiscv._zz_321_[31]
.sym 69275 $abc$38833$n149
.sym 69276 VexRiscv._zz_321_[22]
.sym 69278 $abc$38833$n4235
.sym 69279 $abc$38833$n4238
.sym 69280 $abc$38833$n4241
.sym 69281 VexRiscv._zz_321_[21]
.sym 69283 VexRiscv._zz_321_[26]
.sym 69284 $abc$38833$n4226
.sym 69285 $abc$38833$n149
.sym 69290 $abc$38833$n149
.sym 69291 VexRiscv._zz_321_[30]
.sym 69292 $abc$38833$n4238
.sym 69296 VexRiscv._zz_321_[31]
.sym 69297 $abc$38833$n149
.sym 69298 $abc$38833$n4241
.sym 69301 VexRiscv._zz_321_[29]
.sym 69302 $abc$38833$n149
.sym 69303 $abc$38833$n4235
.sym 69307 VexRiscv._zz_321_[21]
.sym 69309 $abc$38833$n149
.sym 69310 $abc$38833$n4211
.sym 69313 VexRiscv._zz_321_[28]
.sym 69314 $abc$38833$n149
.sym 69315 $abc$38833$n4232
.sym 69319 $abc$38833$n4229
.sym 69321 $abc$38833$n149
.sym 69322 VexRiscv._zz_321_[27]
.sym 69325 VexRiscv._zz_321_[22]
.sym 69326 $abc$38833$n149
.sym 69328 $abc$38833$n4214
.sym 69329 $abc$38833$n2457_$glb_ce
.sym 69330 por_clk
.sym 69332 $abc$38833$n4582
.sym 69333 VexRiscv._zz_49_[0]
.sym 69334 $abc$38833$n5600_1
.sym 69335 $abc$38833$n5822_1
.sym 69336 $abc$38833$n4590
.sym 69337 $abc$38833$n7502
.sym 69338 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 69339 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 69343 basesoc_we
.sym 69345 $abc$38833$n3764
.sym 69346 VexRiscv._zz_321_[27]
.sym 69347 VexRiscv.decode_to_execute_RS2[21]
.sym 69348 $abc$38833$n5580
.sym 69349 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 69350 basesoc_vexriscv_dbus_adr[15]
.sym 69351 VexRiscv.decode_to_execute_RS2[31]
.sym 69352 VexRiscv._zz_199_[22]
.sym 69353 $abc$38833$n3766
.sym 69354 $abc$38833$n4883
.sym 69355 basesoc_vexriscv_dbus_adr[28]
.sym 69356 VexRiscv._zz_151_[24]
.sym 69357 VexRiscv._zz_170_[0]
.sym 69358 $abc$38833$n2482
.sym 69359 VexRiscv._zz_151_[3]
.sym 69361 $abc$38833$n3916_1
.sym 69362 VexRiscv._zz_170_[1]
.sym 69363 VexRiscv.CsrPlugin_hadException
.sym 69364 VexRiscv._zz_129_[3]
.sym 69365 $abc$38833$n4340
.sym 69366 $abc$38833$n3653
.sym 69367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69374 $abc$38833$n3876
.sym 69376 VexRiscv._zz_41_[3]
.sym 69379 VexRiscv._zz_36_[6]
.sym 69382 $abc$38833$n5604_1
.sym 69384 $abc$38833$n149
.sym 69385 $abc$38833$n5844_1
.sym 69387 $abc$38833$n5671
.sym 69388 VexRiscv._zz_151_[23]
.sym 69390 $abc$38833$n3860
.sym 69391 $abc$38833$n5847_1
.sym 69392 $abc$38833$n5822_1
.sym 69393 $abc$38833$n4180_1
.sym 69394 VexRiscv._zz_286_[10]
.sym 69398 VexRiscv._zz_151_[8]
.sym 69400 $abc$38833$n5565_1
.sym 69401 $abc$38833$n5612_1
.sym 69404 $abc$38833$n5560_1
.sym 69406 $abc$38833$n5847_1
.sym 69407 $abc$38833$n5822_1
.sym 69408 $abc$38833$n5565_1
.sym 69412 $abc$38833$n3860
.sym 69413 $abc$38833$n5560_1
.sym 69414 $abc$38833$n5671
.sym 69415 $abc$38833$n5604_1
.sym 69418 $abc$38833$n5604_1
.sym 69419 $abc$38833$n3876
.sym 69420 $abc$38833$n5560_1
.sym 69421 $abc$38833$n5844_1
.sym 69424 $abc$38833$n3860
.sym 69425 VexRiscv._zz_151_[8]
.sym 69426 $abc$38833$n5612_1
.sym 69431 $abc$38833$n3876
.sym 69432 VexRiscv._zz_151_[23]
.sym 69433 $abc$38833$n5612_1
.sym 69436 VexRiscv._zz_41_[3]
.sym 69442 VexRiscv._zz_36_[6]
.sym 69448 VexRiscv._zz_286_[10]
.sym 69451 $abc$38833$n4180_1
.sym 69452 $abc$38833$n149
.sym 69453 por_clk
.sym 69455 $abc$38833$n5608
.sym 69456 $abc$38833$n5611_1
.sym 69457 $abc$38833$n4570_1
.sym 69458 $abc$38833$n5609_1
.sym 69459 $abc$38833$n5612_1
.sym 69460 $abc$38833$n4877
.sym 69461 $abc$38833$n7471
.sym 69462 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69466 VexRiscv.CsrPlugin_mtval[0]
.sym 69467 $abc$38833$n4290_1
.sym 69468 $abc$38833$n5604_1
.sym 69469 $abc$38833$n3765_1
.sym 69471 basesoc_vexriscv_ibus_adr[12]
.sym 69473 VexRiscv.decode_to_execute_RS2[22]
.sym 69474 VexRiscv.decode_to_execute_RS2[8]
.sym 69476 $abc$38833$n5604_1
.sym 69478 VexRiscv.decode_to_execute_RS2[28]
.sym 69479 $abc$38833$n5600_1
.sym 69480 $abc$38833$n5612_1
.sym 69481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69482 VexRiscv._zz_135_[9]
.sym 69483 VexRiscv._zz_199_[12]
.sym 69484 VexRiscv._zz_37_[1]
.sym 69485 VexRiscv.decode_to_execute_RS2[24]
.sym 69486 $abc$38833$n5565_1
.sym 69487 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 69488 VexRiscv._zz_199_[24]
.sym 69489 $abc$38833$n5955_1
.sym 69490 VexRiscv._zz_287_[1]
.sym 69496 $abc$38833$n5613_1
.sym 69497 VexRiscv._zz_197_
.sym 69498 VexRiscv._zz_41_[30]
.sym 69501 $abc$38833$n4193_1
.sym 69502 $abc$38833$n5565_1
.sym 69503 $abc$38833$n3624_1
.sym 69504 $abc$38833$n5614
.sym 69505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69507 VexRiscv._zz_151_[2]
.sym 69508 VexRiscv.decode_to_execute_IS_MUL
.sym 69509 $abc$38833$n5590_1
.sym 69510 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 69512 $abc$38833$n5608
.sym 69515 VexRiscv._zz_199_[30]
.sym 69518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69519 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69520 $abc$38833$n3634_1
.sym 69521 $abc$38833$n3916_1
.sym 69523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 69529 $abc$38833$n5590_1
.sym 69530 $abc$38833$n3634_1
.sym 69531 $abc$38833$n5565_1
.sym 69532 $abc$38833$n5614
.sym 69538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69541 $abc$38833$n5613_1
.sym 69542 $abc$38833$n4193_1
.sym 69543 $abc$38833$n5608
.sym 69544 $abc$38833$n3624_1
.sym 69550 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 69553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69559 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69561 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 69562 VexRiscv._zz_151_[2]
.sym 69565 $abc$38833$n3916_1
.sym 69567 VexRiscv._zz_41_[30]
.sym 69568 VexRiscv._zz_199_[30]
.sym 69571 VexRiscv.decode_to_execute_IS_MUL
.sym 69573 VexRiscv._zz_197_
.sym 69575 $abc$38833$n2420_$glb_ce
.sym 69576 por_clk
.sym 69580 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 69581 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 69582 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 69583 VexRiscv._zz_151_[22]
.sym 69584 $abc$38833$n4875
.sym 69585 $abc$38833$n2413
.sym 69587 $abc$38833$n4877
.sym 69588 $abc$38833$n2465
.sym 69590 VexRiscv._zz_170_[1]
.sym 69591 VexRiscv._zz_197_
.sym 69592 VexRiscv._zz_41_[30]
.sym 69593 VexRiscv.decode_to_execute_RS2[13]
.sym 69594 VexRiscv._zz_321_[0]
.sym 69595 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69596 VexRiscv._zz_129_[5]
.sym 69598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 69600 $abc$38833$n3700
.sym 69601 VexRiscv._zz_129_[5]
.sym 69602 VexRiscv._zz_129_[3]
.sym 69603 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 69604 $abc$38833$n149
.sym 69605 VexRiscv._zz_49_[0]
.sym 69606 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69607 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 69608 VexRiscv._zz_41_[22]
.sym 69609 $abc$38833$n4281_1
.sym 69610 $abc$38833$n5604_1
.sym 69611 VexRiscv._zz_41_[24]
.sym 69612 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69613 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 69621 $abc$38833$n6287_1
.sym 69622 $abc$38833$n5580
.sym 69623 $abc$38833$n5965_1
.sym 69626 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69628 $abc$38833$n6283_1
.sym 69629 VexRiscv._zz_36_[3]
.sym 69630 $abc$38833$n6285_1
.sym 69631 VexRiscv._zz_286_[4]
.sym 69632 VexRiscv._zz_44_[1]
.sym 69635 $abc$38833$n5615_1
.sym 69637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69638 VexRiscv._zz_44_[0]
.sym 69639 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 69641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69642 $abc$38833$n3919_1
.sym 69644 VexRiscv._zz_135_[21]
.sym 69645 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 69646 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 69647 $abc$38833$n3425_1
.sym 69648 VexRiscv._zz_199_[24]
.sym 69649 $abc$38833$n5955_1
.sym 69652 VexRiscv._zz_199_[24]
.sym 69653 VexRiscv._zz_286_[4]
.sym 69654 VexRiscv._zz_44_[1]
.sym 69655 VexRiscv._zz_44_[0]
.sym 69658 VexRiscv._zz_36_[3]
.sym 69659 $abc$38833$n5965_1
.sym 69660 $abc$38833$n5955_1
.sym 69664 $abc$38833$n6283_1
.sym 69665 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 69667 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69671 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 69672 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69673 $abc$38833$n6287_1
.sym 69676 $abc$38833$n5615_1
.sym 69677 VexRiscv._zz_36_[3]
.sym 69679 $abc$38833$n5580
.sym 69683 $abc$38833$n6285_1
.sym 69684 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69685 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 69688 VexRiscv._zz_135_[21]
.sym 69689 $abc$38833$n3919_1
.sym 69691 $abc$38833$n3425_1
.sym 69694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69698 $abc$38833$n2420_$glb_ce
.sym 69699 por_clk
.sym 69701 $abc$38833$n5930_1
.sym 69702 $abc$38833$n5856_1
.sym 69703 $abc$38833$n5835_1
.sym 69704 $abc$38833$n5565_1
.sym 69705 $abc$38833$n5937_1
.sym 69706 $abc$38833$n2484
.sym 69707 $abc$38833$n5599_1
.sym 69708 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 69709 VexRiscv._zz_194_[3]
.sym 69711 VexRiscv._zz_188_
.sym 69712 VexRiscv._zz_200_[0]
.sym 69713 VexRiscv._zz_129_[2]
.sym 69716 VexRiscv._zz_151_[4]
.sym 69717 VexRiscv._zz_151_[4]
.sym 69719 $abc$38833$n6287_1
.sym 69721 $abc$38833$n5604_1
.sym 69722 VexRiscv._zz_170_[1]
.sym 69723 VexRiscv._zz_129_[3]
.sym 69724 VexRiscv.decode_to_execute_RS2[12]
.sym 69725 VexRiscv._zz_47_[0]
.sym 69726 VexRiscv._zz_286_[10]
.sym 69727 VexRiscv._zz_151_[2]
.sym 69728 $abc$38833$n2484
.sym 69729 VexRiscv._zz_41_[13]
.sym 69730 VexRiscv._zz_44_[1]
.sym 69732 $abc$38833$n2465
.sym 69733 basesoc_we
.sym 69734 $abc$38833$n3869
.sym 69735 VexRiscv._zz_199_[30]
.sym 69736 VexRiscv._zz_41_[12]
.sym 69744 basesoc_counter[1]
.sym 69745 VexRiscv.decode_to_execute_RS2[13]
.sym 69746 VexRiscv._zz_152_
.sym 69747 VexRiscv._zz_42_[1]
.sym 69748 $abc$38833$n3845_1
.sym 69753 $abc$38833$n3822
.sym 69754 basesoc_counter[0]
.sym 69755 VexRiscv._zz_41_[13]
.sym 69756 VexRiscv.decode_to_execute_RS2[17]
.sym 69759 $abc$38833$n3640_1
.sym 69761 $abc$38833$n5080_1
.sym 69762 VexRiscv._zz_42_[0]
.sym 69765 $abc$38833$n3815_1
.sym 69767 VexRiscv._zz_41_[17]
.sym 69768 VexRiscv._zz_41_[22]
.sym 69770 VexRiscv._zz_321_[30]
.sym 69771 VexRiscv._zz_41_[24]
.sym 69772 $abc$38833$n3829_1
.sym 69775 basesoc_counter[1]
.sym 69776 basesoc_counter[0]
.sym 69778 $abc$38833$n5080_1
.sym 69781 $abc$38833$n3640_1
.sym 69782 $abc$38833$n3822
.sym 69784 VexRiscv._zz_41_[24]
.sym 69788 $abc$38833$n3640_1
.sym 69789 VexRiscv._zz_41_[13]
.sym 69790 $abc$38833$n3829_1
.sym 69793 VexRiscv._zz_41_[22]
.sym 69795 $abc$38833$n3640_1
.sym 69796 $abc$38833$n3845_1
.sym 69799 VexRiscv._zz_41_[17]
.sym 69800 $abc$38833$n3815_1
.sym 69802 $abc$38833$n3640_1
.sym 69807 VexRiscv._zz_321_[30]
.sym 69811 VexRiscv._zz_152_
.sym 69812 VexRiscv.decode_to_execute_RS2[13]
.sym 69813 VexRiscv._zz_42_[0]
.sym 69814 VexRiscv._zz_42_[1]
.sym 69817 VexRiscv.decode_to_execute_RS2[17]
.sym 69818 VexRiscv._zz_42_[0]
.sym 69819 VexRiscv._zz_42_[1]
.sym 69820 VexRiscv._zz_152_
.sym 69822 por_clk
.sym 69823 sys_rst_$glb_sr
.sym 69824 slave_sel_r[0]
.sym 69825 $abc$38833$n3827_1
.sym 69826 $abc$38833$n3805
.sym 69827 $abc$38833$n6419_1
.sym 69828 $abc$38833$n3813_1
.sym 69829 VexRiscv._zz_151_[13]
.sym 69830 VexRiscv._zz_151_[17]
.sym 69831 $abc$38833$n3820
.sym 69836 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 69838 $abc$38833$n3634_1
.sym 69839 $abc$38833$n5565_1
.sym 69840 $abc$38833$n3821_1
.sym 69841 VexRiscv.decode_to_execute_RS2[13]
.sym 69842 $abc$38833$n3828_1
.sym 69843 $abc$38833$n3634_1
.sym 69844 VexRiscv._zz_194_[22]
.sym 69845 $abc$38833$n5856_1
.sym 69846 $abc$38833$n3814
.sym 69847 $abc$38833$n5825_1
.sym 69848 $abc$38833$n5917_1
.sym 69849 VexRiscv._zz_170_[2]
.sym 69850 VexRiscv.CsrPlugin_hadException
.sym 69851 VexRiscv._zz_151_[3]
.sym 69852 VexRiscv._zz_129_[7]
.sym 69853 $abc$38833$n3834
.sym 69854 $abc$38833$n2484
.sym 69855 $abc$38833$n2482
.sym 69856 $abc$38833$n5560_1
.sym 69857 VexRiscv._zz_151_[9]
.sym 69858 $abc$38833$n4340
.sym 69859 VexRiscv._zz_151_[22]
.sym 69865 VexRiscv.decode_to_execute_RS2[12]
.sym 69866 $abc$38833$n3821_1
.sym 69867 $abc$38833$n3828_1
.sym 69868 VexRiscv._zz_44_[0]
.sym 69869 VexRiscv.decode_to_execute_RS2[30]
.sym 69874 VexRiscv.decode_to_execute_RS2[9]
.sym 69875 VexRiscv._zz_286_[9]
.sym 69876 VexRiscv.CsrPlugin_hadException
.sym 69877 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 69878 VexRiscv._zz_199_[31]
.sym 69882 VexRiscv._zz_42_[0]
.sym 69884 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 69890 VexRiscv._zz_44_[1]
.sym 69892 VexRiscv._zz_151_[16]
.sym 69893 VexRiscv._zz_152_
.sym 69894 VexRiscv._zz_42_[1]
.sym 69896 VexRiscv._zz_292_
.sym 69899 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 69904 VexRiscv._zz_152_
.sym 69905 VexRiscv._zz_42_[1]
.sym 69906 VexRiscv._zz_42_[0]
.sym 69907 VexRiscv.decode_to_execute_RS2[30]
.sym 69910 VexRiscv._zz_42_[1]
.sym 69911 VexRiscv._zz_42_[0]
.sym 69912 VexRiscv.decode_to_execute_RS2[12]
.sym 69913 VexRiscv._zz_152_
.sym 69917 $abc$38833$n3828_1
.sym 69919 VexRiscv._zz_292_
.sym 69922 VexRiscv._zz_292_
.sym 69923 $abc$38833$n3821_1
.sym 69928 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 69929 VexRiscv._zz_151_[16]
.sym 69930 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69934 VexRiscv._zz_42_[1]
.sym 69935 VexRiscv._zz_42_[0]
.sym 69936 VexRiscv.decode_to_execute_RS2[9]
.sym 69937 VexRiscv._zz_286_[9]
.sym 69940 VexRiscv._zz_44_[0]
.sym 69941 VexRiscv._zz_199_[31]
.sym 69942 VexRiscv._zz_152_
.sym 69943 VexRiscv._zz_44_[1]
.sym 69944 VexRiscv.CsrPlugin_hadException
.sym 69945 por_clk
.sym 69947 $abc$38833$n3880_1
.sym 69948 array_muxed1[7]
.sym 69949 $abc$38833$n6296_1
.sym 69950 $abc$38833$n3912
.sym 69951 $abc$38833$n6418_1
.sym 69952 $abc$38833$n3819_1
.sym 69953 $abc$38833$n3789_1
.sym 69954 $abc$38833$n6417_1
.sym 69956 VexRiscv._zz_151_[13]
.sym 69959 VexRiscv.decode_to_execute_RS2[12]
.sym 69960 VexRiscv._zz_151_[17]
.sym 69961 $PACKER_GND_NET
.sym 69962 VexRiscv.decode_to_execute_RS2[17]
.sym 69963 VexRiscv._zz_151_[24]
.sym 69964 VexRiscv._zz_199_[17]
.sym 69965 array_muxed0[4]
.sym 69966 VexRiscv._zz_288_[22]
.sym 69967 VexRiscv._zz_291_[13]
.sym 69968 VexRiscv.decode_to_execute_RS2[28]
.sym 69969 VexRiscv._zz_170_[1]
.sym 69970 VexRiscv._zz_199_[13]
.sym 69972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 69973 $abc$38833$n5612_1
.sym 69976 basesoc_ctrl_reset_reset_r
.sym 69977 VexRiscv._zz_41_[9]
.sym 69978 VexRiscv._zz_199_[12]
.sym 69979 $abc$38833$n5565_1
.sym 69980 VexRiscv._zz_199_[24]
.sym 69981 VexRiscv._zz_151_[30]
.sym 69982 VexRiscv._zz_151_[31]
.sym 69988 $abc$38833$n6287_1
.sym 69989 $abc$38833$n3824
.sym 69990 VexRiscv._zz_41_[30]
.sym 69991 $abc$38833$n3860
.sym 69992 VexRiscv._zz_47_[0]
.sym 69993 VexRiscv._zz_151_[14]
.sym 69994 $abc$38833$n3858
.sym 69995 VexRiscv._zz_41_[9]
.sym 69996 $abc$38833$n3857
.sym 69998 $abc$38833$n3865
.sym 69999 $abc$38833$n3855_1
.sym 70001 VexRiscv._zz_151_[4]
.sym 70002 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 70004 $abc$38833$n3869
.sym 70005 $abc$38833$n3640_1
.sym 70006 VexRiscv._zz_41_[12]
.sym 70007 $abc$38833$n3912
.sym 70009 $abc$38833$n3851_1
.sym 70010 VexRiscv._zz_151_[6]
.sym 70013 VexRiscv._zz_47_[1]
.sym 70014 $abc$38833$n3850_1
.sym 70017 VexRiscv._zz_151_[9]
.sym 70019 VexRiscv._zz_151_[8]
.sym 70022 $abc$38833$n3640_1
.sym 70023 $abc$38833$n3858
.sym 70024 VexRiscv._zz_41_[9]
.sym 70027 VexRiscv._zz_151_[14]
.sym 70028 $abc$38833$n6287_1
.sym 70029 $abc$38833$n3851_1
.sym 70030 VexRiscv._zz_151_[4]
.sym 70033 VexRiscv._zz_41_[30]
.sym 70034 $abc$38833$n3824
.sym 70036 $abc$38833$n3640_1
.sym 70039 $abc$38833$n3857
.sym 70040 VexRiscv._zz_151_[9]
.sym 70045 VexRiscv._zz_151_[6]
.sym 70047 $abc$38833$n3869
.sym 70051 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 70052 VexRiscv._zz_47_[0]
.sym 70053 $abc$38833$n3912
.sym 70054 VexRiscv._zz_47_[1]
.sym 70057 VexRiscv._zz_41_[12]
.sym 70058 $abc$38833$n3640_1
.sym 70060 $abc$38833$n3865
.sym 70063 $abc$38833$n3860
.sym 70064 VexRiscv._zz_151_[8]
.sym 70065 $abc$38833$n3850_1
.sym 70066 $abc$38833$n3855_1
.sym 70070 $abc$38833$n3818
.sym 70071 $abc$38833$n6353_1
.sym 70072 $abc$38833$n3886_1
.sym 70073 $abc$38833$n3890
.sym 70074 $abc$38833$n3879
.sym 70075 basesoc_uart_phy_rx_reg[2]
.sym 70076 $abc$38833$n3863
.sym 70077 basesoc_uart_phy_rx_reg[3]
.sym 70080 VexRiscv._zz_47_[1]
.sym 70083 VexRiscv._zz_151_[14]
.sym 70085 VexRiscv._zz_195_[32]
.sym 70087 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70088 $abc$38833$n3823_1
.sym 70089 VexRiscv._zz_151_[14]
.sym 70090 VexRiscv._zz_194_[6]
.sym 70091 $abc$38833$n6308_1
.sym 70092 VexRiscv.decode_to_execute_RS2[30]
.sym 70094 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70095 $abc$38833$n3887_1
.sym 70096 $abc$38833$n2127
.sym 70097 VexRiscv._zz_49_[0]
.sym 70098 VexRiscv._zz_49_[0]
.sym 70099 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70100 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70101 $abc$38833$n4281_1
.sym 70102 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 70103 $abc$38833$n3864
.sym 70104 $abc$38833$n149
.sym 70111 $abc$38833$n3862_1
.sym 70112 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70113 $abc$38833$n3875_1
.sym 70114 $abc$38833$n3844_1
.sym 70115 $abc$38833$n3867
.sym 70117 VexRiscv._zz_151_[31]
.sym 70118 $abc$38833$n3849_1
.sym 70119 $abc$38833$n3857
.sym 70120 $abc$38833$n5604_1
.sym 70121 $abc$38833$n3891
.sym 70122 $abc$38833$n2127
.sym 70123 $abc$38833$n3871
.sym 70126 $abc$38833$n5682_1
.sym 70127 VexRiscv._zz_151_[26]
.sym 70128 $abc$38833$n5560_1
.sym 70129 VexRiscv._zz_151_[22]
.sym 70131 $abc$38833$n3879
.sym 70132 VexRiscv._zz_151_[9]
.sym 70133 $abc$38833$n5612_1
.sym 70136 $abc$38833$n11
.sym 70137 VexRiscv._zz_288_[31]
.sym 70138 $abc$38833$n3883
.sym 70139 $abc$38833$n3842_1
.sym 70140 VexRiscv._zz_151_[28]
.sym 70141 $abc$38833$n3863
.sym 70144 $abc$38833$n3875_1
.sym 70145 $abc$38833$n3871
.sym 70146 $abc$38833$n3867
.sym 70147 $abc$38833$n3863
.sym 70151 $abc$38833$n3883
.sym 70153 VexRiscv._zz_151_[28]
.sym 70156 VexRiscv._zz_151_[26]
.sym 70157 $abc$38833$n3844_1
.sym 70158 VexRiscv._zz_151_[22]
.sym 70159 $abc$38833$n3842_1
.sym 70162 $abc$38833$n5560_1
.sym 70163 $abc$38833$n5604_1
.sym 70164 $abc$38833$n3857
.sym 70165 $abc$38833$n5682_1
.sym 70170 $abc$38833$n11
.sym 70174 $abc$38833$n3849_1
.sym 70175 $abc$38833$n3862_1
.sym 70176 $abc$38833$n3891
.sym 70177 $abc$38833$n3879
.sym 70181 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70182 VexRiscv._zz_151_[31]
.sym 70183 VexRiscv._zz_288_[31]
.sym 70186 $abc$38833$n3857
.sym 70188 VexRiscv._zz_151_[9]
.sym 70189 $abc$38833$n5612_1
.sym 70190 $abc$38833$n2127
.sym 70191 por_clk
.sym 70193 $abc$38833$n6361_1
.sym 70194 $abc$38833$n5586
.sym 70195 $abc$38833$n5929_1
.sym 70196 $abc$38833$n5564_1
.sym 70197 $abc$38833$n5917_1
.sym 70198 $abc$38833$n5558_1
.sym 70199 basesoc_timer0_en_storage
.sym 70200 $abc$38833$n5766_1
.sym 70207 VexRiscv._zz_129_[7]
.sym 70208 $abc$38833$n6009_1
.sym 70209 $abc$38833$n2399
.sym 70210 basesoc_uart_phy_rx_reg[3]
.sym 70212 VexRiscv._zz_170_[2]
.sym 70214 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 70215 $abc$38833$n56
.sym 70216 $abc$38833$n5604_1
.sym 70217 VexRiscv._zz_47_[0]
.sym 70218 basesoc_uart_phy_rx_reg[4]
.sym 70219 VexRiscv._zz_151_[2]
.sym 70221 VexRiscv._zz_199_[30]
.sym 70222 VexRiscv._zz_47_[0]
.sym 70223 $abc$38833$n5562_1
.sym 70224 $abc$38833$n2217
.sym 70225 basesoc_we
.sym 70226 VexRiscv._zz_286_[10]
.sym 70227 $abc$38833$n4622
.sym 70228 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 70234 $abc$38833$n3876
.sym 70235 VexRiscv._zz_44_[0]
.sym 70236 VexRiscv._zz_49_[1]
.sym 70237 VexRiscv._zz_151_[2]
.sym 70238 $abc$38833$n5740
.sym 70239 VexRiscv._zz_199_[30]
.sym 70240 VexRiscv._zz_44_[1]
.sym 70241 VexRiscv._zz_151_[23]
.sym 70242 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 70244 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 70245 $abc$38833$n2131
.sym 70247 $abc$38833$n5565_1
.sym 70249 $abc$38833$n6359_1
.sym 70250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 70253 basesoc_dat_w[1]
.sym 70257 $abc$38833$n5766_1
.sym 70258 VexRiscv._zz_49_[0]
.sym 70259 VexRiscv._zz_151_[0]
.sym 70260 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70261 VexRiscv._zz_286_[10]
.sym 70262 $abc$38833$n6291_1
.sym 70263 VexRiscv._zz_151_[15]
.sym 70267 VexRiscv._zz_151_[0]
.sym 70268 VexRiscv._zz_49_[0]
.sym 70269 VexRiscv._zz_49_[1]
.sym 70270 $abc$38833$n6291_1
.sym 70273 $abc$38833$n5766_1
.sym 70274 $abc$38833$n5565_1
.sym 70276 $abc$38833$n5740
.sym 70281 $abc$38833$n3876
.sym 70282 VexRiscv._zz_151_[23]
.sym 70285 basesoc_dat_w[1]
.sym 70291 VexRiscv._zz_151_[15]
.sym 70292 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 70294 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70297 VexRiscv._zz_199_[30]
.sym 70298 VexRiscv._zz_286_[10]
.sym 70299 VexRiscv._zz_44_[0]
.sym 70300 VexRiscv._zz_44_[1]
.sym 70303 VexRiscv._zz_151_[0]
.sym 70304 VexRiscv._zz_151_[2]
.sym 70305 $abc$38833$n6359_1
.sym 70306 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70309 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70310 $abc$38833$n5565_1
.sym 70311 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 70312 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 70313 $abc$38833$n2131
.sym 70314 por_clk
.sym 70315 sys_rst_$glb_sr
.sym 70316 $abc$38833$n3718
.sym 70319 $abc$38833$n4622
.sym 70320 $abc$38833$n3716
.sym 70321 basesoc_uart_phy_storage[2]
.sym 70322 basesoc_uart_phy_storage[6]
.sym 70323 $abc$38833$n3724
.sym 70324 $abc$38833$n2320
.sym 70325 basesoc_dat_w[3]
.sym 70326 basesoc_dat_w[3]
.sym 70328 VexRiscv._zz_49_[1]
.sym 70329 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 70330 VexRiscv._zz_151_[30]
.sym 70331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 70332 VexRiscv._zz_49_[1]
.sym 70333 $abc$38833$n2131
.sym 70334 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70336 $abc$38833$n5907_1
.sym 70337 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 70338 $abc$38833$n5740
.sym 70340 VexRiscv._zz_200_[0]
.sym 70341 VexRiscv._zz_194_[21]
.sym 70343 $abc$38833$n4340
.sym 70344 $abc$38833$n5917_1
.sym 70345 basesoc_uart_phy_storage[6]
.sym 70346 $abc$38833$n2306
.sym 70348 basesoc_timer0_en_storage
.sym 70349 VexRiscv._zz_194_[6]
.sym 70357 $abc$38833$n6361_1
.sym 70358 VexRiscv._zz_199_[13]
.sym 70359 VexRiscv._zz_200_[28]
.sym 70360 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 70361 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 70362 $abc$38833$n3634_1
.sym 70363 $abc$38833$n6360_1
.sym 70364 $abc$38833$n4191_1
.sym 70365 $abc$38833$n4280_1
.sym 70367 VexRiscv._zz_170_[1]
.sym 70369 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70370 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 70371 $abc$38833$n4281_1
.sym 70372 VexRiscv._zz_151_[0]
.sym 70375 VexRiscv._zz_198_
.sym 70376 $abc$38833$n4172_1
.sym 70377 VexRiscv._zz_170_[0]
.sym 70384 $abc$38833$n2399
.sym 70385 VexRiscv._zz_151_[24]
.sym 70386 VexRiscv._zz_151_[28]
.sym 70390 VexRiscv._zz_200_[28]
.sym 70391 $abc$38833$n4191_1
.sym 70393 $abc$38833$n4281_1
.sym 70396 VexRiscv._zz_151_[24]
.sym 70398 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 70403 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 70408 $abc$38833$n4280_1
.sym 70409 VexRiscv._zz_170_[0]
.sym 70410 VexRiscv._zz_170_[1]
.sym 70411 VexRiscv._zz_151_[28]
.sym 70414 VexRiscv._zz_151_[0]
.sym 70415 VexRiscv._zz_170_[1]
.sym 70416 VexRiscv._zz_170_[0]
.sym 70417 $abc$38833$n4172_1
.sym 70423 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 70426 $abc$38833$n6360_1
.sym 70428 $abc$38833$n6361_1
.sym 70429 $abc$38833$n3634_1
.sym 70432 VexRiscv._zz_199_[13]
.sym 70435 VexRiscv._zz_198_
.sym 70436 $abc$38833$n2399
.sym 70437 por_clk
.sym 70438 VexRiscv.reset_$glb_sr
.sym 70439 $abc$38833$n2129
.sym 70442 basesoc_timer0_load_storage[9]
.sym 70443 $abc$38833$n2127
.sym 70444 basesoc_uart_phy_storage[21]
.sym 70445 basesoc_timer0_load_storage[15]
.sym 70446 basesoc_timer0_load_storage[13]
.sym 70451 $PACKER_VCC_NET
.sym 70452 basesoc_uart_phy_storage[6]
.sym 70453 basesoc_adr[0]
.sym 70456 $abc$38833$n3724
.sym 70457 por_rst
.sym 70459 basesoc_adr[1]
.sym 70460 VexRiscv._zz_288_[30]
.sym 70461 $abc$38833$n5859
.sym 70462 $abc$38833$n5
.sym 70463 por_rst
.sym 70464 $abc$38833$n2127
.sym 70465 basesoc_uart_phy_sink_payload_data[4]
.sym 70466 VexRiscv._zz_198_
.sym 70467 $abc$38833$n2209
.sym 70469 $abc$38833$n2380
.sym 70470 VexRiscv._zz_200_[1]
.sym 70471 VexRiscv._zz_199_[12]
.sym 70472 basesoc_uart_phy_sink_payload_data[5]
.sym 70473 VexRiscv._zz_199_[24]
.sym 70474 basesoc_dat_w[7]
.sym 70480 basesoc_uart_phy_tx_reg[7]
.sym 70481 $abc$38833$n4175_1
.sym 70482 $abc$38833$n4178_1
.sym 70483 basesoc_uart_phy_sink_payload_data[5]
.sym 70484 VexRiscv.externalInterruptArray_regNext[1]
.sym 70485 VexRiscv._zz_200_[1]
.sym 70487 $abc$38833$n4174_1
.sym 70488 $abc$38833$n4180_1
.sym 70490 $abc$38833$n4179_1
.sym 70491 basesoc_uart_phy_sink_payload_data[4]
.sym 70492 $abc$38833$n2176
.sym 70494 basesoc_uart_phy_sink_payload_data[7]
.sym 70496 VexRiscv._zz_286_[10]
.sym 70498 $abc$38833$n2173
.sym 70499 basesoc_uart_phy_sink_payload_data[6]
.sym 70500 VexRiscv._zz_200_[0]
.sym 70503 VexRiscv.externalInterruptArray_regNext[0]
.sym 70504 VexRiscv.CsrPlugin_mepc[0]
.sym 70507 basesoc_uart_phy_tx_reg[6]
.sym 70508 basesoc_uart_phy_tx_reg[5]
.sym 70511 VexRiscv.CsrPlugin_mtval[0]
.sym 70514 basesoc_uart_phy_sink_payload_data[7]
.sym 70516 $abc$38833$n2176
.sym 70519 VexRiscv._zz_200_[1]
.sym 70520 VexRiscv.externalInterruptArray_regNext[1]
.sym 70521 $abc$38833$n4180_1
.sym 70522 VexRiscv._zz_286_[10]
.sym 70525 VexRiscv._zz_286_[10]
.sym 70526 VexRiscv.externalInterruptArray_regNext[0]
.sym 70527 VexRiscv._zz_200_[0]
.sym 70528 $abc$38833$n4180_1
.sym 70531 basesoc_uart_phy_sink_payload_data[6]
.sym 70532 basesoc_uart_phy_tx_reg[7]
.sym 70533 $abc$38833$n2176
.sym 70538 $abc$38833$n2176
.sym 70539 basesoc_uart_phy_tx_reg[6]
.sym 70540 basesoc_uart_phy_sink_payload_data[5]
.sym 70543 $abc$38833$n2176
.sym 70544 basesoc_uart_phy_sink_payload_data[4]
.sym 70545 basesoc_uart_phy_tx_reg[5]
.sym 70549 VexRiscv.CsrPlugin_mtval[0]
.sym 70550 $abc$38833$n4179_1
.sym 70551 $abc$38833$n4178_1
.sym 70552 $abc$38833$n4174_1
.sym 70555 $abc$38833$n4175_1
.sym 70557 VexRiscv.CsrPlugin_mepc[0]
.sym 70559 $abc$38833$n2173
.sym 70560 por_clk
.sym 70561 sys_rst_$glb_sr
.sym 70562 $abc$38833$n142
.sym 70563 reset_delay[8]
.sym 70564 $abc$38833$n3335_1
.sym 70565 reset_delay[11]
.sym 70566 $abc$38833$n136
.sym 70567 reset_delay[9]
.sym 70568 sys_rst
.sym 70569 $abc$38833$n138
.sym 70575 basesoc_timer0_load_storage[15]
.sym 70576 basesoc_uart_phy_tx_reg[4]
.sym 70577 $abc$38833$n2131
.sym 70578 basesoc_dat_w[5]
.sym 70579 basesoc_timer0_load_storage[13]
.sym 70580 VexRiscv.externalInterruptArray_regNext[1]
.sym 70581 basesoc_dat_w[2]
.sym 70582 $abc$38833$n100
.sym 70583 $abc$38833$n2160
.sym 70584 $abc$38833$n3448_1
.sym 70585 basesoc_uart_phy_storage[22]
.sym 70586 $abc$38833$n140
.sym 70588 basesoc_uart_phy_rx
.sym 70589 VexRiscv.externalInterruptArray_regNext[0]
.sym 70590 $abc$38833$n2127
.sym 70591 sys_rst
.sym 70592 basesoc_uart_phy_storage[5]
.sym 70593 basesoc_dat_w[4]
.sym 70594 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 70595 VexRiscv.externalInterruptArray_regNext[0]
.sym 70596 $abc$38833$n3560_1
.sym 70597 basesoc_dat_w[2]
.sym 70605 VexRiscv._zz_198_
.sym 70606 VexRiscv.externalInterruptArray_regNext[0]
.sym 70607 VexRiscv._zz_199_[22]
.sym 70608 basesoc_uart_rx_fifo_level0[3]
.sym 70610 basesoc_uart_rx_fifo_level0[1]
.sym 70612 basesoc_uart_rx_fifo_level0[2]
.sym 70613 basesoc_uart_rx_fifo_level0[0]
.sym 70614 basesoc_uart_rx_fifo_level0[4]
.sym 70619 VexRiscv._zz_200_[0]
.sym 70622 $PACKER_VCC_NET
.sym 70624 VexRiscv.externalInterruptArray_regNext[1]
.sym 70626 regs0
.sym 70630 VexRiscv._zz_200_[1]
.sym 70634 $PACKER_VCC_NET
.sym 70635 $nextpnr_ICESTORM_LC_5$O
.sym 70637 basesoc_uart_rx_fifo_level0[0]
.sym 70641 $auto$alumacc.cc:474:replace_alu$3851.C[2]
.sym 70643 $PACKER_VCC_NET
.sym 70644 basesoc_uart_rx_fifo_level0[1]
.sym 70647 $auto$alumacc.cc:474:replace_alu$3851.C[3]
.sym 70649 $PACKER_VCC_NET
.sym 70650 basesoc_uart_rx_fifo_level0[2]
.sym 70651 $auto$alumacc.cc:474:replace_alu$3851.C[2]
.sym 70653 $auto$alumacc.cc:474:replace_alu$3851.C[4]
.sym 70655 $PACKER_VCC_NET
.sym 70656 basesoc_uart_rx_fifo_level0[3]
.sym 70657 $auto$alumacc.cc:474:replace_alu$3851.C[3]
.sym 70660 $PACKER_VCC_NET
.sym 70662 basesoc_uart_rx_fifo_level0[4]
.sym 70663 $auto$alumacc.cc:474:replace_alu$3851.C[4]
.sym 70666 regs0
.sym 70672 VexRiscv._zz_200_[1]
.sym 70673 VexRiscv.externalInterruptArray_regNext[0]
.sym 70674 VexRiscv._zz_200_[0]
.sym 70675 VexRiscv.externalInterruptArray_regNext[1]
.sym 70679 VexRiscv._zz_198_
.sym 70681 VexRiscv._zz_199_[22]
.sym 70683 por_clk
.sym 70685 $abc$38833$n3468
.sym 70686 basesoc_bus_wishbone_dat_r[7]
.sym 70687 $abc$38833$n3446_1
.sym 70688 $abc$38833$n3844
.sym 70689 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 70690 basesoc_dat_w[7]
.sym 70691 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 70692 $abc$38833$n4907
.sym 70698 sys_rst
.sym 70699 basesoc_uart_phy_rx
.sym 70700 reset_delay[11]
.sym 70702 $abc$38833$n6092
.sym 70703 $abc$38833$n2156
.sym 70704 basesoc_dat_w[2]
.sym 70705 $abc$38833$n2133
.sym 70706 reset_delay[8]
.sym 70709 VexRiscv._zz_47_[0]
.sym 70710 basesoc_dat_w[6]
.sym 70711 $abc$38833$n2217
.sym 70712 regs0
.sym 70713 basesoc_we
.sym 70715 basesoc_timer0_eventmanager_status_w
.sym 70716 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 70717 $abc$38833$n2334
.sym 70718 $abc$38833$n3468
.sym 70719 $abc$38833$n3560_1
.sym 70720 $abc$38833$n3552_1
.sym 70728 $abc$38833$n2334
.sym 70729 $abc$38833$n5108_1
.sym 70732 sys_rst
.sym 70733 VexRiscv._zz_198_
.sym 70736 basesoc_timer0_reload_storage[1]
.sym 70737 basesoc_timer0_value[0]
.sym 70740 basesoc_ctrl_storage[22]
.sym 70741 basesoc_timer0_eventmanager_status_w
.sym 70742 $abc$38833$n3468
.sym 70745 VexRiscv._zz_199_[24]
.sym 70750 basesoc_uart_rx_fifo_wrport_we
.sym 70751 basesoc_timer0_load_storage[1]
.sym 70752 basesoc_uart_rx_fifo_do_read
.sym 70754 basesoc_timer0_en_storage
.sym 70755 basesoc_uart_rx_fifo_consume[0]
.sym 70756 basesoc_timer0_value[1]
.sym 70757 basesoc_dat_w[2]
.sym 70759 basesoc_timer0_value[0]
.sym 70761 sys_rst
.sym 70762 basesoc_timer0_en_storage
.sym 70765 basesoc_uart_rx_fifo_do_read
.sym 70767 basesoc_uart_rx_fifo_wrport_we
.sym 70768 sys_rst
.sym 70771 sys_rst
.sym 70773 basesoc_dat_w[2]
.sym 70777 basesoc_timer0_reload_storage[1]
.sym 70778 basesoc_timer0_eventmanager_status_w
.sym 70779 basesoc_timer0_value[1]
.sym 70784 VexRiscv._zz_198_
.sym 70786 VexRiscv._zz_199_[24]
.sym 70789 basesoc_uart_rx_fifo_do_read
.sym 70790 basesoc_uart_rx_fifo_consume[0]
.sym 70792 sys_rst
.sym 70796 basesoc_timer0_en_storage
.sym 70797 basesoc_timer0_load_storage[1]
.sym 70798 $abc$38833$n5108_1
.sym 70802 $abc$38833$n3468
.sym 70803 basesoc_ctrl_storage[22]
.sym 70805 $abc$38833$n2334
.sym 70806 por_clk
.sym 70807 sys_rst_$glb_sr
.sym 70810 basesoc_uart_rx_fifo_consume[2]
.sym 70811 basesoc_uart_rx_fifo_consume[3]
.sym 70812 $abc$38833$n4925_1
.sym 70813 basesoc_uart_rx_fifo_consume[0]
.sym 70814 $abc$38833$n3463
.sym 70815 VexRiscv.reset
.sym 70816 basesoc_we
.sym 70819 basesoc_we
.sym 70820 $abc$38833$n3449_1
.sym 70821 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 70822 basesoc_timer0_reload_storage[1]
.sym 70823 $abc$38833$n3844
.sym 70826 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 70827 $abc$38833$n3468
.sym 70829 VexRiscv._zz_194_[22]
.sym 70830 $abc$38833$n3563_1
.sym 70831 $abc$38833$n3591_1
.sym 70832 VexRiscv._zz_200_[0]
.sym 70833 basesoc_uart_phy_storage[6]
.sym 70834 $abc$38833$n4967
.sym 70835 basesoc_uart_phy_rx_busy
.sym 70836 $abc$38833$n3525
.sym 70837 basesoc_adr[3]
.sym 70838 basesoc_dat_w[7]
.sym 70839 $abc$38833$n3591_1
.sym 70840 basesoc_timer0_en_storage
.sym 70842 $abc$38833$n4907
.sym 70843 $abc$38833$n4340
.sym 70851 $abc$38833$n3550_1
.sym 70853 basesoc_timer0_value[28]
.sym 70854 basesoc_timer0_value[4]
.sym 70855 $abc$38833$n5688
.sym 70859 basesoc_uart_rx_fifo_do_read
.sym 70860 $abc$38833$n4945
.sym 70861 sys_rst
.sym 70868 $abc$38833$n3560_1
.sym 70869 basesoc_timer0_value_status[31]
.sym 70870 $abc$38833$n5017
.sym 70871 basesoc_timer0_load_storage[7]
.sym 70873 basesoc_timer0_value[16]
.sym 70875 basesoc_timer0_eventmanager_status_w
.sym 70876 $abc$38833$n2322
.sym 70877 basesoc_timer0_reload_storage[7]
.sym 70880 $abc$38833$n3552_1
.sym 70882 $abc$38833$n5688
.sym 70883 basesoc_timer0_eventmanager_status_w
.sym 70885 basesoc_timer0_reload_storage[7]
.sym 70889 $abc$38833$n4945
.sym 70890 $abc$38833$n5017
.sym 70891 basesoc_timer0_value_status[31]
.sym 70895 sys_rst
.sym 70897 basesoc_uart_rx_fifo_do_read
.sym 70900 basesoc_timer0_value[16]
.sym 70906 basesoc_timer0_value[28]
.sym 70912 basesoc_timer0_reload_storage[7]
.sym 70913 basesoc_timer0_load_storage[7]
.sym 70914 $abc$38833$n3560_1
.sym 70915 $abc$38833$n3552_1
.sym 70918 $abc$38833$n3550_1
.sym 70919 sys_rst
.sym 70920 $abc$38833$n3552_1
.sym 70924 basesoc_timer0_value[4]
.sym 70928 $abc$38833$n2322
.sym 70929 por_clk
.sym 70930 sys_rst_$glb_sr
.sym 70931 $abc$38833$n6315_1
.sym 70932 basesoc_uart_phy_rx_reg[6]
.sym 70933 $abc$38833$n3572_1
.sym 70934 $abc$38833$n2322
.sym 70935 $abc$38833$n6434_1
.sym 70936 basesoc_uart_phy_rx_reg[0]
.sym 70937 $abc$38833$n4939_1
.sym 70938 $abc$38833$n4967
.sym 70939 basesoc_timer0_value_status[28]
.sym 70943 $PACKER_VCC_NET
.sym 70944 $abc$38833$n3463
.sym 70945 basesoc_uart_eventmanager_pending_w[1]
.sym 70946 $abc$38833$n4945
.sym 70947 $abc$38833$n76
.sym 70948 $abc$38833$n3465
.sym 70949 VexRiscv.decode_to_execute_RS2[27]
.sym 70950 basesoc_timer0_value[4]
.sym 70951 $abc$38833$n5688
.sym 70952 $PACKER_VCC_NET
.sym 70953 basesoc_timer0_value_status[7]
.sym 70954 $abc$38833$n4904_1
.sym 70955 por_rst
.sym 70956 basesoc_uart_phy_sink_payload_data[4]
.sym 70957 basesoc_timer0_load_storage[7]
.sym 70958 basesoc_uart_rx_fifo_consume[1]
.sym 70959 basesoc_uart_phy_sink_payload_data[5]
.sym 70960 $abc$38833$n2380
.sym 70961 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 70962 basesoc_uart_phy_uart_clk_rxen
.sym 70963 $abc$38833$n2209
.sym 70964 $abc$38833$n2304
.sym 70965 basesoc_adr[1]
.sym 70966 $abc$38833$n3446_1
.sym 70974 basesoc_ctrl_reset_reset_r
.sym 70977 $abc$38833$n5587
.sym 70978 basesoc_uart_phy_uart_clk_rxen
.sym 70979 basesoc_uart_phy_rx
.sym 70980 basesoc_dat_w[6]
.sym 70982 sys_rst
.sym 70983 $abc$38833$n2131
.sym 70984 basesoc_ctrl_storage[16]
.sym 70986 $abc$38833$n3463
.sym 70987 basesoc_timer0_reload_storage[8]
.sym 70988 $abc$38833$n3468
.sym 70990 $abc$38833$n3563_1
.sym 70991 $abc$38833$n3560_1
.sym 70992 $abc$38833$n3465
.sym 70993 basesoc_ctrl_storage[1]
.sym 70994 basesoc_uart_phy_rx_busy
.sym 70996 basesoc_ctrl_storage[13]
.sym 70998 $abc$38833$n3512
.sym 71000 basesoc_ctrl_storage[8]
.sym 71001 $abc$38833$n66
.sym 71002 basesoc_timer0_reload_storage[0]
.sym 71006 sys_rst
.sym 71008 $abc$38833$n5587
.sym 71011 basesoc_dat_w[6]
.sym 71018 basesoc_ctrl_storage[13]
.sym 71019 $abc$38833$n3465
.sym 71023 basesoc_ctrl_storage[1]
.sym 71024 $abc$38833$n3465
.sym 71025 $abc$38833$n3463
.sym 71026 $abc$38833$n66
.sym 71031 basesoc_ctrl_reset_reset_r
.sym 71035 $abc$38833$n3512
.sym 71036 basesoc_uart_phy_rx_busy
.sym 71037 basesoc_uart_phy_rx
.sym 71038 basesoc_uart_phy_uart_clk_rxen
.sym 71041 $abc$38833$n3465
.sym 71042 basesoc_ctrl_storage[8]
.sym 71043 $abc$38833$n3468
.sym 71044 basesoc_ctrl_storage[16]
.sym 71047 $abc$38833$n3560_1
.sym 71048 basesoc_timer0_reload_storage[8]
.sym 71049 basesoc_timer0_reload_storage[0]
.sym 71050 $abc$38833$n3563_1
.sym 71051 $abc$38833$n2131
.sym 71052 por_clk
.sym 71053 sys_rst_$glb_sr
.sym 71054 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 71055 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 71056 basesoc_adr[3]
.sym 71057 $abc$38833$n6085_1
.sym 71058 $abc$38833$n6317_1
.sym 71059 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 71060 $abc$38833$n6316
.sym 71061 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 71066 $abc$38833$n2209
.sym 71067 basesoc_timer0_value[0]
.sym 71068 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 71069 $abc$38833$n2322
.sym 71071 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 71072 $abc$38833$n5062_1
.sym 71073 basesoc_timer0_value_status[10]
.sym 71074 $abc$38833$n5037
.sym 71075 basesoc_uart_phy_rx_reg[6]
.sym 71076 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 71077 basesoc_uart_phy_storage[31]
.sym 71078 $abc$38833$n3472
.sym 71079 $abc$38833$n3560_1
.sym 71080 $abc$38833$n2322
.sym 71081 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 71082 basesoc_adr[2]
.sym 71083 sys_rst
.sym 71084 $abc$38833$n3512
.sym 71085 VexRiscv._zz_160_
.sym 71086 $abc$38833$n3447_1
.sym 71087 VexRiscv._zz_79_[25]
.sym 71088 basesoc_uart_phy_rx
.sym 71089 $abc$38833$n2219
.sym 71098 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 71099 basesoc_uart_phy_storage[29]
.sym 71102 $abc$38833$n3563_1
.sym 71103 $abc$38833$n3497
.sym 71106 $abc$38833$n2399
.sym 71108 basesoc_uart_phy_storage[26]
.sym 71110 sys_rst
.sym 71111 $abc$38833$n90
.sym 71114 basesoc_timer0_load_storage[0]
.sym 71115 basesoc_timer0_load_storage[1]
.sym 71118 $abc$38833$n3448_1
.sym 71119 basesoc_adr[0]
.sym 71122 basesoc_we
.sym 71123 basesoc_timer0_reload_storage[9]
.sym 71124 $abc$38833$n88
.sym 71125 basesoc_adr[1]
.sym 71126 $abc$38833$n3552_1
.sym 71129 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 71134 $abc$38833$n3497
.sym 71135 basesoc_we
.sym 71136 $abc$38833$n3448_1
.sym 71137 sys_rst
.sym 71140 basesoc_uart_phy_storage[26]
.sym 71141 basesoc_adr[1]
.sym 71142 $abc$38833$n88
.sym 71143 basesoc_adr[0]
.sym 71146 basesoc_timer0_load_storage[0]
.sym 71147 $abc$38833$n3552_1
.sym 71152 basesoc_uart_phy_storage[29]
.sym 71153 basesoc_adr[1]
.sym 71154 $abc$38833$n90
.sym 71155 basesoc_adr[0]
.sym 71158 basesoc_timer0_reload_storage[9]
.sym 71159 $abc$38833$n3552_1
.sym 71160 $abc$38833$n3563_1
.sym 71161 basesoc_timer0_load_storage[1]
.sym 71174 $abc$38833$n2399
.sym 71175 por_clk
.sym 71176 VexRiscv.reset_$glb_sr
.sym 71177 basesoc_timer0_value[26]
.sym 71178 $abc$38833$n5158_1
.sym 71179 $abc$38833$n2380
.sym 71180 $abc$38833$n3524
.sym 71181 $abc$38833$n6320_1
.sym 71182 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 71183 $abc$38833$n4958_1
.sym 71184 reset_delay[0]
.sym 71189 $abc$38833$n3497
.sym 71190 basesoc_dat_w[2]
.sym 71191 $abc$38833$n4957
.sym 71192 $abc$38833$n6085_1
.sym 71193 $abc$38833$n2162
.sym 71194 basesoc_uart_phy_storage[26]
.sym 71195 $abc$38833$n4899_1
.sym 71197 $abc$38833$n4946_1
.sym 71198 $abc$38833$n3497
.sym 71200 basesoc_adr[3]
.sym 71201 basesoc_timer0_eventmanager_status_w
.sym 71202 $abc$38833$n2217
.sym 71203 basesoc_uart_phy_rx_busy
.sym 71206 basesoc_uart_tx_fifo_wrport_we
.sym 71207 VexRiscv._zz_163_[9]
.sym 71211 regs0
.sym 71212 $abc$38833$n3552_1
.sym 71222 VexRiscv._zz_79_[15]
.sym 71224 VexRiscv._zz_79_[20]
.sym 71239 VexRiscv._zz_79_[11]
.sym 71241 VexRiscv._zz_50_[10]
.sym 71244 VexRiscv._zz_79_[9]
.sym 71245 VexRiscv._zz_160_
.sym 71247 VexRiscv._zz_79_[25]
.sym 71251 VexRiscv._zz_79_[25]
.sym 71257 VexRiscv._zz_79_[11]
.sym 71269 VexRiscv._zz_50_[10]
.sym 71284 VexRiscv._zz_79_[15]
.sym 71287 VexRiscv._zz_79_[20]
.sym 71295 VexRiscv._zz_79_[9]
.sym 71297 VexRiscv._zz_160_
.sym 71298 por_clk
.sym 71300 basesoc_uart_phy_rx_r
.sym 71301 $abc$38833$n5178
.sym 71302 basesoc_timer0_zero_old_trigger
.sym 71303 $abc$38833$n2328
.sym 71304 $abc$38833$n3517
.sym 71305 $abc$38833$n2219
.sym 71306 basesoc_timer0_value[28]
.sym 71307 basesoc_uart_phy_rx_busy
.sym 71308 $abc$38833$n4945
.sym 71313 basesoc_timer0_value_status[25]
.sym 71316 $PACKER_VCC_NET
.sym 71317 reset_delay[0]
.sym 71319 basesoc_timer0_value[26]
.sym 71321 basesoc_timer0_reload_storage[1]
.sym 71323 $abc$38833$n2380
.sym 71327 basesoc_adr[4]
.sym 71329 basesoc_timer0_eventmanager_storage
.sym 71330 basesoc_dat_w[7]
.sym 71331 basesoc_uart_phy_rx_busy
.sym 71332 basesoc_uart_tx_fifo_wrport_we
.sym 71333 $abc$38833$n3525
.sym 71335 $abc$38833$n4340
.sym 71341 $abc$38833$n3587_1
.sym 71344 $abc$38833$n3524
.sym 71345 basesoc_uart_eventmanager_status_w[0]
.sym 71348 $abc$38833$n3550_1
.sym 71350 $abc$38833$n3472
.sym 71352 $PACKER_VCC_NET
.sym 71353 sys_rst
.sym 71354 basesoc_adr[2]
.sym 71355 VexRiscv.CsrPlugin_mepc[0]
.sym 71356 $abc$38833$n3448_1
.sym 71358 $abc$38833$n3447_1
.sym 71359 $abc$38833$n2219
.sym 71360 VexRiscv.lastStagePc[0]
.sym 71361 basesoc_timer0_eventmanager_status_w
.sym 71364 basesoc_uart_phy_rx_busy
.sym 71366 $abc$38833$n2479
.sym 71367 basesoc_timer0_zero_old_trigger
.sym 71368 $abc$38833$n5857
.sym 71369 basesoc_uart_phy_rx_bitcount[0]
.sym 71372 basesoc_ctrl_reset_reset_r
.sym 71374 basesoc_uart_eventmanager_status_w[0]
.sym 71375 $abc$38833$n3447_1
.sym 71377 $abc$38833$n3524
.sym 71380 sys_rst
.sym 71381 $abc$38833$n3587_1
.sym 71382 $abc$38833$n3550_1
.sym 71383 basesoc_ctrl_reset_reset_r
.sym 71386 $abc$38833$n3448_1
.sym 71388 basesoc_adr[2]
.sym 71389 $abc$38833$n3524
.sym 71392 basesoc_uart_phy_rx_bitcount[0]
.sym 71393 $PACKER_VCC_NET
.sym 71398 $abc$38833$n5857
.sym 71401 basesoc_uart_phy_rx_busy
.sym 71404 basesoc_timer0_zero_old_trigger
.sym 71405 basesoc_timer0_eventmanager_status_w
.sym 71410 basesoc_adr[2]
.sym 71411 $abc$38833$n3524
.sym 71412 $abc$38833$n3472
.sym 71413 sys_rst
.sym 71416 VexRiscv.CsrPlugin_mepc[0]
.sym 71418 VexRiscv.lastStagePc[0]
.sym 71419 $abc$38833$n2479
.sym 71420 $abc$38833$n2219
.sym 71421 por_clk
.sym 71422 sys_rst_$glb_sr
.sym 71423 $abc$38833$n2217
.sym 71424 $abc$38833$n3515
.sym 71426 $abc$38833$n2225
.sym 71427 $abc$38833$n3514
.sym 71428 basesoc_uart_phy_rx_bitcount[1]
.sym 71430 $abc$38833$n3512
.sym 71435 basesoc_uart_tx_fifo_wrport_we
.sym 71439 $abc$38833$n5162
.sym 71440 basesoc_timer0_eventmanager_pending_w
.sym 71445 basesoc_uart_phy_rx_bitcount[0]
.sym 71449 $abc$38833$n2266
.sym 71450 basesoc_uart_phy_sink_payload_data[5]
.sym 71452 basesoc_uart_phy_sink_payload_data[4]
.sym 71457 basesoc_uart_phy_rx_busy
.sym 71458 basesoc_ctrl_storage[15]
.sym 71478 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 71479 $abc$38833$n4339_1
.sym 71481 serial_rx
.sym 71482 basesoc_timer0_eventmanager_storage
.sym 71487 basesoc_timer0_eventmanager_pending_w
.sym 71495 $abc$38833$n4340
.sym 71509 basesoc_timer0_eventmanager_storage
.sym 71510 basesoc_timer0_eventmanager_pending_w
.sym 71527 serial_rx
.sym 71533 $abc$38833$n4340
.sym 71535 $abc$38833$n4339_1
.sym 71536 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 71544 por_clk
.sym 71548 basesoc_timer0_eventmanager_storage
.sym 71550 $abc$38833$n7464
.sym 71560 basesoc_uart_phy_storage[31]
.sym 71563 basesoc_timer0_value[27]
.sym 71572 basesoc_uart_phy_uart_clk_rxen
.sym 71575 sys_rst
.sym 71580 $abc$38833$n3512
.sym 71602 basesoc_dat_w[7]
.sym 71605 $abc$38833$n2129
.sym 71613 basesoc_dat_w[3]
.sym 71639 basesoc_dat_w[7]
.sym 71659 basesoc_dat_w[3]
.sym 71666 $abc$38833$n2129
.sym 71667 por_clk
.sym 71668 sys_rst_$glb_sr
.sym 71671 basesoc_uart_tx_fifo_consume[2]
.sym 71672 basesoc_uart_tx_fifo_consume[3]
.sym 71674 basesoc_uart_tx_fifo_consume[0]
.sym 71681 $abc$38833$n2173
.sym 71683 basesoc_uart_tx_fifo_do_read
.sym 71684 basesoc_uart_phy_storage[29]
.sym 71691 $abc$38833$n2176
.sym 71710 basesoc_uart_tx_fifo_produce[0]
.sym 71714 basesoc_uart_tx_fifo_produce[1]
.sym 71715 basesoc_uart_tx_fifo_wrport_we
.sym 71720 basesoc_uart_tx_fifo_produce[2]
.sym 71721 $abc$38833$n2266
.sym 71729 basesoc_uart_tx_fifo_produce[3]
.sym 71735 sys_rst
.sym 71739 basesoc_uart_tx_fifo_do_read
.sym 71742 $nextpnr_ICESTORM_LC_14$O
.sym 71745 basesoc_uart_tx_fifo_produce[0]
.sym 71748 $auto$alumacc.cc:474:replace_alu$3905.C[2]
.sym 71750 basesoc_uart_tx_fifo_produce[1]
.sym 71754 $auto$alumacc.cc:474:replace_alu$3905.C[3]
.sym 71756 basesoc_uart_tx_fifo_produce[2]
.sym 71758 $auto$alumacc.cc:474:replace_alu$3905.C[2]
.sym 71763 basesoc_uart_tx_fifo_produce[3]
.sym 71764 $auto$alumacc.cc:474:replace_alu$3905.C[3]
.sym 71781 sys_rst
.sym 71782 basesoc_uart_tx_fifo_wrport_we
.sym 71786 basesoc_uart_tx_fifo_do_read
.sym 71788 sys_rst
.sym 71789 $abc$38833$n2266
.sym 71790 por_clk
.sym 71791 sys_rst_$glb_sr
.sym 71801 $abc$38833$n2237
.sym 71802 basesoc_uart_phy_sink_payload_data[6]
.sym 71804 $PACKER_VCC_NET
.sym 71806 basesoc_uart_tx_fifo_produce[1]
.sym 71808 basesoc_uart_tx_fifo_produce[3]
.sym 71811 basesoc_uart_tx_fifo_consume[1]
.sym 71821 basesoc_uart_tx_fifo_do_read
.sym 71916 VexRiscv._zz_170_[0]
.sym 71923 array_muxed0[13]
.sym 71945 $abc$38833$n2349
.sym 71957 spiflash_bus_dat_r[28]
.sym 71980 spiflash_bus_dat_r[28]
.sym 72013 $abc$38833$n2349
.sym 72014 por_clk
.sym 72015 sys_rst_$glb_sr
.sym 72033 $abc$38833$n5297
.sym 72038 $abc$38833$n6146_1
.sym 72039 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 72043 array_muxed0[0]
.sym 72044 $abc$38833$n2420
.sym 72053 array_muxed0[2]
.sym 72055 sys_rst
.sym 72060 $abc$38833$n2351
.sym 72075 VexRiscv.CsrPlugin_mepc[17]
.sym 72098 spiflash_bus_dat_r[13]
.sym 72101 $abc$38833$n3612_1
.sym 72103 array_muxed0[3]
.sym 72104 spiflash_bus_dat_r[19]
.sym 72106 array_muxed0[12]
.sym 72109 array_muxed0[2]
.sym 72112 spiflash_bus_dat_r[22]
.sym 72115 $abc$38833$n2351
.sym 72119 array_muxed0[13]
.sym 72120 spiflash_bus_dat_r[14]
.sym 72122 array_muxed0[6]
.sym 72123 array_muxed0[5]
.sym 72125 spiflash_bus_dat_r[20]
.sym 72127 spiflash_bus_dat_r[23]
.sym 72136 spiflash_bus_dat_r[14]
.sym 72137 array_muxed0[13]
.sym 72139 $abc$38833$n3612_1
.sym 72149 array_muxed0[3]
.sym 72150 spiflash_bus_dat_r[20]
.sym 72151 $abc$38833$n3612_1
.sym 72155 array_muxed0[2]
.sym 72156 $abc$38833$n3612_1
.sym 72157 spiflash_bus_dat_r[19]
.sym 72161 array_muxed0[6]
.sym 72162 spiflash_bus_dat_r[23]
.sym 72163 $abc$38833$n3612_1
.sym 72166 $abc$38833$n3612_1
.sym 72167 array_muxed0[5]
.sym 72168 spiflash_bus_dat_r[22]
.sym 72173 array_muxed0[12]
.sym 72174 spiflash_bus_dat_r[13]
.sym 72175 $abc$38833$n3612_1
.sym 72176 $abc$38833$n2351
.sym 72177 por_clk
.sym 72178 sys_rst_$glb_sr
.sym 72191 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 72192 spiflash_bus_dat_r[13]
.sym 72193 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 72194 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72197 $abc$38833$n3612_1
.sym 72198 $abc$38833$n4883
.sym 72199 spiflash_bus_dat_r[21]
.sym 72200 spiflash_bus_dat_r[22]
.sym 72209 array_muxed0[5]
.sym 72210 spiflash_bus_dat_r[8]
.sym 72211 VexRiscv._zz_151_[17]
.sym 72212 grant
.sym 72213 $abc$38833$n6293_1
.sym 72221 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 72222 VexRiscv.lastStagePc[17]
.sym 72229 $abc$38833$n4374
.sym 72230 $abc$38833$n2479
.sym 72231 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 72234 VexRiscv.lastStagePc[24]
.sym 72238 $abc$38833$n4388
.sym 72244 $abc$38833$n4340
.sym 72250 VexRiscv.CsrPlugin_mepc[17]
.sym 72251 VexRiscv.CsrPlugin_mepc[24]
.sym 72259 $abc$38833$n2479
.sym 72260 VexRiscv.lastStagePc[17]
.sym 72261 VexRiscv.CsrPlugin_mepc[17]
.sym 72266 VexRiscv.lastStagePc[24]
.sym 72267 VexRiscv.CsrPlugin_mepc[24]
.sym 72268 $abc$38833$n2479
.sym 72289 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 72290 $abc$38833$n4340
.sym 72291 $abc$38833$n4374
.sym 72295 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 72296 $abc$38833$n4388
.sym 72297 $abc$38833$n4340
.sym 72300 por_clk
.sym 72311 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 72314 $abc$38833$n2351
.sym 72320 $abc$38833$n4883
.sym 72321 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 72323 array_muxed0[3]
.sym 72324 VexRiscv.lastStagePc[8]
.sym 72328 sys_rst
.sym 72331 slave_sel_r[1]
.sym 72333 sys_rst
.sym 72334 VexRiscv.CsrPlugin_mtval[23]
.sym 72347 VexRiscv._zz_170_[1]
.sym 72348 VexRiscv._zz_151_[24]
.sym 72352 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 72354 VexRiscv.CsrPlugin_hadException
.sym 72364 VexRiscv._zz_170_[0]
.sym 72370 $abc$38833$n4268_1
.sym 72371 VexRiscv._zz_151_[17]
.sym 72372 $abc$38833$n4247_1
.sym 72376 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 72382 VexRiscv._zz_151_[24]
.sym 72383 $abc$38833$n4268_1
.sym 72384 VexRiscv._zz_170_[0]
.sym 72385 VexRiscv._zz_170_[1]
.sym 72394 VexRiscv._zz_151_[17]
.sym 72395 $abc$38833$n4247_1
.sym 72396 VexRiscv._zz_170_[0]
.sym 72397 VexRiscv._zz_170_[1]
.sym 72422 VexRiscv.CsrPlugin_hadException
.sym 72423 por_clk
.sym 72437 array_muxed0[9]
.sym 72438 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 72439 spiflash_bus_dat_r[15]
.sym 72444 $abc$38833$n2351
.sym 72449 $abc$38833$n3916_1
.sym 72450 VexRiscv._zz_170_[0]
.sym 72451 $abc$38833$n4154
.sym 72456 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 72457 $abc$38833$n3844
.sym 72467 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 72473 basesoc_vexriscv_dbus_adr[5]
.sym 72478 $abc$38833$n6292_1
.sym 72480 VexRiscv._zz_170_[0]
.sym 72482 grant
.sym 72483 $abc$38833$n4151_1
.sym 72484 $abc$38833$n2482
.sym 72486 $abc$38833$n3916_1
.sym 72487 basesoc_vexriscv_ibus_adr[5]
.sym 72491 VexRiscv._zz_32_[1]
.sym 72492 VexRiscv._zz_152_
.sym 72493 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72496 VexRiscv._zz_32_[0]
.sym 72505 VexRiscv._zz_170_[0]
.sym 72507 VexRiscv._zz_152_
.sym 72508 VexRiscv._zz_32_[1]
.sym 72512 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 72517 basesoc_vexriscv_dbus_adr[5]
.sym 72518 grant
.sym 72519 basesoc_vexriscv_ibus_adr[5]
.sym 72525 VexRiscv._zz_32_[1]
.sym 72526 VexRiscv._zz_32_[0]
.sym 72530 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72531 $abc$38833$n6292_1
.sym 72532 VexRiscv._zz_32_[1]
.sym 72541 $abc$38833$n4151_1
.sym 72542 $abc$38833$n3916_1
.sym 72543 VexRiscv._zz_152_
.sym 72544 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72545 $abc$38833$n2482
.sym 72546 por_clk
.sym 72558 array_muxed0[13]
.sym 72559 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 72567 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 72568 VexRiscv._zz_129_[6]
.sym 72570 $abc$38833$n3916_1
.sym 72574 $abc$38833$n4554
.sym 72575 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 72576 VexRiscv._zz_197_
.sym 72578 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 72579 $abc$38833$n4220
.sym 72580 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 72582 VexRiscv._zz_41_[28]
.sym 72583 slave_sel_r[1]
.sym 72589 VexRiscv._zz_170_[2]
.sym 72593 $abc$38833$n3916_1
.sym 72594 VexRiscv._zz_197_
.sym 72595 VexRiscv._zz_135_[24]
.sym 72597 VexRiscv._zz_135_[9]
.sym 72602 VexRiscv.decode_to_execute_RS2[10]
.sym 72605 VexRiscv._zz_32_[1]
.sym 72607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 72608 VexRiscv._zz_152_
.sym 72612 VexRiscv._zz_129_[3]
.sym 72613 $abc$38833$n4155_1
.sym 72614 VexRiscv._zz_285_[2]
.sym 72615 VexRiscv.decode_to_execute_RS2[11]
.sym 72616 VexRiscv._zz_152_
.sym 72619 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72622 VexRiscv._zz_32_[1]
.sym 72624 VexRiscv._zz_170_[2]
.sym 72625 VexRiscv._zz_152_
.sym 72629 VexRiscv._zz_32_[1]
.sym 72630 VexRiscv._zz_152_
.sym 72631 VexRiscv._zz_285_[2]
.sym 72635 VexRiscv._zz_197_
.sym 72637 VexRiscv.decode_to_execute_RS2[11]
.sym 72642 VexRiscv._zz_135_[9]
.sym 72643 VexRiscv._zz_135_[24]
.sym 72647 VexRiscv._zz_129_[3]
.sym 72649 VexRiscv._zz_197_
.sym 72653 VexRiscv.decode_to_execute_RS2[10]
.sym 72654 VexRiscv._zz_197_
.sym 72660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 72664 $abc$38833$n4155_1
.sym 72665 $abc$38833$n3916_1
.sym 72666 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72667 VexRiscv._zz_152_
.sym 72668 $abc$38833$n2420_$glb_ce
.sym 72669 por_clk
.sym 72679 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72681 $abc$38833$n5814_1
.sym 72682 $abc$38833$n6296_1
.sym 72683 VexRiscv._zz_135_[9]
.sym 72684 $abc$38833$n6296_1
.sym 72685 VexRiscv._zz_47_[0]
.sym 72687 $abc$38833$n5562_1
.sym 72690 basesoc_vexriscv_dbus_adr[5]
.sym 72694 array_muxed0[13]
.sym 72695 VexRiscv._zz_199_[1]
.sym 72696 $abc$38833$n4193
.sym 72699 $abc$38833$n4205
.sym 72700 VexRiscv._zz_285_[2]
.sym 72701 VexRiscv.decode_to_execute_RS2[11]
.sym 72702 $abc$38833$n149
.sym 72703 VexRiscv._zz_151_[17]
.sym 72705 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72706 VexRiscv._zz_286_[1]
.sym 72713 $abc$38833$n4538
.sym 72714 $abc$38833$n4534
.sym 72715 $abc$38833$n4542
.sym 72716 $abc$38833$n4540
.sym 72718 $abc$38833$n4546
.sym 72720 $abc$38833$n4544
.sym 72723 $abc$38833$n4548
.sym 72725 $abc$38833$n4536
.sym 72736 VexRiscv._zz_197_
.sym 72744 $auto$alumacc.cc:474:replace_alu$3890.C[1]
.sym 72746 VexRiscv._zz_197_
.sym 72747 $abc$38833$n4534
.sym 72750 $auto$alumacc.cc:474:replace_alu$3890.C[2]
.sym 72752 $abc$38833$n4536
.sym 72754 $auto$alumacc.cc:474:replace_alu$3890.C[1]
.sym 72756 $auto$alumacc.cc:474:replace_alu$3890.C[3]
.sym 72758 $abc$38833$n4538
.sym 72760 $auto$alumacc.cc:474:replace_alu$3890.C[2]
.sym 72762 $auto$alumacc.cc:474:replace_alu$3890.C[4]
.sym 72764 $abc$38833$n4540
.sym 72766 $auto$alumacc.cc:474:replace_alu$3890.C[3]
.sym 72768 $auto$alumacc.cc:474:replace_alu$3890.C[5]
.sym 72770 $abc$38833$n4542
.sym 72772 $auto$alumacc.cc:474:replace_alu$3890.C[4]
.sym 72774 $auto$alumacc.cc:474:replace_alu$3890.C[6]
.sym 72777 $abc$38833$n4544
.sym 72778 $auto$alumacc.cc:474:replace_alu$3890.C[5]
.sym 72780 $auto$alumacc.cc:474:replace_alu$3890.C[7]
.sym 72783 $abc$38833$n4546
.sym 72784 $auto$alumacc.cc:474:replace_alu$3890.C[6]
.sym 72786 $auto$alumacc.cc:474:replace_alu$3890.C[8]
.sym 72788 $abc$38833$n4548
.sym 72790 $auto$alumacc.cc:474:replace_alu$3890.C[7]
.sym 72803 $abc$38833$n3912
.sym 72804 $abc$38833$n3912
.sym 72806 $abc$38833$n4544
.sym 72808 VexRiscv._zz_321_[0]
.sym 72809 $abc$38833$n4548
.sym 72810 $abc$38833$n4534
.sym 72811 $abc$38833$n4542
.sym 72813 VexRiscv._zz_199_[13]
.sym 72814 $abc$38833$n149
.sym 72815 VexRiscv._zz_170_[0]
.sym 72816 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 72817 $abc$38833$n4538
.sym 72819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 72820 sys_rst
.sym 72825 VexRiscv._zz_41_[21]
.sym 72827 slave_sel_r[1]
.sym 72828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 72829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 72830 $auto$alumacc.cc:474:replace_alu$3890.C[8]
.sym 72839 $abc$38833$n4556
.sym 72841 $abc$38833$n4564
.sym 72843 $abc$38833$n4560
.sym 72845 $abc$38833$n4552
.sym 72846 $abc$38833$n4554
.sym 72848 $abc$38833$n4558
.sym 72849 $abc$38833$n4562
.sym 72860 $abc$38833$n4550
.sym 72867 $auto$alumacc.cc:474:replace_alu$3890.C[9]
.sym 72870 $abc$38833$n4550
.sym 72871 $auto$alumacc.cc:474:replace_alu$3890.C[8]
.sym 72873 $auto$alumacc.cc:474:replace_alu$3890.C[10]
.sym 72876 $abc$38833$n4552
.sym 72877 $auto$alumacc.cc:474:replace_alu$3890.C[9]
.sym 72879 $auto$alumacc.cc:474:replace_alu$3890.C[11]
.sym 72882 $abc$38833$n4554
.sym 72883 $auto$alumacc.cc:474:replace_alu$3890.C[10]
.sym 72885 $auto$alumacc.cc:474:replace_alu$3890.C[12]
.sym 72887 $abc$38833$n4556
.sym 72889 $auto$alumacc.cc:474:replace_alu$3890.C[11]
.sym 72891 $auto$alumacc.cc:474:replace_alu$3890.C[13]
.sym 72894 $abc$38833$n4558
.sym 72895 $auto$alumacc.cc:474:replace_alu$3890.C[12]
.sym 72897 $auto$alumacc.cc:474:replace_alu$3890.C[14]
.sym 72900 $abc$38833$n4560
.sym 72901 $auto$alumacc.cc:474:replace_alu$3890.C[13]
.sym 72903 $auto$alumacc.cc:474:replace_alu$3890.C[15]
.sym 72905 $abc$38833$n4562
.sym 72907 $auto$alumacc.cc:474:replace_alu$3890.C[14]
.sym 72909 $auto$alumacc.cc:474:replace_alu$3890.C[16]
.sym 72911 $abc$38833$n4564
.sym 72913 $auto$alumacc.cc:474:replace_alu$3890.C[15]
.sym 72927 VexRiscv._zz_49_[0]
.sym 72929 $abc$38833$n4175
.sym 72931 $abc$38833$n4552
.sym 72932 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 72933 $abc$38833$n4576
.sym 72936 $abc$38833$n4558
.sym 72938 VexRiscv.decode_to_execute_RS2[21]
.sym 72939 $abc$38833$n4560
.sym 72941 $abc$38833$n3916_1
.sym 72942 VexRiscv._zz_170_[0]
.sym 72943 VexRiscv._zz_151_[22]
.sym 72944 VexRiscv._zz_37_[0]
.sym 72947 VexRiscv._zz_129_[1]
.sym 72948 $abc$38833$n3844
.sym 72949 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 72952 VexRiscv._zz_47_[1]
.sym 72953 $auto$alumacc.cc:474:replace_alu$3890.C[16]
.sym 72958 $abc$38833$n4572
.sym 72960 $abc$38833$n4574
.sym 72962 $abc$38833$n4566
.sym 72964 $abc$38833$n4578
.sym 72970 $abc$38833$n4570
.sym 72971 $abc$38833$n4568
.sym 72972 $abc$38833$n4580
.sym 72979 $abc$38833$n4576
.sym 72990 $auto$alumacc.cc:474:replace_alu$3890.C[17]
.sym 72993 $abc$38833$n4566
.sym 72994 $auto$alumacc.cc:474:replace_alu$3890.C[16]
.sym 72996 $auto$alumacc.cc:474:replace_alu$3890.C[18]
.sym 72998 $abc$38833$n4568
.sym 73000 $auto$alumacc.cc:474:replace_alu$3890.C[17]
.sym 73002 $auto$alumacc.cc:474:replace_alu$3890.C[19]
.sym 73004 $abc$38833$n4570
.sym 73006 $auto$alumacc.cc:474:replace_alu$3890.C[18]
.sym 73008 $auto$alumacc.cc:474:replace_alu$3890.C[20]
.sym 73010 $abc$38833$n4572
.sym 73012 $auto$alumacc.cc:474:replace_alu$3890.C[19]
.sym 73014 $auto$alumacc.cc:474:replace_alu$3890.C[21]
.sym 73017 $abc$38833$n4574
.sym 73018 $auto$alumacc.cc:474:replace_alu$3890.C[20]
.sym 73020 $auto$alumacc.cc:474:replace_alu$3890.C[22]
.sym 73023 $abc$38833$n4576
.sym 73024 $auto$alumacc.cc:474:replace_alu$3890.C[21]
.sym 73026 $auto$alumacc.cc:474:replace_alu$3890.C[23]
.sym 73029 $abc$38833$n4578
.sym 73030 $auto$alumacc.cc:474:replace_alu$3890.C[22]
.sym 73032 $auto$alumacc.cc:474:replace_alu$3890.C[24]
.sym 73035 $abc$38833$n4580
.sym 73036 $auto$alumacc.cc:474:replace_alu$3890.C[23]
.sym 73050 $abc$38833$n5564_1
.sym 73052 $abc$38833$n4572
.sym 73056 VexRiscv._zz_129_[3]
.sym 73057 VexRiscv._zz_170_[0]
.sym 73058 $abc$38833$n4570
.sym 73059 $abc$38833$n4568
.sym 73060 VexRiscv._zz_129_[6]
.sym 73061 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 73063 VexRiscv._zz_170_[0]
.sym 73064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 73066 array_muxed1[7]
.sym 73067 VexRiscv._zz_197_
.sym 73068 $abc$38833$n4570_1
.sym 73069 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73070 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 73071 VexRiscv._zz_49_[0]
.sym 73072 VexRiscv._zz_197_
.sym 73073 VexRiscv._zz_199_[14]
.sym 73074 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 73075 $abc$38833$n4220
.sym 73076 $auto$alumacc.cc:474:replace_alu$3890.C[24]
.sym 73081 $abc$38833$n4582
.sym 73085 VexRiscv.execute_arbitration_isStuckByOthers
.sym 73087 $abc$38833$n4588
.sym 73091 $abc$38833$n4596
.sym 73093 $abc$38833$n4590
.sym 73095 $abc$38833$n4594
.sym 73097 $abc$38833$n4584
.sym 73098 $abc$38833$n4586
.sym 73099 $abc$38833$n4592
.sym 73113 $auto$alumacc.cc:474:replace_alu$3890.C[25]
.sym 73116 $abc$38833$n4582
.sym 73117 $auto$alumacc.cc:474:replace_alu$3890.C[24]
.sym 73119 $auto$alumacc.cc:474:replace_alu$3890.C[26]
.sym 73121 $abc$38833$n4584
.sym 73123 $auto$alumacc.cc:474:replace_alu$3890.C[25]
.sym 73125 $auto$alumacc.cc:474:replace_alu$3890.C[27]
.sym 73127 $abc$38833$n4586
.sym 73129 $auto$alumacc.cc:474:replace_alu$3890.C[26]
.sym 73131 $auto$alumacc.cc:474:replace_alu$3890.C[28]
.sym 73133 $abc$38833$n4588
.sym 73135 $auto$alumacc.cc:474:replace_alu$3890.C[27]
.sym 73137 $auto$alumacc.cc:474:replace_alu$3890.C[29]
.sym 73139 $abc$38833$n4590
.sym 73141 $auto$alumacc.cc:474:replace_alu$3890.C[28]
.sym 73143 $auto$alumacc.cc:474:replace_alu$3890.C[30]
.sym 73145 $abc$38833$n4592
.sym 73147 $auto$alumacc.cc:474:replace_alu$3890.C[29]
.sym 73149 $auto$alumacc.cc:474:replace_alu$3890.C[31]
.sym 73151 $abc$38833$n4594
.sym 73153 $auto$alumacc.cc:474:replace_alu$3890.C[30]
.sym 73156 $abc$38833$n4596
.sym 73159 $auto$alumacc.cc:474:replace_alu$3890.C[31]
.sym 73160 $abc$38833$n2457_$glb_ce
.sym 73161 por_clk
.sym 73162 VexRiscv.execute_arbitration_isStuckByOthers
.sym 73174 $abc$38833$n5930_1
.sym 73177 VexRiscv._zz_47_[0]
.sym 73179 $abc$38833$n4596
.sym 73181 $abc$38833$n5562_1
.sym 73182 VexRiscv._zz_311_
.sym 73183 $abc$38833$n4594
.sym 73186 $abc$38833$n5955_1
.sym 73187 VexRiscv._zz_151_[17]
.sym 73190 $PACKER_GND_NET
.sym 73192 VexRiscv._zz_285_[2]
.sym 73193 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 73197 VexRiscv._zz_49_[0]
.sym 73198 VexRiscv.decode_to_execute_RS2[11]
.sym 73204 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 73208 $abc$38833$n3916_1
.sym 73209 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 73211 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73214 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 73215 VexRiscv._zz_151_[22]
.sym 73216 VexRiscv.decode_to_execute_RS2[28]
.sym 73219 VexRiscv._zz_321_[31]
.sym 73220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 73222 VexRiscv.decode_to_execute_RS2[24]
.sym 73225 VexRiscv._zz_41_[12]
.sym 73227 VexRiscv._zz_135_[9]
.sym 73228 VexRiscv._zz_199_[12]
.sym 73230 VexRiscv._zz_151_[3]
.sym 73232 VexRiscv._zz_197_
.sym 73233 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 73234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 73238 VexRiscv._zz_197_
.sym 73239 VexRiscv.decode_to_execute_RS2[24]
.sym 73245 VexRiscv._zz_135_[9]
.sym 73250 VexRiscv._zz_151_[3]
.sym 73251 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 73252 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73255 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 73257 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73258 VexRiscv._zz_151_[22]
.sym 73262 VexRiscv.decode_to_execute_RS2[28]
.sym 73264 VexRiscv._zz_197_
.sym 73268 VexRiscv._zz_321_[31]
.sym 73273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 73274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 73275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 73276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 73279 VexRiscv._zz_199_[12]
.sym 73281 VexRiscv._zz_41_[12]
.sym 73282 $abc$38833$n3916_1
.sym 73283 $abc$38833$n2420_$glb_ce
.sym 73284 por_clk
.sym 73298 $abc$38833$n5604_1
.sym 73299 VexRiscv._zz_41_[22]
.sym 73300 $abc$38833$n149
.sym 73301 $abc$38833$n4588
.sym 73302 VexRiscv._zz_49_[0]
.sym 73304 $abc$38833$n5600_1
.sym 73306 $abc$38833$n149
.sym 73307 basesoc_vexriscv_ibus_adr[10]
.sym 73308 $abc$38833$n5607
.sym 73310 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 73311 $abc$38833$n5562_1
.sym 73312 sys_rst
.sym 73313 $abc$38833$n2413
.sym 73314 $abc$38833$n7471
.sym 73315 $abc$38833$n3634_1
.sym 73316 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73317 VexRiscv._zz_41_[21]
.sym 73318 $abc$38833$n5560_1
.sym 73319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 73320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 73328 VexRiscv._zz_49_[0]
.sym 73329 $abc$38833$n2413
.sym 73331 VexRiscv._zz_129_[5]
.sym 73332 $abc$38833$n3700
.sym 73333 VexRiscv.decode_to_execute_RS2[13]
.sym 73334 VexRiscv._zz_321_[0]
.sym 73335 $abc$38833$n5562_1
.sym 73336 $abc$38833$n5611_1
.sym 73337 VexRiscv._zz_170_[1]
.sym 73338 $abc$38833$n5609_1
.sym 73339 $abc$38833$n3634_1
.sym 73340 VexRiscv._zz_49_[1]
.sym 73341 $abc$38833$n3653
.sym 73342 VexRiscv._zz_151_[3]
.sym 73344 $abc$38833$n5560_1
.sym 73346 $abc$38833$n6285_1
.sym 73347 $abc$38833$n5604_1
.sym 73351 VexRiscv._zz_170_[0]
.sym 73352 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 73354 VexRiscv._zz_194_[2]
.sym 73355 $abc$38833$n5612_1
.sym 73356 VexRiscv._zz_195_[2]
.sym 73357 VexRiscv._zz_195_[32]
.sym 73360 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 73361 $abc$38833$n3634_1
.sym 73362 $abc$38833$n5609_1
.sym 73363 $abc$38833$n5562_1
.sym 73366 $abc$38833$n6285_1
.sym 73368 $abc$38833$n5612_1
.sym 73369 VexRiscv._zz_151_[3]
.sym 73372 VexRiscv._zz_194_[2]
.sym 73373 VexRiscv._zz_195_[32]
.sym 73374 VexRiscv._zz_195_[2]
.sym 73378 $abc$38833$n6285_1
.sym 73379 $abc$38833$n5604_1
.sym 73380 $abc$38833$n5560_1
.sym 73381 $abc$38833$n5611_1
.sym 73385 VexRiscv._zz_49_[0]
.sym 73386 VexRiscv._zz_49_[1]
.sym 73390 VexRiscv._zz_170_[1]
.sym 73391 VexRiscv.decode_to_execute_RS2[13]
.sym 73392 VexRiscv._zz_170_[0]
.sym 73393 VexRiscv._zz_129_[5]
.sym 73397 VexRiscv._zz_321_[0]
.sym 73402 $abc$38833$n3700
.sym 73404 $abc$38833$n3653
.sym 73406 $abc$38833$n2413
.sym 73407 por_clk
.sym 73408 VexRiscv.reset_$glb_sr
.sym 73421 VexRiscv._zz_129_[4]
.sym 73423 $abc$38833$n5560_1
.sym 73425 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 73426 VexRiscv._zz_151_[2]
.sym 73427 $abc$38833$n5560_1
.sym 73428 VexRiscv._zz_49_[1]
.sym 73429 $abc$38833$n5613
.sym 73430 VexRiscv._zz_129_[4]
.sym 73431 $abc$38833$n5612_1
.sym 73432 $abc$38833$n5623
.sym 73433 VexRiscv._zz_47_[1]
.sym 73434 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 73435 VexRiscv._zz_151_[22]
.sym 73436 VexRiscv._zz_199_[13]
.sym 73437 VexRiscv._zz_37_[0]
.sym 73438 $abc$38833$n3916_1
.sym 73439 VexRiscv._zz_129_[1]
.sym 73440 $abc$38833$n3844
.sym 73441 $abc$38833$n86
.sym 73442 VexRiscv._zz_170_[0]
.sym 73443 $abc$38833$n82
.sym 73444 $PACKER_VCC_NET
.sym 73450 VexRiscv._zz_170_[0]
.sym 73451 $PACKER_VCC_NET
.sym 73452 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 73453 $abc$38833$n3653
.sym 73454 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 73455 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 73456 $abc$38833$n3844
.sym 73460 VexRiscv._zz_170_[1]
.sym 73461 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 73462 VexRiscv.decode_to_execute_RS2[12]
.sym 73463 $abc$38833$n2484
.sym 73464 VexRiscv._zz_199_[22]
.sym 73466 VexRiscv._zz_44_[1]
.sym 73468 $PACKER_VCC_NET
.sym 73470 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 73473 VexRiscv._zz_44_[0]
.sym 73475 VexRiscv._zz_286_[2]
.sym 73477 $abc$38833$n2484
.sym 73481 VexRiscv._zz_129_[4]
.sym 73482 $nextpnr_ICESTORM_LC_16$O
.sym 73485 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 73488 $auto$alumacc.cc:474:replace_alu$3923.C[2]
.sym 73490 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 73491 $PACKER_VCC_NET
.sym 73494 $auto$alumacc.cc:474:replace_alu$3923.C[3]
.sym 73496 $PACKER_VCC_NET
.sym 73497 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 73498 $auto$alumacc.cc:474:replace_alu$3923.C[2]
.sym 73500 $auto$alumacc.cc:474:replace_alu$3923.C[4]
.sym 73502 $PACKER_VCC_NET
.sym 73503 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 73504 $auto$alumacc.cc:474:replace_alu$3923.C[3]
.sym 73507 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 73508 $PACKER_VCC_NET
.sym 73510 $auto$alumacc.cc:474:replace_alu$3923.C[4]
.sym 73513 VexRiscv._zz_44_[0]
.sym 73514 VexRiscv._zz_44_[1]
.sym 73515 VexRiscv._zz_199_[22]
.sym 73516 VexRiscv._zz_286_[2]
.sym 73519 VexRiscv._zz_170_[0]
.sym 73520 VexRiscv.decode_to_execute_RS2[12]
.sym 73521 VexRiscv._zz_129_[4]
.sym 73522 VexRiscv._zz_170_[1]
.sym 73526 $abc$38833$n2484
.sym 73527 $abc$38833$n3653
.sym 73528 $abc$38833$n3844
.sym 73529 $abc$38833$n2484
.sym 73530 por_clk
.sym 73542 $abc$38833$n5565_1
.sym 73544 $abc$38833$n5627
.sym 73545 $abc$38833$n5562_1
.sym 73546 VexRiscv._zz_151_[22]
.sym 73547 $abc$38833$n147
.sym 73548 VexRiscv._zz_170_[1]
.sym 73549 $abc$38833$n5560_1
.sym 73550 $abc$38833$n5695
.sym 73551 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73552 VexRiscv._zz_170_[2]
.sym 73553 $abc$38833$n5562_1
.sym 73554 grant
.sym 73556 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73557 VexRiscv._zz_199_[14]
.sym 73558 array_muxed1[7]
.sym 73559 VexRiscv._zz_44_[0]
.sym 73560 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 73561 $abc$38833$n3806_1
.sym 73562 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 73563 VexRiscv._zz_49_[0]
.sym 73564 VexRiscv._zz_49_[0]
.sym 73565 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 73566 VexRiscv.decode_to_execute_RS2[27]
.sym 73567 $abc$38833$n2322
.sym 73573 $abc$38833$n5930_1
.sym 73574 $abc$38833$n3821_1
.sym 73578 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 73579 $abc$38833$n149
.sym 73580 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 73581 $abc$38833$n5612_1
.sym 73582 $abc$38833$n5600_1
.sym 73584 $abc$38833$n5565_1
.sym 73585 VexRiscv._zz_37_[1]
.sym 73586 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 73587 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73589 VexRiscv._zz_151_[24]
.sym 73591 VexRiscv._zz_151_[23]
.sym 73593 $abc$38833$n5917_1
.sym 73596 $abc$38833$n3634_1
.sym 73597 VexRiscv._zz_37_[0]
.sym 73600 $abc$38833$n2482
.sym 73603 $abc$38833$n5564_1
.sym 73604 VexRiscv._zz_151_[31]
.sym 73606 VexRiscv._zz_151_[31]
.sym 73607 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73609 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 73612 $abc$38833$n3821_1
.sym 73614 $abc$38833$n5612_1
.sym 73615 VexRiscv._zz_151_[24]
.sym 73618 VexRiscv._zz_151_[23]
.sym 73619 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 73621 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73624 VexRiscv._zz_37_[0]
.sym 73626 VexRiscv._zz_37_[1]
.sym 73630 $abc$38833$n5930_1
.sym 73631 VexRiscv._zz_37_[0]
.sym 73632 $abc$38833$n5917_1
.sym 73633 VexRiscv._zz_37_[1]
.sym 73636 $abc$38833$n3634_1
.sym 73639 $abc$38833$n149
.sym 73642 $abc$38833$n5565_1
.sym 73643 $abc$38833$n3634_1
.sym 73644 $abc$38833$n5600_1
.sym 73645 $abc$38833$n5564_1
.sym 73649 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 73652 $abc$38833$n2482
.sym 73653 por_clk
.sym 73667 VexRiscv._zz_199_[12]
.sym 73669 basesoc_ctrl_reset_reset_r
.sym 73670 $abc$38833$n5955_1
.sym 73671 VexRiscv.decode_to_execute_RS2[24]
.sym 73673 $abc$38833$n5835_1
.sym 73675 $abc$38833$n5565_1
.sym 73677 VexRiscv._zz_199_[24]
.sym 73679 VexRiscv._zz_285_[2]
.sym 73680 $abc$38833$n6283_1
.sym 73681 VexRiscv._zz_151_[13]
.sym 73682 $abc$38833$n5565_1
.sym 73683 VexRiscv._zz_151_[17]
.sym 73684 VexRiscv._zz_288_[13]
.sym 73685 $abc$38833$n2447
.sym 73686 $abc$38833$n2484
.sym 73687 VexRiscv._zz_311_
.sym 73690 $PACKER_GND_NET
.sym 73697 VexRiscv._zz_44_[1]
.sym 73700 $abc$38833$n5937_1
.sym 73701 VexRiscv._zz_151_[13]
.sym 73702 VexRiscv._zz_151_[2]
.sym 73703 VexRiscv._zz_151_[24]
.sym 73704 $abc$38833$n6283_1
.sym 73705 VexRiscv._zz_285_[2]
.sym 73706 VexRiscv._zz_199_[13]
.sym 73708 $abc$38833$n6418_1
.sym 73709 VexRiscv._zz_170_[1]
.sym 73710 VexRiscv._zz_199_[17]
.sym 73712 VexRiscv._zz_44_[0]
.sym 73713 $abc$38833$n3821_1
.sym 73714 $abc$38833$n3823_1
.sym 73716 $abc$38833$n3814
.sym 73717 slave_sel[0]
.sym 73718 VexRiscv._zz_151_[30]
.sym 73721 $abc$38833$n3806_1
.sym 73722 $abc$38833$n3828_1
.sym 73724 $abc$38833$n3813_1
.sym 73726 VexRiscv._zz_151_[17]
.sym 73727 $abc$38833$n3634_1
.sym 73732 slave_sel[0]
.sym 73735 VexRiscv._zz_151_[13]
.sym 73737 $abc$38833$n3828_1
.sym 73741 $abc$38833$n3806_1
.sym 73742 $abc$38833$n3813_1
.sym 73743 VexRiscv._zz_151_[2]
.sym 73744 $abc$38833$n6283_1
.sym 73748 $abc$38833$n5937_1
.sym 73749 $abc$38833$n6418_1
.sym 73750 $abc$38833$n3634_1
.sym 73753 $abc$38833$n3814
.sym 73756 VexRiscv._zz_151_[17]
.sym 73759 VexRiscv._zz_44_[1]
.sym 73760 VexRiscv._zz_44_[0]
.sym 73761 VexRiscv._zz_199_[13]
.sym 73762 VexRiscv._zz_170_[1]
.sym 73765 VexRiscv._zz_44_[0]
.sym 73766 VexRiscv._zz_44_[1]
.sym 73767 VexRiscv._zz_285_[2]
.sym 73768 VexRiscv._zz_199_[17]
.sym 73771 VexRiscv._zz_151_[24]
.sym 73772 VexRiscv._zz_151_[30]
.sym 73773 $abc$38833$n3821_1
.sym 73774 $abc$38833$n3823_1
.sym 73776 por_clk
.sym 73777 sys_rst_$glb_sr
.sym 73787 $abc$38833$n5778_1
.sym 73789 sys_rst
.sym 73790 slave_sel_r[0]
.sym 73792 VexRiscv._zz_151_[13]
.sym 73793 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73795 basesoc_dat_w[4]
.sym 73796 $abc$38833$n5604_1
.sym 73797 $abc$38833$n6077_1
.sym 73798 $abc$38833$n6419_1
.sym 73799 VexRiscv._zz_129_[3]
.sym 73800 $abc$38833$n3864
.sym 73801 $abc$38833$n3349
.sym 73802 basesoc_we
.sym 73803 sys_rst
.sym 73804 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73806 $abc$38833$n5717_1
.sym 73807 slave_sel_r[1]
.sym 73809 basesoc_bus_wishbone_dat_r[7]
.sym 73810 $abc$38833$n5560_1
.sym 73811 VexRiscv._zz_151_[17]
.sym 73812 array_muxed1[7]
.sym 73813 $abc$38833$n3634_1
.sym 73819 $abc$38833$n3818
.sym 73821 $abc$38833$n3805
.sym 73822 $abc$38833$n3831_1
.sym 73824 VexRiscv._zz_170_[2]
.sym 73825 $abc$38833$n3789_1
.sym 73826 VexRiscv._zz_151_[3]
.sym 73827 VexRiscv._zz_129_[7]
.sym 73828 $abc$38833$n3827_1
.sym 73829 $abc$38833$n5562_1
.sym 73831 $abc$38833$n5560_1
.sym 73832 VexRiscv._zz_49_[1]
.sym 73833 VexRiscv._zz_49_[0]
.sym 73834 $abc$38833$n3820
.sym 73836 $abc$38833$n3790
.sym 73838 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 73840 $abc$38833$n3848_1
.sym 73841 $abc$38833$n3913_1
.sym 73842 VexRiscv._zz_151_[31]
.sym 73844 $abc$38833$n6285_1
.sym 73847 VexRiscv._zz_151_[15]
.sym 73848 $abc$38833$n3887_1
.sym 73850 $abc$38833$n6417_1
.sym 73854 $abc$38833$n6285_1
.sym 73855 VexRiscv._zz_151_[3]
.sym 73858 VexRiscv._zz_129_[7]
.sym 73864 $abc$38833$n3818
.sym 73865 $abc$38833$n3848_1
.sym 73866 $abc$38833$n3789_1
.sym 73867 VexRiscv._zz_170_[2]
.sym 73870 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 73871 $abc$38833$n3913_1
.sym 73872 VexRiscv._zz_151_[31]
.sym 73873 $abc$38833$n3887_1
.sym 73876 $abc$38833$n3913_1
.sym 73877 $abc$38833$n5560_1
.sym 73878 $abc$38833$n6417_1
.sym 73879 $abc$38833$n5562_1
.sym 73882 VexRiscv._zz_151_[15]
.sym 73883 $abc$38833$n3827_1
.sym 73884 $abc$38833$n3831_1
.sym 73885 $abc$38833$n3820
.sym 73888 $abc$38833$n3805
.sym 73891 $abc$38833$n3790
.sym 73894 VexRiscv._zz_151_[31]
.sym 73895 VexRiscv._zz_49_[1]
.sym 73896 VexRiscv._zz_49_[0]
.sym 73897 $abc$38833$n3887_1
.sym 73898 $abc$38833$n7876_$glb_ce
.sym 73899 por_clk
.sym 73913 VexRiscv._zz_44_[1]
.sym 73914 VexRiscv._zz_129_[0]
.sym 73915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 73916 VexRiscv._zz_199_[30]
.sym 73917 $abc$38833$n5562_1
.sym 73918 $abc$38833$n3831_1
.sym 73919 $abc$38833$n5560_1
.sym 73920 VexRiscv._zz_49_[1]
.sym 73921 VexRiscv._zz_151_[2]
.sym 73922 $abc$38833$n5562_1
.sym 73923 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 73924 basesoc_we
.sym 73925 VexRiscv._zz_47_[1]
.sym 73926 basesoc_timer0_en_storage
.sym 73927 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 73928 $PACKER_VCC_NET
.sym 73929 $abc$38833$n86
.sym 73930 VexRiscv._zz_170_[0]
.sym 73931 $abc$38833$n6289_1
.sym 73933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 73934 $abc$38833$n100
.sym 73935 $abc$38833$n82
.sym 73936 $abc$38833$n3844
.sym 73942 $abc$38833$n3880_1
.sym 73943 $abc$38833$n3882_1
.sym 73944 $abc$38833$n3841_1
.sym 73945 $abc$38833$n3890
.sym 73947 $abc$38833$n5558_1
.sym 73949 $abc$38833$n6289_1
.sym 73952 $abc$38833$n5565_1
.sym 73953 $abc$38833$n5564_1
.sym 73954 $abc$38833$n3834
.sym 73955 $abc$38833$n3819_1
.sym 73957 VexRiscv._zz_151_[31]
.sym 73958 $abc$38833$n3634_1
.sym 73960 $abc$38833$n3886_1
.sym 73961 VexRiscv._zz_151_[12]
.sym 73963 basesoc_uart_phy_rx_reg[4]
.sym 73965 basesoc_uart_phy_rx_reg[3]
.sym 73966 $abc$38833$n3887_1
.sym 73969 $abc$38833$n2217
.sym 73972 $abc$38833$n3864
.sym 73973 VexRiscv._zz_151_[1]
.sym 73975 $abc$38833$n3819_1
.sym 73977 $abc$38833$n3841_1
.sym 73978 $abc$38833$n3834
.sym 73981 $abc$38833$n5565_1
.sym 73982 $abc$38833$n3634_1
.sym 73983 $abc$38833$n5558_1
.sym 73984 $abc$38833$n5564_1
.sym 73989 VexRiscv._zz_151_[31]
.sym 73990 $abc$38833$n3887_1
.sym 73993 $abc$38833$n6289_1
.sym 73994 VexRiscv._zz_151_[1]
.sym 73999 $abc$38833$n3886_1
.sym 74000 $abc$38833$n3882_1
.sym 74001 $abc$38833$n3880_1
.sym 74002 $abc$38833$n3890
.sym 74005 basesoc_uart_phy_rx_reg[3]
.sym 74012 $abc$38833$n3864
.sym 74014 VexRiscv._zz_151_[12]
.sym 74017 basesoc_uart_phy_rx_reg[4]
.sym 74021 $abc$38833$n2217
.sym 74022 por_clk
.sym 74023 sys_rst_$glb_sr
.sym 74033 array_muxed0[13]
.sym 74037 $abc$38833$n4624_1
.sym 74038 basesoc_uart_phy_rx_reg[2]
.sym 74039 VexRiscv._zz_194_[7]
.sym 74040 VexRiscv._zz_194_[6]
.sym 74044 VexRiscv._zz_194_[21]
.sym 74045 $abc$38833$n5562_1
.sym 74047 $abc$38833$n5560_1
.sym 74048 $abc$38833$n2129
.sym 74049 VexRiscv._zz_199_[14]
.sym 74051 $abc$38833$n5920_1
.sym 74052 basesoc_timer0_en_storage
.sym 74053 basesoc_uart_phy_rx_reg[1]
.sym 74054 $abc$38833$n2322
.sym 74056 $abc$38833$n2127
.sym 74058 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 74066 $abc$38833$n5586
.sym 74067 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74068 $abc$38833$n5907_1
.sym 74069 basesoc_ctrl_reset_reset_r
.sym 74070 VexRiscv._zz_151_[30]
.sym 74071 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 74073 $abc$38833$n5559_1
.sym 74074 $abc$38833$n5565_1
.sym 74075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 74076 $abc$38833$n2320
.sym 74078 VexRiscv._zz_49_[1]
.sym 74081 VexRiscv._zz_151_[17]
.sym 74082 $abc$38833$n5560_1
.sym 74084 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 74085 VexRiscv._zz_47_[1]
.sym 74086 VexRiscv._zz_49_[0]
.sym 74089 $abc$38833$n5930_1
.sym 74090 VexRiscv._zz_47_[0]
.sym 74091 $abc$38833$n6289_1
.sym 74093 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 74096 VexRiscv._zz_151_[1]
.sym 74098 VexRiscv._zz_47_[1]
.sym 74099 $abc$38833$n5586
.sym 74100 VexRiscv._zz_47_[0]
.sym 74101 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 74104 $abc$38833$n6289_1
.sym 74105 VexRiscv._zz_49_[1]
.sym 74106 VexRiscv._zz_49_[0]
.sym 74107 VexRiscv._zz_151_[1]
.sym 74111 $abc$38833$n5907_1
.sym 74112 $abc$38833$n5565_1
.sym 74113 $abc$38833$n5930_1
.sym 74117 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74118 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 74119 VexRiscv._zz_151_[1]
.sym 74122 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 74124 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74125 VexRiscv._zz_151_[30]
.sym 74128 $abc$38833$n5559_1
.sym 74130 $abc$38833$n5560_1
.sym 74134 basesoc_ctrl_reset_reset_r
.sym 74140 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 74141 VexRiscv._zz_151_[17]
.sym 74143 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74144 $abc$38833$n2320
.sym 74145 por_clk
.sym 74146 sys_rst_$glb_sr
.sym 74157 $abc$38833$n2328
.sym 74159 $abc$38833$n2127
.sym 74160 VexRiscv._zz_311_
.sym 74161 $abc$38833$n2209
.sym 74164 basesoc_ctrl_storage[17]
.sym 74165 $abc$38833$n5929_1
.sym 74168 por_rst
.sym 74170 VexRiscv._zz_194_[1]
.sym 74171 basesoc_uart_phy_storage[3]
.sym 74172 basesoc_timer0_load_storage[8]
.sym 74173 $abc$38833$n2447
.sym 74174 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 74175 $abc$38833$n3463
.sym 74176 $abc$38833$n2129
.sym 74178 VexRiscv._zz_151_[13]
.sym 74179 $abc$38833$n11
.sym 74180 basesoc_timer0_en_storage
.sym 74182 VexRiscv._zz_151_[1]
.sym 74191 basesoc_adr[1]
.sym 74195 basesoc_adr[0]
.sym 74199 basesoc_adr[2]
.sym 74201 $abc$38833$n86
.sym 74207 $abc$38833$n82
.sym 74208 VexRiscv._zz_199_[12]
.sym 74211 VexRiscv._zz_198_
.sym 74222 basesoc_adr[0]
.sym 74239 VexRiscv._zz_198_
.sym 74240 VexRiscv._zz_199_[12]
.sym 74246 basesoc_adr[1]
.sym 74253 $abc$38833$n82
.sym 74257 $abc$38833$n86
.sym 74266 basesoc_adr[2]
.sym 74268 por_clk
.sym 74278 $abc$38833$n3716
.sym 74282 $abc$38833$n3718
.sym 74283 basesoc_uart_phy_storage[5]
.sym 74284 $abc$38833$n2127
.sym 74285 basesoc_adr[2]
.sym 74287 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 74288 basesoc_dat_w[2]
.sym 74289 basesoc_ctrl_storage[0]
.sym 74290 basesoc_dat_w[4]
.sym 74291 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74292 $abc$38833$n3716
.sym 74294 basesoc_we
.sym 74295 sys_rst
.sym 74296 basesoc_bus_wishbone_dat_r[7]
.sym 74297 basesoc_dat_w[5]
.sym 74298 basesoc_timer0_load_storage[15]
.sym 74299 basesoc_we
.sym 74300 array_muxed1[7]
.sym 74301 $abc$38833$n5067
.sym 74302 $abc$38833$n2129
.sym 74303 $abc$38833$n3463
.sym 74304 basesoc_dat_w[1]
.sym 74313 $abc$38833$n2306
.sym 74314 basesoc_dat_w[1]
.sym 74317 sys_rst
.sym 74320 basesoc_we
.sym 74321 $abc$38833$n3449_1
.sym 74322 $abc$38833$n100
.sym 74325 sys_rst
.sym 74326 basesoc_dat_w[5]
.sym 74329 basesoc_dat_w[7]
.sym 74335 $abc$38833$n3463
.sym 74336 $abc$38833$n3465
.sym 74344 basesoc_we
.sym 74345 sys_rst
.sym 74346 $abc$38833$n3465
.sym 74347 $abc$38833$n3449_1
.sym 74364 basesoc_dat_w[1]
.sym 74368 basesoc_we
.sym 74369 $abc$38833$n3463
.sym 74370 sys_rst
.sym 74371 $abc$38833$n3449_1
.sym 74375 $abc$38833$n100
.sym 74380 basesoc_dat_w[7]
.sym 74389 basesoc_dat_w[5]
.sym 74390 $abc$38833$n2306
.sym 74391 por_clk
.sym 74392 sys_rst_$glb_sr
.sym 74404 $abc$38833$n3446_1
.sym 74405 basesoc_uart_phy_storage[7]
.sym 74407 $abc$38833$n3449_1
.sym 74408 basesoc_dat_w[1]
.sym 74410 basesoc_dat_w[3]
.sym 74412 $abc$38833$n3560_1
.sym 74413 basesoc_uart_phy_storage[3]
.sym 74414 basesoc_uart_phy_rx_reg[4]
.sym 74416 basesoc_we
.sym 74417 basesoc_timer0_reload_storage[26]
.sym 74418 basesoc_adr[0]
.sym 74419 basesoc_timer0_en_storage
.sym 74420 basesoc_timer0_load_storage[9]
.sym 74422 $abc$38833$n3465
.sym 74423 $abc$38833$n2447
.sym 74424 basesoc_uart_phy_storage[21]
.sym 74426 $abc$38833$n100
.sym 74427 $PACKER_VCC_NET
.sym 74428 $abc$38833$n3844
.sym 74436 $abc$38833$n2380
.sym 74438 por_rst
.sym 74442 $abc$38833$n6089
.sym 74444 $abc$38833$n6090
.sym 74448 $abc$38833$n6092
.sym 74449 $abc$38833$n138
.sym 74450 $abc$38833$n142
.sym 74451 $abc$38833$n140
.sym 74452 $abc$38833$n3335_1
.sym 74454 $abc$38833$n136
.sym 74457 $abc$38833$n138
.sym 74458 $abc$38833$n3337_1
.sym 74462 $abc$38833$n136
.sym 74465 $abc$38833$n3336
.sym 74467 por_rst
.sym 74468 $abc$38833$n6092
.sym 74473 $abc$38833$n136
.sym 74479 $abc$38833$n136
.sym 74480 $abc$38833$n140
.sym 74481 $abc$38833$n142
.sym 74482 $abc$38833$n138
.sym 74488 $abc$38833$n142
.sym 74491 por_rst
.sym 74494 $abc$38833$n6089
.sym 74500 $abc$38833$n138
.sym 74503 $abc$38833$n3336
.sym 74504 $abc$38833$n3337_1
.sym 74505 $abc$38833$n3335_1
.sym 74509 $abc$38833$n6090
.sym 74510 por_rst
.sym 74513 $abc$38833$n2380
.sym 74514 por_clk
.sym 74528 basesoc_timer0_reload_storage[2]
.sym 74529 basesoc_uart_phy_storage[30]
.sym 74530 $abc$38833$n6090
.sym 74532 $abc$38833$n2306
.sym 74533 $abc$38833$n2312
.sym 74534 basesoc_adr[3]
.sym 74535 $abc$38833$n3525
.sym 74536 $abc$38833$n3591_1
.sym 74537 basesoc_uart_phy_rx_busy
.sym 74538 $abc$38833$n6089
.sym 74539 basesoc_adr[3]
.sym 74540 basesoc_timer0_en_storage
.sym 74541 basesoc_uart_phy_rx_reg[1]
.sym 74542 basesoc_dat_w[7]
.sym 74543 VexRiscv.reset
.sym 74544 basesoc_adr[2]
.sym 74545 basesoc_uart_phy_rx_reg[7]
.sym 74546 $abc$38833$n2322
.sym 74548 $abc$38833$n2217
.sym 74549 sys_rst
.sym 74550 $abc$38833$n3469
.sym 74551 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 74558 $abc$38833$n3447_1
.sym 74560 $abc$38833$n3469
.sym 74561 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 74562 basesoc_adr[2]
.sym 74563 $abc$38833$n5018_1
.sym 74564 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 74566 basesoc_we
.sym 74567 basesoc_uart_phy_storage[5]
.sym 74568 basesoc_adr[1]
.sym 74569 $abc$38833$n6334
.sym 74570 $abc$38833$n3449_1
.sym 74571 sys_rst
.sym 74572 array_muxed1[7]
.sym 74573 $abc$38833$n3525
.sym 74574 $abc$38833$n5016_1
.sym 74575 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 74577 $abc$38833$n3551_1
.sym 74578 basesoc_adr[0]
.sym 74579 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 74582 basesoc_adr[3]
.sym 74583 $abc$38833$n3446_1
.sym 74585 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 74586 $abc$38833$n100
.sym 74590 basesoc_adr[3]
.sym 74591 $abc$38833$n3469
.sym 74593 basesoc_adr[2]
.sym 74596 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 74597 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 74598 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 74599 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 74603 $abc$38833$n3447_1
.sym 74604 basesoc_adr[3]
.sym 74608 sys_rst
.sym 74609 basesoc_we
.sym 74610 $abc$38833$n3446_1
.sym 74611 $abc$38833$n3449_1
.sym 74614 $abc$38833$n3551_1
.sym 74615 $abc$38833$n6334
.sym 74616 $abc$38833$n5018_1
.sym 74617 $abc$38833$n5016_1
.sym 74621 array_muxed1[7]
.sym 74626 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 74627 $abc$38833$n3447_1
.sym 74628 $abc$38833$n3525
.sym 74632 basesoc_uart_phy_storage[5]
.sym 74633 $abc$38833$n100
.sym 74634 basesoc_adr[0]
.sym 74635 basesoc_adr[1]
.sym 74637 por_clk
.sym 74638 sys_rst_$glb_sr
.sym 74651 $abc$38833$n3468
.sym 74652 $abc$38833$n11
.sym 74653 basesoc_dat_w[7]
.sym 74654 basesoc_adr[1]
.sym 74655 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 74656 $abc$38833$n3469
.sym 74657 $abc$38833$n3446_1
.sym 74658 basesoc_uart_phy_storage[12]
.sym 74659 $abc$38833$n5018_1
.sym 74660 VexRiscv._zz_199_[30]
.sym 74661 $abc$38833$n2304
.sym 74662 $abc$38833$n3447_1
.sym 74663 $abc$38833$n3551_1
.sym 74664 basesoc_timer0_load_storage[8]
.sym 74665 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 74666 $abc$38833$n4940_1
.sym 74667 $abc$38833$n3463
.sym 74669 $abc$38833$n2129
.sym 74670 $abc$38833$n2219
.sym 74671 basesoc_timer0_reload_storage[2]
.sym 74672 basesoc_timer0_en_storage
.sym 74673 $abc$38833$n3497
.sym 74674 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 74682 $abc$38833$n2278
.sym 74690 basesoc_uart_rx_fifo_consume[2]
.sym 74691 $abc$38833$n3844
.sym 74693 $PACKER_VCC_NET
.sym 74695 basesoc_uart_eventmanager_pending_w[1]
.sym 74699 basesoc_uart_rx_fifo_consume[3]
.sym 74700 basesoc_adr[3]
.sym 74702 $abc$38833$n3448_1
.sym 74703 basesoc_uart_rx_fifo_consume[1]
.sym 74704 basesoc_adr[2]
.sym 74709 basesoc_uart_rx_fifo_consume[0]
.sym 74710 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 74712 $nextpnr_ICESTORM_LC_10$O
.sym 74715 basesoc_uart_rx_fifo_consume[0]
.sym 74718 $auto$alumacc.cc:474:replace_alu$3893.C[2]
.sym 74721 basesoc_uart_rx_fifo_consume[1]
.sym 74724 $auto$alumacc.cc:474:replace_alu$3893.C[3]
.sym 74726 basesoc_uart_rx_fifo_consume[2]
.sym 74728 $auto$alumacc.cc:474:replace_alu$3893.C[2]
.sym 74733 basesoc_uart_rx_fifo_consume[3]
.sym 74734 $auto$alumacc.cc:474:replace_alu$3893.C[3]
.sym 74737 basesoc_uart_eventmanager_pending_w[1]
.sym 74738 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 74739 $abc$38833$n3448_1
.sym 74740 basesoc_adr[2]
.sym 74744 $PACKER_VCC_NET
.sym 74746 basesoc_uart_rx_fifo_consume[0]
.sym 74749 basesoc_adr[3]
.sym 74751 $abc$38833$n3448_1
.sym 74752 basesoc_adr[2]
.sym 74758 $abc$38833$n3844
.sym 74759 $abc$38833$n2278
.sym 74760 por_clk
.sym 74761 sys_rst_$glb_sr
.sym 74762 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 74763 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 74764 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 74765 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 74766 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74767 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 74768 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 74769 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 74775 $abc$38833$n140
.sym 74776 sys_rst
.sym 74777 basesoc_adr[2]
.sym 74778 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 74782 $abc$38833$n3560_1
.sym 74783 $abc$38833$n3472
.sym 74784 $abc$38833$n4925_1
.sym 74785 $abc$38833$n3447_1
.sym 74786 $abc$38833$n4945
.sym 74787 sys_rst
.sym 74788 $abc$38833$n3448_1
.sym 74789 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 74790 $abc$38833$n2380
.sym 74792 basesoc_we
.sym 74794 $abc$38833$n2217
.sym 74795 $abc$38833$n3463
.sym 74796 basesoc_timer0_reload_storage[24]
.sym 74797 basesoc_dat_w[5]
.sym 74803 basesoc_timer0_value_status[10]
.sym 74804 $abc$38833$n4945
.sym 74805 $abc$38833$n2217
.sym 74807 $abc$38833$n4941_1
.sym 74809 $abc$38833$n4939_1
.sym 74810 $abc$38833$n4936_1
.sym 74811 basesoc_uart_phy_rx_reg[1]
.sym 74812 basesoc_adr[4]
.sym 74813 basesoc_adr[3]
.sym 74814 $abc$38833$n3554_1
.sym 74815 basesoc_uart_phy_rx_reg[7]
.sym 74816 basesoc_adr[2]
.sym 74818 basesoc_timer0_eventmanager_status_w
.sym 74819 sys_rst
.sym 74820 basesoc_timer0_value_status[8]
.sym 74822 $abc$38833$n3469
.sym 74824 basesoc_timer0_load_storage[8]
.sym 74825 $abc$38833$n3550_1
.sym 74826 $abc$38833$n4940_1
.sym 74827 $abc$38833$n3472
.sym 74829 $abc$38833$n3572_1
.sym 74830 basesoc_timer0_value_status[16]
.sym 74833 basesoc_timer0_value_status[26]
.sym 74836 basesoc_timer0_eventmanager_status_w
.sym 74837 $abc$38833$n3469
.sym 74838 basesoc_adr[4]
.sym 74839 basesoc_adr[3]
.sym 74844 basesoc_uart_phy_rx_reg[7]
.sym 74848 basesoc_adr[4]
.sym 74849 $abc$38833$n3472
.sym 74850 basesoc_adr[2]
.sym 74851 basesoc_adr[3]
.sym 74855 $abc$38833$n3550_1
.sym 74856 $abc$38833$n3572_1
.sym 74857 sys_rst
.sym 74860 $abc$38833$n4939_1
.sym 74861 basesoc_timer0_load_storage[8]
.sym 74862 $abc$38833$n3554_1
.sym 74863 $abc$38833$n4936_1
.sym 74868 basesoc_uart_phy_rx_reg[1]
.sym 74872 $abc$38833$n4941_1
.sym 74873 basesoc_timer0_value_status[8]
.sym 74874 basesoc_timer0_value_status[16]
.sym 74875 $abc$38833$n4940_1
.sym 74878 basesoc_timer0_value_status[26]
.sym 74879 basesoc_timer0_value_status[10]
.sym 74880 $abc$38833$n4945
.sym 74881 $abc$38833$n4941_1
.sym 74882 $abc$38833$n2217
.sym 74883 por_clk
.sym 74884 sys_rst_$glb_sr
.sym 74894 basesoc_timer0_eventmanager_status_w
.sym 74897 basesoc_dat_w[6]
.sym 74898 basesoc_adr[4]
.sym 74899 $abc$38833$n3552_1
.sym 74900 $abc$38833$n3560_1
.sym 74901 basesoc_timer0_load_storage[2]
.sym 74902 $abc$38833$n3554_1
.sym 74903 $abc$38833$n4941_1
.sym 74904 basesoc_we
.sym 74905 $abc$38833$n2322
.sym 74906 basesoc_timer0_eventmanager_status_w
.sym 74907 $abc$38833$n2160
.sym 74909 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 74910 $PACKER_VCC_NET
.sym 74911 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 74912 $abc$38833$n2322
.sym 74913 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74916 basesoc_uart_phy_rx_reg[0]
.sym 74917 basesoc_timer0_reload_storage[26]
.sym 74919 $PACKER_VCC_NET
.sym 74920 $abc$38833$n5745
.sym 74926 $abc$38833$n6315_1
.sym 74927 basesoc_timer0_eventmanager_storage
.sym 74928 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 74930 $abc$38833$n4908
.sym 74931 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 74932 $abc$38833$n6316
.sym 74933 csrbankarray_csrbank0_leds_out0_w[0]
.sym 74935 $abc$38833$n3551_1
.sym 74936 basesoc_adr[3]
.sym 74937 $abc$38833$n4907
.sym 74938 $abc$38833$n6434_1
.sym 74939 array_muxed0[3]
.sym 74940 $abc$38833$n3591_1
.sym 74943 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 74944 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 74945 $abc$38833$n3497
.sym 74947 basesoc_adr[2]
.sym 74948 $abc$38833$n3448_1
.sym 74953 csrbankarray_csrbank0_leds_out0_w[1]
.sym 74954 $abc$38833$n6317_1
.sym 74955 $abc$38833$n6433_1
.sym 74956 basesoc_timer0_reload_storage[24]
.sym 74960 $abc$38833$n3591_1
.sym 74962 csrbankarray_csrbank0_leds_out0_w[0]
.sym 74965 $abc$38833$n6434_1
.sym 74966 $abc$38833$n6433_1
.sym 74967 $abc$38833$n6317_1
.sym 74968 $abc$38833$n3551_1
.sym 74973 array_muxed0[3]
.sym 74977 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 74978 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 74979 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 74980 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 74983 $abc$38833$n6315_1
.sym 74984 basesoc_adr[2]
.sym 74985 $abc$38833$n6316
.sym 74986 basesoc_adr[3]
.sym 74989 $abc$38833$n3497
.sym 74990 $abc$38833$n4907
.sym 74992 $abc$38833$n4908
.sym 74995 $abc$38833$n6315_1
.sym 74996 basesoc_timer0_eventmanager_storage
.sym 74997 $abc$38833$n3448_1
.sym 74998 basesoc_timer0_reload_storage[24]
.sym 75001 $abc$38833$n3591_1
.sym 75002 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75006 por_clk
.sym 75007 sys_rst_$glb_sr
.sym 75020 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 75021 basesoc_timer0_value[10]
.sym 75024 basesoc_timer0_load_storage[18]
.sym 75025 $abc$38833$n4967
.sym 75026 basesoc_adr[3]
.sym 75027 array_muxed0[3]
.sym 75028 basesoc_timer0_reload_storage[11]
.sym 75030 basesoc_adr[4]
.sym 75031 basesoc_timer0_eventmanager_storage
.sym 75032 $abc$38833$n2217
.sym 75036 VexRiscv.reset
.sym 75037 basesoc_timer0_en_storage
.sym 75040 $abc$38833$n3550_1
.sym 75041 sys_rst
.sym 75042 basesoc_dat_w[7]
.sym 75050 por_rst
.sym 75051 $abc$38833$n3446_1
.sym 75053 basesoc_timer0_value_status[25]
.sym 75054 $abc$38833$n3560_1
.sym 75058 $abc$38833$n5158_1
.sym 75059 basesoc_timer0_reload_storage[1]
.sym 75060 $abc$38833$n4945
.sym 75061 basesoc_timer0_en_storage
.sym 75062 $abc$38833$n124
.sym 75064 basesoc_we
.sym 75065 $abc$38833$n3463
.sym 75066 basesoc_timer0_eventmanager_status_w
.sym 75068 sys_rst
.sym 75069 $abc$38833$n6311_1
.sym 75070 basesoc_timer0_load_storage[26]
.sym 75077 basesoc_timer0_reload_storage[26]
.sym 75078 $abc$38833$n3525
.sym 75080 $abc$38833$n5745
.sym 75083 basesoc_timer0_load_storage[26]
.sym 75084 $abc$38833$n5158_1
.sym 75085 basesoc_timer0_en_storage
.sym 75088 basesoc_timer0_eventmanager_status_w
.sym 75089 $abc$38833$n5745
.sym 75090 basesoc_timer0_reload_storage[26]
.sym 75095 por_rst
.sym 75097 sys_rst
.sym 75101 $abc$38833$n3525
.sym 75103 basesoc_we
.sym 75106 $abc$38833$n3463
.sym 75107 basesoc_timer0_load_storage[26]
.sym 75108 $abc$38833$n3446_1
.sym 75109 basesoc_timer0_reload_storage[26]
.sym 75113 $abc$38833$n3525
.sym 75115 $abc$38833$n6311_1
.sym 75118 $abc$38833$n4945
.sym 75119 $abc$38833$n3560_1
.sym 75120 basesoc_timer0_value_status[25]
.sym 75121 basesoc_timer0_reload_storage[1]
.sym 75125 $abc$38833$n124
.sym 75129 por_clk
.sym 75130 sys_rst_$glb_sr
.sym 75143 basesoc_timer0_value[26]
.sym 75144 basesoc_uart_phy_storage[14]
.sym 75146 basesoc_uart_phy_storage[12]
.sym 75148 basesoc_ctrl_storage[15]
.sym 75150 $abc$38833$n124
.sym 75154 basesoc_timer0_load_storage[29]
.sym 75155 $abc$38833$n2381
.sym 75157 $abc$38833$n2219
.sym 75161 basesoc_uart_phy_rx_busy
.sym 75166 $abc$38833$n2129
.sym 75172 basesoc_uart_phy_rx_r
.sym 75173 basesoc_uart_phy_uart_clk_rxen
.sym 75175 basesoc_uart_phy_rx
.sym 75176 basesoc_timer0_eventmanager_status_w
.sym 75178 basesoc_timer0_load_storage[28]
.sym 75179 $abc$38833$n5162
.sym 75181 $abc$38833$n3515
.sym 75183 basesoc_uart_phy_rx
.sym 75187 $abc$38833$n3512
.sym 75188 sys_rst
.sym 75189 $abc$38833$n5178
.sym 75192 $abc$38833$n3517
.sym 75195 basesoc_uart_phy_rx_busy
.sym 75196 basesoc_uart_phy_rx_r
.sym 75197 basesoc_timer0_en_storage
.sym 75198 basesoc_adr[4]
.sym 75199 $abc$38833$n3446_1
.sym 75200 $abc$38833$n3550_1
.sym 75203 basesoc_uart_phy_rx_busy
.sym 75206 basesoc_uart_phy_rx
.sym 75211 basesoc_uart_phy_uart_clk_rxen
.sym 75212 $abc$38833$n3515
.sym 75213 basesoc_uart_phy_rx
.sym 75214 $abc$38833$n3512
.sym 75217 basesoc_timer0_eventmanager_status_w
.sym 75223 basesoc_adr[4]
.sym 75224 sys_rst
.sym 75225 $abc$38833$n3550_1
.sym 75226 $abc$38833$n3446_1
.sym 75229 basesoc_uart_phy_rx
.sym 75230 basesoc_uart_phy_rx_r
.sym 75231 sys_rst
.sym 75232 basesoc_uart_phy_rx_busy
.sym 75235 basesoc_uart_phy_uart_clk_rxen
.sym 75237 basesoc_uart_phy_rx_busy
.sym 75238 $abc$38833$n3517
.sym 75241 basesoc_timer0_en_storage
.sym 75242 $abc$38833$n5162
.sym 75243 basesoc_timer0_load_storage[28]
.sym 75247 $abc$38833$n5178
.sym 75248 basesoc_uart_phy_rx_r
.sym 75249 basesoc_uart_phy_rx
.sym 75250 basesoc_uart_phy_rx_busy
.sym 75252 por_clk
.sym 75253 sys_rst_$glb_sr
.sym 75267 basesoc_uart_phy_uart_clk_rxen
.sym 75270 basesoc_uart_phy_storage[22]
.sym 75272 basesoc_adr[2]
.sym 75273 basesoc_timer0_load_storage[29]
.sym 75274 basesoc_timer0_load_storage[28]
.sym 75282 basesoc_ctrl_reset_reset_r
.sym 75286 $abc$38833$n2217
.sym 75289 basesoc_dat_w[5]
.sym 75302 basesoc_uart_phy_rx_busy
.sym 75306 $abc$38833$n2225
.sym 75307 $abc$38833$n3517
.sym 75310 basesoc_uart_phy_rx_busy
.sym 75311 sys_rst
.sym 75312 $abc$38833$n3515
.sym 75314 basesoc_uart_phy_rx_bitcount[3]
.sym 75315 $abc$38833$n3514
.sym 75317 basesoc_uart_phy_uart_clk_rxen
.sym 75318 $abc$38833$n3512
.sym 75320 basesoc_uart_phy_rx_bitcount[2]
.sym 75323 basesoc_uart_phy_rx_bitcount[0]
.sym 75324 basesoc_uart_phy_rx_bitcount[1]
.sym 75325 basesoc_uart_phy_uart_clk_rxen
.sym 75328 sys_rst
.sym 75329 basesoc_uart_phy_uart_clk_rxen
.sym 75330 $abc$38833$n3514
.sym 75331 basesoc_uart_phy_rx_busy
.sym 75334 basesoc_uart_phy_rx_bitcount[0]
.sym 75335 basesoc_uart_phy_rx_bitcount[2]
.sym 75336 basesoc_uart_phy_rx_bitcount[3]
.sym 75337 basesoc_uart_phy_rx_bitcount[1]
.sym 75346 basesoc_uart_phy_rx_bitcount[0]
.sym 75347 basesoc_uart_phy_uart_clk_rxen
.sym 75348 $abc$38833$n3517
.sym 75349 basesoc_uart_phy_rx_busy
.sym 75353 $abc$38833$n3515
.sym 75355 $abc$38833$n3512
.sym 75360 basesoc_uart_phy_rx_busy
.sym 75361 basesoc_uart_phy_rx_bitcount[1]
.sym 75370 basesoc_uart_phy_rx_bitcount[0]
.sym 75371 basesoc_uart_phy_rx_bitcount[1]
.sym 75372 basesoc_uart_phy_rx_bitcount[3]
.sym 75373 basesoc_uart_phy_rx_bitcount[2]
.sym 75374 $abc$38833$n2225
.sym 75375 por_clk
.sym 75376 sys_rst_$glb_sr
.sym 75390 $abc$38833$n2310
.sym 75391 basesoc_uart_phy_rx_bitcount[1]
.sym 75394 basesoc_timer0_load_storage[16]
.sym 75401 $PACKER_VCC_NET
.sym 75406 $PACKER_VCC_NET
.sym 75407 basesoc_uart_tx_fifo_wrport_we
.sym 75427 basesoc_uart_tx_fifo_wrport_we
.sym 75436 $abc$38833$n2328
.sym 75442 basesoc_ctrl_reset_reset_r
.sym 75466 basesoc_ctrl_reset_reset_r
.sym 75477 basesoc_uart_tx_fifo_wrport_we
.sym 75497 $abc$38833$n2328
.sym 75498 por_clk
.sym 75499 sys_rst_$glb_sr
.sym 75500 basesoc_uart_phy_sink_payload_data[7]
.sym 75501 basesoc_uart_phy_sink_payload_data[6]
.sym 75502 basesoc_uart_phy_sink_payload_data[5]
.sym 75503 basesoc_uart_phy_sink_payload_data[4]
.sym 75504 basesoc_uart_phy_sink_payload_data[3]
.sym 75505 basesoc_uart_phy_sink_payload_data[2]
.sym 75506 basesoc_uart_phy_sink_payload_data[1]
.sym 75507 basesoc_uart_phy_sink_payload_data[0]
.sym 75512 basesoc_uart_phy_storage[26]
.sym 75519 basesoc_dat_w[5]
.sym 75520 basesoc_uart_tx_fifo_do_read
.sym 75523 $abc$38833$n62
.sym 75530 basesoc_dat_w[7]
.sym 75532 serial_rx
.sym 75533 VexRiscv.reset
.sym 75544 basesoc_uart_tx_fifo_consume[3]
.sym 75553 basesoc_uart_tx_fifo_consume[1]
.sym 75556 $PACKER_VCC_NET
.sym 75562 basesoc_uart_tx_fifo_consume[0]
.sym 75567 basesoc_uart_tx_fifo_consume[2]
.sym 75568 $abc$38833$n2247
.sym 75573 $nextpnr_ICESTORM_LC_13$O
.sym 75575 basesoc_uart_tx_fifo_consume[0]
.sym 75579 $auto$alumacc.cc:474:replace_alu$3902.C[2]
.sym 75582 basesoc_uart_tx_fifo_consume[1]
.sym 75585 $auto$alumacc.cc:474:replace_alu$3902.C[3]
.sym 75587 basesoc_uart_tx_fifo_consume[2]
.sym 75589 $auto$alumacc.cc:474:replace_alu$3902.C[2]
.sym 75592 basesoc_uart_tx_fifo_consume[3]
.sym 75595 $auto$alumacc.cc:474:replace_alu$3902.C[3]
.sym 75606 basesoc_uart_tx_fifo_consume[0]
.sym 75607 $PACKER_VCC_NET
.sym 75620 $abc$38833$n2247
.sym 75621 por_clk
.sym 75622 sys_rst_$glb_sr
.sym 75625 serial_rx
.sym 75633 basesoc_uart_tx_fifo_consume[0]
.sym 75634 basesoc_uart_phy_sink_payload_data[4]
.sym 75637 basesoc_uart_tx_fifo_produce[2]
.sym 75642 basesoc_uart_phy_sink_payload_data[5]
.sym 75697 $abc$38833$n2420
.sym 75715 $abc$38833$n2420
.sym 75728 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 75800 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 75801 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 75802 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 75803 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 75840 grant
.sym 75844 $abc$38833$n5080_1
.sym 75845 $abc$38833$n5080_1
.sym 75846 spram_datain10[3]
.sym 75850 spram_wren0
.sym 75851 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 75863 $abc$38833$n2351
.sym 75868 slave_sel_r[1]
.sym 75870 $abc$38833$n6142_1
.sym 75885 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 75937 VexRiscv.lastStagePc[8]
.sym 75939 VexRiscv.lastStagePc[31]
.sym 75940 VexRiscv.lastStagePc[24]
.sym 75942 VexRiscv.lastStagePc[17]
.sym 75980 array_muxed0[2]
.sym 75982 array_muxed0[2]
.sym 75987 sys_rst
.sym 75988 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 75989 array_muxed0[10]
.sym 75990 slave_sel_r[1]
.sym 75991 VexRiscv._zz_170_[1]
.sym 75994 $abc$38833$n6160_1
.sym 75996 $abc$38833$n6158_1
.sym 75998 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 76001 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 76042 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 76044 array_muxed1[21]
.sym 76081 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 76084 array_muxed0[2]
.sym 76090 $abc$38833$n7877
.sym 76091 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 76092 VexRiscv.lastStagePc[31]
.sym 76094 VexRiscv._zz_32_[1]
.sym 76097 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 76101 spiflash_i
.sym 76102 slave_sel_r[1]
.sym 76103 array_muxed0[11]
.sym 76104 array_muxed1[31]
.sym 76141 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 76143 VexRiscv.execute_to_memory_BRANCH_DO
.sym 76144 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 76148 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 76180 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 76189 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 76192 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 76195 $abc$38833$n4340
.sym 76197 $abc$38833$n4235_1
.sym 76199 VexRiscv._zz_170_[1]
.sym 76200 $abc$38833$n4268_1
.sym 76202 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 76204 array_muxed1[17]
.sym 76205 VexRiscv._zz_151_[12]
.sym 76246 VexRiscv._zz_135_[24]
.sym 76247 VexRiscv._zz_135_[9]
.sym 76248 VexRiscv.CsrPlugin_mtval[28]
.sym 76249 $abc$38833$n6295_1
.sym 76250 $abc$38833$n6297_1
.sym 76287 array_muxed1[5]
.sym 76288 $abc$38833$n6293_1
.sym 76289 VexRiscv.decode_to_execute_RS2[11]
.sym 76292 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 76293 $abc$38833$n149
.sym 76297 $abc$38833$n7472
.sym 76299 VexRiscv._zz_129_[0]
.sym 76300 VexRiscv.CsrPlugin_mtval[28]
.sym 76301 VexRiscv._zz_321_[2]
.sym 76302 VexRiscv._zz_41_[31]
.sym 76303 VexRiscv._zz_197_
.sym 76306 VexRiscv._zz_129_[6]
.sym 76307 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 76308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 76345 $abc$38833$n3911
.sym 76346 VexRiscv._zz_321_[0]
.sym 76347 VexRiscv._zz_321_[1]
.sym 76348 $abc$38833$n4151
.sym 76349 $abc$38833$n4544
.sym 76350 $abc$38833$n4534
.sym 76351 $abc$38833$n7472
.sym 76352 $abc$38833$n4546
.sym 76383 slave_sel_r[1]
.sym 76386 slave_sel_r[1]
.sym 76399 VexRiscv._zz_170_[1]
.sym 76405 VexRiscv.decode_to_execute_RS2[9]
.sym 76409 VexRiscv._zz_32_[0]
.sym 76410 VexRiscv._zz_321_[0]
.sym 76447 $abc$38833$n4560
.sym 76448 $abc$38833$n4552
.sym 76449 VexRiscv.CsrPlugin_mepc[28]
.sym 76450 $abc$38833$n4562
.sym 76451 $abc$38833$n4396_1
.sym 76452 $abc$38833$n4576
.sym 76453 $abc$38833$n4550
.sym 76454 $abc$38833$n4564
.sym 76489 VexRiscv._zz_129_[1]
.sym 76492 VexRiscv._zz_286_[9]
.sym 76494 $abc$38833$n4154
.sym 76497 VexRiscv._zz_47_[1]
.sym 76503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 76504 VexRiscv.decode_to_execute_RS2[22]
.sym 76507 array_muxed1[31]
.sym 76508 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 76509 spiflash_i
.sym 76510 array_muxed0[11]
.sym 76549 array_muxed1[17]
.sym 76550 array_muxed1[31]
.sym 76551 $abc$38833$n4566
.sym 76552 $abc$38833$n4578
.sym 76553 $abc$38833$n4572
.sym 76554 $abc$38833$n4574
.sym 76555 $abc$38833$n4570
.sym 76556 $abc$38833$n4580
.sym 76592 $abc$38833$n4550
.sym 76597 slave_sel_r[1]
.sym 76601 array_muxed1[7]
.sym 76603 $abc$38833$n149
.sym 76604 $abc$38833$n4268_1
.sym 76605 $abc$38833$n4235_1
.sym 76607 VexRiscv._zz_170_[1]
.sym 76608 VexRiscv.decode_to_execute_RS2[16]
.sym 76611 $abc$38833$n4340
.sym 76612 array_muxed1[17]
.sym 76613 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 76614 VexRiscv.decode_to_execute_RS2[19]
.sym 76651 $abc$38833$n3776
.sym 76652 $abc$38833$n4592
.sym 76653 $abc$38833$n4584
.sym 76654 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 76655 $abc$38833$n3796
.sym 76656 $abc$38833$n4596
.sym 76657 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 76658 $abc$38833$n4594
.sym 76696 VexRiscv._zz_129_[1]
.sym 76697 $PACKER_GND_NET
.sym 76699 VexRiscv._zz_236_[1]
.sym 76701 $abc$38833$n149
.sym 76702 VexRiscv.decode_to_execute_RS2[11]
.sym 76703 VexRiscv._zz_199_[1]
.sym 76706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 76707 VexRiscv.decode_to_execute_RS2[17]
.sym 76708 $abc$38833$n3624_1
.sym 76709 VexRiscv.decode_to_execute_RS2[29]
.sym 76710 VexRiscv._zz_197_
.sym 76711 VexRiscv._zz_129_[0]
.sym 76712 $abc$38833$n5612_1
.sym 76714 $abc$38833$n2447
.sym 76715 VexRiscv._zz_199_[17]
.sym 76716 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 76753 $abc$38833$n5624
.sym 76754 $abc$38833$n5626_1
.sym 76755 $abc$38833$n4586
.sym 76756 $abc$38833$n5628
.sym 76757 $abc$38833$n5623_1
.sym 76758 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 76759 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 76760 $abc$38833$n5700_1
.sym 76791 basesoc_ctrl_reset_reset_r
.sym 76794 basesoc_ctrl_reset_reset_r
.sym 76798 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 76799 VexRiscv._zz_319_
.sym 76804 $abc$38833$n4592
.sym 76806 VexRiscv._zz_319_
.sym 76807 VexRiscv._zz_321_[0]
.sym 76808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 76809 $PACKER_GND_NET
.sym 76810 VexRiscv._zz_199_[22]
.sym 76812 $abc$38833$n6287_1
.sym 76813 VexRiscv.decode_to_execute_RS2[9]
.sym 76815 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 76816 $abc$38833$n5955_1
.sym 76817 VexRiscv.decode_to_execute_RS2[23]
.sym 76818 VexRiscv._zz_170_[1]
.sym 76855 $abc$38833$n3771_1
.sym 76856 $abc$38833$n3780
.sym 76857 VexRiscv._zz_197_
.sym 76858 $abc$38833$n3781_1
.sym 76859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 76860 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 76861 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 76862 $abc$38833$n3779_1
.sym 76894 basesoc_dat_w[4]
.sym 76895 basesoc_dat_w[4]
.sym 76897 VexRiscv._zz_129_[1]
.sym 76900 $abc$38833$n82
.sym 76901 VexRiscv._zz_199_[13]
.sym 76902 $abc$38833$n86
.sym 76903 VexRiscv._zz_49_[1]
.sym 76905 $abc$38833$n5560_1
.sym 76907 $abc$38833$n5560_1
.sym 76909 $abc$38833$n4586
.sym 76910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 76912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 76914 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 76915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 76916 VexRiscv.decode_to_execute_RS2[22]
.sym 76917 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 76918 $abc$38833$n3771_1
.sym 76919 $abc$38833$n4262_1
.sym 76920 VexRiscv.decode_to_execute_RS2[24]
.sym 76957 VexRiscv._zz_36_[12]
.sym 76958 VexRiscv._zz_199_[22]
.sym 76959 $abc$38833$n7498
.sym 76960 VexRiscv._zz_36_[24]
.sym 76961 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 76962 VexRiscv._zz_170_[1]
.sym 76963 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 76964 VexRiscv._zz_36_[22]
.sym 76997 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77000 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 77001 VexRiscv._zz_194_[2]
.sym 77002 VexRiscv.decode_to_execute_RS2[27]
.sym 77003 VexRiscv.decode_to_execute_RS2[25]
.sym 77004 $abc$38833$n2322
.sym 77005 VexRiscv._zz_195_[4]
.sym 77006 $abc$38833$n4570_1
.sym 77007 basesoc_timer0_value_status[22]
.sym 77008 VexRiscv._zz_194_[3]
.sym 77009 basesoc_timer0_value[22]
.sym 77010 VexRiscv._zz_197_
.sym 77011 VexRiscv.decode_to_execute_RS2[16]
.sym 77012 $abc$38833$n4268_1
.sym 77013 VexRiscv._zz_49_[0]
.sym 77014 VexRiscv._zz_170_[1]
.sym 77015 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 77017 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 77018 $abc$38833$n149
.sym 77019 $abc$38833$n5932_1
.sym 77020 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 77021 VexRiscv.decode_to_execute_RS2[26]
.sym 77022 VexRiscv.decode_to_execute_RS2[19]
.sym 77059 VexRiscv._zz_199_[24]
.sym 77060 $abc$38833$n5854
.sym 77061 VexRiscv.decode_to_execute_RS2[31]
.sym 77062 VexRiscv.decode_to_execute_RS2[22]
.sym 77063 VexRiscv._zz_199_[12]
.sym 77064 VexRiscv.decode_to_execute_RS2[24]
.sym 77065 VexRiscv.decode_to_execute_RS2[12]
.sym 77066 $abc$38833$n5853
.sym 77098 $abc$38833$n114
.sym 77101 VexRiscv._zz_129_[1]
.sym 77103 $abc$38833$n6283_1
.sym 77105 VexRiscv._zz_129_[4]
.sym 77106 $abc$38833$n147
.sym 77107 VexRiscv.decode_to_execute_RS2[11]
.sym 77108 VexRiscv._zz_311_
.sym 77110 $abc$38833$n2447
.sym 77111 VexRiscv._zz_151_[13]
.sym 77112 VexRiscv._zz_288_[13]
.sym 77113 $abc$38833$n6049_1
.sym 77114 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 77115 VexRiscv.decode_to_execute_RS2[17]
.sym 77116 VexRiscv.decode_to_execute_RS2[24]
.sym 77117 $abc$38833$n3624_1
.sym 77118 VexRiscv._zz_288_[4]
.sym 77119 $abc$38833$n6021_1
.sym 77120 $abc$38833$n5741_1
.sym 77121 $abc$38833$n5849_1
.sym 77122 $abc$38833$n2447
.sym 77123 VexRiscv._zz_199_[17]
.sym 77124 $abc$38833$n3624_1
.sym 77161 VexRiscv._zz_36_[31]
.sym 77162 VexRiscv._zz_151_[12]
.sym 77163 $abc$38833$n5857_1
.sym 77164 VexRiscv._zz_199_[17]
.sym 77165 VexRiscv.decode_to_execute_RS2[14]
.sym 77166 VexRiscv._zz_199_[31]
.sym 77167 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 77168 VexRiscv.decode_to_execute_RS2[17]
.sym 77203 sys_rst
.sym 77204 $abc$38833$n3634_1
.sym 77205 $abc$38833$n5717_1
.sym 77206 basesoc_bus_wishbone_dat_r[7]
.sym 77207 $abc$38833$n114
.sym 77208 VexRiscv._zz_195_[1]
.sym 77209 slave_sel_r[1]
.sym 77210 $abc$38833$n7471
.sym 77211 $abc$38833$n3634_1
.sym 77212 $abc$38833$n5562_1
.sym 77213 basesoc_we
.sym 77214 $abc$38833$n5560_1
.sym 77215 VexRiscv._zz_321_[0]
.sym 77216 VexRiscv._zz_194_[4]
.sym 77217 $PACKER_GND_NET
.sym 77218 $abc$38833$n6001_1
.sym 77219 VexRiscv._zz_199_[22]
.sym 77220 VexRiscv.decode_to_execute_RS2[9]
.sym 77221 VexRiscv._zz_151_[22]
.sym 77222 VexRiscv._zz_288_[12]
.sym 77223 VexRiscv._zz_151_[14]
.sym 77224 $abc$38833$n5955_1
.sym 77225 $abc$38833$n5580
.sym 77226 VexRiscv._zz_151_[12]
.sym 77263 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 77264 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 77265 VexRiscv._zz_151_[14]
.sym 77266 VexRiscv._zz_36_[17]
.sym 77267 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 77268 $abc$38833$n4627
.sym 77269 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 77270 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 77306 $abc$38833$n5769_1
.sym 77309 VexRiscv._zz_170_[0]
.sym 77311 VexRiscv._zz_129_[1]
.sym 77315 $abc$38833$n100
.sym 77316 basesoc_bus_wishbone_dat_r[5]
.sym 77318 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 77319 VexRiscv._zz_194_[21]
.sym 77320 $abc$38833$n5562_1
.sym 77321 VexRiscv._zz_194_[23]
.sym 77322 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 77323 VexRiscv._zz_199_[31]
.sym 77324 VexRiscv._zz_195_[21]
.sym 77325 VexRiscv._zz_195_[5]
.sym 77326 $abc$38833$n5812_1
.sym 77327 VexRiscv._zz_44_[1]
.sym 77328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 77365 VexRiscv._zz_194_[4]
.sym 77366 VexRiscv._zz_194_[22]
.sym 77367 $abc$38833$n4578_1
.sym 77368 $abc$38833$n4626_1
.sym 77369 $abc$38833$n4579
.sym 77370 VexRiscv._zz_194_[6]
.sym 77371 $abc$38833$n4573
.sym 77372 VexRiscv._zz_194_[21]
.sym 77407 VexRiscv._zz_199_[14]
.sym 77408 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 77410 VexRiscv._zz_195_[32]
.sym 77412 $abc$38833$n6073_1
.sym 77414 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 77415 $abc$38833$n2129
.sym 77416 $abc$38833$n5920_1
.sym 77418 VexRiscv._zz_49_[0]
.sym 77420 basesoc_vexriscv_ibus_adr[0]
.sym 77421 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 77422 VexRiscv._zz_170_[1]
.sym 77423 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 77425 VexRiscv._zz_195_[3]
.sym 77426 $abc$38833$n149
.sym 77427 $abc$38833$n5932_1
.sym 77428 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 77429 VexRiscv._zz_49_[0]
.sym 77430 VexRiscv._zz_194_[22]
.sym 77467 basesoc_uart_phy_source_payload_data[3]
.sym 77468 $abc$38833$n6413_1
.sym 77469 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 77470 $abc$38833$n4623
.sym 77471 basesoc_uart_phy_source_payload_data[4]
.sym 77472 basesoc_uart_phy_source_payload_data[2]
.sym 77473 reset_delay[5]
.sym 77474 reset_delay[7]
.sym 77509 basesoc_timer0_load_storage[8]
.sym 77510 basesoc_uart_phy_storage[3]
.sym 77511 $abc$38833$n3463
.sym 77512 $abc$38833$n3564_1
.sym 77513 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 77514 VexRiscv._zz_311_
.sym 77515 VexRiscv._zz_194_[3]
.sym 77516 VexRiscv._zz_194_[4]
.sym 77517 $abc$38833$n2156
.sym 77519 $abc$38833$n5560_1
.sym 77521 $abc$38833$n5849_1
.sym 77522 VexRiscv._zz_194_[5]
.sym 77524 basesoc_uart_phy_source_payload_data[2]
.sym 77526 reset_delay[5]
.sym 77528 reset_delay[7]
.sym 77530 basesoc_uart_phy_source_payload_data[3]
.sym 77532 $abc$38833$n6049_1
.sym 77569 $abc$38833$n132
.sym 77570 $abc$38833$n134
.sym 77571 $abc$38833$n130
.sym 77572 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 77573 $abc$38833$n126
.sym 77574 $abc$38833$n3336
.sym 77575 reset_delay[6]
.sym 77576 $abc$38833$n128
.sym 77608 basesoc_dat_w[1]
.sym 77609 basesoc_dat_w[1]
.sym 77611 slave_sel_r[1]
.sym 77612 basesoc_we
.sym 77613 $abc$38833$n3634_1
.sym 77614 basesoc_dat_w[1]
.sym 77615 basesoc_dat_w[5]
.sym 77616 VexRiscv._zz_288_[17]
.sym 77617 basesoc_uart_phy_storage[5]
.sym 77618 sys_rst
.sym 77619 $abc$38833$n5067
.sym 77621 $abc$38833$n3463
.sym 77622 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 77624 $abc$38833$n126
.sym 77625 $PACKER_GND_NET
.sym 77626 $abc$38833$n3336
.sym 77627 basesoc_uart_phy_source_payload_data[4]
.sym 77628 basesoc_uart_rx_fifo_produce[0]
.sym 77629 basesoc_uart_phy_rx_reg[2]
.sym 77630 basesoc_uart_rx_fifo_produce[2]
.sym 77631 VexRiscv._zz_321_[0]
.sym 77632 VexRiscv._zz_199_[22]
.sym 77633 $abc$38833$n6001_1
.sym 77673 $abc$38833$n6083
.sym 77674 $abc$38833$n6084
.sym 77675 $abc$38833$n6085
.sym 77676 $abc$38833$n6086
.sym 77677 $abc$38833$n6087
.sym 77678 $abc$38833$n6088
.sym 77713 basesoc_timer0_en_storage
.sym 77714 basesoc_timer0_reload_storage[26]
.sym 77715 basesoc_adr[0]
.sym 77716 basesoc_uart_phy_storage[14]
.sym 77717 basesoc_timer0_load_storage[23]
.sym 77719 $PACKER_VCC_NET
.sym 77721 basesoc_adr[0]
.sym 77722 $abc$38833$n2447
.sym 77723 basesoc_ctrl_reset_reset_r
.sym 77725 basesoc_adr[4]
.sym 77726 basesoc_dat_w[1]
.sym 77727 basesoc_dat_w[6]
.sym 77728 reset_delay[1]
.sym 77729 $abc$38833$n126
.sym 77730 basesoc_dat_w[3]
.sym 77731 VexRiscv._zz_199_[31]
.sym 77732 basesoc_dat_w[1]
.sym 77733 VexRiscv._zz_194_[23]
.sym 77773 $abc$38833$n6089
.sym 77774 $abc$38833$n6090
.sym 77775 $abc$38833$n6091
.sym 77776 $abc$38833$n6092
.sym 77777 reset_delay[3]
.sym 77778 reset_delay[10]
.sym 77779 basesoc_uart_phy_rx_bitcount[2]
.sym 77780 basesoc_uart_phy_rx_bitcount[3]
.sym 77815 $abc$38833$n94
.sym 77817 basesoc_uart_phy_rx_reg[7]
.sym 77818 basesoc_adr[2]
.sym 77819 $abc$38833$n2217
.sym 77820 basesoc_dat_w[7]
.sym 77821 basesoc_uart_phy_rx_reg[1]
.sym 77822 $abc$38833$n3469
.sym 77823 VexRiscv._zz_194_[3]
.sym 77825 array_muxed0[1]
.sym 77827 basesoc_adr[0]
.sym 77828 basesoc_adr[1]
.sym 77829 $abc$38833$n64
.sym 77831 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 77834 basesoc_uart_rx_fifo_wrport_we
.sym 77835 reset_delay[2]
.sym 77837 $abc$38833$n5071_1
.sym 77838 basesoc_uart_rx_fifo_do_read
.sym 77875 $abc$38833$n4905_1
.sym 77876 reset_delay[1]
.sym 77877 reset_delay[2]
.sym 77878 $abc$38833$n5071_1
.sym 77879 $abc$38833$n6089_1
.sym 77880 basesoc_ctrl_storage[19]
.sym 77881 basesoc_ctrl_storage[23]
.sym 77882 $abc$38833$n5018_1
.sym 77913 basesoc_uart_phy_storage[31]
.sym 77917 $abc$38833$n3570_1
.sym 77918 $abc$38833$n54
.sym 77919 $abc$38833$n3471
.sym 77921 basesoc_uart_phy_storage[7]
.sym 77922 $abc$38833$n2156
.sym 77924 $abc$38833$n3497
.sym 77925 $abc$38833$n2219
.sym 77926 $abc$38833$n3551_1
.sym 77927 basesoc_timer0_en_storage
.sym 77928 $abc$38833$n11
.sym 77929 basesoc_uart_phy_rx_reg[7]
.sym 77931 basesoc_uart_phy_sink_payload_data[7]
.sym 77932 basesoc_uart_phy_source_payload_data[3]
.sym 77933 $abc$38833$n7469
.sym 77935 $abc$38833$n5031
.sym 77936 basesoc_adr[2]
.sym 77937 basesoc_uart_phy_rx_bitcount[2]
.sym 77938 $abc$38833$n3472
.sym 77939 basesoc_uart_phy_rx_bitcount[3]
.sym 77940 basesoc_uart_phy_source_payload_data[2]
.sym 77977 $abc$38833$n7469
.sym 77978 $abc$38833$n4987
.sym 77979 $abc$38833$n4990_1
.sym 77980 $abc$38833$n3465
.sym 77981 basesoc_uart_phy_source_payload_data[7]
.sym 77982 basesoc_uart_phy_source_payload_data[1]
.sym 77983 $abc$38833$n5019
.sym 77984 basesoc_uart_phy_source_payload_data[0]
.sym 78018 basesoc_ctrl_reset_reset_r
.sym 78019 sys_rst
.sym 78020 $abc$38833$n3463
.sym 78022 basesoc_timer0_reload_storage[24]
.sym 78024 $abc$38833$n2447
.sym 78025 $abc$38833$n2312
.sym 78026 basesoc_timer0_load_storage[15]
.sym 78028 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 78029 $abc$38833$n3463
.sym 78030 $abc$38833$n3448_1
.sym 78031 basesoc_uart_phy_source_payload_data[4]
.sym 78032 $abc$38833$n3560_1
.sym 78033 basesoc_uart_rx_fifo_produce[3]
.sym 78034 basesoc_uart_rx_fifo_produce[2]
.sym 78036 sys_rst
.sym 78037 basesoc_uart_rx_fifo_produce[0]
.sym 78038 basesoc_ctrl_storage[31]
.sym 78039 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 78040 $abc$38833$n3337_1
.sym 78041 VexRiscv._zz_35_[12]
.sym 78051 $PACKER_VCC_NET
.sym 78052 basesoc_uart_rx_fifo_consume[0]
.sym 78057 basesoc_uart_rx_fifo_consume[2]
.sym 78058 basesoc_uart_rx_fifo_consume[3]
.sym 78063 $abc$38833$n7469
.sym 78065 basesoc_uart_rx_fifo_do_read
.sym 78070 $PACKER_VCC_NET
.sym 78071 $abc$38833$n7469
.sym 78078 basesoc_uart_rx_fifo_consume[1]
.sym 78079 $abc$38833$n2160
.sym 78080 $abc$38833$n3552_1
.sym 78081 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 78082 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 78083 $abc$38833$n5112_1
.sym 78084 $abc$38833$n4972_1
.sym 78085 $abc$38833$n6329_1
.sym 78086 $abc$38833$n4973
.sym 78087 $PACKER_VCC_NET
.sym 78088 $PACKER_VCC_NET
.sym 78089 $PACKER_VCC_NET
.sym 78090 $PACKER_VCC_NET
.sym 78091 $PACKER_VCC_NET
.sym 78092 $PACKER_VCC_NET
.sym 78093 $abc$38833$n7469
.sym 78094 $abc$38833$n7469
.sym 78095 basesoc_uart_rx_fifo_consume[0]
.sym 78096 basesoc_uart_rx_fifo_consume[1]
.sym 78098 basesoc_uart_rx_fifo_consume[2]
.sym 78099 basesoc_uart_rx_fifo_consume[3]
.sym 78106 por_clk
.sym 78107 basesoc_uart_rx_fifo_do_read
.sym 78108 $PACKER_VCC_NET
.sym 78119 basesoc_dat_w[4]
.sym 78121 basesoc_timer0_value[16]
.sym 78122 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 78123 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 78124 $abc$38833$n3465
.sym 78125 basesoc_timer0_load_storage[9]
.sym 78126 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 78127 $PACKER_VCC_NET
.sym 78128 basesoc_timer0_reload_storage[5]
.sym 78129 basesoc_uart_phy_rx_reg[0]
.sym 78130 $abc$38833$n2322
.sym 78131 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 78132 basesoc_uart_phy_storage[15]
.sym 78133 basesoc_uart_phy_source_payload_data[5]
.sym 78134 $abc$38833$n6320_1
.sym 78135 basesoc_dat_w[6]
.sym 78136 basesoc_dat_w[1]
.sym 78137 $abc$38833$n126
.sym 78138 basesoc_dat_w[3]
.sym 78139 basesoc_timer0_value[0]
.sym 78140 $abc$38833$n3556_1
.sym 78141 basesoc_adr[4]
.sym 78142 $abc$38833$n2160
.sym 78143 $abc$38833$n2314
.sym 78144 basesoc_uart_rx_fifo_consume[1]
.sym 78150 basesoc_uart_phy_source_payload_data[5]
.sym 78154 basesoc_uart_phy_source_payload_data[1]
.sym 78157 $abc$38833$n7469
.sym 78158 basesoc_uart_rx_fifo_produce[1]
.sym 78159 basesoc_uart_phy_source_payload_data[3]
.sym 78161 basesoc_uart_phy_source_payload_data[7]
.sym 78162 $abc$38833$n7469
.sym 78164 basesoc_uart_phy_source_payload_data[0]
.sym 78167 basesoc_uart_phy_source_payload_data[2]
.sym 78169 basesoc_uart_phy_source_payload_data[4]
.sym 78171 basesoc_uart_rx_fifo_produce[3]
.sym 78172 basesoc_uart_rx_fifo_produce[2]
.sym 78174 basesoc_uart_phy_source_payload_data[6]
.sym 78175 basesoc_uart_rx_fifo_produce[0]
.sym 78176 basesoc_uart_rx_fifo_wrport_we
.sym 78178 $PACKER_VCC_NET
.sym 78181 $abc$38833$n6321_1
.sym 78182 $abc$38833$n120
.sym 78183 $abc$38833$n4940_1
.sym 78184 $abc$38833$n2314
.sym 78185 $abc$38833$n3337_1
.sym 78186 $abc$38833$n4974_1
.sym 78187 $abc$38833$n2381
.sym 78188 $abc$38833$n4966_1
.sym 78189 $abc$38833$n7469
.sym 78190 $abc$38833$n7469
.sym 78191 $abc$38833$n7469
.sym 78192 $abc$38833$n7469
.sym 78193 $abc$38833$n7469
.sym 78194 $abc$38833$n7469
.sym 78195 $abc$38833$n7469
.sym 78196 $abc$38833$n7469
.sym 78197 basesoc_uart_rx_fifo_produce[0]
.sym 78198 basesoc_uart_rx_fifo_produce[1]
.sym 78200 basesoc_uart_rx_fifo_produce[2]
.sym 78201 basesoc_uart_rx_fifo_produce[3]
.sym 78208 por_clk
.sym 78209 basesoc_uart_rx_fifo_wrport_we
.sym 78210 basesoc_uart_phy_source_payload_data[0]
.sym 78211 basesoc_uart_phy_source_payload_data[1]
.sym 78212 basesoc_uart_phy_source_payload_data[2]
.sym 78213 basesoc_uart_phy_source_payload_data[3]
.sym 78214 basesoc_uart_phy_source_payload_data[4]
.sym 78215 basesoc_uart_phy_source_payload_data[5]
.sym 78216 basesoc_uart_phy_source_payload_data[6]
.sym 78217 basesoc_uart_phy_source_payload_data[7]
.sym 78218 $PACKER_VCC_NET
.sym 78223 basesoc_timer0_load_storage[4]
.sym 78224 basesoc_uart_rx_fifo_produce[1]
.sym 78225 basesoc_timer0_load_storage[3]
.sym 78226 $abc$38833$n5676
.sym 78227 sys_rst
.sym 78228 $abc$38833$n3550_1
.sym 78229 $abc$38833$n5685
.sym 78230 basesoc_timer0_load_storage[4]
.sym 78231 VexRiscv._zz_35_[13]
.sym 78232 basesoc_timer0_en_storage
.sym 78233 basesoc_timer0_load_storage[5]
.sym 78234 basesoc_timer0_load_storage[6]
.sym 78237 $abc$38833$n64
.sym 78239 $abc$38833$n3550_1
.sym 78240 basesoc_uart_phy_source_payload_data[6]
.sym 78242 basesoc_uart_rx_fifo_wrport_we
.sym 78244 basesoc_timer0_value_status[27]
.sym 78245 basesoc_timer0_reload_storage[3]
.sym 78283 $abc$38833$n4956_1
.sym 78284 basesoc_timer0_value_status[18]
.sym 78285 basesoc_timer0_value_status[25]
.sym 78286 $abc$38833$n4943
.sym 78287 $abc$38833$n6433_1
.sym 78288 basesoc_timer0_value_status[17]
.sym 78289 basesoc_timer0_value_status[0]
.sym 78290 $abc$38833$n6082
.sym 78325 basesoc_timer0_reload_storage[10]
.sym 78326 $abc$38833$n2381
.sym 78327 basesoc_timer0_reload_storage[14]
.sym 78328 $abc$38833$n2314
.sym 78329 basesoc_timer0_reload_storage[14]
.sym 78330 basesoc_timer0_reload_storage[2]
.sym 78331 $abc$38833$n3556_1
.sym 78332 basesoc_uart_phy_storage[15]
.sym 78333 $abc$38833$n2381
.sym 78334 $abc$38833$n2133
.sym 78335 basesoc_timer0_en_storage
.sym 78336 $abc$38833$n4940_1
.sym 78338 basesoc_uart_phy_sink_payload_data[7]
.sym 78339 basesoc_uart_phy_rx_reg[6]
.sym 78340 basesoc_adr[2]
.sym 78343 $abc$38833$n2209
.sym 78345 basesoc_uart_phy_rx_bitcount[2]
.sym 78346 $abc$38833$n3472
.sym 78347 basesoc_uart_phy_rx_bitcount[3]
.sym 78385 $abc$38833$n4944_1
.sym 78386 $abc$38833$n3587_1
.sym 78387 basesoc_uart_phy_source_payload_data[6]
.sym 78388 $abc$38833$n4947
.sym 78389 basesoc_uart_phy_source_payload_data[5]
.sym 78392 $abc$38833$n4938_1
.sym 78427 sys_rst
.sym 78429 $abc$38833$n2158
.sym 78430 $abc$38833$n2380
.sym 78431 $abc$38833$n3463
.sym 78432 basesoc_adr[0]
.sym 78436 basesoc_we
.sym 78437 $abc$38833$n4945
.sym 78439 basesoc_ctrl_storage[11]
.sym 78440 basesoc_timer0_load_storage[24]
.sym 78443 $abc$38833$n6433_1
.sym 78444 sys_rst
.sym 78448 basesoc_uart_phy_storage[26]
.sym 78450 $abc$38833$n2162
.sym 78489 $abc$38833$n5861
.sym 78490 $abc$38833$n5863
.sym 78491 basesoc_uart_phy_tx_reg[1]
.sym 78492 basesoc_uart_phy_tx_reg[3]
.sym 78493 basesoc_uart_phy_tx_reg[2]
.sym 78494 basesoc_uart_phy_tx_reg[0]
.sym 78529 basesoc_timer0_value[28]
.sym 78531 $abc$38833$n3558_1
.sym 78532 basesoc_uart_tx_fifo_wrport_we
.sym 78533 $PACKER_VCC_NET
.sym 78535 basesoc_ctrl_reset_reset_r
.sym 78536 $abc$38833$n5745
.sym 78538 $PACKER_VCC_NET
.sym 78543 basesoc_dat_w[6]
.sym 78544 $abc$38833$n3556_1
.sym 78545 basesoc_uart_phy_source_payload_data[5]
.sym 78546 basesoc_dat_w[3]
.sym 78549 basesoc_uart_phy_sink_payload_data[3]
.sym 78551 basesoc_uart_phy_sink_payload_data[2]
.sym 78593 basesoc_uart_phy_storage[26]
.sym 78596 basesoc_uart_phy_storage[29]
.sym 78631 basesoc_timer0_load_storage[20]
.sym 78633 $abc$38833$n2308
.sym 78636 basesoc_uart_phy_tx_reg[0]
.sym 78638 basesoc_timer0_value[31]
.sym 78641 sys_rst
.sym 78644 basesoc_uart_phy_sink_payload_data[1]
.sym 78646 basesoc_uart_phy_sink_payload_data[0]
.sym 78654 basesoc_dat_w[2]
.sym 78663 $abc$38833$n7464
.sym 78670 basesoc_uart_tx_fifo_do_read
.sym 78671 $abc$38833$n7464
.sym 78679 $PACKER_VCC_NET
.sym 78680 basesoc_uart_tx_fifo_consume[0]
.sym 78681 basesoc_uart_tx_fifo_consume[1]
.sym 78685 basesoc_uart_tx_fifo_consume[2]
.sym 78686 basesoc_uart_tx_fifo_consume[3]
.sym 78687 $PACKER_VCC_NET
.sym 78691 $abc$38833$n2271
.sym 78697 basesoc_uart_tx_fifo_consume[1]
.sym 78699 $PACKER_VCC_NET
.sym 78700 $PACKER_VCC_NET
.sym 78701 $PACKER_VCC_NET
.sym 78702 $PACKER_VCC_NET
.sym 78703 $PACKER_VCC_NET
.sym 78704 $PACKER_VCC_NET
.sym 78705 $abc$38833$n7464
.sym 78706 $abc$38833$n7464
.sym 78707 basesoc_uart_tx_fifo_consume[0]
.sym 78708 basesoc_uart_tx_fifo_consume[1]
.sym 78710 basesoc_uart_tx_fifo_consume[2]
.sym 78711 basesoc_uart_tx_fifo_consume[3]
.sym 78718 por_clk
.sym 78719 basesoc_uart_tx_fifo_do_read
.sym 78720 $PACKER_VCC_NET
.sym 78738 basesoc_uart_phy_storage[29]
.sym 78753 basesoc_uart_phy_sink_payload_data[7]
.sym 78762 basesoc_uart_tx_fifo_produce[2]
.sym 78763 basesoc_uart_tx_fifo_wrport_we
.sym 78765 $PACKER_VCC_NET
.sym 78771 basesoc_dat_w[5]
.sym 78772 basesoc_dat_w[6]
.sym 78773 basesoc_dat_w[3]
.sym 78777 basesoc_ctrl_reset_reset_r
.sym 78778 basesoc_dat_w[1]
.sym 78779 basesoc_dat_w[4]
.sym 78781 $abc$38833$n7464
.sym 78783 basesoc_uart_tx_fifo_produce[3]
.sym 78784 basesoc_dat_w[7]
.sym 78785 basesoc_uart_tx_fifo_produce[0]
.sym 78786 basesoc_uart_tx_fifo_produce[1]
.sym 78789 $abc$38833$n7464
.sym 78792 basesoc_dat_w[2]
.sym 78797 $abc$38833$n7464
.sym 78798 $abc$38833$n7464
.sym 78799 $abc$38833$n7464
.sym 78800 $abc$38833$n7464
.sym 78801 $abc$38833$n7464
.sym 78802 $abc$38833$n7464
.sym 78803 $abc$38833$n7464
.sym 78804 $abc$38833$n7464
.sym 78805 basesoc_uart_tx_fifo_produce[0]
.sym 78806 basesoc_uart_tx_fifo_produce[1]
.sym 78808 basesoc_uart_tx_fifo_produce[2]
.sym 78809 basesoc_uart_tx_fifo_produce[3]
.sym 78816 por_clk
.sym 78817 basesoc_uart_tx_fifo_wrport_we
.sym 78818 basesoc_ctrl_reset_reset_r
.sym 78819 basesoc_dat_w[1]
.sym 78820 basesoc_dat_w[2]
.sym 78821 basesoc_dat_w[3]
.sym 78822 basesoc_dat_w[4]
.sym 78823 basesoc_dat_w[5]
.sym 78824 basesoc_dat_w[6]
.sym 78825 basesoc_dat_w[7]
.sym 78826 $PACKER_VCC_NET
.sym 78831 basesoc_ctrl_reset_reset_r
.sym 78848 sys_rst
.sym 78855 serial_tx
.sym 78867 VexRiscv.reset
.sym 78868 serial_tx
.sym 78881 serial_tx
.sym 78882 VexRiscv.reset
.sym 78923 $abc$38833$n5297
.sym 78924 $abc$38833$n5295
.sym 78925 spram_datain10[10]
.sym 78928 $abc$38833$n5294
.sym 78929 spram_datain00[10]
.sym 78930 $abc$38833$n5298
.sym 78937 VexRiscv._zz_321_[0]
.sym 78945 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 78947 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 78971 slave_sel_r[1]
.sym 78988 $abc$38833$n6148_1
.sym 78989 spiflash_bus_dat_r[16]
.sym 78994 $abc$38833$n147
.sym 79028 $abc$38833$n6148_1
.sym 79030 spiflash_bus_dat_r[16]
.sym 79031 slave_sel_r[1]
.sym 79045 por_clk
.sym 79046 $abc$38833$n147
.sym 79051 spiflash_bus_dat_r[12]
.sym 79052 spiflash_bus_dat_r[9]
.sym 79053 spiflash_bus_dat_r[13]
.sym 79054 spiflash_bus_dat_r[11]
.sym 79055 spiflash_bus_dat_r[10]
.sym 79056 spiflash_bus_dat_r[22]
.sym 79061 $abc$38833$n3798
.sym 79064 spram_datain00[10]
.sym 79066 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 79068 $abc$38833$n6132_1
.sym 79069 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 79073 slave_sel_r[2]
.sym 79088 array_muxed1[10]
.sym 79092 array_muxed0[7]
.sym 79100 array_muxed0[8]
.sym 79103 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 79106 VexRiscv._zz_129_[5]
.sym 79112 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 79113 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 79129 $abc$38833$n6140_1
.sym 79132 slave_sel_r[1]
.sym 79141 $abc$38833$n6142_1
.sym 79145 $abc$38833$n6158_1
.sym 79149 spiflash_bus_dat_r[22]
.sym 79150 spiflash_bus_dat_r[21]
.sym 79152 spiflash_bus_dat_r[12]
.sym 79154 spiflash_bus_dat_r[13]
.sym 79157 $abc$38833$n147
.sym 79159 $abc$38833$n6160_1
.sym 79167 spiflash_bus_dat_r[12]
.sym 79169 $abc$38833$n6140_1
.sym 79170 slave_sel_r[1]
.sym 79173 $abc$38833$n6160_1
.sym 79175 slave_sel_r[1]
.sym 79176 spiflash_bus_dat_r[22]
.sym 79179 $abc$38833$n6158_1
.sym 79180 slave_sel_r[1]
.sym 79182 spiflash_bus_dat_r[21]
.sym 79185 slave_sel_r[1]
.sym 79186 spiflash_bus_dat_r[13]
.sym 79187 $abc$38833$n6142_1
.sym 79208 por_clk
.sym 79209 $abc$38833$n147
.sym 79210 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 79214 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 79217 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 79221 VexRiscv._zz_287_[1]
.sym 79224 spiflash_bus_dat_r[8]
.sym 79225 array_muxed0[4]
.sym 79231 $abc$38833$n2351
.sym 79233 $abc$38833$n6140_1
.sym 79239 array_muxed1[6]
.sym 79242 $abc$38833$n6134_1
.sym 79243 $abc$38833$n147
.sym 79253 $abc$38833$n7877
.sym 79254 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 79265 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 79275 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 79281 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 79287 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 79299 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 79302 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 79316 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 79330 $abc$38833$n7877
.sym 79331 por_clk
.sym 79339 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 79347 VexRiscv._zz_170_[1]
.sym 79348 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 79353 array_muxed0[6]
.sym 79354 $abc$38833$n6142_1
.sym 79356 $abc$38833$n6136_1
.sym 79357 array_muxed1[14]
.sym 79361 VexRiscv.decode_to_execute_RS2[21]
.sym 79362 array_muxed0[12]
.sym 79363 VexRiscv._zz_170_[0]
.sym 79364 array_muxed1[10]
.sym 79366 array_muxed1[15]
.sym 79367 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 79377 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 79378 VexRiscv._zz_170_[1]
.sym 79379 VexRiscv.decode_to_execute_RS2[21]
.sym 79382 VexRiscv._zz_129_[5]
.sym 79427 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 79437 VexRiscv._zz_129_[5]
.sym 79438 VexRiscv._zz_170_[1]
.sym 79439 VexRiscv.decode_to_execute_RS2[21]
.sym 79453 $abc$38833$n7876_$glb_ce
.sym 79454 por_clk
.sym 79456 array_muxed1[11]
.sym 79457 array_muxed1[5]
.sym 79458 array_muxed1[6]
.sym 79459 array_muxed1[13]
.sym 79460 $abc$38833$n4879
.sym 79461 array_muxed1[30]
.sym 79462 array_muxed1[14]
.sym 79463 array_muxed1[0]
.sym 79466 VexRiscv._zz_151_[12]
.sym 79467 VexRiscv.decode_to_execute_RS2[31]
.sym 79473 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 79480 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 79481 VexRiscv.decode_to_execute_RS2[14]
.sym 79482 VexRiscv.decode_to_execute_RS2[12]
.sym 79483 array_muxed1[30]
.sym 79485 $abc$38833$n4233_1
.sym 79487 array_muxed0[11]
.sym 79488 VexRiscv.decode_to_execute_RS2[13]
.sym 79489 VexRiscv.decode_to_execute_RS2[8]
.sym 79491 VexRiscv._zz_135_[24]
.sym 79500 VexRiscv._zz_41_[8]
.sym 79503 $abc$38833$n6293_1
.sym 79504 $abc$38833$n6297_1
.sym 79508 $abc$38833$n149
.sym 79510 VexRiscv._zz_32_[1]
.sym 79514 VexRiscv._zz_41_[31]
.sym 79516 VexRiscv._zz_287_[1]
.sym 79528 VexRiscv._zz_41_[17]
.sym 79530 VexRiscv._zz_41_[17]
.sym 79542 VexRiscv._zz_32_[1]
.sym 79543 VexRiscv._zz_287_[1]
.sym 79544 $abc$38833$n6293_1
.sym 79545 $abc$38833$n6297_1
.sym 79550 VexRiscv._zz_41_[31]
.sym 79574 VexRiscv._zz_41_[8]
.sym 79576 $abc$38833$n149
.sym 79577 por_clk
.sym 79579 array_muxed1[8]
.sym 79582 array_muxed1[10]
.sym 79583 array_muxed1[15]
.sym 79584 array_muxed1[2]
.sym 79586 array_muxed1[12]
.sym 79589 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 79592 VexRiscv._zz_170_[1]
.sym 79596 VexRiscv._zz_41_[8]
.sym 79605 VexRiscv.decode_to_execute_RS2[30]
.sym 79606 array_muxed1[2]
.sym 79608 VexRiscv._zz_129_[5]
.sym 79610 VexRiscv._zz_321_[0]
.sym 79611 VexRiscv._zz_170_[1]
.sym 79612 VexRiscv.decode_to_execute_RS2[15]
.sym 79614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 79622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 79626 $abc$38833$n6295_1
.sym 79628 $abc$38833$n3911
.sym 79631 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 79637 $abc$38833$n6296_1
.sym 79639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 79640 VexRiscv._zz_170_[1]
.sym 79642 VexRiscv._zz_32_[0]
.sym 79647 VexRiscv.CsrPlugin_hadException
.sym 79648 VexRiscv._zz_170_[0]
.sym 79671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 79672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 79674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 79679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79686 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 79689 VexRiscv._zz_32_[0]
.sym 79690 $abc$38833$n3911
.sym 79691 VexRiscv._zz_170_[1]
.sym 79692 VexRiscv._zz_170_[0]
.sym 79695 $abc$38833$n6296_1
.sym 79696 VexRiscv._zz_32_[0]
.sym 79697 $abc$38833$n3911
.sym 79698 $abc$38833$n6295_1
.sym 79699 VexRiscv.CsrPlugin_hadException
.sym 79700 por_clk
.sym 79703 $abc$38833$n4536
.sym 79705 $abc$38833$n4542
.sym 79706 VexRiscv._zz_170_[2]
.sym 79708 $abc$38833$n4538
.sym 79709 $abc$38833$n4548
.sym 79719 slave_sel_r[1]
.sym 79722 $PACKER_GND_NET
.sym 79726 $abc$38833$n4247_1
.sym 79727 VexRiscv._zz_170_[2]
.sym 79728 $abc$38833$n2351
.sym 79729 VexRiscv._zz_129_[2]
.sym 79730 VexRiscv._zz_129_[3]
.sym 79731 VexRiscv._zz_129_[7]
.sym 79732 VexRiscv._zz_170_[1]
.sym 79733 VexRiscv.CsrPlugin_hadException
.sym 79735 VexRiscv._zz_197_
.sym 79736 VexRiscv._zz_170_[1]
.sym 79737 $abc$38833$n3768
.sym 79745 VexRiscv._zz_197_
.sym 79746 $abc$38833$n4151
.sym 79748 VexRiscv._zz_129_[6]
.sym 79749 $abc$38833$n4154
.sym 79751 VexRiscv._zz_321_[2]
.sym 79756 $abc$38833$n3912
.sym 79757 VexRiscv._zz_129_[0]
.sym 79760 VexRiscv._zz_170_[1]
.sym 79763 VexRiscv._zz_170_[2]
.sym 79765 $abc$38833$n149
.sym 79766 VexRiscv._zz_170_[0]
.sym 79768 VexRiscv._zz_129_[5]
.sym 79769 VexRiscv._zz_321_[1]
.sym 79772 $abc$38833$n4534
.sym 79776 VexRiscv._zz_170_[2]
.sym 79777 VexRiscv._zz_170_[0]
.sym 79778 $abc$38833$n3912
.sym 79779 VexRiscv._zz_170_[1]
.sym 79782 VexRiscv._zz_321_[1]
.sym 79784 $abc$38833$n4151
.sym 79785 $abc$38833$n149
.sym 79788 $abc$38833$n149
.sym 79789 VexRiscv._zz_321_[2]
.sym 79790 $abc$38833$n4154
.sym 79795 $abc$38833$n4534
.sym 79797 VexRiscv._zz_197_
.sym 79800 VexRiscv._zz_197_
.sym 79802 VexRiscv._zz_129_[5]
.sym 79807 VexRiscv._zz_197_
.sym 79808 VexRiscv._zz_129_[0]
.sym 79815 VexRiscv._zz_321_[1]
.sym 79818 VexRiscv._zz_129_[6]
.sym 79819 VexRiscv._zz_197_
.sym 79822 $abc$38833$n2457_$glb_ce
.sym 79823 por_clk
.sym 79825 spiflash_bus_dat_r[1]
.sym 79826 spiflash_bus_dat_r[3]
.sym 79827 spiflash_bus_dat_r[0]
.sym 79828 spiflash_bus_dat_r[2]
.sym 79829 $abc$38833$n4558
.sym 79830 spiflash_bus_dat_r[4]
.sym 79831 $abc$38833$n6112_1
.sym 79832 $abc$38833$n6115_1
.sym 79837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 79841 VexRiscv._zz_321_[0]
.sym 79849 $abc$38833$n3764
.sym 79850 basesoc_vexriscv_dbus_adr[28]
.sym 79852 $abc$38833$n4883
.sym 79853 VexRiscv._zz_170_[2]
.sym 79854 VexRiscv.decode_to_execute_RS2[18]
.sym 79855 $abc$38833$n3766
.sym 79858 array_muxed0[12]
.sym 79859 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 79860 VexRiscv.decode_to_execute_RS2[20]
.sym 79868 VexRiscv.decode_to_execute_RS2[9]
.sym 79870 $abc$38833$n4396_1
.sym 79876 VexRiscv.CsrPlugin_mepc[28]
.sym 79878 VexRiscv._zz_197_
.sym 79879 VexRiscv.lastStagePc[28]
.sym 79882 VexRiscv.decode_to_execute_RS2[15]
.sym 79886 $abc$38833$n4340
.sym 79889 $abc$38833$n2479
.sym 79890 VexRiscv.decode_to_execute_RS2[8]
.sym 79893 VexRiscv.decode_to_execute_RS2[13]
.sym 79894 VexRiscv.decode_to_execute_RS2[14]
.sym 79896 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 79897 VexRiscv.decode_to_execute_RS2[21]
.sym 79901 VexRiscv.decode_to_execute_RS2[13]
.sym 79902 VexRiscv._zz_197_
.sym 79907 VexRiscv._zz_197_
.sym 79908 VexRiscv.decode_to_execute_RS2[9]
.sym 79911 $abc$38833$n4396_1
.sym 79913 $abc$38833$n4340
.sym 79914 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 79917 VexRiscv.decode_to_execute_RS2[14]
.sym 79919 VexRiscv._zz_197_
.sym 79923 VexRiscv.lastStagePc[28]
.sym 79924 $abc$38833$n2479
.sym 79926 VexRiscv.CsrPlugin_mepc[28]
.sym 79929 VexRiscv._zz_197_
.sym 79932 VexRiscv.decode_to_execute_RS2[21]
.sym 79936 VexRiscv.decode_to_execute_RS2[8]
.sym 79938 VexRiscv._zz_197_
.sym 79943 VexRiscv._zz_197_
.sym 79944 VexRiscv.decode_to_execute_RS2[15]
.sym 79946 por_clk
.sym 79948 $abc$38833$n4869
.sym 79949 $abc$38833$n3775_1
.sym 79950 $abc$38833$n3777_1
.sym 79951 $abc$38833$n3774
.sym 79952 $abc$38833$n4568
.sym 79953 spiflash_bus_dat_r[5]
.sym 79954 $abc$38833$n4881
.sym 79955 $abc$38833$n3773_1
.sym 79958 VexRiscv._zz_321_[0]
.sym 79965 $abc$38833$n2447
.sym 79966 VexRiscv._zz_197_
.sym 79967 VexRiscv.lastStagePc[28]
.sym 79972 VexRiscv._zz_135_[24]
.sym 79973 VexRiscv.decode_to_execute_RS2[12]
.sym 79974 array_muxed0[11]
.sym 79975 VexRiscv._zz_47_[1]
.sym 79976 VexRiscv.decode_to_execute_RS2[8]
.sym 79978 $abc$38833$n4233_1
.sym 79979 VexRiscv.decode_to_execute_RS2[13]
.sym 79980 VexRiscv.decode_to_execute_RS2[14]
.sym 79981 basesoc_vexriscv_ibus_adr[12]
.sym 79982 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 79983 $abc$38833$n3765_1
.sym 79991 VexRiscv._zz_170_[1]
.sym 79999 VexRiscv.decode_to_execute_RS2[23]
.sym 80003 VexRiscv._zz_129_[1]
.sym 80004 VexRiscv.decode_to_execute_RS2[22]
.sym 80006 VexRiscv._zz_197_
.sym 80009 VexRiscv.decode_to_execute_RS2[16]
.sym 80011 VexRiscv.decode_to_execute_RS2[17]
.sym 80012 VexRiscv.decode_to_execute_RS2[31]
.sym 80014 VexRiscv.decode_to_execute_RS2[18]
.sym 80015 VexRiscv.decode_to_execute_RS2[19]
.sym 80019 $abc$38833$n4881
.sym 80020 VexRiscv.decode_to_execute_RS2[20]
.sym 80022 VexRiscv._zz_170_[1]
.sym 80024 VexRiscv.decode_to_execute_RS2[17]
.sym 80025 VexRiscv._zz_129_[1]
.sym 80028 VexRiscv.decode_to_execute_RS2[31]
.sym 80029 VexRiscv._zz_170_[1]
.sym 80030 $abc$38833$n4881
.sym 80034 VexRiscv.decode_to_execute_RS2[16]
.sym 80037 VexRiscv._zz_197_
.sym 80042 VexRiscv._zz_197_
.sym 80043 VexRiscv.decode_to_execute_RS2[22]
.sym 80047 VexRiscv.decode_to_execute_RS2[19]
.sym 80049 VexRiscv._zz_197_
.sym 80052 VexRiscv._zz_197_
.sym 80055 VexRiscv.decode_to_execute_RS2[20]
.sym 80058 VexRiscv.decode_to_execute_RS2[18]
.sym 80059 VexRiscv._zz_197_
.sym 80064 VexRiscv.decode_to_execute_RS2[23]
.sym 80066 VexRiscv._zz_197_
.sym 80068 $abc$38833$n7876_$glb_ce
.sym 80069 por_clk
.sym 80071 basesoc_vexriscv_dbus_adr[28]
.sym 80072 basesoc_vexriscv_dbus_adr[11]
.sym 80073 basesoc_vexriscv_dbus_adr[15]
.sym 80074 basesoc_vexriscv_dbus_adr[12]
.sym 80075 array_muxed0[12]
.sym 80076 basesoc_vexriscv_dbus_adr[2]
.sym 80077 basesoc_vexriscv_dbus_adr[10]
.sym 80078 array_muxed0[11]
.sym 80085 VexRiscv._zz_170_[1]
.sym 80087 VexRiscv.decode_to_execute_RS2[23]
.sym 80088 $PACKER_GND_NET
.sym 80092 VexRiscv.decode_to_execute_RS2[9]
.sym 80093 $abc$38833$n3767_1
.sym 80095 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 80096 VexRiscv.decode_to_execute_RS2[30]
.sym 80097 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80098 VexRiscv._zz_321_[0]
.sym 80099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 80100 VexRiscv._zz_129_[5]
.sym 80101 VexRiscv.decode_to_execute_RS2[16]
.sym 80102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80103 VexRiscv._zz_170_[1]
.sym 80104 $abc$38833$n3624_1
.sym 80105 VexRiscv.decode_to_execute_RS2[13]
.sym 80106 basesoc_vexriscv_ibus_adr[11]
.sym 80116 $abc$38833$n149
.sym 80119 VexRiscv.decode_to_execute_RS2[19]
.sym 80120 VexRiscv.decode_to_execute_RS2[30]
.sym 80124 VexRiscv.decode_to_execute_RS2[18]
.sym 80125 VexRiscv.decode_to_execute_RS2[25]
.sym 80130 VexRiscv.decode_to_execute_RS2[20]
.sym 80131 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 80132 $abc$38833$n3796
.sym 80133 VexRiscv.decode_to_execute_RS2[29]
.sym 80134 VexRiscv.decode_to_execute_RS2[21]
.sym 80136 VexRiscv.decode_to_execute_RS2[31]
.sym 80138 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80140 VexRiscv._zz_197_
.sym 80141 VexRiscv._zz_311_
.sym 80142 $abc$38833$n3798
.sym 80145 VexRiscv.decode_to_execute_RS2[20]
.sym 80146 VexRiscv.decode_to_execute_RS2[19]
.sym 80147 VexRiscv.decode_to_execute_RS2[21]
.sym 80148 VexRiscv.decode_to_execute_RS2[18]
.sym 80151 VexRiscv._zz_197_
.sym 80153 VexRiscv.decode_to_execute_RS2[29]
.sym 80157 VexRiscv.decode_to_execute_RS2[25]
.sym 80158 VexRiscv._zz_197_
.sym 80164 $abc$38833$n149
.sym 80166 $abc$38833$n3796
.sym 80169 VexRiscv._zz_311_
.sym 80172 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 80175 VexRiscv.decode_to_execute_RS2[31]
.sym 80177 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80182 $abc$38833$n3798
.sym 80183 $abc$38833$n149
.sym 80187 VexRiscv.decode_to_execute_RS2[30]
.sym 80189 VexRiscv._zz_197_
.sym 80192 por_clk
.sym 80193 VexRiscv.reset_$glb_sr
.sym 80194 $abc$38833$n3778
.sym 80195 VexRiscv._zz_36_[13]
.sym 80196 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80197 VexRiscv.decode_to_execute_RS2[13]
.sym 80198 $abc$38833$n3772
.sym 80199 VexRiscv._zz_199_[13]
.sym 80200 VexRiscv._zz_49_[1]
.sym 80201 $abc$38833$n4588
.sym 80209 $abc$38833$n4883
.sym 80211 array_muxed0[11]
.sym 80212 $abc$38833$n4584
.sym 80217 spiflash_i
.sym 80218 $abc$38833$n4247_1
.sym 80219 VexRiscv._zz_170_[2]
.sym 80220 VexRiscv._zz_199_[31]
.sym 80221 VexRiscv._zz_129_[3]
.sym 80222 VexRiscv._zz_151_[4]
.sym 80223 VexRiscv._zz_129_[7]
.sym 80224 VexRiscv.decode_to_execute_RS2[17]
.sym 80225 VexRiscv._zz_129_[2]
.sym 80226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 80227 VexRiscv._zz_197_
.sym 80228 VexRiscv._zz_170_[1]
.sym 80229 $abc$38833$n6287_1
.sym 80236 $abc$38833$n6287_1
.sym 80237 $abc$38833$n5625_1
.sym 80238 VexRiscv.decode_to_execute_RS2[26]
.sym 80240 VexRiscv._zz_151_[4]
.sym 80243 $abc$38833$n5624
.sym 80244 $abc$38833$n5626_1
.sym 80245 VexRiscv._zz_197_
.sym 80246 $abc$38833$n5612_1
.sym 80248 $abc$38833$n5560_1
.sym 80249 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 80252 VexRiscv._zz_36_[13]
.sym 80253 $abc$38833$n149
.sym 80254 $abc$38833$n5629_1
.sym 80255 $abc$38833$n6287_1
.sym 80257 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80259 $abc$38833$n5604_1
.sym 80260 VexRiscv._zz_41_[22]
.sym 80261 VexRiscv._zz_151_[12]
.sym 80262 $abc$38833$n5628
.sym 80263 $abc$38833$n5600_1
.sym 80265 $abc$38833$n5565_1
.sym 80266 $abc$38833$n3634_1
.sym 80268 $abc$38833$n5625_1
.sym 80269 $abc$38833$n5600_1
.sym 80271 $abc$38833$n5565_1
.sym 80274 $abc$38833$n6287_1
.sym 80275 $abc$38833$n5560_1
.sym 80276 $abc$38833$n5604_1
.sym 80277 $abc$38833$n5628
.sym 80281 VexRiscv._zz_197_
.sym 80283 VexRiscv.decode_to_execute_RS2[26]
.sym 80287 $abc$38833$n5612_1
.sym 80288 VexRiscv._zz_151_[4]
.sym 80289 $abc$38833$n6287_1
.sym 80292 $abc$38833$n5626_1
.sym 80293 $abc$38833$n5624
.sym 80294 $abc$38833$n3634_1
.sym 80295 $abc$38833$n5629_1
.sym 80300 VexRiscv._zz_36_[13]
.sym 80304 VexRiscv._zz_41_[22]
.sym 80310 VexRiscv._zz_151_[12]
.sym 80311 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80312 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 80314 $abc$38833$n149
.sym 80315 por_clk
.sym 80317 $abc$38833$n6367_1
.sym 80318 $abc$38833$n5728
.sym 80319 $abc$38833$n6368_1
.sym 80320 $abc$38833$n5629_1
.sym 80321 basesoc_timer0_value_status[15]
.sym 80322 basesoc_timer0_value_status[6]
.sym 80323 basesoc_timer0_value_status[19]
.sym 80324 basesoc_timer0_value_status[22]
.sym 80325 basesoc_dat_w[2]
.sym 80328 basesoc_dat_w[2]
.sym 80331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80332 VexRiscv.decode_to_execute_RS2[26]
.sym 80340 $abc$38833$n149
.sym 80341 VexRiscv._zz_321_[27]
.sym 80342 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 80343 VexRiscv.decode_to_execute_RS2[13]
.sym 80344 $abc$38833$n5580
.sym 80345 VexRiscv.decode_to_execute_RS2[31]
.sym 80346 $abc$38833$n3828_1
.sym 80347 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 80348 VexRiscv._zz_199_[22]
.sym 80349 VexRiscv._zz_49_[1]
.sym 80351 $abc$38833$n5565_1
.sym 80352 $abc$38833$n3634_1
.sym 80358 VexRiscv._zz_36_[12]
.sym 80360 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80361 VexRiscv._zz_36_[24]
.sym 80362 $abc$38833$n3772
.sym 80363 VexRiscv._zz_170_[1]
.sym 80364 VexRiscv.decode_to_execute_RS2[23]
.sym 80365 VexRiscv._zz_36_[22]
.sym 80366 VexRiscv.decode_to_execute_RS2[30]
.sym 80367 $abc$38833$n3780
.sym 80368 VexRiscv.decode_to_execute_RS2[29]
.sym 80372 VexRiscv.decode_to_execute_RS2[27]
.sym 80373 VexRiscv.decode_to_execute_RS2[25]
.sym 80374 VexRiscv.decode_to_execute_RS2[31]
.sym 80377 $abc$38833$n3781_1
.sym 80378 VexRiscv.decode_to_execute_RS2[28]
.sym 80380 VexRiscv.decode_to_execute_RS2[26]
.sym 80381 $abc$38833$n3779_1
.sym 80384 VexRiscv.decode_to_execute_RS2[24]
.sym 80385 $abc$38833$n149
.sym 80388 VexRiscv.decode_to_execute_RS2[22]
.sym 80391 $abc$38833$n3780
.sym 80392 $abc$38833$n3781_1
.sym 80393 $abc$38833$n3772
.sym 80394 $abc$38833$n3779_1
.sym 80397 VexRiscv.decode_to_execute_RS2[27]
.sym 80398 VexRiscv.decode_to_execute_RS2[28]
.sym 80399 VexRiscv.decode_to_execute_RS2[29]
.sym 80400 VexRiscv.decode_to_execute_RS2[26]
.sym 80403 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80405 VexRiscv.decode_to_execute_RS2[31]
.sym 80409 VexRiscv.decode_to_execute_RS2[22]
.sym 80410 VexRiscv.decode_to_execute_RS2[25]
.sym 80411 VexRiscv.decode_to_execute_RS2[24]
.sym 80412 VexRiscv.decode_to_execute_RS2[23]
.sym 80416 VexRiscv._zz_36_[24]
.sym 80423 VexRiscv._zz_36_[22]
.sym 80427 VexRiscv._zz_36_[12]
.sym 80433 VexRiscv._zz_170_[1]
.sym 80434 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80435 VexRiscv.decode_to_execute_RS2[30]
.sym 80436 VexRiscv.decode_to_execute_RS2[31]
.sym 80437 $abc$38833$n149
.sym 80438 por_clk
.sym 80440 $abc$38833$n6364
.sym 80441 $abc$38833$n5727_1
.sym 80442 array_muxed1[9]
.sym 80443 array_muxed1[4]
.sym 80444 $abc$38833$n4873
.sym 80445 array_muxed1[27]
.sym 80446 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 80447 basesoc_vexriscv_dbus_adr[5]
.sym 80450 $abc$38833$n6041_1
.sym 80451 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 80453 basesoc_timer0_value_status[19]
.sym 80454 count[6]
.sym 80455 basesoc_timer0_value[19]
.sym 80456 VexRiscv.decode_to_execute_RS2[29]
.sym 80458 basesoc_timer0_value[15]
.sym 80460 VexRiscv._zz_194_[5]
.sym 80464 VexRiscv.decode_to_execute_RS2[28]
.sym 80465 VexRiscv.decode_to_execute_RS2[12]
.sym 80466 VexRiscv._zz_170_[1]
.sym 80467 VexRiscv._zz_47_[1]
.sym 80468 $abc$38833$n4290_1
.sym 80469 VexRiscv._zz_199_[13]
.sym 80470 $abc$38833$n5604_1
.sym 80471 VexRiscv.decode_to_execute_RS2[27]
.sym 80472 VexRiscv.decode_to_execute_RS2[14]
.sym 80473 $abc$38833$n5859
.sym 80474 $abc$38833$n5
.sym 80475 VexRiscv.decode_to_execute_RS2[22]
.sym 80481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80483 $abc$38833$n4229_1
.sym 80485 VexRiscv._zz_288_[13]
.sym 80486 VexRiscv._zz_151_[13]
.sym 80488 $abc$38833$n5853
.sym 80489 $abc$38833$n5955_1
.sym 80495 $abc$38833$n4262_1
.sym 80497 $abc$38833$n4268_1
.sym 80500 $abc$38833$n5710
.sym 80501 VexRiscv._zz_321_[27]
.sym 80503 $abc$38833$n6392
.sym 80504 VexRiscv._zz_151_[4]
.sym 80505 $abc$38833$n3624_1
.sym 80506 VexRiscv._zz_288_[4]
.sym 80510 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80511 $abc$38833$n6041_1
.sym 80512 VexRiscv._zz_36_[22]
.sym 80514 $abc$38833$n4229_1
.sym 80515 $abc$38833$n3624_1
.sym 80517 $abc$38833$n5710
.sym 80520 $abc$38833$n5955_1
.sym 80522 $abc$38833$n6041_1
.sym 80523 VexRiscv._zz_36_[22]
.sym 80526 VexRiscv._zz_321_[27]
.sym 80532 $abc$38833$n3624_1
.sym 80534 $abc$38833$n5853
.sym 80535 $abc$38833$n4268_1
.sym 80538 VexRiscv._zz_288_[13]
.sym 80540 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80541 VexRiscv._zz_151_[13]
.sym 80545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80550 VexRiscv._zz_288_[4]
.sym 80552 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80553 VexRiscv._zz_151_[4]
.sym 80556 $abc$38833$n4262_1
.sym 80558 $abc$38833$n3624_1
.sym 80559 $abc$38833$n6392
.sym 80560 $abc$38833$n2420_$glb_ce
.sym 80561 por_clk
.sym 80563 $abc$38833$n6436_1
.sym 80564 $abc$38833$n6390
.sym 80565 $abc$38833$n5714_1
.sym 80566 $abc$38833$n5710
.sym 80567 basesoc_vexriscv_dbus_adr[20]
.sym 80568 $abc$38833$n5858_1
.sym 80569 $abc$38833$n6392
.sym 80570 $abc$38833$n5834_1
.sym 80575 $abc$38833$n3361
.sym 80577 $abc$38833$n4229_1
.sym 80578 array_muxed1[4]
.sym 80580 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 80581 $abc$38833$n7498
.sym 80582 VexRiscv._zz_194_[4]
.sym 80583 VexRiscv.decode_to_execute_RS2[9]
.sym 80587 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 80588 VexRiscv.decode_to_execute_RS2[30]
.sym 80589 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80591 VexRiscv._zz_151_[14]
.sym 80593 $abc$38833$n2160
.sym 80594 VexRiscv._zz_170_[1]
.sym 80595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 80596 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80597 $abc$38833$n98
.sym 80604 VexRiscv._zz_36_[12]
.sym 80605 $abc$38833$n5854
.sym 80606 $abc$38833$n5857_1
.sym 80608 $abc$38833$n5932_1
.sym 80609 $abc$38833$n3634_1
.sym 80611 VexRiscv._zz_36_[22]
.sym 80612 VexRiscv._zz_36_[31]
.sym 80614 $abc$38833$n5580
.sym 80615 VexRiscv._zz_36_[24]
.sym 80616 $abc$38833$n5560_1
.sym 80619 $abc$38833$n5717_1
.sym 80621 $abc$38833$n6049_1
.sym 80622 $abc$38833$n5856_1
.sym 80624 $abc$38833$n5825_1
.sym 80627 $abc$38833$n6001_1
.sym 80629 $abc$38833$n5849_1
.sym 80630 $abc$38833$n5604_1
.sym 80631 $abc$38833$n5955_1
.sym 80633 $abc$38833$n5858_1
.sym 80634 $abc$38833$n5580
.sym 80635 $abc$38833$n3821_1
.sym 80637 VexRiscv._zz_36_[24]
.sym 80639 $abc$38833$n5955_1
.sym 80640 $abc$38833$n6049_1
.sym 80643 $abc$38833$n5560_1
.sym 80644 $abc$38833$n5856_1
.sym 80645 $abc$38833$n5604_1
.sym 80646 $abc$38833$n3821_1
.sym 80649 $abc$38833$n5932_1
.sym 80650 VexRiscv._zz_36_[31]
.sym 80652 $abc$38833$n5580
.sym 80655 $abc$38833$n5580
.sym 80657 VexRiscv._zz_36_[22]
.sym 80658 $abc$38833$n5825_1
.sym 80661 $abc$38833$n5955_1
.sym 80662 $abc$38833$n6001_1
.sym 80663 VexRiscv._zz_36_[12]
.sym 80668 VexRiscv._zz_36_[24]
.sym 80669 $abc$38833$n5580
.sym 80670 $abc$38833$n5849_1
.sym 80673 $abc$38833$n5717_1
.sym 80674 $abc$38833$n5580
.sym 80675 VexRiscv._zz_36_[12]
.sym 80679 $abc$38833$n3634_1
.sym 80680 $abc$38833$n5857_1
.sym 80681 $abc$38833$n5854
.sym 80682 $abc$38833$n5858_1
.sym 80683 $abc$38833$n2420_$glb_ce
.sym 80684 por_clk
.sym 80686 spiflash_bus_dat_r[6]
.sym 80687 $abc$38833$n5777_1
.sym 80688 spiflash_bus_dat_r[7]
.sym 80689 $abc$38833$n5711_1
.sym 80690 $abc$38833$n5716
.sym 80691 $abc$38833$n6374
.sym 80692 $abc$38833$n5715_1
.sym 80693 $abc$38833$n5713
.sym 80696 $abc$38833$n120
.sym 80700 VexRiscv.decode_to_execute_RS2[24]
.sym 80701 $abc$38833$n3844_1
.sym 80702 $abc$38833$n5562_1
.sym 80708 $abc$38833$n5812_1
.sym 80709 VexRiscv._zz_194_[2]
.sym 80710 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 80711 VexRiscv._zz_170_[2]
.sym 80712 VexRiscv._zz_199_[31]
.sym 80713 VexRiscv._zz_194_[5]
.sym 80714 $abc$38833$n6009_1
.sym 80715 VexRiscv._zz_129_[7]
.sym 80716 VexRiscv.decode_to_execute_RS2[17]
.sym 80717 $abc$38833$n5604_1
.sym 80718 $abc$38833$n4247_1
.sym 80719 VexRiscv.decode_to_execute_RS2[12]
.sym 80720 VexRiscv._zz_194_[6]
.sym 80721 $abc$38833$n5777_1
.sym 80727 VexRiscv._zz_44_[0]
.sym 80730 VexRiscv._zz_36_[17]
.sym 80731 $abc$38833$n5769_1
.sym 80734 VexRiscv._zz_170_[0]
.sym 80735 VexRiscv._zz_36_[31]
.sym 80737 $abc$38833$n6021_1
.sym 80738 $abc$38833$n5741_1
.sym 80739 VexRiscv._zz_199_[12]
.sym 80740 $abc$38833$n4290_1
.sym 80742 $abc$38833$n3624_1
.sym 80743 $abc$38833$n5955_1
.sym 80744 VexRiscv._zz_36_[14]
.sym 80746 $abc$38833$n5580
.sym 80747 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80749 VexRiscv._zz_44_[1]
.sym 80750 $abc$38833$n5562_1
.sym 80751 VexRiscv._zz_288_[22]
.sym 80754 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80756 $abc$38833$n6077_1
.sym 80757 $abc$38833$n6419_1
.sym 80758 VexRiscv._zz_151_[22]
.sym 80760 $abc$38833$n4290_1
.sym 80761 $abc$38833$n6419_1
.sym 80762 $abc$38833$n3624_1
.sym 80766 VexRiscv._zz_199_[12]
.sym 80767 VexRiscv._zz_44_[0]
.sym 80768 VexRiscv._zz_170_[0]
.sym 80769 VexRiscv._zz_44_[1]
.sym 80772 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80775 $abc$38833$n5562_1
.sym 80778 VexRiscv._zz_36_[17]
.sym 80780 $abc$38833$n6021_1
.sym 80781 $abc$38833$n5955_1
.sym 80785 $abc$38833$n5580
.sym 80786 $abc$38833$n5741_1
.sym 80787 VexRiscv._zz_36_[14]
.sym 80791 $abc$38833$n6077_1
.sym 80792 VexRiscv._zz_36_[31]
.sym 80793 $abc$38833$n5955_1
.sym 80796 VexRiscv._zz_151_[22]
.sym 80798 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80799 VexRiscv._zz_288_[22]
.sym 80802 VexRiscv._zz_36_[17]
.sym 80804 $abc$38833$n5580
.sym 80805 $abc$38833$n5769_1
.sym 80806 $abc$38833$n2420_$glb_ce
.sym 80807 por_clk
.sym 80809 VexRiscv.decode_to_execute_RS2[30]
.sym 80810 VexRiscv._zz_36_[14]
.sym 80811 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 80812 $abc$38833$n5729_1
.sym 80813 VexRiscv._zz_199_[14]
.sym 80814 $abc$38833$n6370
.sym 80815 $abc$38833$n6372
.sym 80816 VexRiscv._zz_199_[30]
.sym 80818 $abc$38833$n6374
.sym 80821 VexRiscv._zz_44_[0]
.sym 80822 VexRiscv._zz_195_[3]
.sym 80823 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80824 $abc$38833$n3605_1
.sym 80828 basesoc_vexriscv_ibus_adr[0]
.sym 80831 slave_sel_r[0]
.sym 80833 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80834 VexRiscv._zz_49_[1]
.sym 80835 $abc$38833$n3634_1
.sym 80836 $abc$38833$n5740
.sym 80837 $abc$38833$n3634_1
.sym 80838 $abc$38833$n5565_1
.sym 80839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 80840 VexRiscv._zz_194_[22]
.sym 80841 VexRiscv._zz_49_[1]
.sym 80842 $abc$38833$n3814
.sym 80843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80844 $abc$38833$n5580
.sym 80850 VexRiscv._zz_36_[31]
.sym 80853 VexRiscv._zz_288_[12]
.sym 80856 VexRiscv._zz_195_[32]
.sym 80857 VexRiscv._zz_194_[21]
.sym 80859 VexRiscv._zz_151_[12]
.sym 80860 $abc$38833$n3624_1
.sym 80861 VexRiscv._zz_44_[0]
.sym 80867 VexRiscv._zz_36_[14]
.sym 80869 VexRiscv._zz_36_[17]
.sym 80870 VexRiscv._zz_199_[14]
.sym 80871 VexRiscv._zz_170_[2]
.sym 80872 VexRiscv._zz_195_[21]
.sym 80874 VexRiscv._zz_44_[1]
.sym 80875 VexRiscv._zz_36_[30]
.sym 80877 $abc$38833$n149
.sym 80878 $abc$38833$n4247_1
.sym 80879 $abc$38833$n5773_1
.sym 80880 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80883 VexRiscv._zz_36_[31]
.sym 80892 VexRiscv._zz_36_[30]
.sym 80895 VexRiscv._zz_44_[0]
.sym 80896 VexRiscv._zz_170_[2]
.sym 80897 VexRiscv._zz_199_[14]
.sym 80898 VexRiscv._zz_44_[1]
.sym 80901 $abc$38833$n4247_1
.sym 80902 $abc$38833$n5773_1
.sym 80903 $abc$38833$n3624_1
.sym 80908 VexRiscv._zz_288_[12]
.sym 80909 VexRiscv._zz_151_[12]
.sym 80910 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80913 VexRiscv._zz_194_[21]
.sym 80914 VexRiscv._zz_195_[21]
.sym 80916 VexRiscv._zz_195_[32]
.sym 80920 VexRiscv._zz_36_[14]
.sym 80925 VexRiscv._zz_36_[17]
.sym 80929 $abc$38833$n149
.sym 80930 por_clk
.sym 80932 $abc$38833$n5779_1
.sym 80933 VexRiscv._zz_36_[30]
.sym 80934 $abc$38833$n5776_1
.sym 80935 $abc$38833$n4572_1
.sym 80936 $abc$38833$n5774_1
.sym 80937 $abc$38833$n5773_1
.sym 80938 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 80939 $abc$38833$n58
.sym 80942 basesoc_uart_phy_rx_bitcount[3]
.sym 80944 $abc$38833$n3597_1
.sym 80945 $abc$38833$n3624_1
.sym 80948 array_muxed0[9]
.sym 80949 $abc$38833$n2146
.sym 80951 VexRiscv._zz_288_[2]
.sym 80952 VexRiscv._zz_194_[5]
.sym 80954 $abc$38833$n4238_1
.sym 80956 VexRiscv._zz_151_[17]
.sym 80957 $PACKER_VCC_NET
.sym 80958 $abc$38833$n5
.sym 80959 VexRiscv._zz_47_[1]
.sym 80961 array_muxed0[4]
.sym 80963 VexRiscv._zz_151_[17]
.sym 80965 $abc$38833$n5859
.sym 80966 $abc$38833$n5604_1
.sym 80967 VexRiscv.decode_to_execute_RS2[27]
.sym 80975 $abc$38833$n4578_1
.sym 80976 $abc$38833$n4626_1
.sym 80977 VexRiscv._zz_195_[5]
.sym 80981 VexRiscv._zz_194_[23]
.sym 80982 VexRiscv._zz_194_[3]
.sym 80983 VexRiscv._zz_194_[5]
.sym 80984 $abc$38833$n4623
.sym 80985 VexRiscv._zz_319_
.sym 80986 $abc$38833$n4627
.sym 80987 VexRiscv._zz_311_
.sym 80990 $abc$38833$n4624_1
.sym 80992 VexRiscv._zz_194_[7]
.sym 80993 $abc$38833$n4579
.sym 80995 $abc$38833$n4573
.sym 80998 VexRiscv._zz_194_[22]
.sym 81000 $abc$38833$n4572_1
.sym 81002 VexRiscv._zz_194_[6]
.sym 81003 VexRiscv._zz_195_[32]
.sym 81004 VexRiscv._zz_195_[3]
.sym 81006 $abc$38833$n4573
.sym 81008 $abc$38833$n4572_1
.sym 81009 VexRiscv._zz_319_
.sym 81012 VexRiscv._zz_319_
.sym 81014 $abc$38833$n4626_1
.sym 81015 $abc$38833$n4627
.sym 81018 VexRiscv._zz_194_[6]
.sym 81019 VexRiscv._zz_194_[7]
.sym 81021 VexRiscv._zz_311_
.sym 81024 VexRiscv._zz_194_[23]
.sym 81026 VexRiscv._zz_311_
.sym 81027 VexRiscv._zz_194_[22]
.sym 81031 VexRiscv._zz_195_[32]
.sym 81032 VexRiscv._zz_195_[5]
.sym 81033 VexRiscv._zz_194_[5]
.sym 81037 $abc$38833$n4578_1
.sym 81038 VexRiscv._zz_319_
.sym 81039 $abc$38833$n4579
.sym 81042 VexRiscv._zz_194_[3]
.sym 81043 VexRiscv._zz_195_[32]
.sym 81044 VexRiscv._zz_195_[3]
.sym 81048 VexRiscv._zz_319_
.sym 81050 $abc$38833$n4624_1
.sym 81051 $abc$38833$n4623
.sym 81053 por_clk
.sym 81054 $abc$38833$n149_$glb_sr
.sym 81055 $abc$38833$n2320
.sym 81056 $abc$38833$n6415_1
.sym 81057 $abc$38833$n6441_1
.sym 81058 $abc$38833$n5604_1
.sym 81059 basesoc_bus_wishbone_dat_r[2]
.sym 81060 basesoc_dat_w[5]
.sym 81061 basesoc_adr[4]
.sym 81062 basesoc_dat_w[6]
.sym 81067 VexRiscv.decode_to_execute_RS2[9]
.sym 81069 basesoc_uart_rx_fifo_produce[0]
.sym 81072 $abc$38833$n6336_1
.sym 81073 VexRiscv._zz_319_
.sym 81075 basesoc_uart_rx_fifo_produce[2]
.sym 81078 $abc$38833$n5776_1
.sym 81079 $abc$38833$n100
.sym 81080 $abc$38833$n6308_1
.sym 81081 basesoc_uart_phy_rx_reg[4]
.sym 81082 basesoc_dat_w[5]
.sym 81083 basesoc_dat_w[2]
.sym 81084 $abc$38833$n2160
.sym 81085 $abc$38833$n98
.sym 81086 VexRiscv._zz_194_[6]
.sym 81087 $abc$38833$n3823_1
.sym 81089 VexRiscv._zz_195_[32]
.sym 81090 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 81097 $abc$38833$n134
.sym 81098 $abc$38833$n3823_1
.sym 81102 VexRiscv._zz_288_[17]
.sym 81103 VexRiscv._zz_194_[21]
.sym 81104 VexRiscv._zz_49_[1]
.sym 81105 VexRiscv._zz_194_[22]
.sym 81106 $abc$38833$n130
.sym 81107 basesoc_uart_phy_rx_reg[4]
.sym 81110 VexRiscv._zz_49_[0]
.sym 81113 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81114 $abc$38833$n2209
.sym 81121 VexRiscv._zz_311_
.sym 81122 basesoc_uart_phy_rx_reg[2]
.sym 81123 VexRiscv._zz_151_[17]
.sym 81125 basesoc_uart_phy_rx_reg[3]
.sym 81127 VexRiscv._zz_151_[30]
.sym 81131 basesoc_uart_phy_rx_reg[3]
.sym 81135 VexRiscv._zz_49_[0]
.sym 81136 $abc$38833$n3823_1
.sym 81137 VexRiscv._zz_49_[1]
.sym 81138 VexRiscv._zz_151_[30]
.sym 81141 VexRiscv._zz_288_[17]
.sym 81143 VexRiscv._zz_151_[17]
.sym 81144 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81148 VexRiscv._zz_194_[22]
.sym 81149 VexRiscv._zz_194_[21]
.sym 81150 VexRiscv._zz_311_
.sym 81155 basesoc_uart_phy_rx_reg[4]
.sym 81159 basesoc_uart_phy_rx_reg[2]
.sym 81166 $abc$38833$n130
.sym 81171 $abc$38833$n134
.sym 81175 $abc$38833$n2209
.sym 81176 por_clk
.sym 81177 sys_rst_$glb_sr
.sym 81178 $abc$38833$n6092_1
.sym 81179 $abc$38833$n6094
.sym 81180 $abc$38833$n6084_1
.sym 81181 $abc$38833$n6088_1
.sym 81182 basesoc_timer0_load_storage[17]
.sym 81183 basesoc_timer0_load_storage[23]
.sym 81184 $abc$38833$n6086_1
.sym 81185 $abc$38833$n6097
.sym 81188 $abc$38833$n4947
.sym 81189 $abc$38833$n5861
.sym 81191 basesoc_adr[4]
.sym 81192 basesoc_dat_w[3]
.sym 81193 $abc$38833$n5604_1
.sym 81195 basesoc_dat_w[6]
.sym 81198 basesoc_dat_w[1]
.sym 81199 $abc$38833$n2342
.sym 81200 $abc$38833$n72
.sym 81201 $abc$38833$n3550_1
.sym 81202 sys_rst
.sym 81204 $abc$38833$n5604_1
.sym 81205 basesoc_timer0_load_storage[23]
.sym 81206 reset_delay[6]
.sym 81207 basesoc_uart_phy_rx
.sym 81208 $abc$38833$n6085_1
.sym 81210 basesoc_adr[4]
.sym 81211 basesoc_uart_phy_rx_reg[3]
.sym 81212 $abc$38833$n2308
.sym 81222 $abc$38833$n6084
.sym 81224 $abc$38833$n6086
.sym 81225 $abc$38833$n6087
.sym 81226 $abc$38833$n128
.sym 81227 $abc$38833$n132
.sym 81231 $abc$38833$n6085
.sym 81234 $abc$38833$n6088
.sym 81236 por_rst
.sym 81237 $abc$38833$n130
.sym 81242 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81244 $abc$38833$n134
.sym 81245 VexRiscv._zz_288_[30]
.sym 81246 $abc$38833$n2380
.sym 81250 VexRiscv._zz_151_[30]
.sym 81253 por_rst
.sym 81254 $abc$38833$n6087
.sym 81259 $abc$38833$n6088
.sym 81260 por_rst
.sym 81265 $abc$38833$n6086
.sym 81267 por_rst
.sym 81270 VexRiscv._zz_288_[30]
.sym 81272 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81273 VexRiscv._zz_151_[30]
.sym 81277 por_rst
.sym 81279 $abc$38833$n6084
.sym 81282 $abc$38833$n132
.sym 81283 $abc$38833$n134
.sym 81284 $abc$38833$n128
.sym 81285 $abc$38833$n130
.sym 81291 $abc$38833$n132
.sym 81294 por_rst
.sym 81296 $abc$38833$n6085
.sym 81298 $abc$38833$n2380
.sym 81299 por_clk
.sym 81301 $abc$38833$n6083_1
.sym 81302 basesoc_uart_phy_rx_reg[7]
.sym 81303 $abc$38833$n4898_1
.sym 81304 basesoc_uart_phy_storage[22]
.sym 81305 basesoc_uart_phy_rx_reg[5]
.sym 81306 basesoc_uart_phy_rx_reg[4]
.sym 81307 basesoc_uart_phy_rx_reg[1]
.sym 81308 reset_delay[4]
.sym 81311 $abc$38833$n5863
.sym 81314 VexRiscv._zz_321_[0]
.sym 81316 basesoc_ctrl_bus_errors[23]
.sym 81318 $abc$38833$n64
.sym 81319 $abc$38833$n5071_1
.sym 81320 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 81321 basesoc_adr[1]
.sym 81322 basesoc_adr[0]
.sym 81324 $abc$38833$n5932_1
.sym 81325 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 81326 reset_delay[0]
.sym 81327 $abc$38833$n2131
.sym 81328 VexRiscv._zz_194_[22]
.sym 81329 $abc$38833$n3468
.sym 81330 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 81331 $abc$38833$n3471
.sym 81332 $abc$38833$n2380
.sym 81333 $abc$38833$n140
.sym 81334 $abc$38833$n6091
.sym 81335 $abc$38833$n3468
.sym 81336 VexRiscv._zz_151_[30]
.sym 81342 reset_delay[0]
.sym 81352 reset_delay[5]
.sym 81354 reset_delay[3]
.sym 81356 reset_delay[7]
.sym 81365 reset_delay[4]
.sym 81366 reset_delay[6]
.sym 81368 reset_delay[1]
.sym 81369 $PACKER_VCC_NET
.sym 81370 reset_delay[2]
.sym 81374 $nextpnr_ICESTORM_LC_3$O
.sym 81377 reset_delay[0]
.sym 81380 $auto$alumacc.cc:474:replace_alu$3845.C[2]
.sym 81382 $PACKER_VCC_NET
.sym 81383 reset_delay[1]
.sym 81386 $auto$alumacc.cc:474:replace_alu$3845.C[3]
.sym 81388 reset_delay[2]
.sym 81389 $PACKER_VCC_NET
.sym 81390 $auto$alumacc.cc:474:replace_alu$3845.C[2]
.sym 81392 $auto$alumacc.cc:474:replace_alu$3845.C[4]
.sym 81394 $PACKER_VCC_NET
.sym 81395 reset_delay[3]
.sym 81396 $auto$alumacc.cc:474:replace_alu$3845.C[3]
.sym 81398 $auto$alumacc.cc:474:replace_alu$3845.C[5]
.sym 81400 reset_delay[4]
.sym 81401 $PACKER_VCC_NET
.sym 81402 $auto$alumacc.cc:474:replace_alu$3845.C[4]
.sym 81404 $auto$alumacc.cc:474:replace_alu$3845.C[6]
.sym 81406 $PACKER_VCC_NET
.sym 81407 reset_delay[5]
.sym 81408 $auto$alumacc.cc:474:replace_alu$3845.C[5]
.sym 81410 $auto$alumacc.cc:474:replace_alu$3845.C[7]
.sym 81412 reset_delay[6]
.sym 81413 $PACKER_VCC_NET
.sym 81414 $auto$alumacc.cc:474:replace_alu$3845.C[6]
.sym 81416 $auto$alumacc.cc:474:replace_alu$3845.C[8]
.sym 81418 $PACKER_VCC_NET
.sym 81419 reset_delay[7]
.sym 81420 $auto$alumacc.cc:474:replace_alu$3845.C[7]
.sym 81424 $abc$38833$n3447_1
.sym 81425 $abc$38833$n3471
.sym 81426 basesoc_uart_phy_storage[30]
.sym 81427 $abc$38833$n6338_1
.sym 81428 $abc$38833$n3570_1
.sym 81429 $abc$38833$n6091_1
.sym 81430 basesoc_uart_phy_storage[31]
.sym 81431 $abc$38833$n2131
.sym 81436 $abc$38833$n5031
.sym 81437 basesoc_ctrl_reset_reset_r
.sym 81438 reset_delay[5]
.sym 81440 $abc$38833$n3472
.sym 81444 basesoc_adr[2]
.sym 81445 basesoc_uart_phy_rx_reg[7]
.sym 81446 basesoc_uart_phy_source_payload_data[3]
.sym 81448 $abc$38833$n4898_1
.sym 81449 $abc$38833$n6083
.sym 81450 $abc$38833$n4904_1
.sym 81451 $abc$38833$n76
.sym 81452 basesoc_uart_phy_rx_reg[5]
.sym 81453 por_rst
.sym 81454 $abc$38833$n3465
.sym 81455 $PACKER_VCC_NET
.sym 81456 basesoc_uart_phy_rx_reg[1]
.sym 81457 basesoc_adr[0]
.sym 81458 $abc$38833$n122
.sym 81459 VexRiscv.decode_to_execute_RS2[27]
.sym 81460 $auto$alumacc.cc:474:replace_alu$3845.C[8]
.sym 81465 $abc$38833$n126
.sym 81470 reset_delay[9]
.sym 81471 $PACKER_VCC_NET
.sym 81476 $abc$38833$n2219
.sym 81479 $PACKER_VCC_NET
.sym 81483 reset_delay[8]
.sym 81486 $abc$38833$n5863
.sym 81488 basesoc_uart_phy_rx_busy
.sym 81492 $abc$38833$n5861
.sym 81493 $abc$38833$n140
.sym 81494 reset_delay[10]
.sym 81495 reset_delay[11]
.sym 81497 $auto$alumacc.cc:474:replace_alu$3845.C[9]
.sym 81499 $PACKER_VCC_NET
.sym 81500 reset_delay[8]
.sym 81501 $auto$alumacc.cc:474:replace_alu$3845.C[8]
.sym 81503 $auto$alumacc.cc:474:replace_alu$3845.C[10]
.sym 81505 $PACKER_VCC_NET
.sym 81506 reset_delay[9]
.sym 81507 $auto$alumacc.cc:474:replace_alu$3845.C[9]
.sym 81509 $auto$alumacc.cc:474:replace_alu$3845.C[11]
.sym 81511 $PACKER_VCC_NET
.sym 81512 reset_delay[10]
.sym 81513 $auto$alumacc.cc:474:replace_alu$3845.C[10]
.sym 81516 $PACKER_VCC_NET
.sym 81518 reset_delay[11]
.sym 81519 $auto$alumacc.cc:474:replace_alu$3845.C[11]
.sym 81524 $abc$38833$n126
.sym 81528 $abc$38833$n140
.sym 81535 basesoc_uart_phy_rx_busy
.sym 81536 $abc$38833$n5861
.sym 81540 basesoc_uart_phy_rx_busy
.sym 81542 $abc$38833$n5863
.sym 81544 $abc$38833$n2219
.sym 81545 por_clk
.sym 81546 sys_rst_$glb_sr
.sym 81547 $abc$38833$n5038_1
.sym 81548 $abc$38833$n5048_1
.sym 81549 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 81550 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 81551 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 81552 basesoc_bus_wishbone_dat_r[1]
.sym 81553 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 81554 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 81559 sys_rst
.sym 81562 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 81564 $abc$38833$n2131
.sym 81566 reset_delay[9]
.sym 81567 $abc$38833$n3560_1
.sym 81568 $abc$38833$n6337
.sym 81570 basesoc_uart_rx_fifo_produce[3]
.sym 81571 $abc$38833$n2160
.sym 81572 $abc$38833$n5037
.sym 81573 basesoc_uart_phy_tx_reg[4]
.sym 81574 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 81575 $abc$38833$n3466
.sym 81576 $abc$38833$n5062_1
.sym 81577 basesoc_uart_phy_rx_reg[6]
.sym 81578 $abc$38833$n2209
.sym 81579 basesoc_uart_phy_storage[31]
.sym 81580 basesoc_timer0_load_storage[13]
.sym 81581 $abc$38833$n2131
.sym 81582 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 81588 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 81590 $abc$38833$n3554_1
.sym 81592 basesoc_dat_w[3]
.sym 81593 basesoc_adr[1]
.sym 81594 $abc$38833$n5019
.sym 81596 basesoc_timer0_load_storage[15]
.sym 81597 $abc$38833$n3471
.sym 81598 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 81599 $abc$38833$n2131
.sym 81600 basesoc_adr[0]
.sym 81602 basesoc_ctrl_storage[23]
.sym 81603 basesoc_uart_phy_storage[28]
.sym 81607 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 81608 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 81612 $abc$38833$n3468
.sym 81613 $abc$38833$n120
.sym 81614 basesoc_dat_w[7]
.sym 81615 basesoc_ctrl_storage[31]
.sym 81617 basesoc_uart_phy_storage[12]
.sym 81618 $abc$38833$n122
.sym 81621 basesoc_uart_phy_storage[12]
.sym 81622 basesoc_adr[1]
.sym 81623 basesoc_uart_phy_storage[28]
.sym 81624 basesoc_adr[0]
.sym 81628 $abc$38833$n120
.sym 81634 $abc$38833$n122
.sym 81639 $abc$38833$n3468
.sym 81640 $abc$38833$n3471
.sym 81641 basesoc_ctrl_storage[23]
.sym 81642 basesoc_ctrl_storage[31]
.sym 81645 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 81646 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 81647 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 81648 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 81652 basesoc_dat_w[3]
.sym 81660 basesoc_dat_w[7]
.sym 81664 $abc$38833$n3554_1
.sym 81665 basesoc_timer0_load_storage[15]
.sym 81666 $abc$38833$n5019
.sym 81667 $abc$38833$n2131
.sym 81668 por_clk
.sym 81669 sys_rst_$glb_sr
.sym 81670 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 81671 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 81672 $abc$38833$n6095
.sym 81673 $abc$38833$n6100_1
.sym 81674 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 81675 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 81676 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 81677 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 81682 $abc$38833$n3556_1
.sym 81683 basesoc_timer0_value[1]
.sym 81684 $abc$38833$n3554_1
.sym 81685 basesoc_ctrl_bus_errors[1]
.sym 81686 $abc$38833$n3497
.sym 81689 $abc$38833$n5
.sym 81691 basesoc_uart_phy_storage[28]
.sym 81692 $abc$38833$n6089_1
.sym 81694 $abc$38833$n3525
.sym 81695 basesoc_adr[3]
.sym 81696 $abc$38833$n2308
.sym 81697 $abc$38833$n2162
.sym 81698 basesoc_adr[4]
.sym 81699 $abc$38833$n4899_1
.sym 81700 $abc$38833$n3497
.sym 81701 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 81702 $abc$38833$n3551_1
.sym 81703 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 81704 $abc$38833$n6085_1
.sym 81705 basesoc_timer0_load_storage[23]
.sym 81711 basesoc_uart_rx_fifo_wrport_we
.sym 81714 basesoc_uart_phy_rx_reg[0]
.sym 81719 basesoc_adr[3]
.sym 81722 basesoc_adr[2]
.sym 81723 basesoc_uart_phy_rx_reg[7]
.sym 81724 basesoc_timer0_value_status[4]
.sym 81726 basesoc_timer0_value_status[28]
.sym 81728 basesoc_uart_phy_rx_reg[1]
.sym 81729 basesoc_timer0_load_storage[23]
.sym 81730 $abc$38833$n3556_1
.sym 81732 basesoc_timer0_value_status[7]
.sym 81733 $abc$38833$n4947
.sym 81735 $abc$38833$n3466
.sym 81738 $abc$38833$n2209
.sym 81741 $abc$38833$n4945
.sym 81746 basesoc_uart_rx_fifo_wrport_we
.sym 81750 $abc$38833$n4945
.sym 81751 basesoc_timer0_value_status[28]
.sym 81756 $abc$38833$n4947
.sym 81758 basesoc_timer0_value_status[4]
.sym 81762 $abc$38833$n3466
.sym 81764 basesoc_adr[3]
.sym 81765 basesoc_adr[2]
.sym 81771 basesoc_uart_phy_rx_reg[7]
.sym 81776 basesoc_uart_phy_rx_reg[1]
.sym 81780 basesoc_timer0_load_storage[23]
.sym 81781 $abc$38833$n3556_1
.sym 81782 $abc$38833$n4947
.sym 81783 basesoc_timer0_value_status[7]
.sym 81786 basesoc_uart_phy_rx_reg[0]
.sym 81790 $abc$38833$n2209
.sym 81791 por_clk
.sym 81792 sys_rst_$glb_sr
.sym 81793 basesoc_timer0_value[6]
.sym 81794 $abc$38833$n5004_1
.sym 81795 basesoc_timer0_value[2]
.sym 81796 $abc$38833$n5118
.sym 81797 $abc$38833$n4962_1
.sym 81798 basesoc_timer0_value[13]
.sym 81799 $abc$38833$n5110_1
.sym 81800 basesoc_timer0_value[3]
.sym 81804 basesoc_dat_w[2]
.sym 81805 basesoc_timer0_value[5]
.sym 81806 $abc$38833$n5682
.sym 81807 basesoc_timer0_value[7]
.sym 81808 $abc$38833$n3550_1
.sym 81809 $abc$38833$n4987
.sym 81810 $abc$38833$n2298
.sym 81811 $abc$38833$n4990_1
.sym 81812 $abc$38833$n6324_1
.sym 81813 $abc$38833$n3465
.sym 81814 $abc$38833$n3525
.sym 81815 basesoc_uart_rx_fifo_wrport_we
.sym 81816 $abc$38833$n6313
.sym 81819 $abc$38833$n2380
.sym 81820 $abc$38833$n3465
.sym 81821 $abc$38833$n3468
.sym 81822 $abc$38833$n3550_1
.sym 81824 $abc$38833$n140
.sym 81825 reset_delay[0]
.sym 81826 $abc$38833$n4940_1
.sym 81827 $abc$38833$n6091
.sym 81828 $abc$38833$n2314
.sym 81834 basesoc_timer0_load_storage[5]
.sym 81835 basesoc_timer0_value_status[19]
.sym 81836 $abc$38833$n4940_1
.sym 81837 $abc$38833$n3465
.sym 81839 $abc$38833$n3468
.sym 81840 VexRiscv._zz_35_[12]
.sym 81841 basesoc_timer0_load_storage[3]
.sym 81842 $abc$38833$n3472
.sym 81845 VexRiscv._zz_35_[13]
.sym 81847 $abc$38833$n4974_1
.sym 81848 $abc$38833$n5676
.sym 81849 sys_rst
.sym 81850 basesoc_timer0_load_storage[13]
.sym 81853 $abc$38833$n3560_1
.sym 81856 basesoc_timer0_reload_storage[3]
.sym 81857 $abc$38833$n4973
.sym 81858 basesoc_adr[4]
.sym 81859 $abc$38833$n3552_1
.sym 81860 $abc$38833$n3497
.sym 81863 basesoc_we
.sym 81865 basesoc_timer0_eventmanager_status_w
.sym 81867 basesoc_we
.sym 81868 $abc$38833$n3497
.sym 81869 sys_rst
.sym 81870 $abc$38833$n3472
.sym 81873 basesoc_adr[4]
.sym 81875 $abc$38833$n3465
.sym 81881 VexRiscv._zz_35_[12]
.sym 81886 VexRiscv._zz_35_[13]
.sym 81891 basesoc_timer0_eventmanager_status_w
.sym 81892 $abc$38833$n5676
.sym 81893 basesoc_timer0_reload_storage[3]
.sym 81897 $abc$38833$n3560_1
.sym 81898 basesoc_timer0_reload_storage[3]
.sym 81899 $abc$38833$n4973
.sym 81900 $abc$38833$n4974_1
.sym 81903 basesoc_timer0_load_storage[5]
.sym 81904 $abc$38833$n3468
.sym 81905 basesoc_timer0_load_storage[13]
.sym 81906 $abc$38833$n3465
.sym 81909 basesoc_timer0_load_storage[3]
.sym 81910 $abc$38833$n4940_1
.sym 81911 basesoc_timer0_value_status[19]
.sym 81912 $abc$38833$n3552_1
.sym 81914 por_clk
.sym 81915 VexRiscv.reset_$glb_sr
.sym 81916 basesoc_timer0_value[17]
.sym 81917 $abc$38833$n4968_1
.sym 81918 basesoc_timer0_value[10]
.sym 81919 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 81920 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 81921 $abc$38833$n4969
.sym 81922 $abc$38833$n6330_1
.sym 81923 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 81928 basesoc_timer0_load_storage[5]
.sym 81929 $abc$38833$n2209
.sym 81930 basesoc_timer0_value_status[30]
.sym 81931 basesoc_ctrl_reset_reset_r
.sym 81932 basesoc_timer0_reload_storage[8]
.sym 81933 basesoc_timer0_value[3]
.sym 81934 basesoc_ctrl_storage[7]
.sym 81936 basesoc_timer0_value_status[8]
.sym 81937 $abc$38833$n2447
.sym 81939 basesoc_timer0_value_status[19]
.sym 81940 basesoc_uart_phy_rx_reg[5]
.sym 81941 basesoc_timer0_value[25]
.sym 81942 $abc$38833$n122
.sym 81944 $abc$38833$n4945
.sym 81945 por_rst
.sym 81946 $abc$38833$n4947
.sym 81947 $abc$38833$n3463
.sym 81949 $abc$38833$n6083
.sym 81950 basesoc_timer0_value[3]
.sym 81957 $abc$38833$n3560_1
.sym 81958 basesoc_timer0_value_status[18]
.sym 81961 por_rst
.sym 81962 $abc$38833$n6320_1
.sym 81963 basesoc_timer0_reload_storage[2]
.sym 81965 $abc$38833$n126
.sym 81966 $abc$38833$n3563_1
.sym 81968 $abc$38833$n2381
.sym 81969 sys_rst
.sym 81970 basesoc_adr[4]
.sym 81972 $abc$38833$n4966_1
.sym 81973 $abc$38833$n4945
.sym 81974 $abc$38833$n120
.sym 81976 $abc$38833$n4967
.sym 81977 $abc$38833$n124
.sym 81980 basesoc_adr[2]
.sym 81981 basesoc_timer0_value_status[27]
.sym 81982 $abc$38833$n3550_1
.sym 81983 $abc$38833$n4940_1
.sym 81985 basesoc_adr[3]
.sym 81986 $abc$38833$n3466
.sym 81987 basesoc_timer0_reload_storage[11]
.sym 81988 $abc$38833$n122
.sym 81990 basesoc_adr[4]
.sym 81991 $abc$38833$n4967
.sym 81992 $abc$38833$n4966_1
.sym 81993 $abc$38833$n6320_1
.sym 81996 $abc$38833$n120
.sym 81999 por_rst
.sym 82002 $abc$38833$n3466
.sym 82003 basesoc_adr[3]
.sym 82004 basesoc_adr[4]
.sym 82005 basesoc_adr[2]
.sym 82009 $abc$38833$n3563_1
.sym 82010 sys_rst
.sym 82011 $abc$38833$n3550_1
.sym 82014 $abc$38833$n124
.sym 82015 $abc$38833$n126
.sym 82016 $abc$38833$n122
.sym 82017 $abc$38833$n120
.sym 82020 basesoc_timer0_reload_storage[11]
.sym 82021 $abc$38833$n4945
.sym 82022 basesoc_timer0_value_status[27]
.sym 82023 $abc$38833$n3563_1
.sym 82026 $abc$38833$n124
.sym 82028 por_rst
.sym 82029 sys_rst
.sym 82032 basesoc_timer0_value_status[18]
.sym 82033 $abc$38833$n3560_1
.sym 82034 $abc$38833$n4940_1
.sym 82035 basesoc_timer0_reload_storage[2]
.sym 82036 $abc$38833$n2381
.sym 82037 por_clk
.sym 82039 $abc$38833$n4945
.sym 82040 $abc$38833$n2158
.sym 82041 $abc$38833$n4995
.sym 82042 $abc$38833$n140
.sym 82043 $abc$38833$n124
.sym 82044 $abc$38833$n4955
.sym 82045 $abc$38833$n4993
.sym 82046 $abc$38833$n122
.sym 82051 basesoc_timer0_reload_storage[9]
.sym 82052 basesoc_ctrl_storage[11]
.sym 82053 $abc$38833$n2162
.sym 82054 basesoc_timer0_eventmanager_status_w
.sym 82055 basesoc_timer0_reload_storage[29]
.sym 82057 $abc$38833$n3563_1
.sym 82058 basesoc_timer0_value[17]
.sym 82060 $abc$38833$n3551_1
.sym 82062 $abc$38833$n3563_1
.sym 82063 basesoc_timer0_value[10]
.sym 82065 basesoc_uart_phy_tx_reg[4]
.sym 82066 $abc$38833$n2322
.sym 82067 basesoc_uart_phy_storage[31]
.sym 82072 $abc$38833$n3466
.sym 82073 basesoc_timer0_value[20]
.sym 82074 $abc$38833$n4947
.sym 82080 basesoc_timer0_value[17]
.sym 82081 basesoc_adr[4]
.sym 82082 $abc$38833$n2322
.sym 82083 $abc$38833$n6432_1
.sym 82086 basesoc_timer0_value_status[0]
.sym 82087 basesoc_timer0_value[0]
.sym 82088 $abc$38833$n4944_1
.sym 82089 basesoc_timer0_value[18]
.sym 82090 $abc$38833$n4940_1
.sym 82091 $abc$38833$n4947
.sym 82092 $abc$38833$n4958_1
.sym 82093 basesoc_timer0_value_status[17]
.sym 82095 $abc$38833$n4938_1
.sym 82101 basesoc_timer0_value[25]
.sym 82102 reset_delay[0]
.sym 82103 $PACKER_VCC_NET
.sym 82107 $abc$38833$n4943
.sym 82110 $abc$38833$n4946_1
.sym 82111 $abc$38833$n4957
.sym 82113 basesoc_timer0_value_status[17]
.sym 82114 $abc$38833$n4940_1
.sym 82115 $abc$38833$n4957
.sym 82116 $abc$38833$n4958_1
.sym 82122 basesoc_timer0_value[18]
.sym 82128 basesoc_timer0_value[25]
.sym 82131 $abc$38833$n4946_1
.sym 82132 basesoc_timer0_value_status[0]
.sym 82133 $abc$38833$n4944_1
.sym 82134 $abc$38833$n4947
.sym 82137 $abc$38833$n4943
.sym 82138 basesoc_adr[4]
.sym 82139 $abc$38833$n4938_1
.sym 82140 $abc$38833$n6432_1
.sym 82144 basesoc_timer0_value[17]
.sym 82152 basesoc_timer0_value[0]
.sym 82156 reset_delay[0]
.sym 82157 $PACKER_VCC_NET
.sym 82159 $abc$38833$n2322
.sym 82160 por_clk
.sym 82161 sys_rst_$glb_sr
.sym 82162 basesoc_timer0_value_status[13]
.sym 82163 $abc$38833$n3558_1
.sym 82164 basesoc_timer0_value_status[24]
.sym 82165 basesoc_timer0_value_status[21]
.sym 82166 basesoc_timer0_value_status[29]
.sym 82167 basesoc_timer0_value_status[3]
.sym 82168 $abc$38833$n4994_1
.sym 82169 basesoc_timer0_value_status[20]
.sym 82174 basesoc_timer0_load_storage[11]
.sym 82177 $abc$38833$n2314
.sym 82178 basesoc_timer0_value_status[9]
.sym 82179 $abc$38833$n6432_1
.sym 82180 $abc$38833$n4958_1
.sym 82183 $abc$38833$n2158
.sym 82185 basesoc_timer0_value[18]
.sym 82186 basesoc_adr[4]
.sym 82188 $abc$38833$n3497
.sym 82189 basesoc_adr[3]
.sym 82190 basesoc_dat_w[2]
.sym 82191 basesoc_dat_w[4]
.sym 82192 $abc$38833$n2308
.sym 82193 $abc$38833$n2173
.sym 82194 basesoc_uart_phy_storage[26]
.sym 82195 $abc$38833$n2176
.sym 82196 $abc$38833$n4946_1
.sym 82197 $abc$38833$n4957
.sym 82204 basesoc_adr[4]
.sym 82205 $abc$38833$n2209
.sym 82209 basesoc_uart_phy_rx_reg[6]
.sym 82211 $abc$38833$n4945
.sym 82212 basesoc_uart_phy_rx_reg[5]
.sym 82213 basesoc_adr[3]
.sym 82216 $abc$38833$n3472
.sym 82218 basesoc_adr[2]
.sym 82220 $abc$38833$n3587_1
.sym 82223 basesoc_adr[2]
.sym 82225 basesoc_timer0_eventmanager_pending_w
.sym 82227 basesoc_timer0_load_storage[24]
.sym 82228 $abc$38833$n3558_1
.sym 82229 basesoc_timer0_value_status[24]
.sym 82230 basesoc_timer0_load_storage[16]
.sym 82232 $abc$38833$n3466
.sym 82234 $abc$38833$n3556_1
.sym 82236 basesoc_timer0_load_storage[16]
.sym 82237 $abc$38833$n4945
.sym 82238 $abc$38833$n3556_1
.sym 82239 basesoc_timer0_value_status[24]
.sym 82242 basesoc_adr[4]
.sym 82243 basesoc_adr[2]
.sym 82244 basesoc_adr[3]
.sym 82245 $abc$38833$n3466
.sym 82248 basesoc_uart_phy_rx_reg[6]
.sym 82254 basesoc_adr[4]
.sym 82255 basesoc_adr[2]
.sym 82256 basesoc_adr[3]
.sym 82257 $abc$38833$n3472
.sym 82262 basesoc_uart_phy_rx_reg[5]
.sym 82278 $abc$38833$n3587_1
.sym 82279 $abc$38833$n3558_1
.sym 82280 basesoc_timer0_load_storage[24]
.sym 82281 basesoc_timer0_eventmanager_pending_w
.sym 82282 $abc$38833$n2209
.sym 82283 por_clk
.sym 82284 sys_rst_$glb_sr
.sym 82285 basesoc_timer0_load_storage[21]
.sym 82286 $abc$38833$n2308
.sym 82287 $abc$38833$n2310
.sym 82288 basesoc_timer0_load_storage[16]
.sym 82289 basesoc_timer0_load_storage[20]
.sym 82290 basesoc_timer0_load_storage[19]
.sym 82291 basesoc_timer0_load_storage[22]
.sym 82292 basesoc_timer0_load_storage[18]
.sym 82301 $abc$38833$n3587_1
.sym 82303 basesoc_dat_w[2]
.sym 82314 $abc$38833$n3550_1
.sym 82327 basesoc_uart_phy_rx_bitcount[2]
.sym 82332 basesoc_uart_phy_tx_reg[2]
.sym 82337 basesoc_uart_phy_tx_reg[4]
.sym 82338 basesoc_uart_phy_tx_reg[1]
.sym 82339 basesoc_uart_phy_tx_reg[3]
.sym 82343 basesoc_uart_phy_sink_payload_data[3]
.sym 82345 basesoc_uart_phy_sink_payload_data[2]
.sym 82346 basesoc_uart_phy_rx_bitcount[0]
.sym 82347 basesoc_uart_phy_sink_payload_data[1]
.sym 82349 basesoc_uart_phy_sink_payload_data[0]
.sym 82351 basesoc_uart_phy_rx_bitcount[3]
.sym 82352 basesoc_uart_phy_rx_bitcount[1]
.sym 82353 $abc$38833$n2173
.sym 82355 $abc$38833$n2176
.sym 82358 $nextpnr_ICESTORM_LC_2$O
.sym 82361 basesoc_uart_phy_rx_bitcount[0]
.sym 82364 $auto$alumacc.cc:474:replace_alu$3842.C[2]
.sym 82367 basesoc_uart_phy_rx_bitcount[1]
.sym 82370 $auto$alumacc.cc:474:replace_alu$3842.C[3]
.sym 82372 basesoc_uart_phy_rx_bitcount[2]
.sym 82374 $auto$alumacc.cc:474:replace_alu$3842.C[2]
.sym 82378 basesoc_uart_phy_rx_bitcount[3]
.sym 82380 $auto$alumacc.cc:474:replace_alu$3842.C[3]
.sym 82383 basesoc_uart_phy_tx_reg[2]
.sym 82384 basesoc_uart_phy_sink_payload_data[1]
.sym 82385 $abc$38833$n2176
.sym 82389 basesoc_uart_phy_sink_payload_data[3]
.sym 82390 basesoc_uart_phy_tx_reg[4]
.sym 82392 $abc$38833$n2176
.sym 82395 $abc$38833$n2176
.sym 82396 basesoc_uart_phy_sink_payload_data[2]
.sym 82397 basesoc_uart_phy_tx_reg[3]
.sym 82401 basesoc_uart_phy_sink_payload_data[0]
.sym 82403 basesoc_uart_phy_tx_reg[1]
.sym 82404 $abc$38833$n2176
.sym 82405 $abc$38833$n2173
.sym 82406 por_clk
.sym 82407 sys_rst_$glb_sr
.sym 82408 basesoc_ctrl_storage[27]
.sym 82420 basesoc_timer0_value[31]
.sym 82421 basesoc_timer0_load_storage[22]
.sym 82422 basesoc_timer0_value[27]
.sym 82425 basesoc_timer0_load_storage[18]
.sym 82430 basesoc_ctrl_reset_reset_r
.sym 82432 basesoc_uart_phy_rx_bitcount[0]
.sym 82451 $abc$38833$n2162
.sym 82469 basesoc_dat_w[2]
.sym 82470 basesoc_dat_w[5]
.sym 82508 basesoc_dat_w[2]
.sym 82526 basesoc_dat_w[5]
.sym 82528 $abc$38833$n2162
.sym 82529 por_clk
.sym 82530 sys_rst_$glb_sr
.sym 82543 basesoc_timer0_load_storage[24]
.sym 82563 $abc$38833$n2271
.sym 82574 $abc$38833$n2271
.sym 82589 sys_rst
.sym 82594 basesoc_uart_tx_fifo_consume[1]
.sym 82598 basesoc_uart_tx_fifo_consume[0]
.sym 82603 basesoc_uart_tx_fifo_do_read
.sym 82606 sys_rst
.sym 82607 basesoc_uart_tx_fifo_do_read
.sym 82608 basesoc_uart_tx_fifo_consume[0]
.sym 82641 basesoc_uart_tx_fifo_consume[1]
.sym 82651 $abc$38833$n2271
.sym 82652 por_clk
.sym 82653 sys_rst_$glb_sr
.sym 82685 basesoc_uart_tx_fifo_do_read
.sym 82754 spram_maskwren00[2]
.sym 82755 spram_maskwren00[0]
.sym 82756 spram_datain00[3]
.sym 82757 spram_datain10[3]
.sym 82758 spram_maskwren10[2]
.sym 82759 spram_datain00[6]
.sym 82760 spram_datain10[6]
.sym 82761 spram_maskwren10[0]
.sym 82764 array_muxed1[5]
.sym 82766 array_muxed1[6]
.sym 82775 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 82786 spram_dataout10[2]
.sym 82787 spram_dataout10[12]
.sym 82788 spram_dataout10[3]
.sym 82789 spram_dataout10[13]
.sym 82800 array_muxed1[10]
.sym 82805 $abc$38833$n5295
.sym 82814 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 82816 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82819 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 82820 $abc$38833$n4883
.sym 82822 $abc$38833$n5080_1
.sym 82823 $abc$38833$n5080_1
.sym 82826 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 82827 $abc$38833$n5298
.sym 82829 $abc$38833$n5080_1
.sym 82830 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 82831 $abc$38833$n5298
.sym 82832 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 82836 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 82837 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 82838 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82841 array_muxed1[10]
.sym 82842 $abc$38833$n4883
.sym 82859 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 82860 $abc$38833$n5295
.sym 82861 $abc$38833$n5080_1
.sym 82862 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 82866 $abc$38833$n4883
.sym 82867 array_muxed1[10]
.sym 82871 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 82872 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 82874 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82883 spram_datain00[13]
.sym 82884 $abc$38833$n2355
.sym 82887 spram_datain10[13]
.sym 82889 spiflash_miso1
.sym 82893 $abc$38833$n147
.sym 82894 $abc$38833$n5297
.sym 82896 $abc$38833$n6144_1
.sym 82899 $abc$38833$n6134_1
.sym 82900 spram_datain10[10]
.sym 82903 spram_maskwren00[0]
.sym 82904 spram_dataout10[0]
.sym 82905 array_muxed1[6]
.sym 82907 $abc$38833$n5297
.sym 82913 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 82914 $abc$38833$n4883
.sym 82917 array_muxed0[13]
.sym 82924 array_muxed0[3]
.sym 82927 $abc$38833$n4883
.sym 82930 spram_maskwren10[0]
.sym 82932 spram_maskwren00[2]
.sym 82934 array_muxed0[11]
.sym 82936 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82937 array_muxed0[9]
.sym 82947 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 82959 spiflash_bus_dat_r[12]
.sym 82960 spiflash_bus_dat_r[9]
.sym 82961 $abc$38833$n2351
.sym 82964 array_muxed0[7]
.sym 82965 array_muxed0[4]
.sym 82967 array_muxed0[9]
.sym 82969 array_muxed0[8]
.sym 82970 spiflash_bus_dat_r[11]
.sym 82974 spiflash_bus_dat_r[8]
.sym 82976 $abc$38833$n3612_1
.sym 82983 array_muxed0[10]
.sym 82984 $abc$38833$n3612_1
.sym 82986 spiflash_bus_dat_r[21]
.sym 82987 spiflash_bus_dat_r[10]
.sym 82990 array_muxed0[11]
.sym 82993 array_muxed0[10]
.sym 82994 spiflash_bus_dat_r[11]
.sym 82995 $abc$38833$n3612_1
.sym 82998 array_muxed0[7]
.sym 82999 $abc$38833$n3612_1
.sym 83001 spiflash_bus_dat_r[8]
.sym 83004 spiflash_bus_dat_r[12]
.sym 83005 $abc$38833$n3612_1
.sym 83006 array_muxed0[11]
.sym 83010 spiflash_bus_dat_r[10]
.sym 83012 array_muxed0[9]
.sym 83013 $abc$38833$n3612_1
.sym 83017 spiflash_bus_dat_r[9]
.sym 83018 $abc$38833$n3612_1
.sym 83019 array_muxed0[8]
.sym 83023 spiflash_bus_dat_r[21]
.sym 83024 $abc$38833$n3612_1
.sym 83025 array_muxed0[4]
.sym 83038 $abc$38833$n2351
.sym 83039 por_clk
.sym 83040 sys_rst_$glb_sr
.sym 83044 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 83052 VexRiscv.decode_to_execute_RS2[18]
.sym 83053 spram_datain10[0]
.sym 83054 array_muxed1[15]
.sym 83055 spram_datain00[5]
.sym 83058 spiflash_miso1
.sym 83061 array_muxed1[14]
.sym 83062 spram_datain00[13]
.sym 83063 spram_datain10[7]
.sym 83065 $abc$38833$n6124_1
.sym 83067 $abc$38833$n6138_1
.sym 83068 $abc$38833$n6114_1
.sym 83069 $abc$38833$n6129_1
.sym 83071 array_muxed1[13]
.sym 83072 $abc$38833$n6117_1
.sym 83073 array_muxed0[0]
.sym 83074 $abc$38833$n147
.sym 83075 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 83076 $abc$38833$n6115_1
.sym 83083 spiflash_bus_dat_r[9]
.sym 83085 spiflash_bus_dat_r[11]
.sym 83086 spiflash_bus_dat_r[10]
.sym 83093 $abc$38833$n6138_1
.sym 83094 $abc$38833$n6136_1
.sym 83099 $abc$38833$n6134_1
.sym 83102 $abc$38833$n147
.sym 83113 slave_sel_r[1]
.sym 83115 $abc$38833$n6138_1
.sym 83116 spiflash_bus_dat_r[11]
.sym 83117 slave_sel_r[1]
.sym 83139 slave_sel_r[1]
.sym 83140 spiflash_bus_dat_r[9]
.sym 83142 $abc$38833$n6134_1
.sym 83157 $abc$38833$n6136_1
.sym 83158 slave_sel_r[1]
.sym 83160 spiflash_bus_dat_r[10]
.sym 83162 por_clk
.sym 83163 $abc$38833$n147
.sym 83167 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 83171 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 83172 array_muxed1[9]
.sym 83174 basesoc_bus_wishbone_dat_r[1]
.sym 83175 array_muxed1[9]
.sym 83177 spram_datain00[11]
.sym 83179 array_muxed0[11]
.sym 83182 array_muxed0[8]
.sym 83184 array_muxed0[7]
.sym 83188 array_muxed1[8]
.sym 83190 array_muxed0[13]
.sym 83191 array_muxed1[0]
.sym 83192 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 83193 $abc$38833$n3612_1
.sym 83195 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 83198 array_muxed1[2]
.sym 83199 slave_sel_r[1]
.sym 83218 $abc$38833$n147
.sym 83228 $abc$38833$n6114_1
.sym 83236 $abc$38833$n6115_1
.sym 83274 $abc$38833$n6115_1
.sym 83275 $abc$38833$n6114_1
.sym 83285 por_clk
.sym 83286 $abc$38833$n147
.sym 83290 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 83291 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 83298 VexRiscv.decode_to_execute_RS2[15]
.sym 83312 $abc$38833$n2351
.sym 83313 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83314 array_muxed1[12]
.sym 83315 $abc$38833$n6109_1
.sym 83319 array_muxed1[11]
.sym 83322 array_muxed0[11]
.sym 83330 VexRiscv._zz_170_[0]
.sym 83332 VexRiscv._zz_170_[1]
.sym 83333 VexRiscv._zz_129_[3]
.sym 83338 VexRiscv._zz_170_[0]
.sym 83345 VexRiscv._zz_129_[5]
.sym 83346 VexRiscv.decode_to_execute_RS2[11]
.sym 83347 VexRiscv._zz_129_[6]
.sym 83349 VexRiscv._zz_129_[0]
.sym 83352 VexRiscv.decode_to_execute_RS2[14]
.sym 83353 VexRiscv.decode_to_execute_RS2[13]
.sym 83356 $abc$38833$n4879
.sym 83358 VexRiscv.decode_to_execute_RS2[30]
.sym 83361 VexRiscv.decode_to_execute_RS2[11]
.sym 83362 VexRiscv._zz_129_[3]
.sym 83363 VexRiscv._zz_170_[1]
.sym 83364 VexRiscv._zz_170_[0]
.sym 83369 VexRiscv._zz_129_[5]
.sym 83376 VexRiscv._zz_129_[6]
.sym 83379 VexRiscv._zz_129_[5]
.sym 83380 VexRiscv._zz_170_[1]
.sym 83381 VexRiscv._zz_170_[0]
.sym 83382 VexRiscv.decode_to_execute_RS2[13]
.sym 83385 VexRiscv._zz_170_[1]
.sym 83386 VexRiscv._zz_129_[6]
.sym 83387 VexRiscv._zz_170_[0]
.sym 83388 VexRiscv.decode_to_execute_RS2[14]
.sym 83391 VexRiscv.decode_to_execute_RS2[30]
.sym 83392 VexRiscv._zz_170_[1]
.sym 83393 $abc$38833$n4879
.sym 83397 VexRiscv._zz_170_[1]
.sym 83398 VexRiscv._zz_129_[6]
.sym 83399 VexRiscv._zz_170_[0]
.sym 83400 VexRiscv.decode_to_execute_RS2[14]
.sym 83403 VexRiscv._zz_129_[0]
.sym 83407 $abc$38833$n7876_$glb_ce
.sym 83408 por_clk
.sym 83410 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 83415 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 83417 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83421 VexRiscv._zz_49_[1]
.sym 83425 array_muxed0[5]
.sym 83429 VexRiscv._zz_129_[3]
.sym 83431 array_muxed0[5]
.sym 83432 $abc$38833$n147
.sym 83433 array_muxed0[6]
.sym 83435 VexRiscv._zz_129_[0]
.sym 83436 spiflash_bus_dat_r[15]
.sym 83437 VexRiscv._zz_129_[4]
.sym 83438 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 83445 $abc$38833$n2351
.sym 83451 VexRiscv._zz_129_[0]
.sym 83452 VexRiscv._zz_170_[0]
.sym 83457 VexRiscv.decode_to_execute_RS2[12]
.sym 83459 VexRiscv.decode_to_execute_RS2[10]
.sym 83461 VexRiscv._zz_129_[4]
.sym 83463 VexRiscv._zz_170_[0]
.sym 83464 VexRiscv.decode_to_execute_RS2[8]
.sym 83468 VexRiscv._zz_129_[7]
.sym 83471 VexRiscv.decode_to_execute_RS2[15]
.sym 83476 VexRiscv._zz_170_[1]
.sym 83477 VexRiscv._zz_170_[1]
.sym 83482 VexRiscv._zz_129_[2]
.sym 83484 VexRiscv._zz_129_[0]
.sym 83485 VexRiscv._zz_170_[1]
.sym 83486 VexRiscv.decode_to_execute_RS2[8]
.sym 83487 VexRiscv._zz_170_[0]
.sym 83502 VexRiscv.decode_to_execute_RS2[10]
.sym 83503 VexRiscv._zz_170_[1]
.sym 83504 VexRiscv._zz_170_[0]
.sym 83505 VexRiscv._zz_129_[2]
.sym 83508 VexRiscv._zz_170_[1]
.sym 83509 VexRiscv._zz_129_[7]
.sym 83510 VexRiscv.decode_to_execute_RS2[15]
.sym 83511 VexRiscv._zz_170_[0]
.sym 83515 VexRiscv._zz_129_[2]
.sym 83526 VexRiscv._zz_129_[4]
.sym 83527 VexRiscv._zz_170_[1]
.sym 83528 VexRiscv._zz_170_[0]
.sym 83529 VexRiscv.decode_to_execute_RS2[12]
.sym 83530 $abc$38833$n7876_$glb_ce
.sym 83531 por_clk
.sym 83535 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 83543 array_muxed1[5]
.sym 83545 VexRiscv.decode_to_execute_RS2[10]
.sym 83546 array_muxed0[12]
.sym 83551 VexRiscv._zz_170_[0]
.sym 83556 VexRiscv._zz_170_[0]
.sym 83557 VexRiscv._zz_170_[2]
.sym 83558 $abc$38833$n6112_1
.sym 83559 basesoc_bus_wishbone_dat_r[2]
.sym 83560 $abc$38833$n6115_1
.sym 83563 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 83564 VexRiscv._zz_129_[6]
.sym 83565 array_muxed0[0]
.sym 83566 $abc$38833$n147
.sym 83567 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 83568 $abc$38833$n6124_1
.sym 83579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83590 VexRiscv._zz_197_
.sym 83592 VexRiscv._zz_129_[2]
.sym 83597 VexRiscv._zz_129_[4]
.sym 83598 VexRiscv._zz_129_[1]
.sym 83602 VexRiscv._zz_129_[7]
.sym 83613 VexRiscv._zz_129_[1]
.sym 83614 VexRiscv._zz_197_
.sym 83625 VexRiscv._zz_129_[4]
.sym 83628 VexRiscv._zz_197_
.sym 83632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83643 VexRiscv._zz_197_
.sym 83645 VexRiscv._zz_129_[2]
.sym 83651 VexRiscv._zz_129_[7]
.sym 83652 VexRiscv._zz_197_
.sym 83653 $abc$38833$n2420_$glb_ce
.sym 83654 por_clk
.sym 83658 VexRiscv._zz_236_[1]
.sym 83662 $abc$38833$n6109_1
.sym 83663 $abc$38833$n6118_1
.sym 83666 $abc$38833$n5729_1
.sym 83667 array_muxed1[6]
.sym 83671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 83672 $PACKER_GND_NET
.sym 83682 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 83683 array_muxed1[0]
.sym 83684 basesoc_vexriscv_dbus_adr[5]
.sym 83685 $abc$38833$n3612_1
.sym 83687 $abc$38833$n5562_1
.sym 83689 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83691 VexRiscv._zz_47_[0]
.sym 83697 $abc$38833$n3600_1
.sym 83698 VexRiscv._zz_197_
.sym 83699 spiflash_bus_dat_r[0]
.sym 83700 spiflash_bus_dat_r[2]
.sym 83705 $abc$38833$n3600_1
.sym 83706 spiflash_bus_dat_r[3]
.sym 83708 spiflash_bus_dat_r[15]
.sym 83709 $abc$38833$n3612_1
.sym 83712 $abc$38833$n3768
.sym 83713 spiflash_bus_dat_r[1]
.sym 83714 $abc$38833$n3764
.sym 83715 $abc$38833$n2351
.sym 83717 slave_sel_r[1]
.sym 83718 VexRiscv.decode_to_execute_RS2[12]
.sym 83719 basesoc_bus_wishbone_dat_r[2]
.sym 83720 $abc$38833$n3766
.sym 83721 spiflash_bus_dat_r[1]
.sym 83723 $abc$38833$n4883
.sym 83724 spiflash_bus_dat_r[2]
.sym 83725 slave_sel_r[1]
.sym 83726 slave_sel_r[0]
.sym 83727 basesoc_bus_wishbone_dat_r[1]
.sym 83728 $abc$38833$n3765_1
.sym 83730 spiflash_bus_dat_r[0]
.sym 83731 $abc$38833$n3764
.sym 83732 $abc$38833$n3600_1
.sym 83733 $abc$38833$n3612_1
.sym 83736 $abc$38833$n3612_1
.sym 83737 $abc$38833$n3765_1
.sym 83738 $abc$38833$n3600_1
.sym 83739 spiflash_bus_dat_r[2]
.sym 83742 $abc$38833$n3600_1
.sym 83743 $abc$38833$n3612_1
.sym 83744 spiflash_bus_dat_r[15]
.sym 83745 $abc$38833$n4883
.sym 83748 $abc$38833$n3600_1
.sym 83749 $abc$38833$n3768
.sym 83750 $abc$38833$n3612_1
.sym 83751 spiflash_bus_dat_r[1]
.sym 83755 VexRiscv._zz_197_
.sym 83757 VexRiscv.decode_to_execute_RS2[12]
.sym 83760 $abc$38833$n3766
.sym 83761 $abc$38833$n3600_1
.sym 83762 $abc$38833$n3612_1
.sym 83763 spiflash_bus_dat_r[3]
.sym 83766 slave_sel_r[0]
.sym 83767 spiflash_bus_dat_r[1]
.sym 83768 slave_sel_r[1]
.sym 83769 basesoc_bus_wishbone_dat_r[1]
.sym 83772 spiflash_bus_dat_r[2]
.sym 83773 basesoc_bus_wishbone_dat_r[2]
.sym 83774 slave_sel_r[1]
.sym 83775 slave_sel_r[0]
.sym 83776 $abc$38833$n2351
.sym 83777 por_clk
.sym 83778 sys_rst_$glb_sr
.sym 83780 $abc$38833$n6121_1
.sym 83782 basesoc_timer0_reload_storage[6]
.sym 83789 $abc$38833$n3624_1
.sym 83790 VexRiscv.decode_to_execute_RS2[20]
.sym 83795 array_muxed1[2]
.sym 83800 VexRiscv.decode_to_execute_RS2[16]
.sym 83801 $abc$38833$n2452
.sym 83803 basesoc_vexriscv_ibus_adr[10]
.sym 83804 $abc$38833$n2351
.sym 83805 spiflash_bus_dat_r[5]
.sym 83806 array_muxed0[11]
.sym 83809 $abc$38833$n3773_1
.sym 83811 $abc$38833$n6109_1
.sym 83812 slave_sel_r[0]
.sym 83813 VexRiscv._zz_199_[13]
.sym 83814 $abc$38833$n2312
.sym 83820 VexRiscv.decode_to_execute_RS2[17]
.sym 83821 $abc$38833$n3775_1
.sym 83822 $abc$38833$n3777_1
.sym 83823 $abc$38833$n3774
.sym 83824 VexRiscv._zz_129_[7]
.sym 83825 spiflash_bus_dat_r[4]
.sym 83827 VexRiscv._zz_170_[1]
.sym 83829 VexRiscv._zz_197_
.sym 83830 VexRiscv.decode_to_execute_RS2[9]
.sym 83831 $abc$38833$n2351
.sym 83832 VexRiscv._zz_129_[7]
.sym 83833 $abc$38833$n3767_1
.sym 83834 VexRiscv.decode_to_execute_RS2[10]
.sym 83835 VexRiscv._zz_170_[1]
.sym 83836 $abc$38833$n3776
.sym 83837 VexRiscv.decode_to_execute_RS2[14]
.sym 83838 VexRiscv.decode_to_execute_RS2[16]
.sym 83839 VexRiscv._zz_129_[1]
.sym 83840 VexRiscv._zz_170_[0]
.sym 83842 VexRiscv.decode_to_execute_RS2[13]
.sym 83843 VexRiscv.decode_to_execute_RS2[15]
.sym 83844 VexRiscv.decode_to_execute_RS2[12]
.sym 83845 $abc$38833$n3612_1
.sym 83847 VexRiscv._zz_129_[6]
.sym 83849 VexRiscv.decode_to_execute_RS2[8]
.sym 83850 $abc$38833$n3600_1
.sym 83851 VexRiscv.decode_to_execute_RS2[11]
.sym 83853 VexRiscv._zz_170_[0]
.sym 83854 VexRiscv._zz_129_[1]
.sym 83855 VexRiscv._zz_170_[1]
.sym 83856 VexRiscv.decode_to_execute_RS2[9]
.sym 83859 VexRiscv.decode_to_execute_RS2[9]
.sym 83860 VexRiscv._zz_129_[6]
.sym 83861 VexRiscv._zz_129_[7]
.sym 83862 VexRiscv.decode_to_execute_RS2[8]
.sym 83865 VexRiscv.decode_to_execute_RS2[17]
.sym 83866 VexRiscv.decode_to_execute_RS2[15]
.sym 83867 VexRiscv.decode_to_execute_RS2[16]
.sym 83868 VexRiscv.decode_to_execute_RS2[14]
.sym 83871 VexRiscv.decode_to_execute_RS2[10]
.sym 83872 VexRiscv.decode_to_execute_RS2[11]
.sym 83873 VexRiscv.decode_to_execute_RS2[12]
.sym 83874 VexRiscv.decode_to_execute_RS2[13]
.sym 83877 VexRiscv._zz_197_
.sym 83879 VexRiscv.decode_to_execute_RS2[17]
.sym 83883 $abc$38833$n3600_1
.sym 83884 $abc$38833$n3612_1
.sym 83885 spiflash_bus_dat_r[4]
.sym 83886 $abc$38833$n3767_1
.sym 83889 VexRiscv._zz_170_[0]
.sym 83890 VexRiscv._zz_170_[1]
.sym 83891 VexRiscv._zz_129_[7]
.sym 83892 VexRiscv.decode_to_execute_RS2[15]
.sym 83895 $abc$38833$n3775_1
.sym 83896 $abc$38833$n3777_1
.sym 83897 $abc$38833$n3774
.sym 83898 $abc$38833$n3776
.sym 83899 $abc$38833$n2351
.sym 83900 por_clk
.sym 83901 sys_rst_$glb_sr
.sym 83904 array_muxed0[2]
.sym 83907 array_muxed0[10]
.sym 83909 $abc$38833$n60
.sym 83914 VexRiscv.decode_to_execute_RS2[17]
.sym 83915 VexRiscv._zz_197_
.sym 83920 VexRiscv._zz_129_[7]
.sym 83925 VexRiscv.CsrPlugin_hadException
.sym 83926 VexRiscv._zz_129_[4]
.sym 83927 VexRiscv._zz_49_[1]
.sym 83928 basesoc_timer0_reload_storage[6]
.sym 83929 $abc$38833$n3612_1
.sym 83930 $abc$38833$n3600_1
.sym 83932 basesoc_dat_w[6]
.sym 83933 VexRiscv._zz_129_[4]
.sym 83934 VexRiscv._zz_129_[0]
.sym 83936 $abc$38833$n3600_1
.sym 83943 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 83948 basesoc_vexriscv_ibus_adr[12]
.sym 83952 basesoc_vexriscv_dbus_adr[11]
.sym 83959 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83962 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83964 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 83968 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 83969 basesoc_vexriscv_ibus_adr[11]
.sym 83970 basesoc_vexriscv_dbus_adr[12]
.sym 83971 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 83972 grant
.sym 83978 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 83982 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 83989 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83997 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84000 basesoc_vexriscv_dbus_adr[12]
.sym 84002 grant
.sym 84003 basesoc_vexriscv_ibus_adr[12]
.sym 84007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 84013 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 84018 basesoc_vexriscv_ibus_adr[11]
.sym 84019 grant
.sym 84021 basesoc_vexriscv_dbus_adr[11]
.sym 84022 $abc$38833$n7876_$glb_ce
.sym 84023 por_clk
.sym 84028 $abc$38833$n86
.sym 84030 $abc$38833$n9
.sym 84032 $abc$38833$n82
.sym 84035 $abc$38833$n6088_1
.sym 84036 $abc$38833$n5721_1
.sym 84037 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 84038 VexRiscv._zz_321_[27]
.sym 84043 basesoc_vexriscv_dbus_adr[15]
.sym 84045 basesoc_vexriscv_dbus_adr[28]
.sym 84047 array_muxed0[12]
.sym 84048 array_muxed0[2]
.sym 84049 VexRiscv._zz_170_[2]
.sym 84050 basesoc_bus_wishbone_dat_r[2]
.sym 84051 VexRiscv._zz_170_[0]
.sym 84052 $abc$38833$n6124_1
.sym 84053 $abc$38833$n147
.sym 84056 $abc$38833$n82
.sym 84057 VexRiscv._zz_170_[0]
.sym 84058 grant
.sym 84060 basesoc_ctrl_bus_errors[0]
.sym 84066 $abc$38833$n3778
.sym 84067 VexRiscv._zz_129_[5]
.sym 84068 $abc$38833$n6368_1
.sym 84069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84070 $abc$38833$n6005_1
.sym 84071 $abc$38833$n3624_1
.sym 84073 $abc$38833$n4233_1
.sym 84075 VexRiscv._zz_135_[24]
.sym 84080 VexRiscv.decode_to_execute_RS2[27]
.sym 84081 $abc$38833$n3773_1
.sym 84083 VexRiscv._zz_36_[13]
.sym 84084 VexRiscv._zz_197_
.sym 84086 VexRiscv._zz_129_[4]
.sym 84088 VexRiscv._zz_129_[2]
.sym 84089 $abc$38833$n5721_1
.sym 84090 VexRiscv._zz_129_[1]
.sym 84091 VexRiscv._zz_36_[13]
.sym 84092 VexRiscv._zz_129_[3]
.sym 84093 $abc$38833$n5955_1
.sym 84094 VexRiscv._zz_129_[0]
.sym 84097 $abc$38833$n5580
.sym 84099 VexRiscv._zz_129_[4]
.sym 84100 VexRiscv._zz_129_[5]
.sym 84101 VexRiscv._zz_129_[2]
.sym 84102 VexRiscv._zz_129_[3]
.sym 84105 $abc$38833$n4233_1
.sym 84107 $abc$38833$n3624_1
.sym 84108 $abc$38833$n6368_1
.sym 84113 VexRiscv._zz_135_[24]
.sym 84118 $abc$38833$n5580
.sym 84119 $abc$38833$n5721_1
.sym 84120 VexRiscv._zz_36_[13]
.sym 84123 $abc$38833$n3778
.sym 84124 VexRiscv._zz_129_[0]
.sym 84125 $abc$38833$n3773_1
.sym 84126 VexRiscv._zz_129_[1]
.sym 84130 $abc$38833$n5955_1
.sym 84131 VexRiscv._zz_36_[13]
.sym 84132 $abc$38833$n6005_1
.sym 84138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84141 VexRiscv.decode_to_execute_RS2[27]
.sym 84142 VexRiscv._zz_197_
.sym 84145 $abc$38833$n2420_$glb_ce
.sym 84146 por_clk
.sym 84149 count[6]
.sym 84150 count[9]
.sym 84151 $abc$38833$n98
.sym 84153 count[14]
.sym 84154 $abc$38833$n100
.sym 84155 $abc$38833$n6130_1
.sym 84158 basesoc_dat_w[5]
.sym 84161 VexRiscv.decode_to_execute_RS2[28]
.sym 84162 VexRiscv._zz_199_[13]
.sym 84166 $abc$38833$n5
.sym 84168 VexRiscv.decode_to_execute_RS2[27]
.sym 84172 VexRiscv._zz_47_[0]
.sym 84173 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 84174 VexRiscv._zz_47_[0]
.sym 84175 basesoc_vexriscv_dbus_adr[5]
.sym 84176 basesoc_ctrl_reset_reset_r
.sym 84177 $abc$38833$n11
.sym 84178 $abc$38833$n9
.sym 84179 $abc$38833$n5955_1
.sym 84180 $abc$38833$n2127
.sym 84181 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84182 basesoc_ctrl_reset_reset_r
.sym 84183 $abc$38833$n5562_1
.sym 84189 basesoc_timer0_value[6]
.sym 84190 basesoc_timer0_value[15]
.sym 84192 VexRiscv._zz_47_[0]
.sym 84195 basesoc_timer0_value[19]
.sym 84198 $abc$38833$n5727_1
.sym 84205 basesoc_timer0_value[22]
.sym 84207 $abc$38833$n5562_1
.sym 84208 $abc$38833$n5565_1
.sym 84209 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 84211 $abc$38833$n5729_1
.sym 84212 VexRiscv._zz_47_[1]
.sym 84213 $abc$38833$n6367_1
.sym 84214 $abc$38833$n5728
.sym 84215 $abc$38833$n3634_1
.sym 84216 $abc$38833$n2322
.sym 84219 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 84220 $abc$38833$n5700_1
.sym 84222 $abc$38833$n5727_1
.sym 84223 VexRiscv._zz_47_[1]
.sym 84224 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 84225 VexRiscv._zz_47_[0]
.sym 84229 $abc$38833$n5700_1
.sym 84230 $abc$38833$n5565_1
.sym 84231 $abc$38833$n5729_1
.sym 84235 $abc$38833$n3634_1
.sym 84236 $abc$38833$n5728
.sym 84237 $abc$38833$n6367_1
.sym 84242 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 84243 $abc$38833$n5562_1
.sym 84247 basesoc_timer0_value[15]
.sym 84253 basesoc_timer0_value[6]
.sym 84258 basesoc_timer0_value[19]
.sym 84267 basesoc_timer0_value[22]
.sym 84268 $abc$38833$n2322
.sym 84269 por_clk
.sym 84270 sys_rst_$glb_sr
.sym 84272 $abc$38833$n4576_1
.sym 84273 $abc$38833$n112
.sym 84274 $abc$38833$n110
.sym 84275 $abc$38833$n3361
.sym 84276 $abc$38833$n106
.sym 84277 $abc$38833$n108
.sym 84278 $abc$38833$n114
.sym 84279 basesoc_timer0_value[6]
.sym 84282 basesoc_timer0_value[6]
.sym 84284 $abc$38833$n100
.sym 84285 basesoc_timer0_value_status[6]
.sym 84286 $abc$38833$n98
.sym 84292 $abc$38833$n2160
.sym 84295 $abc$38833$n5607
.sym 84296 slave_sel_r[0]
.sym 84297 $abc$38833$n2351
.sym 84298 basesoc_dat_w[2]
.sym 84299 spiflash_bus_dat_r[7]
.sym 84300 basesoc_timer0_value_status[15]
.sym 84301 VexRiscv._zz_49_[0]
.sym 84302 $abc$38833$n5604_1
.sym 84303 $abc$38833$n3349
.sym 84304 basesoc_dat_w[2]
.sym 84305 spiflash_bus_dat_r[5]
.sym 84306 basesoc_dat_w[4]
.sym 84312 VexRiscv._zz_129_[3]
.sym 84315 VexRiscv.decode_to_execute_RS2[9]
.sym 84316 VexRiscv._zz_49_[1]
.sym 84318 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 84319 VexRiscv._zz_49_[0]
.sym 84321 $abc$38833$n3828_1
.sym 84323 VexRiscv._zz_170_[0]
.sym 84324 VexRiscv._zz_49_[1]
.sym 84325 VexRiscv._zz_170_[1]
.sym 84328 VexRiscv._zz_151_[13]
.sym 84329 VexRiscv._zz_170_[0]
.sym 84330 VexRiscv._zz_129_[4]
.sym 84332 $abc$38833$n4873
.sym 84334 VexRiscv._zz_151_[2]
.sym 84336 VexRiscv._zz_129_[1]
.sym 84338 $abc$38833$n6283_1
.sym 84340 VexRiscv.decode_to_execute_RS2[11]
.sym 84342 VexRiscv.decode_to_execute_RS2[27]
.sym 84345 VexRiscv._zz_151_[2]
.sym 84346 VexRiscv._zz_49_[0]
.sym 84347 VexRiscv._zz_49_[1]
.sym 84348 $abc$38833$n6283_1
.sym 84351 VexRiscv._zz_49_[0]
.sym 84352 $abc$38833$n3828_1
.sym 84353 VexRiscv._zz_49_[1]
.sym 84354 VexRiscv._zz_151_[13]
.sym 84357 VexRiscv._zz_170_[1]
.sym 84358 VexRiscv.decode_to_execute_RS2[9]
.sym 84359 VexRiscv._zz_170_[0]
.sym 84360 VexRiscv._zz_129_[1]
.sym 84364 VexRiscv._zz_129_[4]
.sym 84369 VexRiscv._zz_170_[1]
.sym 84370 VexRiscv.decode_to_execute_RS2[11]
.sym 84371 VexRiscv._zz_129_[3]
.sym 84372 VexRiscv._zz_170_[0]
.sym 84376 VexRiscv._zz_170_[1]
.sym 84377 VexRiscv.decode_to_execute_RS2[27]
.sym 84378 $abc$38833$n4873
.sym 84383 VexRiscv._zz_170_[1]
.sym 84390 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 84391 $abc$38833$n7876_$glb_ce
.sym 84392 por_clk
.sym 84394 $abc$38833$n4567
.sym 84395 $abc$38833$n4564_1
.sym 84396 basesoc_timer0_load_storage[8]
.sym 84397 basesoc_timer0_load_storage[10]
.sym 84398 $abc$38833$n6365_1
.sym 84399 $abc$38833$n5562_1
.sym 84400 $abc$38833$n5560_1
.sym 84401 VexRiscv._zz_195_[0]
.sym 84404 basesoc_dat_w[6]
.sym 84407 VexRiscv.decode_to_execute_RS2[12]
.sym 84410 VexRiscv._zz_194_[5]
.sym 84412 VexRiscv._zz_194_[6]
.sym 84414 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 84416 VexRiscv._zz_129_[3]
.sym 84418 VexRiscv._zz_129_[0]
.sym 84419 VexRiscv._zz_49_[1]
.sym 84420 VexRiscv._zz_151_[2]
.sym 84421 $abc$38833$n5562_1
.sym 84422 $abc$38833$n3600_1
.sym 84423 $abc$38833$n5560_1
.sym 84424 basesoc_dat_w[6]
.sym 84425 $abc$38833$n5613
.sym 84426 $abc$38833$n5623
.sym 84427 $abc$38833$n5612_1
.sym 84428 basesoc_timer0_reload_storage[6]
.sym 84429 $abc$38833$n3612_1
.sym 84436 $abc$38833$n6390
.sym 84438 $abc$38833$n5711_1
.sym 84439 $abc$38833$n5716
.sym 84440 $abc$38833$n5859
.sym 84441 $abc$38833$n5715_1
.sym 84442 VexRiscv._zz_47_[1]
.sym 84444 VexRiscv._zz_49_[1]
.sym 84446 VexRiscv._zz_47_[0]
.sym 84448 $abc$38833$n5812_1
.sym 84449 $abc$38833$n3844_1
.sym 84450 $abc$38833$n5834_1
.sym 84452 $abc$38833$n5835_1
.sym 84453 $abc$38833$n5714_1
.sym 84454 $abc$38833$n5565_1
.sym 84457 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 84459 $abc$38833$n6436_1
.sym 84460 $abc$38833$n5695
.sym 84461 VexRiscv._zz_49_[0]
.sym 84462 $abc$38833$n5565_1
.sym 84465 $abc$38833$n3634_1
.sym 84466 VexRiscv._zz_151_[22]
.sym 84468 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 84469 $abc$38833$n6390
.sym 84470 VexRiscv._zz_47_[0]
.sym 84471 VexRiscv._zz_47_[1]
.sym 84474 $abc$38833$n3844_1
.sym 84475 VexRiscv._zz_151_[22]
.sym 84476 VexRiscv._zz_49_[0]
.sym 84477 VexRiscv._zz_49_[1]
.sym 84480 $abc$38833$n5715_1
.sym 84481 $abc$38833$n5565_1
.sym 84482 $abc$38833$n5695
.sym 84486 $abc$38833$n3634_1
.sym 84487 $abc$38833$n5716
.sym 84488 $abc$38833$n5711_1
.sym 84489 $abc$38833$n5714_1
.sym 84494 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 84498 $abc$38833$n5859
.sym 84499 $abc$38833$n5565_1
.sym 84500 $abc$38833$n5835_1
.sym 84505 $abc$38833$n3634_1
.sym 84506 $abc$38833$n5834_1
.sym 84507 $abc$38833$n6436_1
.sym 84510 $abc$38833$n5835_1
.sym 84512 $abc$38833$n5565_1
.sym 84513 $abc$38833$n5812_1
.sym 84514 $abc$38833$n7876_$glb_ce
.sym 84515 por_clk
.sym 84518 array_muxed0[0]
.sym 84519 $abc$38833$n6127_1
.sym 84520 array_muxed1[3]
.sym 84521 array_muxed1[1]
.sym 84522 $abc$38833$n5605_1
.sym 84523 basesoc_vexriscv_dbus_adr[0]
.sym 84524 $abc$38833$n6124_1
.sym 84528 VexRiscv.decode_to_execute_RS2[18]
.sym 84541 basesoc_ctrl_bus_errors[0]
.sym 84542 basesoc_bus_wishbone_dat_r[2]
.sym 84543 basesoc_timer0_load_storage[10]
.sym 84544 $abc$38833$n82
.sym 84545 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84546 $abc$38833$n5695
.sym 84547 $abc$38833$n5562_1
.sym 84548 $abc$38833$n6124_1
.sym 84549 $abc$38833$n5560_1
.sym 84550 grant
.sym 84552 VexRiscv._zz_151_[22]
.sym 84559 VexRiscv._zz_151_[12]
.sym 84560 $abc$38833$n5753_1
.sym 84561 $abc$38833$n5729_1
.sym 84562 $abc$38833$n5604_1
.sym 84563 $abc$38833$n5562_1
.sym 84564 $abc$38833$n3605_1
.sym 84565 $abc$38833$n5713
.sym 84569 $abc$38833$n2351
.sym 84570 $abc$38833$n3606_1
.sym 84571 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84572 $abc$38833$n5778_1
.sym 84573 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84574 spiflash_bus_dat_r[6]
.sym 84575 $abc$38833$n5565_1
.sym 84577 spiflash_bus_dat_r[5]
.sym 84578 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 84579 $abc$38833$n3864
.sym 84580 $abc$38833$n3634_1
.sym 84581 VexRiscv._zz_151_[13]
.sym 84582 $abc$38833$n3600_1
.sym 84583 $abc$38833$n5560_1
.sym 84587 $abc$38833$n5612_1
.sym 84589 $abc$38833$n3612_1
.sym 84591 $abc$38833$n3612_1
.sym 84592 $abc$38833$n3600_1
.sym 84593 $abc$38833$n3605_1
.sym 84594 spiflash_bus_dat_r[5]
.sym 84597 $abc$38833$n5778_1
.sym 84599 $abc$38833$n5565_1
.sym 84600 $abc$38833$n5753_1
.sym 84603 $abc$38833$n3612_1
.sym 84604 $abc$38833$n3606_1
.sym 84605 spiflash_bus_dat_r[6]
.sym 84606 $abc$38833$n3600_1
.sym 84609 $abc$38833$n3864
.sym 84610 $abc$38833$n5604_1
.sym 84611 $abc$38833$n5713
.sym 84612 $abc$38833$n5560_1
.sym 84615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 84616 $abc$38833$n5562_1
.sym 84621 $abc$38833$n5565_1
.sym 84622 $abc$38833$n3634_1
.sym 84623 $abc$38833$n5729_1
.sym 84624 $abc$38833$n5753_1
.sym 84627 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84629 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84630 VexRiscv._zz_151_[13]
.sym 84633 VexRiscv._zz_151_[12]
.sym 84634 $abc$38833$n5612_1
.sym 84635 $abc$38833$n3864
.sym 84637 $abc$38833$n2351
.sym 84638 por_clk
.sym 84639 sys_rst_$glb_sr
.sym 84640 $abc$38833$n6373
.sym 84642 $abc$38833$n5074_1
.sym 84643 $abc$38833$n5068_1
.sym 84645 $abc$38833$n5737
.sym 84646 $abc$38833$n68
.sym 84650 basesoc_bus_wishbone_dat_r[1]
.sym 84651 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 84654 $PACKER_GND_NET
.sym 84658 $abc$38833$n5604_1
.sym 84659 $PACKER_VCC_NET
.sym 84661 array_muxed0[0]
.sym 84664 $abc$38833$n11
.sym 84665 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84666 VexRiscv._zz_47_[0]
.sym 84667 basesoc_ctrl_bus_errors[5]
.sym 84668 array_muxed1[1]
.sym 84669 $abc$38833$n5955_1
.sym 84670 VexRiscv._zz_199_[30]
.sym 84671 $abc$38833$n2127
.sym 84672 VexRiscv._zz_194_[1]
.sym 84675 $abc$38833$n9
.sym 84681 $abc$38833$n6009_1
.sym 84682 VexRiscv._zz_36_[14]
.sym 84683 VexRiscv._zz_151_[14]
.sym 84684 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84685 $abc$38833$n3624_1
.sym 84687 $abc$38833$n5715_1
.sym 84689 VexRiscv._zz_288_[2]
.sym 84690 VexRiscv._zz_36_[30]
.sym 84691 VexRiscv._zz_151_[14]
.sym 84692 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84693 $abc$38833$n5955_1
.sym 84694 $abc$38833$n4238_1
.sym 84695 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 84696 $abc$38833$n3851_1
.sym 84697 VexRiscv._zz_49_[1]
.sym 84698 VexRiscv._zz_49_[0]
.sym 84699 $abc$38833$n5580
.sym 84700 VexRiscv._zz_151_[2]
.sym 84702 $abc$38833$n6370
.sym 84704 $abc$38833$n5920_1
.sym 84705 $abc$38833$n6373
.sym 84707 $abc$38833$n5740
.sym 84708 $abc$38833$n6073_1
.sym 84709 $abc$38833$n5565_1
.sym 84710 $abc$38833$n3634_1
.sym 84714 VexRiscv._zz_36_[30]
.sym 84716 $abc$38833$n5580
.sym 84717 $abc$38833$n5920_1
.sym 84720 $abc$38833$n6370
.sym 84721 $abc$38833$n4238_1
.sym 84722 $abc$38833$n6373
.sym 84723 $abc$38833$n3624_1
.sym 84727 VexRiscv._zz_288_[2]
.sym 84728 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84729 VexRiscv._zz_151_[2]
.sym 84732 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84734 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 84735 VexRiscv._zz_151_[14]
.sym 84738 $abc$38833$n6009_1
.sym 84739 VexRiscv._zz_36_[14]
.sym 84741 $abc$38833$n5955_1
.sym 84744 $abc$38833$n5740
.sym 84745 $abc$38833$n3634_1
.sym 84746 $abc$38833$n5565_1
.sym 84747 $abc$38833$n5715_1
.sym 84750 VexRiscv._zz_49_[1]
.sym 84751 VexRiscv._zz_151_[14]
.sym 84752 $abc$38833$n3851_1
.sym 84753 VexRiscv._zz_49_[0]
.sym 84756 $abc$38833$n5955_1
.sym 84757 VexRiscv._zz_36_[30]
.sym 84759 $abc$38833$n6073_1
.sym 84760 $abc$38833$n2420_$glb_ce
.sym 84761 por_clk
.sym 84763 basesoc_uart_phy_storage[5]
.sym 84764 $abc$38833$n5064_1
.sym 84765 basesoc_uart_phy_storage[3]
.sym 84766 $abc$38833$n5050_1
.sym 84767 $abc$38833$n5059
.sym 84768 $abc$38833$n5028_1
.sym 84769 $abc$38833$n5027
.sym 84770 $abc$38833$n5040_1
.sym 84775 VexRiscv.decode_to_execute_RS2[30]
.sym 84776 $abc$38833$n100
.sym 84778 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84779 basesoc_ctrl_bus_errors[15]
.sym 84782 basesoc_dat_w[2]
.sym 84785 $abc$38833$n3597_1
.sym 84786 basesoc_ctrl_bus_errors[22]
.sym 84787 basesoc_dat_w[4]
.sym 84788 $abc$38833$n5059
.sym 84789 $abc$38833$n5068_1
.sym 84790 basesoc_dat_w[6]
.sym 84791 basesoc_ctrl_storage[0]
.sym 84792 basesoc_timer0_value_status[15]
.sym 84793 VexRiscv._zz_49_[0]
.sym 84794 basesoc_bus_wishbone_dat_r[6]
.sym 84796 basesoc_uart_phy_storage[5]
.sym 84797 basesoc_dat_w[2]
.sym 84798 $abc$38833$n5604_1
.sym 84804 $abc$38833$n5779_1
.sym 84805 $abc$38833$n6415_1
.sym 84806 VexRiscv._zz_194_[5]
.sym 84808 $abc$38833$n5776_1
.sym 84809 $abc$38833$n3814
.sym 84810 $abc$38833$n3634_1
.sym 84812 VexRiscv._zz_194_[4]
.sym 84813 VexRiscv._zz_288_[14]
.sym 84814 $abc$38833$n5777_1
.sym 84815 $abc$38833$n5604_1
.sym 84817 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84818 sys_rst
.sym 84819 $abc$38833$n5562_1
.sym 84821 basesoc_dat_w[3]
.sym 84822 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 84823 VexRiscv._zz_311_
.sym 84826 $abc$38833$n3624_1
.sym 84828 $abc$38833$n5560_1
.sym 84829 VexRiscv._zz_151_[17]
.sym 84830 VexRiscv._zz_151_[14]
.sym 84831 $abc$38833$n2127
.sym 84832 $abc$38833$n5774_1
.sym 84833 $abc$38833$n6308_1
.sym 84834 $abc$38833$n5612_1
.sym 84837 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 84839 $abc$38833$n5562_1
.sym 84843 $abc$38833$n6415_1
.sym 84844 $abc$38833$n3624_1
.sym 84846 $abc$38833$n6308_1
.sym 84849 VexRiscv._zz_151_[17]
.sym 84850 $abc$38833$n5612_1
.sym 84852 $abc$38833$n3814
.sym 84855 VexRiscv._zz_194_[4]
.sym 84856 VexRiscv._zz_194_[5]
.sym 84857 VexRiscv._zz_311_
.sym 84861 $abc$38833$n5604_1
.sym 84862 $abc$38833$n5560_1
.sym 84863 $abc$38833$n5776_1
.sym 84864 $abc$38833$n3814
.sym 84867 $abc$38833$n5774_1
.sym 84868 $abc$38833$n5779_1
.sym 84869 $abc$38833$n5777_1
.sym 84870 $abc$38833$n3634_1
.sym 84873 VexRiscv._zz_288_[14]
.sym 84875 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84876 VexRiscv._zz_151_[14]
.sym 84879 basesoc_dat_w[3]
.sym 84881 sys_rst
.sym 84883 $abc$38833$n2127
.sym 84884 por_clk
.sym 84886 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 84887 basesoc_dat_w[3]
.sym 84888 basesoc_bus_wishbone_dat_r[3]
.sym 84889 $abc$38833$n5041
.sym 84890 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 84891 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 84892 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 84893 basesoc_dat_w[1]
.sym 84897 basesoc_ctrl_storage[27]
.sym 84898 basesoc_ctrl_bus_errors[2]
.sym 84901 $abc$38833$n56
.sym 84902 basesoc_ctrl_storage[24]
.sym 84906 sys_rst
.sym 84907 basesoc_ctrl_bus_errors[3]
.sym 84909 basesoc_ctrl_bus_errors[16]
.sym 84910 basesoc_uart_phy_storage[3]
.sym 84911 $abc$38833$n3448_1
.sym 84912 $abc$38833$n3449_1
.sym 84913 basesoc_timer0_reload_storage[6]
.sym 84914 basesoc_adr[4]
.sym 84915 $abc$38833$n6095
.sym 84916 basesoc_dat_w[6]
.sym 84917 basesoc_dat_w[1]
.sym 84918 $abc$38833$n5027
.sym 84920 $abc$38833$n5612_1
.sym 84921 basesoc_dat_w[3]
.sym 84927 $abc$38833$n6092_1
.sym 84928 array_muxed0[4]
.sym 84929 $abc$38833$n6441_1
.sym 84931 $abc$38833$n3550_1
.sym 84934 VexRiscv._zz_47_[1]
.sym 84935 VexRiscv._zz_49_[1]
.sym 84936 $abc$38833$n6413_1
.sym 84938 VexRiscv._zz_47_[0]
.sym 84939 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 84941 basesoc_adr[4]
.sym 84943 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 84944 $abc$38833$n5929_1
.sym 84945 $abc$38833$n3634_1
.sym 84946 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 84952 array_muxed1[5]
.sym 84953 VexRiscv._zz_49_[0]
.sym 84954 array_muxed1[6]
.sym 84955 $abc$38833$n3570_1
.sym 84956 sys_rst
.sym 84957 $abc$38833$n6091_1
.sym 84960 $abc$38833$n3550_1
.sym 84961 basesoc_adr[4]
.sym 84962 sys_rst
.sym 84963 $abc$38833$n3570_1
.sym 84967 $abc$38833$n3634_1
.sym 84968 $abc$38833$n5929_1
.sym 84969 $abc$38833$n6441_1
.sym 84972 VexRiscv._zz_47_[0]
.sym 84973 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 84974 $abc$38833$n6413_1
.sym 84975 VexRiscv._zz_47_[1]
.sym 84978 VexRiscv._zz_49_[0]
.sym 84980 VexRiscv._zz_49_[1]
.sym 84984 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 84985 $abc$38833$n6091_1
.sym 84986 $abc$38833$n6092_1
.sym 84987 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 84993 array_muxed1[5]
.sym 84997 array_muxed0[4]
.sym 85005 array_muxed1[6]
.sym 85007 por_clk
.sym 85008 sys_rst_$glb_sr
.sym 85009 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 85010 $abc$38833$n5072_1
.sym 85011 basesoc_bus_wishbone_dat_r[4]
.sym 85012 basesoc_bus_wishbone_dat_r[6]
.sym 85013 basesoc_bus_wishbone_dat_r[5]
.sym 85014 basesoc_bus_wishbone_dat_r[0]
.sym 85015 $abc$38833$n5070_1
.sym 85016 basesoc_adr[1]
.sym 85022 basesoc_ctrl_storage[2]
.sym 85023 basesoc_dat_w[5]
.sym 85026 basesoc_dat_w[1]
.sym 85027 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 85028 $abc$38833$n3468
.sym 85030 $abc$38833$n3471
.sym 85033 basesoc_timer0_load_storage[17]
.sym 85034 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 85035 basesoc_timer0_load_storage[10]
.sym 85036 $abc$38833$n2306
.sym 85037 $abc$38833$n82
.sym 85038 basesoc_bus_wishbone_dat_r[2]
.sym 85039 basesoc_uart_phy_rx_reg[2]
.sym 85040 basesoc_dat_w[5]
.sym 85041 $abc$38833$n3570_1
.sym 85042 basesoc_adr[4]
.sym 85043 $abc$38833$n6091_1
.sym 85044 basesoc_dat_w[6]
.sym 85053 $abc$38833$n3724
.sym 85057 $abc$38833$n3716
.sym 85061 $abc$38833$n3724
.sym 85062 csrbankarray_sel_r
.sym 85065 basesoc_dat_w[1]
.sym 85071 $abc$38833$n3716
.sym 85077 $abc$38833$n2308
.sym 85079 $abc$38833$n3718
.sym 85080 $abc$38833$n6086_1
.sym 85081 basesoc_dat_w[7]
.sym 85083 $abc$38833$n3724
.sym 85084 $abc$38833$n3716
.sym 85085 $abc$38833$n3718
.sym 85086 csrbankarray_sel_r
.sym 85089 $abc$38833$n3716
.sym 85090 $abc$38833$n3724
.sym 85091 csrbankarray_sel_r
.sym 85092 $abc$38833$n3718
.sym 85095 $abc$38833$n3724
.sym 85096 csrbankarray_sel_r
.sym 85097 $abc$38833$n3718
.sym 85098 $abc$38833$n3716
.sym 85101 $abc$38833$n3724
.sym 85102 $abc$38833$n3718
.sym 85103 $abc$38833$n6086_1
.sym 85107 basesoc_dat_w[1]
.sym 85114 basesoc_dat_w[7]
.sym 85119 $abc$38833$n3718
.sym 85120 csrbankarray_sel_r
.sym 85122 $abc$38833$n3716
.sym 85125 csrbankarray_sel_r
.sym 85126 $abc$38833$n3718
.sym 85127 $abc$38833$n3716
.sym 85128 $abc$38833$n3724
.sym 85129 $abc$38833$n2308
.sym 85130 por_clk
.sym 85131 sys_rst_$glb_sr
.sym 85132 $abc$38833$n3448_1
.sym 85133 $abc$38833$n4910_1
.sym 85135 $abc$38833$n3466
.sym 85136 $abc$38833$n3469
.sym 85137 $abc$38833$n3472
.sym 85138 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 85139 basesoc_adr[2]
.sym 85144 $abc$38833$n3465
.sym 85147 $abc$38833$n3724
.sym 85148 basesoc_adr[0]
.sym 85149 basesoc_adr[1]
.sym 85150 csrbankarray_sel_r
.sym 85151 basesoc_ctrl_bus_errors[7]
.sym 85152 $abc$38833$n6100_1
.sym 85153 $abc$38833$n3465
.sym 85156 $abc$38833$n11
.sym 85157 $abc$38833$n3469
.sym 85158 $abc$38833$n5048_1
.sym 85159 $abc$38833$n2131
.sym 85160 basesoc_ctrl_bus_errors[5]
.sym 85161 $abc$38833$n3447_1
.sym 85162 VexRiscv._zz_199_[30]
.sym 85163 $abc$38833$n5043
.sym 85164 basesoc_ctrl_storage[15]
.sym 85165 basesoc_ctrl_storage[17]
.sym 85166 basesoc_adr[1]
.sym 85167 basesoc_dat_w[7]
.sym 85175 $abc$38833$n6084_1
.sym 85180 basesoc_adr[1]
.sym 85181 basesoc_uart_phy_rx_reg[6]
.sym 85182 basesoc_uart_phy_rx
.sym 85183 $abc$38833$n6085_1
.sym 85188 $abc$38833$n98
.sym 85189 $abc$38833$n94
.sym 85191 $abc$38833$n2217
.sym 85193 basesoc_uart_phy_rx_reg[5]
.sym 85194 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 85195 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 85196 $abc$38833$n128
.sym 85197 $abc$38833$n82
.sym 85199 basesoc_uart_phy_rx_reg[2]
.sym 85202 basesoc_adr[0]
.sym 85206 $abc$38833$n6084_1
.sym 85207 $abc$38833$n6085_1
.sym 85208 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 85209 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 85213 basesoc_uart_phy_rx
.sym 85218 basesoc_adr[0]
.sym 85219 $abc$38833$n82
.sym 85220 $abc$38833$n94
.sym 85221 basesoc_adr[1]
.sym 85225 $abc$38833$n98
.sym 85233 basesoc_uart_phy_rx_reg[6]
.sym 85237 basesoc_uart_phy_rx_reg[5]
.sym 85243 basesoc_uart_phy_rx_reg[2]
.sym 85250 $abc$38833$n128
.sym 85252 $abc$38833$n2217
.sym 85253 por_clk
.sym 85254 sys_rst_$glb_sr
.sym 85255 $abc$38833$n2312
.sym 85256 $abc$38833$n2306
.sym 85257 $abc$38833$n6102_1
.sym 85258 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 85259 $abc$38833$n4911_1
.sym 85260 $abc$38833$n3564_1
.sym 85261 $abc$38833$n11
.sym 85262 $abc$38833$n3560_1
.sym 85267 basesoc_uart_phy_rx_reg[6]
.sym 85268 basesoc_timer0_load_storage[15]
.sym 85269 basesoc_uart_phy_rx_reg[4]
.sym 85270 $abc$38833$n3466
.sym 85274 $abc$38833$n3448_1
.sym 85275 basesoc_uart_phy_storage[22]
.sym 85276 basesoc_ctrl_bus_errors[9]
.sym 85279 $abc$38833$n3570_1
.sym 85280 basesoc_timer0_value_status[15]
.sym 85281 $abc$38833$n5059
.sym 85282 basesoc_uart_phy_storage[22]
.sym 85283 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 85285 $abc$38833$n3472
.sym 85286 $abc$38833$n3560_1
.sym 85287 $abc$38833$n3447_1
.sym 85289 basesoc_adr[2]
.sym 85296 $abc$38833$n3448_1
.sym 85298 $abc$38833$n2162
.sym 85301 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 85302 $abc$38833$n3468
.sym 85303 basesoc_adr[2]
.sym 85304 $abc$38833$n3468
.sym 85305 sys_rst
.sym 85306 $abc$38833$n6337
.sym 85307 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 85308 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 85309 $abc$38833$n3472
.sym 85311 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 85313 basesoc_adr[3]
.sym 85314 basesoc_dat_w[6]
.sym 85316 basesoc_adr[3]
.sym 85320 $abc$38833$n3447_1
.sym 85321 $abc$38833$n3449_1
.sym 85324 basesoc_we
.sym 85325 basesoc_ctrl_storage[17]
.sym 85327 basesoc_dat_w[7]
.sym 85331 $abc$38833$n3448_1
.sym 85332 basesoc_adr[2]
.sym 85336 basesoc_adr[3]
.sym 85337 basesoc_adr[2]
.sym 85338 $abc$38833$n3472
.sym 85341 basesoc_dat_w[6]
.sym 85347 basesoc_adr[3]
.sym 85348 basesoc_ctrl_storage[17]
.sym 85349 $abc$38833$n6337
.sym 85350 $abc$38833$n3468
.sym 85355 basesoc_adr[3]
.sym 85356 $abc$38833$n3447_1
.sym 85359 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 85360 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 85361 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 85362 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 85365 basesoc_dat_w[7]
.sym 85371 basesoc_we
.sym 85372 sys_rst
.sym 85373 $abc$38833$n3468
.sym 85374 $abc$38833$n3449_1
.sym 85375 $abc$38833$n2162
.sym 85376 por_clk
.sym 85377 sys_rst_$glb_sr
.sym 85378 $abc$38833$n70
.sym 85379 $abc$38833$n3554_1
.sym 85380 $abc$38833$n6098
.sym 85381 $abc$38833$n5043
.sym 85382 $abc$38833$n3556_1
.sym 85383 $abc$38833$n5058_1
.sym 85384 $abc$38833$n6334
.sym 85385 $abc$38833$n74
.sym 85391 $abc$38833$n3497
.sym 85392 $abc$38833$n2133
.sym 85393 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 85394 $abc$38833$n2162
.sym 85395 $abc$38833$n3551_1
.sym 85396 sys_rst
.sym 85397 $abc$38833$n2312
.sym 85399 $abc$38833$n3525
.sym 85400 $abc$38833$n2156
.sym 85401 basesoc_dat_w[2]
.sym 85402 basesoc_adr[4]
.sym 85403 $abc$38833$n3556_1
.sym 85404 $abc$38833$n4977
.sym 85405 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 85406 basesoc_timer0_reload_storage[6]
.sym 85407 $abc$38833$n3449_1
.sym 85408 basesoc_dat_w[6]
.sym 85409 basesoc_dat_w[3]
.sym 85410 basesoc_we
.sym 85411 $abc$38833$n6095
.sym 85412 $abc$38833$n3560_1
.sym 85413 $abc$38833$n3554_1
.sym 85419 $abc$38833$n3447_1
.sym 85420 $abc$38833$n3471
.sym 85422 $abc$38833$n6338_1
.sym 85423 $abc$38833$n4898_1
.sym 85424 basesoc_ctrl_storage[19]
.sym 85425 $abc$38833$n4904_1
.sym 85427 $abc$38833$n4905_1
.sym 85428 $abc$38833$n3471
.sym 85430 $abc$38833$n3449_1
.sym 85431 $abc$38833$n3570_1
.sym 85432 $abc$38833$n6089_1
.sym 85433 basesoc_ctrl_bus_errors[1]
.sym 85434 $abc$38833$n76
.sym 85435 $abc$38833$n5037
.sym 85436 $abc$38833$n4899_1
.sym 85437 $abc$38833$n3497
.sym 85438 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 85439 $abc$38833$n3525
.sym 85440 $abc$38833$n5058_1
.sym 85441 $abc$38833$n5059
.sym 85442 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 85443 $abc$38833$n5038_1
.sym 85444 $abc$38833$n6088_1
.sym 85445 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 85447 $abc$38833$n5062_1
.sym 85448 $abc$38833$n3468
.sym 85450 basesoc_ctrl_storage[27]
.sym 85452 $abc$38833$n3471
.sym 85453 $abc$38833$n3570_1
.sym 85454 $abc$38833$n76
.sym 85455 basesoc_ctrl_bus_errors[1]
.sym 85458 basesoc_ctrl_storage[19]
.sym 85459 basesoc_ctrl_storage[27]
.sym 85460 $abc$38833$n3471
.sym 85461 $abc$38833$n3468
.sym 85464 $abc$38833$n5059
.sym 85465 $abc$38833$n5062_1
.sym 85466 $abc$38833$n3449_1
.sym 85467 $abc$38833$n5058_1
.sym 85470 $abc$38833$n5038_1
.sym 85471 $abc$38833$n5037
.sym 85472 $abc$38833$n6338_1
.sym 85473 $abc$38833$n3449_1
.sym 85476 $abc$38833$n3497
.sym 85478 $abc$38833$n4904_1
.sym 85479 $abc$38833$n4905_1
.sym 85482 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 85483 $abc$38833$n6088_1
.sym 85484 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 85485 $abc$38833$n6089_1
.sym 85488 $abc$38833$n3525
.sym 85490 $abc$38833$n3447_1
.sym 85491 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 85494 $abc$38833$n4899_1
.sym 85495 $abc$38833$n3497
.sym 85497 $abc$38833$n4898_1
.sym 85499 por_clk
.sym 85500 sys_rst_$glb_sr
.sym 85501 basesoc_timer0_value[4]
.sym 85502 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 85503 basesoc_timer0_value[23]
.sym 85504 $abc$38833$n4997
.sym 85505 basesoc_timer0_value[5]
.sym 85506 $abc$38833$n5116_1
.sym 85507 $abc$38833$n5015
.sym 85508 basesoc_timer0_value[8]
.sym 85513 $abc$38833$n3563_1
.sym 85515 $abc$38833$n3550_1
.sym 85516 $abc$38833$n3449_1
.sym 85518 $abc$38833$n2314
.sym 85519 $abc$38833$n3449_1
.sym 85521 $abc$38833$n3591_1
.sym 85522 $abc$38833$n3465
.sym 85525 $abc$38833$n5691
.sym 85526 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 85527 $abc$38833$n62
.sym 85529 basesoc_timer0_reload_storage[2]
.sym 85530 basesoc_timer0_load_storage[17]
.sym 85531 $abc$38833$n2133
.sym 85532 basesoc_timer0_value[8]
.sym 85533 basesoc_dat_w[5]
.sym 85534 basesoc_adr[4]
.sym 85535 basesoc_timer0_load_storage[10]
.sym 85536 basesoc_dat_w[6]
.sym 85542 $abc$38833$n6324_1
.sym 85544 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 85546 $abc$38833$n6313
.sym 85549 basesoc_adr[0]
.sym 85550 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 85552 $abc$38833$n3525
.sym 85555 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 85556 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 85557 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 85558 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 85559 $abc$38833$n3551_1
.sym 85560 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 85563 $abc$38833$n4972_1
.sym 85564 $abc$38833$n4977
.sym 85565 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 85566 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 85567 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 85569 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 85570 $abc$38833$n3447_1
.sym 85571 $abc$38833$n4925_1
.sym 85576 $abc$38833$n3447_1
.sym 85577 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 85578 $abc$38833$n3525
.sym 85581 $abc$38833$n3525
.sym 85582 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 85583 $abc$38833$n3447_1
.sym 85588 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 85589 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 85590 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 85593 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 85594 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 85595 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 85596 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 85599 $abc$38833$n4925_1
.sym 85600 $abc$38833$n3525
.sym 85601 $abc$38833$n6313
.sym 85602 basesoc_adr[0]
.sym 85605 $abc$38833$n3525
.sym 85607 $abc$38833$n3447_1
.sym 85608 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 85611 $abc$38833$n4977
.sym 85612 $abc$38833$n4972_1
.sym 85613 $abc$38833$n6324_1
.sym 85614 $abc$38833$n3551_1
.sym 85617 $abc$38833$n3447_1
.sym 85618 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 85619 $abc$38833$n3525
.sym 85622 por_clk
.sym 85623 sys_rst_$glb_sr
.sym 85624 $abc$38833$n4954_1
.sym 85625 basesoc_timer0_value_status[30]
.sym 85626 $abc$38833$n5003
.sym 85627 $abc$38833$n4963
.sym 85628 basesoc_timer0_value_status[2]
.sym 85629 $abc$38833$n5005
.sym 85630 $abc$38833$n5122_1
.sym 85631 basesoc_timer0_value_status[8]
.sym 85633 basesoc_dat_w[5]
.sym 85636 $abc$38833$n4947
.sym 85637 basesoc_timer0_value_status[23]
.sym 85638 $abc$38833$n5688
.sym 85641 basesoc_timer0_value_status[5]
.sym 85643 basesoc_timer0_value[4]
.sym 85644 $abc$38833$n6100_1
.sym 85645 basesoc_adr[0]
.sym 85647 $abc$38833$n5114_1
.sym 85648 basesoc_uart_phy_storage[14]
.sym 85649 $abc$38833$n3469
.sym 85650 $abc$38833$n4997
.sym 85651 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 85652 $abc$38833$n3566_1
.sym 85653 $abc$38833$n3446_1
.sym 85654 $abc$38833$n4941_1
.sym 85656 basesoc_ctrl_storage[15]
.sym 85657 $abc$38833$n6333_1
.sym 85658 basesoc_uart_phy_storage[12]
.sym 85659 basesoc_dat_w[7]
.sym 85665 basesoc_timer0_load_storage[13]
.sym 85666 $abc$38833$n3552_1
.sym 85668 $abc$38833$n5118
.sym 85670 basesoc_timer0_load_storage[2]
.sym 85671 basesoc_timer0_eventmanager_status_w
.sym 85674 $abc$38833$n5673
.sym 85677 $abc$38833$n5112_1
.sym 85678 basesoc_timer0_reload_storage[6]
.sym 85679 $abc$38833$n5110_1
.sym 85681 $abc$38833$n5132
.sym 85683 $abc$38833$n3554_1
.sym 85684 $abc$38833$n3560_1
.sym 85688 basesoc_timer0_en_storage
.sym 85689 basesoc_timer0_reload_storage[2]
.sym 85690 basesoc_timer0_load_storage[6]
.sym 85691 basesoc_timer0_load_storage[3]
.sym 85692 $abc$38833$n4963
.sym 85693 $abc$38833$n5685
.sym 85695 basesoc_timer0_load_storage[10]
.sym 85696 basesoc_timer0_en_storage
.sym 85698 basesoc_timer0_load_storage[6]
.sym 85699 $abc$38833$n5118
.sym 85700 basesoc_timer0_en_storage
.sym 85704 $abc$38833$n3560_1
.sym 85705 basesoc_timer0_reload_storage[6]
.sym 85706 $abc$38833$n3552_1
.sym 85707 basesoc_timer0_load_storage[6]
.sym 85711 $abc$38833$n5110_1
.sym 85712 basesoc_timer0_en_storage
.sym 85713 basesoc_timer0_load_storage[2]
.sym 85716 $abc$38833$n5685
.sym 85717 basesoc_timer0_reload_storage[6]
.sym 85719 basesoc_timer0_eventmanager_status_w
.sym 85722 $abc$38833$n3554_1
.sym 85723 basesoc_timer0_load_storage[10]
.sym 85724 $abc$38833$n4963
.sym 85728 basesoc_timer0_en_storage
.sym 85729 basesoc_timer0_load_storage[13]
.sym 85731 $abc$38833$n5132
.sym 85734 $abc$38833$n5673
.sym 85735 basesoc_timer0_reload_storage[2]
.sym 85736 basesoc_timer0_eventmanager_status_w
.sym 85740 basesoc_timer0_load_storage[3]
.sym 85741 basesoc_timer0_en_storage
.sym 85742 $abc$38833$n5112_1
.sym 85745 por_clk
.sym 85746 sys_rst_$glb_sr
.sym 85747 $abc$38833$n5132
.sym 85748 $abc$38833$n5140_1
.sym 85749 $abc$38833$n4952_1
.sym 85750 basesoc_uart_phy_storage[12]
.sym 85751 basesoc_uart_phy_storage[15]
.sym 85752 $abc$38833$n5126
.sym 85753 basesoc_uart_phy_storage[14]
.sym 85754 $abc$38833$n6331
.sym 85759 basesoc_timer0_value[6]
.sym 85760 $abc$38833$n5673
.sym 85761 basesoc_timer0_value[13]
.sym 85762 $abc$38833$n2322
.sym 85763 $abc$38833$n2322
.sym 85764 $abc$38833$n4947
.sym 85765 basesoc_timer0_value[2]
.sym 85766 basesoc_timer0_reload_storage[18]
.sym 85767 basesoc_timer0_value[10]
.sym 85768 $abc$38833$n2322
.sym 85770 basesoc_timer0_value[0]
.sym 85772 basesoc_timer0_value_status[1]
.sym 85774 basesoc_uart_phy_storage[22]
.sym 85776 $abc$38833$n4945
.sym 85778 basesoc_timer0_value[13]
.sym 85779 basesoc_timer0_value[17]
.sym 85781 basesoc_adr[2]
.sym 85782 $abc$38833$n140
.sym 85789 $abc$38833$n4968_1
.sym 85790 $abc$38833$n3551_1
.sym 85792 $abc$38833$n4962_1
.sym 85793 $abc$38833$n4955
.sym 85794 $abc$38833$n6330_1
.sym 85795 basesoc_timer0_reload_storage[29]
.sym 85796 $abc$38833$n6321_1
.sym 85797 $abc$38833$n3563_1
.sym 85798 $abc$38833$n3551_1
.sym 85800 basesoc_timer0_load_storage[17]
.sym 85801 basesoc_adr[4]
.sym 85802 $abc$38833$n4993
.sym 85804 basesoc_timer0_en_storage
.sym 85805 $abc$38833$n3552_1
.sym 85806 $abc$38833$n4952_1
.sym 85807 basesoc_timer0_load_storage[10]
.sym 85808 $abc$38833$n3556_1
.sym 85809 $abc$38833$n5126
.sym 85810 $abc$38833$n3463
.sym 85811 $abc$38833$n6331
.sym 85812 basesoc_timer0_reload_storage[10]
.sym 85813 $abc$38833$n5140_1
.sym 85814 basesoc_timer0_load_storage[2]
.sym 85817 $abc$38833$n4969
.sym 85818 $abc$38833$n6329_1
.sym 85819 basesoc_timer0_load_storage[18]
.sym 85821 basesoc_timer0_en_storage
.sym 85822 basesoc_timer0_load_storage[17]
.sym 85823 $abc$38833$n5140_1
.sym 85827 basesoc_timer0_reload_storage[10]
.sym 85828 $abc$38833$n4969
.sym 85830 $abc$38833$n3563_1
.sym 85833 basesoc_timer0_en_storage
.sym 85834 basesoc_timer0_load_storage[10]
.sym 85836 $abc$38833$n5126
.sym 85839 $abc$38833$n4968_1
.sym 85840 $abc$38833$n4962_1
.sym 85841 $abc$38833$n6321_1
.sym 85842 $abc$38833$n3551_1
.sym 85845 $abc$38833$n3551_1
.sym 85846 $abc$38833$n6331
.sym 85847 $abc$38833$n6330_1
.sym 85848 $abc$38833$n4993
.sym 85851 $abc$38833$n3552_1
.sym 85852 $abc$38833$n3556_1
.sym 85853 basesoc_timer0_load_storage[2]
.sym 85854 basesoc_timer0_load_storage[18]
.sym 85857 $abc$38833$n3463
.sym 85858 basesoc_timer0_reload_storage[29]
.sym 85859 basesoc_adr[4]
.sym 85860 $abc$38833$n6329_1
.sym 85863 $abc$38833$n3551_1
.sym 85865 $abc$38833$n4955
.sym 85866 $abc$38833$n4952_1
.sym 85868 por_clk
.sym 85869 sys_rst_$glb_sr
.sym 85870 $abc$38833$n4981
.sym 85871 $abc$38833$n4941_1
.sym 85872 $abc$38833$n4959
.sym 85873 basesoc_timer0_reload_storage[13]
.sym 85874 $abc$38833$n6333_1
.sym 85875 $abc$38833$n4979
.sym 85876 $abc$38833$n4982_1
.sym 85877 $abc$38833$n4953
.sym 85882 basesoc_adr[3]
.sym 85883 $abc$38833$n5697
.sym 85884 basesoc_dat_w[4]
.sym 85888 basesoc_timer0_value[10]
.sym 85889 basesoc_dat_w[2]
.sym 85890 basesoc_dat_w[4]
.sym 85891 $abc$38833$n5706
.sym 85893 basesoc_timer0_reload_storage[17]
.sym 85894 basesoc_timer0_eventmanager_status_w
.sym 85895 $abc$38833$n4977
.sym 85896 basesoc_dat_w[6]
.sym 85900 basesoc_timer0_load_storage[2]
.sym 85901 $abc$38833$n2322
.sym 85902 basesoc_dat_w[3]
.sym 85903 $abc$38833$n3556_1
.sym 85905 $abc$38833$n4941_1
.sym 85911 $abc$38833$n4956_1
.sym 85912 $abc$38833$n3558_1
.sym 85913 $abc$38833$n4995
.sym 85914 $abc$38833$n6091
.sym 85916 $abc$38833$n6083
.sym 85918 $abc$38833$n6082
.sym 85919 $abc$38833$n3469
.sym 85920 por_rst
.sym 85922 basesoc_timer0_value_status[21]
.sym 85925 $abc$38833$n4994_1
.sym 85926 basesoc_timer0_value_status[9]
.sym 85927 sys_rst
.sym 85928 $abc$38833$n4941_1
.sym 85929 $abc$38833$n4940_1
.sym 85931 basesoc_timer0_load_storage[29]
.sym 85933 $abc$38833$n3497
.sym 85934 basesoc_we
.sym 85936 basesoc_adr[3]
.sym 85937 $abc$38833$n4959
.sym 85938 $abc$38833$n2380
.sym 85940 basesoc_adr[4]
.sym 85941 basesoc_adr[2]
.sym 85944 basesoc_adr[4]
.sym 85945 basesoc_adr[2]
.sym 85946 basesoc_adr[3]
.sym 85947 $abc$38833$n3469
.sym 85950 $abc$38833$n3469
.sym 85951 $abc$38833$n3497
.sym 85952 basesoc_we
.sym 85953 sys_rst
.sym 85956 basesoc_timer0_value_status[21]
.sym 85958 $abc$38833$n4940_1
.sym 85963 por_rst
.sym 85964 $abc$38833$n6091
.sym 85968 por_rst
.sym 85971 $abc$38833$n6082
.sym 85974 $abc$38833$n4941_1
.sym 85975 $abc$38833$n4956_1
.sym 85976 $abc$38833$n4959
.sym 85977 basesoc_timer0_value_status[9]
.sym 85980 $abc$38833$n4995
.sym 85981 $abc$38833$n3558_1
.sym 85982 basesoc_timer0_load_storage[29]
.sym 85983 $abc$38833$n4994_1
.sym 85986 $abc$38833$n6083
.sym 85987 por_rst
.sym 85990 $abc$38833$n2380
.sym 85991 por_clk
.sym 85993 $abc$38833$n3579_1
.sym 85994 basesoc_timer0_value[25]
.sym 85995 basesoc_timer0_value[24]
.sym 85996 $abc$38833$n3578_1
.sym 85997 $abc$38833$n3577_1
.sym 85998 basesoc_timer0_value[29]
.sym 85999 $abc$38833$n3575_1
.sym 86000 $abc$38833$n3576_1
.sym 86006 basesoc_timer0_value[26]
.sym 86007 $PACKER_VCC_NET
.sym 86009 $abc$38833$n4940_1
.sym 86012 $PACKER_VCC_NET
.sym 86013 basesoc_timer0_reload_storage[4]
.sym 86015 basesoc_dat_w[5]
.sym 86018 basesoc_dat_w[5]
.sym 86019 $abc$38833$n62
.sym 86020 basesoc_timer0_load_storage[18]
.sym 86022 basesoc_adr[3]
.sym 86024 basesoc_dat_w[6]
.sym 86025 basesoc_adr[3]
.sym 86026 basesoc_adr[4]
.sym 86027 basesoc_adr[4]
.sym 86028 $abc$38833$n2133
.sym 86034 $abc$38833$n4945
.sym 86040 basesoc_timer0_value[20]
.sym 86042 basesoc_timer0_value_status[13]
.sym 86043 $abc$38833$n4941_1
.sym 86045 basesoc_timer0_value[3]
.sym 86046 basesoc_timer0_value_status[29]
.sym 86048 basesoc_timer0_value[13]
.sym 86051 basesoc_adr[4]
.sym 86052 basesoc_timer0_value[24]
.sym 86060 $abc$38833$n3446_1
.sym 86061 $abc$38833$n2322
.sym 86063 basesoc_timer0_value[29]
.sym 86064 basesoc_timer0_value[21]
.sym 86068 basesoc_timer0_value[13]
.sym 86073 basesoc_adr[4]
.sym 86075 $abc$38833$n3446_1
.sym 86079 basesoc_timer0_value[24]
.sym 86085 basesoc_timer0_value[21]
.sym 86093 basesoc_timer0_value[29]
.sym 86098 basesoc_timer0_value[3]
.sym 86103 $abc$38833$n4945
.sym 86104 basesoc_timer0_value_status[29]
.sym 86105 $abc$38833$n4941_1
.sym 86106 basesoc_timer0_value_status[13]
.sym 86110 basesoc_timer0_value[20]
.sym 86113 $abc$38833$n2322
.sym 86114 por_clk
.sym 86115 sys_rst_$glb_sr
.sym 86116 $abc$38833$n4977
.sym 86117 basesoc_timer0_value[27]
.sym 86118 $abc$38833$n4978_1
.sym 86119 $abc$38833$n5009
.sym 86120 basesoc_timer0_value[31]
.sym 86121 $abc$38833$n5148
.sym 86122 basesoc_timer0_value[21]
.sym 86123 $abc$38833$n4999
.sym 86131 $abc$38833$n3578_1
.sym 86136 $abc$38833$n5162
.sym 86137 basesoc_timer0_value[25]
.sym 86142 basesoc_timer0_load_storage[31]
.sym 86144 basesoc_timer0_value[26]
.sym 86146 $abc$38833$n3446_1
.sym 86151 basesoc_dat_w[7]
.sym 86158 basesoc_dat_w[4]
.sym 86162 basesoc_ctrl_reset_reset_r
.sym 86165 basesoc_dat_w[2]
.sym 86166 $abc$38833$n3558_1
.sym 86173 $abc$38833$n3556_1
.sym 86174 basesoc_dat_w[3]
.sym 86175 $abc$38833$n2308
.sym 86178 basesoc_dat_w[5]
.sym 86181 sys_rst
.sym 86184 basesoc_dat_w[6]
.sym 86185 $abc$38833$n3550_1
.sym 86191 basesoc_dat_w[5]
.sym 86196 $abc$38833$n3550_1
.sym 86197 $abc$38833$n3556_1
.sym 86198 sys_rst
.sym 86202 $abc$38833$n3558_1
.sym 86203 $abc$38833$n3550_1
.sym 86205 sys_rst
.sym 86210 basesoc_ctrl_reset_reset_r
.sym 86215 basesoc_dat_w[4]
.sym 86222 basesoc_dat_w[3]
.sym 86226 basesoc_dat_w[6]
.sym 86234 basesoc_dat_w[2]
.sym 86236 $abc$38833$n2308
.sym 86237 por_clk
.sym 86238 sys_rst_$glb_sr
.sym 86239 basesoc_timer0_load_storage[30]
.sym 86240 basesoc_timer0_load_storage[25]
.sym 86241 basesoc_timer0_load_storage[27]
.sym 86243 basesoc_timer0_load_storage[24]
.sym 86246 basesoc_timer0_load_storage[31]
.sym 86253 basesoc_timer0_load_storage[19]
.sym 86255 basesoc_timer0_value_status[6]
.sym 86256 $abc$38833$n5730
.sym 86257 $abc$38833$n4947
.sym 86259 basesoc_timer0_value[20]
.sym 86260 basesoc_timer0_value[27]
.sym 86261 basesoc_timer0_load_storage[20]
.sym 86298 $abc$38833$n2133
.sym 86304 basesoc_dat_w[3]
.sym 86314 basesoc_dat_w[3]
.sym 86359 $abc$38833$n2133
.sym 86360 por_clk
.sym 86361 sys_rst_$glb_sr
.sym 86390 basesoc_dat_w[3]
.sym 86585 $abc$38833$n6129_1
.sym 86586 $abc$38833$n6144_1
.sym 86587 $abc$38833$n6138_1
.sym 86588 $abc$38833$n6132_1
.sym 86589 $abc$38833$n6126_1
.sym 86590 $abc$38833$n6111_1
.sym 86591 $abc$38833$n6146_1
.sym 86592 $abc$38833$n6108_1
.sym 86595 array_muxed1[3]
.sym 86617 array_muxed0[3]
.sym 86618 spram_dataout10[10]
.sym 86619 array_muxed0[9]
.sym 86620 array_muxed0[13]
.sym 86639 array_muxed1[6]
.sym 86642 $abc$38833$n5298
.sym 86646 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86647 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86649 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86650 $abc$38833$n5080_1
.sym 86653 array_muxed1[3]
.sym 86655 $abc$38833$n4883
.sym 86656 $abc$38833$n4883
.sym 86657 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86660 $abc$38833$n5298
.sym 86661 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86662 $abc$38833$n4883
.sym 86663 $abc$38833$n5080_1
.sym 86666 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86667 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86668 $abc$38833$n5080_1
.sym 86669 $abc$38833$n4883
.sym 86673 array_muxed1[3]
.sym 86674 $abc$38833$n4883
.sym 86678 $abc$38833$n4883
.sym 86680 array_muxed1[3]
.sym 86684 $abc$38833$n4883
.sym 86685 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86686 $abc$38833$n5298
.sym 86687 $abc$38833$n5080_1
.sym 86690 array_muxed1[6]
.sym 86693 $abc$38833$n4883
.sym 86696 $abc$38833$n4883
.sym 86697 array_muxed1[6]
.sym 86702 $abc$38833$n5080_1
.sym 86703 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86704 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86705 $abc$38833$n4883
.sym 86711 spiflash_miso
.sym 86713 spram_datain10[7]
.sym 86714 spram_datain00[5]
.sym 86715 spram_datain10[1]
.sym 86716 spram_datain00[1]
.sym 86717 spram_datain10[0]
.sym 86718 spram_datain00[7]
.sym 86719 spram_datain00[0]
.sym 86720 spram_datain10[5]
.sym 86725 $abc$38833$n6117_1
.sym 86726 $abc$38833$n6146_1
.sym 86727 spram_datain00[6]
.sym 86728 spram_dataout00[7]
.sym 86730 spram_dataout00[3]
.sym 86731 spram_datain00[3]
.sym 86732 $abc$38833$n6129_1
.sym 86735 $abc$38833$n6114_1
.sym 86736 $abc$38833$n6138_1
.sym 86738 spram_wren0
.sym 86741 spram_dataout00[8]
.sym 86742 spram_datain10[6]
.sym 86746 spram_dataout00[14]
.sym 86748 spram_dataout00[15]
.sym 86751 $abc$38833$n4883
.sym 86752 spram_datain10[13]
.sym 86754 $abc$38833$n6126_1
.sym 86755 spram_maskwren10[2]
.sym 86756 $abc$38833$n6111_1
.sym 86758 spiflash_miso
.sym 86761 $abc$38833$n6108_1
.sym 86763 array_muxed1[1]
.sym 86764 spram_dataout10[6]
.sym 86765 spram_dataout10[1]
.sym 86766 spram_dataout10[7]
.sym 86767 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 86769 spiflash_i
.sym 86776 spram_dataout10[14]
.sym 86777 spram_dataout10[8]
.sym 86778 array_muxed1[7]
.sym 86793 spiflash_i
.sym 86803 $abc$38833$n4883
.sym 86808 $abc$38833$n2355
.sym 86809 sys_rst
.sym 86815 spiflash_miso
.sym 86816 array_muxed1[13]
.sym 86829 array_muxed1[13]
.sym 86830 $abc$38833$n4883
.sym 86836 sys_rst
.sym 86838 spiflash_i
.sym 86853 array_muxed1[13]
.sym 86854 $abc$38833$n4883
.sym 86866 spiflash_miso
.sym 86869 $abc$38833$n2355
.sym 86870 por_clk
.sym 86871 sys_rst_$glb_sr
.sym 86874 spram_datain10[9]
.sym 86877 spram_datain00[9]
.sym 86883 $abc$38833$n3612_1
.sym 86890 array_muxed1[2]
.sym 86891 $abc$38833$n4883
.sym 86892 array_muxed1[8]
.sym 86893 array_muxed1[0]
.sym 86894 array_muxed0[13]
.sym 86898 $abc$38833$n6121_1
.sym 86899 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 86902 $abc$38833$n6123_1
.sym 86903 $abc$38833$n6130_1
.sym 86904 $abc$38833$n6120_1
.sym 86907 array_muxed1[5]
.sym 86933 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 86967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 86992 $abc$38833$n7876_$glb_ce
.sym 86993 por_clk
.sym 87004 array_muxed0[10]
.sym 87005 array_muxed0[10]
.sym 87007 $abc$38833$n4883
.sym 87011 array_muxed1[12]
.sym 87012 array_muxed0[11]
.sym 87015 spram_maskwren10[0]
.sym 87016 array_muxed0[3]
.sym 87017 spram_maskwren00[2]
.sym 87018 array_muxed1[11]
.sym 87019 array_muxed0[2]
.sym 87021 $abc$38833$n6118_1
.sym 87022 array_muxed0[10]
.sym 87023 array_muxed0[2]
.sym 87025 array_muxed0[10]
.sym 87030 VexRiscv._zz_319_
.sym 87040 $abc$38833$n6124_1
.sym 87044 $abc$38833$n6129_1
.sym 87049 $abc$38833$n147
.sym 87062 $abc$38833$n6123_1
.sym 87063 $abc$38833$n6130_1
.sym 87087 $abc$38833$n6123_1
.sym 87088 $abc$38833$n6124_1
.sym 87112 $abc$38833$n6130_1
.sym 87113 $abc$38833$n6129_1
.sym 87116 por_clk
.sym 87117 $abc$38833$n147
.sym 87119 $abc$38833$n3817
.sym 87120 $abc$38833$n3819
.sym 87121 $abc$38833$n3821
.sym 87122 $abc$38833$n3823
.sym 87123 $abc$38833$n3825
.sym 87124 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 87125 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 87128 array_muxed0[0]
.sym 87144 $abc$38833$n6126_1
.sym 87150 $abc$38833$n6108_1
.sym 87151 array_muxed1[1]
.sym 87152 array_muxed0[2]
.sym 87153 $abc$38833$n6111_1
.sym 87165 $abc$38833$n6117_1
.sym 87170 $abc$38833$n6121_1
.sym 87172 $abc$38833$n147
.sym 87176 $abc$38833$n6120_1
.sym 87181 $abc$38833$n6118_1
.sym 87211 $abc$38833$n6121_1
.sym 87212 $abc$38833$n6120_1
.sym 87216 $abc$38833$n6117_1
.sym 87218 $abc$38833$n6118_1
.sym 87239 por_clk
.sym 87240 $abc$38833$n147
.sym 87241 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 87242 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 87243 $abc$38833$n3745_1
.sym 87244 $abc$38833$n4300_1
.sym 87245 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 87246 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 87247 $abc$38833$n3744
.sym 87248 $abc$38833$n3815
.sym 87251 $abc$38833$n60
.sym 87252 $abc$38833$n6127_1
.sym 87271 spiflash_i
.sym 87274 array_muxed1[7]
.sym 87290 $abc$38833$n6109_1
.sym 87303 $abc$38833$n6112_1
.sym 87304 $abc$38833$n6126_1
.sym 87305 $abc$38833$n6127_1
.sym 87310 $abc$38833$n6108_1
.sym 87311 $abc$38833$n147
.sym 87313 $abc$38833$n6111_1
.sym 87316 $abc$38833$n6109_1
.sym 87318 $abc$38833$n6108_1
.sym 87345 $abc$38833$n6112_1
.sym 87348 $abc$38833$n6111_1
.sym 87359 $abc$38833$n6127_1
.sym 87360 $abc$38833$n6126_1
.sym 87362 por_clk
.sym 87363 $abc$38833$n147
.sym 87364 spiflash_cs_n
.sym 87369 $PACKER_GND_NET
.sym 87374 array_muxed1[3]
.sym 87376 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 87379 $abc$38833$n5562_1
.sym 87383 slave_sel_r[1]
.sym 87390 $abc$38833$n6121_1
.sym 87391 $PACKER_GND_NET
.sym 87394 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 87395 $abc$38833$n149
.sym 87397 VexRiscv._zz_236_[1]
.sym 87398 $abc$38833$n2447
.sym 87399 $abc$38833$n6130_1
.sym 87407 $abc$38833$n149
.sym 87427 VexRiscv._zz_286_[9]
.sym 87452 VexRiscv._zz_286_[9]
.sym 87484 $abc$38833$n149
.sym 87485 por_clk
.sym 87487 $abc$38833$n2452
.sym 87489 csrbankarray_csrbank2_bitbang_en0_w
.sym 87490 $abc$38833$n2447
.sym 87503 $abc$38833$n149
.sym 87511 basesoc_bus_wishbone_dat_r[3]
.sym 87512 basesoc_ctrl_reset_reset_r
.sym 87514 VexRiscv._zz_319_
.sym 87515 array_muxed0[2]
.sym 87516 slave_sel_r[1]
.sym 87517 $abc$38833$n6118_1
.sym 87521 array_muxed0[10]
.sym 87529 basesoc_bus_wishbone_dat_r[3]
.sym 87530 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 87537 spiflash_bus_dat_r[3]
.sym 87538 spiflash_bus_dat_r[0]
.sym 87549 slave_sel_r[0]
.sym 87553 slave_sel_r[1]
.sym 87557 slave_sel_r[0]
.sym 87558 basesoc_bus_wishbone_dat_r[0]
.sym 87575 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 87597 slave_sel_r[1]
.sym 87598 basesoc_bus_wishbone_dat_r[0]
.sym 87599 slave_sel_r[0]
.sym 87600 spiflash_bus_dat_r[0]
.sym 87603 slave_sel_r[0]
.sym 87604 slave_sel_r[1]
.sym 87605 basesoc_bus_wishbone_dat_r[3]
.sym 87606 spiflash_bus_dat_r[3]
.sym 87608 por_clk
.sym 87609 VexRiscv.reset_$glb_sr
.sym 87610 basesoc_ctrl_bus_errors[1]
.sym 87621 array_muxed0[2]
.sym 87625 $abc$38833$n3600_1
.sym 87634 csrbankarray_csrbank2_bitbang_en0_w
.sym 87635 array_muxed1[1]
.sym 87636 $abc$38833$n2447
.sym 87638 basesoc_ctrl_reset_reset_r
.sym 87641 VexRiscv._zz_47_[1]
.sym 87643 array_muxed0[2]
.sym 87644 basesoc_bus_wishbone_dat_r[0]
.sym 87645 $abc$38833$n2156
.sym 87669 $abc$38833$n2312
.sym 87672 spiflash_bus_dat_r[4]
.sym 87675 slave_sel_r[0]
.sym 87676 slave_sel_r[1]
.sym 87677 basesoc_dat_w[6]
.sym 87680 basesoc_bus_wishbone_dat_r[4]
.sym 87690 spiflash_bus_dat_r[4]
.sym 87691 slave_sel_r[1]
.sym 87692 slave_sel_r[0]
.sym 87693 basesoc_bus_wishbone_dat_r[4]
.sym 87702 basesoc_dat_w[6]
.sym 87730 $abc$38833$n2312
.sym 87731 por_clk
.sym 87732 sys_rst_$glb_sr
.sym 87733 basesoc_ctrl_reset_reset_r
.sym 87734 spiflash_clk
.sym 87736 spiflash_clk1
.sym 87737 $abc$38833$n2142
.sym 87739 spiflash_i
.sym 87744 $abc$38833$n2312
.sym 87751 basesoc_ctrl_bus_errors[0]
.sym 87759 array_muxed0[10]
.sym 87760 $abc$38833$n3474
.sym 87762 spiflash_i
.sym 87766 basesoc_bus_wishbone_dat_r[4]
.sym 87776 $abc$38833$n2127
.sym 87778 basesoc_vexriscv_ibus_adr[10]
.sym 87779 $abc$38833$n9
.sym 87780 basesoc_vexriscv_dbus_adr[10]
.sym 87786 basesoc_vexriscv_ibus_adr[2]
.sym 87787 basesoc_vexriscv_dbus_adr[2]
.sym 87795 grant
.sym 87820 grant
.sym 87821 basesoc_vexriscv_dbus_adr[2]
.sym 87822 basesoc_vexriscv_ibus_adr[2]
.sym 87838 basesoc_vexriscv_ibus_adr[10]
.sym 87839 grant
.sym 87840 basesoc_vexriscv_dbus_adr[10]
.sym 87849 $abc$38833$n9
.sym 87853 $abc$38833$n2127
.sym 87854 por_clk
.sym 87856 csrbankarray_csrbank2_bitbang0_w[1]
.sym 87857 spiflash_mosi
.sym 87858 $abc$38833$n2297
.sym 87860 csrbankarray_csrbank2_bitbang0_w[0]
.sym 87861 csrbankarray_csrbank2_bitbang0_w[2]
.sym 87866 $abc$38833$n86
.sym 87868 $abc$38833$n5955_1
.sym 87872 $abc$38833$n2127
.sym 87875 basesoc_ctrl_reset_reset_r
.sym 87878 array_muxed1[0]
.sym 87883 $abc$38833$n6130_1
.sym 87884 $abc$38833$n2142
.sym 87886 $abc$38833$n2447
.sym 87899 basesoc_dat_w[6]
.sym 87906 $abc$38833$n5
.sym 87910 $abc$38833$n9
.sym 87915 $abc$38833$n2156
.sym 87918 sys_rst
.sym 87949 $abc$38833$n9
.sym 87960 sys_rst
.sym 87963 basesoc_dat_w[6]
.sym 87973 $abc$38833$n5
.sym 87976 $abc$38833$n2156
.sym 87977 por_clk
.sym 87981 basesoc_timer0_reload_storage[26]
.sym 87982 basesoc_timer0_reload_storage[28]
.sym 87989 $abc$38833$n98
.sym 87990 VexRiscv._zz_193_[31]
.sym 87993 basesoc_dat_w[4]
.sym 87995 array_muxed0[11]
.sym 87998 spiflash_bus_dat_r[7]
.sym 88001 basesoc_dat_w[2]
.sym 88003 basesoc_bus_wishbone_dat_r[3]
.sym 88004 sys_rst
.sym 88006 $abc$38833$n114
.sym 88007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 88008 slave_sel_r[1]
.sym 88009 VexRiscv._zz_319_
.sym 88010 $abc$38833$n2342
.sym 88011 VexRiscv._zz_319_
.sym 88013 basesoc_bus_wishbone_dat_r[7]
.sym 88014 $abc$38833$n2318
.sym 88022 $abc$38833$n2160
.sym 88023 $abc$38833$n110
.sym 88024 slave_sel_r[1]
.sym 88025 $abc$38833$n106
.sym 88033 $abc$38833$n9
.sym 88034 $abc$38833$n108
.sym 88036 spiflash_bus_dat_r[7]
.sym 88039 basesoc_bus_wishbone_dat_r[7]
.sym 88040 $abc$38833$n11
.sym 88041 slave_sel_r[0]
.sym 88061 $abc$38833$n106
.sym 88068 $abc$38833$n108
.sym 88072 $abc$38833$n9
.sym 88083 $abc$38833$n110
.sym 88091 $abc$38833$n11
.sym 88095 slave_sel_r[0]
.sym 88096 slave_sel_r[1]
.sym 88097 basesoc_bus_wishbone_dat_r[7]
.sym 88098 spiflash_bus_dat_r[7]
.sym 88099 $abc$38833$n2160
.sym 88100 por_clk
.sym 88104 VexRiscv._zz_194_[3]
.sym 88105 $abc$38833$n4569
.sym 88106 $abc$38833$n4575
.sym 88107 VexRiscv._zz_194_[5]
.sym 88113 basesoc_timer0_load_storage[8]
.sym 88126 basesoc_timer0_reload_storage[26]
.sym 88127 $abc$38833$n5560_1
.sym 88128 array_muxed0[0]
.sym 88129 VexRiscv._zz_47_[1]
.sym 88130 basesoc_ctrl_reset_reset_r
.sym 88131 csrbankarray_csrbank2_bitbang0_w[2]
.sym 88133 $abc$38833$n2447
.sym 88134 array_muxed1[1]
.sym 88135 $abc$38833$n100
.sym 88136 basesoc_bus_wishbone_dat_r[0]
.sym 88137 $PACKER_VCC_NET
.sym 88143 $abc$38833$n5627
.sym 88144 $abc$38833$n5629
.sym 88148 $abc$38833$n106
.sym 88149 $abc$38833$n108
.sym 88153 $abc$38833$n112
.sym 88160 $abc$38833$n3349
.sym 88161 $PACKER_VCC_NET
.sym 88162 $abc$38833$n5613
.sym 88163 $abc$38833$n5623
.sym 88167 VexRiscv._zz_195_[32]
.sym 88168 $abc$38833$n5607
.sym 88170 $abc$38833$n110
.sym 88171 VexRiscv._zz_195_[4]
.sym 88172 VexRiscv._zz_194_[4]
.sym 88182 VexRiscv._zz_195_[4]
.sym 88184 VexRiscv._zz_195_[32]
.sym 88185 VexRiscv._zz_194_[4]
.sym 88189 $abc$38833$n3349
.sym 88190 $abc$38833$n5627
.sym 88194 $abc$38833$n3349
.sym 88195 $abc$38833$n5623
.sym 88200 $abc$38833$n108
.sym 88201 $abc$38833$n112
.sym 88202 $abc$38833$n110
.sym 88203 $abc$38833$n106
.sym 88206 $abc$38833$n3349
.sym 88209 $abc$38833$n5607
.sym 88213 $abc$38833$n3349
.sym 88215 $abc$38833$n5613
.sym 88218 $abc$38833$n5629
.sym 88220 $abc$38833$n3349
.sym 88222 $PACKER_VCC_NET
.sym 88223 por_clk
.sym 88225 $abc$38833$n5022_1
.sym 88226 $abc$38833$n2344
.sym 88227 VexRiscv._zz_194_[1]
.sym 88228 $abc$38833$n5021
.sym 88229 $abc$38833$n4566_1
.sym 88230 $abc$38833$n4563
.sym 88231 VexRiscv._zz_194_[2]
.sym 88232 $abc$38833$n3474
.sym 88235 basesoc_dat_w[1]
.sym 88236 basesoc_uart_phy_storage[5]
.sym 88247 $abc$38833$n5627
.sym 88249 VexRiscv._zz_194_[3]
.sym 88250 $abc$38833$n3469
.sym 88251 array_muxed0[10]
.sym 88252 basesoc_timer0_value[22]
.sym 88253 VexRiscv._zz_195_[32]
.sym 88254 VexRiscv._zz_194_[2]
.sym 88255 $abc$38833$n3472
.sym 88256 $abc$38833$n3474
.sym 88257 VexRiscv._zz_195_[4]
.sym 88258 basesoc_bus_wishbone_dat_r[4]
.sym 88259 basesoc_timer0_value_status[22]
.sym 88260 $abc$38833$n4570_1
.sym 88267 VexRiscv._zz_47_[0]
.sym 88269 basesoc_ctrl_reset_reset_r
.sym 88271 $abc$38833$n5605_1
.sym 88272 $abc$38833$n5560_1
.sym 88273 basesoc_dat_w[2]
.sym 88275 $abc$38833$n3634_1
.sym 88277 VexRiscv._zz_47_[0]
.sym 88279 VexRiscv._zz_195_[32]
.sym 88281 VexRiscv._zz_195_[0]
.sym 88282 $abc$38833$n7471
.sym 88285 VexRiscv._zz_193_[31]
.sym 88289 VexRiscv._zz_47_[1]
.sym 88290 $abc$38833$n6364
.sym 88292 VexRiscv._zz_194_[1]
.sym 88293 $abc$38833$n2306
.sym 88296 VexRiscv._zz_195_[1]
.sym 88297 $PACKER_VCC_NET
.sym 88299 VexRiscv._zz_195_[32]
.sym 88300 VexRiscv._zz_195_[1]
.sym 88302 VexRiscv._zz_194_[1]
.sym 88305 VexRiscv._zz_193_[31]
.sym 88306 VexRiscv._zz_195_[0]
.sym 88308 VexRiscv._zz_195_[32]
.sym 88312 basesoc_ctrl_reset_reset_r
.sym 88317 basesoc_dat_w[2]
.sym 88323 $abc$38833$n5560_1
.sym 88324 $abc$38833$n6364
.sym 88325 $abc$38833$n3634_1
.sym 88326 $abc$38833$n5605_1
.sym 88329 VexRiscv._zz_47_[1]
.sym 88330 VexRiscv._zz_47_[0]
.sym 88336 VexRiscv._zz_47_[0]
.sym 88338 VexRiscv._zz_47_[1]
.sym 88341 VexRiscv._zz_193_[31]
.sym 88342 $PACKER_VCC_NET
.sym 88344 $abc$38833$n7471
.sym 88345 $abc$38833$n2306
.sym 88346 por_clk
.sym 88347 sys_rst_$glb_sr
.sym 88348 $abc$38833$n3482
.sym 88349 basesoc_timer0_load_storage[14]
.sym 88350 $abc$38833$n3481
.sym 88351 basesoc_timer0_load_storage[12]
.sym 88352 $abc$38833$n3484
.sym 88353 $abc$38833$n3480
.sym 88354 basesoc_timer0_load_storage[11]
.sym 88355 $abc$38833$n3483
.sym 88356 $abc$38833$n6365_1
.sym 88364 basesoc_ctrl_bus_errors[5]
.sym 88371 VexRiscv._zz_194_[1]
.sym 88372 $abc$38833$n3475
.sym 88373 basesoc_timer0_load_storage[8]
.sym 88374 $abc$38833$n147
.sym 88375 $abc$38833$n3564_1
.sym 88376 VexRiscv._zz_311_
.sym 88377 VexRiscv._zz_194_[3]
.sym 88378 $abc$38833$n3471
.sym 88379 $abc$38833$n2306
.sym 88380 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 88381 $abc$38833$n5560_1
.sym 88382 $abc$38833$n2306
.sym 88383 basesoc_timer0_load_storage[14]
.sym 88389 spiflash_bus_dat_r[6]
.sym 88394 $abc$38833$n5562_1
.sym 88395 basesoc_vexriscv_dbus_adr[0]
.sym 88397 slave_sel_r[0]
.sym 88399 VexRiscv._zz_129_[3]
.sym 88400 spiflash_bus_dat_r[5]
.sym 88403 basesoc_bus_wishbone_dat_r[6]
.sym 88405 slave_sel_r[0]
.sym 88406 VexRiscv._zz_129_[1]
.sym 88407 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88409 basesoc_bus_wishbone_dat_r[5]
.sym 88410 slave_sel_r[1]
.sym 88413 grant
.sym 88418 basesoc_vexriscv_ibus_adr[0]
.sym 88429 basesoc_vexriscv_dbus_adr[0]
.sym 88430 grant
.sym 88431 basesoc_vexriscv_ibus_adr[0]
.sym 88434 slave_sel_r[0]
.sym 88435 slave_sel_r[1]
.sym 88436 spiflash_bus_dat_r[6]
.sym 88437 basesoc_bus_wishbone_dat_r[6]
.sym 88440 VexRiscv._zz_129_[3]
.sym 88447 VexRiscv._zz_129_[1]
.sym 88454 $abc$38833$n5562_1
.sym 88455 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88460 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88464 slave_sel_r[1]
.sym 88465 basesoc_bus_wishbone_dat_r[5]
.sym 88466 slave_sel_r[0]
.sym 88467 spiflash_bus_dat_r[5]
.sym 88468 $abc$38833$n7876_$glb_ce
.sym 88469 por_clk
.sym 88471 $abc$38833$n5044_1
.sym 88472 $abc$38833$n3477
.sym 88473 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 88474 $abc$38833$n2146
.sym 88475 $abc$38833$n5066_1
.sym 88476 $abc$38833$n3476
.sym 88477 $abc$38833$n3475
.sym 88478 $abc$38833$n2342
.sym 88481 basesoc_dat_w[3]
.sym 88483 slave_sel_r[0]
.sym 88485 VexRiscv._zz_129_[3]
.sym 88489 basesoc_dat_w[4]
.sym 88491 basesoc_bus_wishbone_dat_r[6]
.sym 88492 basesoc_dat_w[6]
.sym 88495 $abc$38833$n3634_1
.sym 88496 slave_sel_r[1]
.sym 88497 basesoc_dat_w[3]
.sym 88498 array_muxed1[3]
.sym 88499 basesoc_bus_wishbone_dat_r[3]
.sym 88500 basesoc_uart_phy_storage[5]
.sym 88502 $abc$38833$n2342
.sym 88503 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 88504 $abc$38833$n5044_1
.sym 88505 sys_rst
.sym 88506 $abc$38833$n2318
.sym 88513 $abc$38833$n3634_1
.sym 88516 basesoc_ctrl_bus_errors[22]
.sym 88518 $abc$38833$n6372
.sym 88522 $abc$38833$n5562_1
.sym 88524 $abc$38833$n5560_1
.sym 88525 $abc$38833$n5737
.sym 88527 basesoc_ctrl_bus_errors[15]
.sym 88530 $abc$38833$n9
.sym 88534 $abc$38833$n68
.sym 88535 $abc$38833$n3564_1
.sym 88536 $abc$38833$n3561_1
.sym 88538 $abc$38833$n3465
.sym 88539 $abc$38833$n2129
.sym 88542 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 88545 $abc$38833$n5737
.sym 88546 $abc$38833$n3634_1
.sym 88547 $abc$38833$n6372
.sym 88548 $abc$38833$n5560_1
.sym 88559 basesoc_ctrl_bus_errors[15]
.sym 88560 $abc$38833$n3561_1
.sym 88563 $abc$38833$n3465
.sym 88564 basesoc_ctrl_bus_errors[22]
.sym 88565 $abc$38833$n3564_1
.sym 88566 $abc$38833$n68
.sym 88575 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 88577 $abc$38833$n5562_1
.sym 88583 $abc$38833$n9
.sym 88591 $abc$38833$n2129
.sym 88592 por_clk
.sym 88594 $abc$38833$n3478
.sym 88595 $abc$38833$n5061
.sym 88596 $abc$38833$n5065
.sym 88597 $abc$38833$n6336_1
.sym 88598 $abc$38833$n5029
.sym 88599 basesoc_ctrl_storage[24]
.sym 88600 $abc$38833$n5060_1
.sym 88601 $abc$38833$n3479
.sym 88604 $abc$38833$n3560_1
.sym 88605 $abc$38833$n3448_1
.sym 88606 basesoc_we
.sym 88613 $abc$38833$n3448_1
.sym 88618 basesoc_timer0_reload_storage[26]
.sym 88619 $abc$38833$n5074_1
.sym 88620 array_muxed0[0]
.sym 88621 $abc$38833$n2447
.sym 88622 $abc$38833$n3561_1
.sym 88623 csrbankarray_csrbank2_bitbang0_w[2]
.sym 88624 $abc$38833$n3465
.sym 88626 basesoc_bus_wishbone_dat_r[5]
.sym 88627 basesoc_ctrl_reset_reset_r
.sym 88628 basesoc_bus_wishbone_dat_r[0]
.sym 88629 $PACKER_VCC_NET
.sym 88636 basesoc_dat_w[3]
.sym 88637 basesoc_ctrl_bus_errors[3]
.sym 88639 $abc$38833$n5066_1
.sym 88640 $abc$38833$n5028_1
.sym 88641 $abc$38833$n56
.sym 88644 basesoc_ctrl_bus_errors[0]
.sym 88645 $abc$38833$n3570_1
.sym 88647 basesoc_ctrl_bus_errors[16]
.sym 88648 basesoc_ctrl_bus_errors[2]
.sym 88650 $abc$38833$n58
.sym 88652 $abc$38833$n60
.sym 88655 $abc$38833$n5029
.sym 88656 basesoc_dat_w[5]
.sym 88657 $abc$38833$n3564_1
.sym 88658 $abc$38833$n3463
.sym 88660 $abc$38833$n5061
.sym 88661 $abc$38833$n5065
.sym 88662 $abc$38833$n2156
.sym 88664 basesoc_ctrl_storage[0]
.sym 88665 $abc$38833$n5060_1
.sym 88666 $abc$38833$n3463
.sym 88671 basesoc_dat_w[5]
.sym 88674 $abc$38833$n60
.sym 88675 $abc$38833$n5066_1
.sym 88676 $abc$38833$n5065
.sym 88677 $abc$38833$n3463
.sym 88681 basesoc_dat_w[3]
.sym 88686 $abc$38833$n3463
.sym 88687 $abc$38833$n58
.sym 88688 $abc$38833$n3570_1
.sym 88689 basesoc_ctrl_bus_errors[3]
.sym 88692 $abc$38833$n56
.sym 88693 $abc$38833$n5060_1
.sym 88694 $abc$38833$n5061
.sym 88695 $abc$38833$n3463
.sym 88698 basesoc_ctrl_bus_errors[16]
.sym 88699 $abc$38833$n3564_1
.sym 88700 $abc$38833$n3570_1
.sym 88701 basesoc_ctrl_bus_errors[0]
.sym 88704 $abc$38833$n5029
.sym 88705 $abc$38833$n3463
.sym 88706 basesoc_ctrl_storage[0]
.sym 88707 $abc$38833$n5028_1
.sym 88710 $abc$38833$n3570_1
.sym 88711 basesoc_ctrl_bus_errors[2]
.sym 88714 $abc$38833$n2156
.sym 88715 por_clk
.sym 88716 sys_rst_$glb_sr
.sym 88717 $abc$38833$n5049
.sym 88718 $abc$38833$n5056_1
.sym 88719 $abc$38833$n5046_1
.sym 88720 $abc$38833$n5047
.sym 88721 $abc$38833$n5055
.sym 88722 csrbankarray_csrbank2_bitbang0_w[3]
.sym 88723 $abc$38833$n5042_1
.sym 88724 $abc$38833$n5052_1
.sym 88730 basesoc_uart_phy_rx_reg[2]
.sym 88733 $abc$38833$n3570_1
.sym 88740 $abc$38833$n3570_1
.sym 88741 VexRiscv._zz_194_[3]
.sym 88742 $abc$38833$n3449_1
.sym 88743 array_muxed0[10]
.sym 88744 array_muxed0[1]
.sym 88746 $abc$38833$n3597_1
.sym 88747 basesoc_timer0_value_status[22]
.sym 88748 basesoc_timer0_value[22]
.sym 88749 $abc$38833$n3469
.sym 88750 basesoc_bus_wishbone_dat_r[4]
.sym 88751 $abc$38833$n3472
.sym 88752 $abc$38833$n3561_1
.sym 88761 $abc$38833$n5041
.sym 88762 basesoc_ctrl_storage[2]
.sym 88763 array_muxed1[1]
.sym 88764 $abc$38833$n5068_1
.sym 88766 $abc$38833$n3449_1
.sym 88767 $abc$38833$n5064_1
.sym 88768 array_muxed1[3]
.sym 88769 $abc$38833$n5050_1
.sym 88770 $abc$38833$n3597_1
.sym 88771 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 88772 $abc$38833$n5043
.sym 88773 $abc$38833$n5040_1
.sym 88774 $abc$38833$n5044_1
.sym 88775 $abc$38833$n6094
.sym 88777 $abc$38833$n5067
.sym 88778 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 88779 $abc$38833$n3463
.sym 88780 $abc$38833$n5042_1
.sym 88782 $abc$38833$n3448_1
.sym 88784 $abc$38833$n5046_1
.sym 88785 $abc$38833$n3449_1
.sym 88786 $abc$38833$n6095
.sym 88787 csrbankarray_csrbank2_bitbang0_w[3]
.sym 88791 $abc$38833$n5040_1
.sym 88792 $abc$38833$n3449_1
.sym 88793 $abc$38833$n5044_1
.sym 88794 $abc$38833$n5041
.sym 88799 array_muxed1[3]
.sym 88803 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 88804 $abc$38833$n6094
.sym 88805 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 88806 $abc$38833$n6095
.sym 88809 $abc$38833$n3463
.sym 88810 basesoc_ctrl_storage[2]
.sym 88811 $abc$38833$n5043
.sym 88812 $abc$38833$n5042_1
.sym 88816 $abc$38833$n3448_1
.sym 88817 csrbankarray_csrbank2_bitbang0_w[3]
.sym 88818 $abc$38833$n3597_1
.sym 88821 $abc$38833$n5046_1
.sym 88822 $abc$38833$n5050_1
.sym 88824 $abc$38833$n3449_1
.sym 88827 $abc$38833$n5068_1
.sym 88828 $abc$38833$n3449_1
.sym 88829 $abc$38833$n5064_1
.sym 88830 $abc$38833$n5067
.sym 88835 array_muxed1[1]
.sym 88838 por_clk
.sym 88839 sys_rst_$glb_sr
.sym 88840 $abc$38833$n5053
.sym 88841 $abc$38833$n5054_1
.sym 88842 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 88843 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 88844 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 88845 basesoc_adr[0]
.sym 88846 $abc$38833$n5075_1
.sym 88847 $abc$38833$n5073_1
.sym 88857 $abc$38833$n2127
.sym 88860 $abc$38833$n5043
.sym 88862 $abc$38833$n5048_1
.sym 88864 $abc$38833$n54
.sym 88865 $abc$38833$n2156
.sym 88866 $abc$38833$n2306
.sym 88867 $abc$38833$n2133
.sym 88868 $abc$38833$n6102_1
.sym 88869 $abc$38833$n3471
.sym 88871 basesoc_timer0_load_storage[14]
.sym 88872 basesoc_uart_phy_storage[7]
.sym 88873 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 88874 $abc$38833$n3564_1
.sym 88875 $abc$38833$n2318
.sym 88881 basesoc_ctrl_bus_errors[7]
.sym 88882 $abc$38833$n6094
.sym 88883 $abc$38833$n6084_1
.sym 88884 $abc$38833$n6100_1
.sym 88886 $abc$38833$n6102_1
.sym 88887 $abc$38833$n3724
.sym 88889 $abc$38833$n5074_1
.sym 88890 csrbankarray_sel_r
.sym 88894 $abc$38833$n3465
.sym 88895 $abc$38833$n6086_1
.sym 88896 $abc$38833$n6097
.sym 88897 $abc$38833$n6083_1
.sym 88898 $abc$38833$n3570_1
.sym 88901 $abc$38833$n5071_1
.sym 88902 $abc$38833$n3449_1
.sym 88903 $abc$38833$n5070_1
.sym 88904 array_muxed0[1]
.sym 88905 $abc$38833$n6098
.sym 88906 $abc$38833$n5072_1
.sym 88909 basesoc_ctrl_storage[15]
.sym 88911 $abc$38833$n5075_1
.sym 88912 $abc$38833$n5073_1
.sym 88914 $abc$38833$n5072_1
.sym 88915 $abc$38833$n3449_1
.sym 88916 $abc$38833$n5070_1
.sym 88917 $abc$38833$n5075_1
.sym 88920 $abc$38833$n5074_1
.sym 88921 $abc$38833$n3465
.sym 88922 basesoc_ctrl_storage[15]
.sym 88923 $abc$38833$n5073_1
.sym 88927 $abc$38833$n6098
.sym 88928 $abc$38833$n6097
.sym 88932 $abc$38833$n6102_1
.sym 88933 $abc$38833$n3724
.sym 88934 $abc$38833$n6086_1
.sym 88935 csrbankarray_sel_r
.sym 88939 $abc$38833$n6094
.sym 88940 $abc$38833$n6084_1
.sym 88941 $abc$38833$n6100_1
.sym 88945 $abc$38833$n3724
.sym 88946 $abc$38833$n6086_1
.sym 88947 $abc$38833$n6083_1
.sym 88950 basesoc_ctrl_bus_errors[7]
.sym 88951 $abc$38833$n3570_1
.sym 88952 $abc$38833$n5071_1
.sym 88956 array_muxed0[1]
.sym 88961 por_clk
.sym 88962 sys_rst_$glb_sr
.sym 88964 $abc$38833$n5030_1
.sym 88965 basesoc_uart_phy_storage[7]
.sym 88970 $abc$38833$n6337
.sym 88973 $abc$38833$n3554_1
.sym 88975 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 88978 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 88983 $abc$38833$n3570_1
.sym 88987 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 88989 $abc$38833$n2447
.sym 88990 $abc$38833$n3463
.sym 88991 $abc$38833$n6098
.sym 88992 $abc$38833$n2312
.sym 88993 basesoc_adr[0]
.sym 88994 basesoc_we
.sym 88995 $abc$38833$n3448_1
.sym 88996 $abc$38833$n3463
.sym 88997 basesoc_timer0_reload_storage[24]
.sym 88998 $abc$38833$n2318
.sym 89011 basesoc_adr[1]
.sym 89013 $abc$38833$n5027
.sym 89014 $abc$38833$n3449_1
.sym 89017 basesoc_adr[0]
.sym 89020 array_muxed0[2]
.sym 89028 $abc$38833$n5031
.sym 89029 $abc$38833$n5030_1
.sym 89033 $abc$38833$n86
.sym 89034 $abc$38833$n98
.sym 89039 basesoc_adr[0]
.sym 89040 basesoc_adr[1]
.sym 89043 $abc$38833$n98
.sym 89044 basesoc_adr[0]
.sym 89045 basesoc_adr[1]
.sym 89046 $abc$38833$n86
.sym 89057 basesoc_adr[1]
.sym 89058 basesoc_adr[0]
.sym 89062 basesoc_adr[1]
.sym 89063 basesoc_adr[0]
.sym 89067 basesoc_adr[1]
.sym 89070 basesoc_adr[0]
.sym 89073 $abc$38833$n5030_1
.sym 89074 $abc$38833$n5031
.sym 89075 $abc$38833$n5027
.sym 89076 $abc$38833$n3449_1
.sym 89080 array_muxed0[2]
.sym 89084 por_clk
.sym 89085 sys_rst_$glb_sr
.sym 89086 $abc$38833$n2156
.sym 89087 $abc$38833$n2133
.sym 89088 $abc$38833$n3567_1
.sym 89089 basesoc_timer0_reload_storage[24]
.sym 89090 basesoc_timer0_reload_storage[25]
.sym 89091 $abc$38833$n3561_1
.sym 89100 $abc$38833$n3449_1
.sym 89109 basesoc_uart_phy_storage[7]
.sym 89111 basesoc_timer0_en_storage
.sym 89113 $abc$38833$n3561_1
.sym 89114 basesoc_uart_phy_storage[14]
.sym 89116 basesoc_timer0_load_storage[23]
.sym 89117 $abc$38833$n3554_1
.sym 89119 basesoc_ctrl_reset_reset_r
.sym 89120 $abc$38833$n3465
.sym 89121 $abc$38833$n2133
.sym 89128 $abc$38833$n4910_1
.sym 89129 basesoc_uart_phy_storage[30]
.sym 89131 $abc$38833$n3497
.sym 89132 basesoc_uart_phy_storage[14]
.sym 89133 basesoc_adr[1]
.sym 89134 basesoc_adr[2]
.sym 89135 basesoc_adr[4]
.sym 89136 $abc$38833$n3554_1
.sym 89139 $abc$38833$n3469
.sym 89140 basesoc_adr[3]
.sym 89141 basesoc_dat_w[5]
.sym 89143 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 89146 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 89148 $abc$38833$n3561_1
.sym 89150 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 89151 sys_rst
.sym 89152 $abc$38833$n3550_1
.sym 89153 basesoc_adr[0]
.sym 89154 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 89155 $abc$38833$n4911_1
.sym 89158 $abc$38833$n3560_1
.sym 89160 $abc$38833$n3560_1
.sym 89162 $abc$38833$n3550_1
.sym 89163 sys_rst
.sym 89167 $abc$38833$n3550_1
.sym 89168 sys_rst
.sym 89169 $abc$38833$n3554_1
.sym 89172 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 89173 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 89174 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 89175 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 89178 $abc$38833$n4911_1
.sym 89179 $abc$38833$n3497
.sym 89180 $abc$38833$n4910_1
.sym 89184 basesoc_uart_phy_storage[30]
.sym 89185 basesoc_adr[0]
.sym 89186 basesoc_adr[1]
.sym 89187 basesoc_uart_phy_storage[14]
.sym 89190 basesoc_adr[2]
.sym 89191 basesoc_adr[3]
.sym 89192 $abc$38833$n3469
.sym 89197 sys_rst
.sym 89199 basesoc_dat_w[5]
.sym 89202 basesoc_adr[4]
.sym 89204 $abc$38833$n3561_1
.sym 89207 por_clk
.sym 89208 sys_rst_$glb_sr
.sym 89209 $abc$38833$n3566_1
.sym 89210 $abc$38833$n3550_1
.sym 89211 basesoc_timer0_reload_storage[15]
.sym 89212 basesoc_timer0_reload_storage[12]
.sym 89213 $abc$38833$n3563_1
.sym 89214 $abc$38833$n2318
.sym 89215 $abc$38833$n5013
.sym 89220 basesoc_timer0_value[23]
.sym 89221 $abc$38833$n2312
.sym 89223 $abc$38833$n3591_1
.sym 89225 $abc$38833$n3525
.sym 89228 basesoc_adr[3]
.sym 89230 $abc$38833$n2133
.sym 89233 $abc$38833$n3567_1
.sym 89234 basesoc_timer0_load_storage[4]
.sym 89235 basesoc_timer0_value_status[22]
.sym 89236 basesoc_timer0_load_storage[5]
.sym 89237 basesoc_timer0_reload_storage[25]
.sym 89238 basesoc_timer0_value[4]
.sym 89239 $abc$38833$n3561_1
.sym 89240 basesoc_timer0_value[22]
.sym 89241 basesoc_timer0_load_storage[20]
.sym 89242 $abc$38833$n3566_1
.sym 89243 basesoc_timer0_load_storage[4]
.sym 89244 $abc$38833$n3550_1
.sym 89251 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 89252 $abc$38833$n2131
.sym 89253 $abc$38833$n3468
.sym 89254 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 89256 $abc$38833$n5015
.sym 89258 $abc$38833$n6333_1
.sym 89259 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 89260 $abc$38833$n3465
.sym 89261 $abc$38833$n3468
.sym 89263 basesoc_ctrl_bus_errors[5]
.sym 89264 $abc$38833$n11
.sym 89265 $abc$38833$n74
.sym 89267 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 89271 $abc$38833$n5
.sym 89272 $abc$38833$n62
.sym 89274 $abc$38833$n70
.sym 89275 $abc$38833$n3471
.sym 89278 $abc$38833$n3570_1
.sym 89279 basesoc_adr[4]
.sym 89280 $abc$38833$n5013
.sym 89286 $abc$38833$n5
.sym 89290 $abc$38833$n3468
.sym 89292 basesoc_adr[4]
.sym 89295 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 89296 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 89297 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 89298 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 89301 $abc$38833$n3465
.sym 89302 $abc$38833$n62
.sym 89303 $abc$38833$n70
.sym 89304 $abc$38833$n3468
.sym 89307 $abc$38833$n3471
.sym 89309 basesoc_adr[4]
.sym 89313 $abc$38833$n3570_1
.sym 89314 basesoc_ctrl_bus_errors[5]
.sym 89315 $abc$38833$n3468
.sym 89316 $abc$38833$n74
.sym 89319 $abc$38833$n5015
.sym 89320 $abc$38833$n5013
.sym 89321 basesoc_adr[4]
.sym 89322 $abc$38833$n6333_1
.sym 89327 $abc$38833$n11
.sym 89329 $abc$38833$n2131
.sym 89330 por_clk
.sym 89332 basesoc_ctrl_storage[26]
.sym 89333 $abc$38833$n4989
.sym 89334 $abc$38833$n6326_1
.sym 89335 $abc$38833$n2298
.sym 89336 $abc$38833$n6324_1
.sym 89337 basesoc_ctrl_storage[29]
.sym 89338 $abc$38833$n6327_1
.sym 89339 $abc$38833$n4988_1
.sym 89344 $abc$38833$n3469
.sym 89346 basesoc_dat_w[7]
.sym 89349 $abc$38833$n3468
.sym 89351 $abc$38833$n3566_1
.sym 89352 basesoc_dat_w[7]
.sym 89354 $abc$38833$n6333_1
.sym 89357 $abc$38833$n3570_1
.sym 89358 basesoc_timer0_value[30]
.sym 89359 $abc$38833$n2133
.sym 89360 $abc$38833$n3563_1
.sym 89361 $abc$38833$n3556_1
.sym 89362 $abc$38833$n2318
.sym 89363 basesoc_timer0_load_storage[14]
.sym 89364 $abc$38833$n4940_1
.sym 89365 basesoc_timer0_en_storage
.sym 89366 $abc$38833$n3551_1
.sym 89367 basesoc_timer0_reload_storage[14]
.sym 89373 basesoc_timer0_value_status[15]
.sym 89374 $abc$38833$n6327_1
.sym 89375 $abc$38833$n4940_1
.sym 89376 basesoc_timer0_en_storage
.sym 89377 $abc$38833$n5114_1
.sym 89379 $abc$38833$n5122_1
.sym 89381 $abc$38833$n5152_1
.sym 89385 basesoc_timer0_value_status[23]
.sym 89386 $abc$38833$n4947
.sym 89387 basesoc_timer0_value_status[5]
.sym 89388 basesoc_timer0_load_storage[23]
.sym 89390 $abc$38833$n5682
.sym 89391 $abc$38833$n3560_1
.sym 89392 $abc$38833$n3551_1
.sym 89393 $abc$38833$n4981
.sym 89394 basesoc_timer0_load_storage[4]
.sym 89396 basesoc_timer0_load_storage[5]
.sym 89397 basesoc_timer0_reload_storage[5]
.sym 89398 basesoc_timer0_eventmanager_status_w
.sym 89399 $abc$38833$n4941_1
.sym 89400 basesoc_timer0_load_storage[8]
.sym 89402 $abc$38833$n5116_1
.sym 89404 $abc$38833$n4988_1
.sym 89406 $abc$38833$n5114_1
.sym 89407 basesoc_timer0_load_storage[4]
.sym 89409 basesoc_timer0_en_storage
.sym 89412 $abc$38833$n3551_1
.sym 89413 $abc$38833$n4981
.sym 89414 $abc$38833$n6327_1
.sym 89415 $abc$38833$n4988_1
.sym 89418 basesoc_timer0_load_storage[23]
.sym 89419 basesoc_timer0_en_storage
.sym 89421 $abc$38833$n5152_1
.sym 89424 basesoc_timer0_reload_storage[5]
.sym 89425 $abc$38833$n3560_1
.sym 89426 basesoc_timer0_value_status[5]
.sym 89427 $abc$38833$n4947
.sym 89430 $abc$38833$n5116_1
.sym 89431 basesoc_timer0_en_storage
.sym 89433 basesoc_timer0_load_storage[5]
.sym 89436 $abc$38833$n5682
.sym 89438 basesoc_timer0_reload_storage[5]
.sym 89439 basesoc_timer0_eventmanager_status_w
.sym 89442 $abc$38833$n4940_1
.sym 89443 $abc$38833$n4941_1
.sym 89444 basesoc_timer0_value_status[15]
.sym 89445 basesoc_timer0_value_status[23]
.sym 89448 basesoc_timer0_en_storage
.sym 89449 $abc$38833$n5122_1
.sym 89451 basesoc_timer0_load_storage[8]
.sym 89453 por_clk
.sym 89454 sys_rst_$glb_sr
.sym 89455 basesoc_timer0_value_status[9]
.sym 89456 basesoc_timer0_eventmanager_status_w
.sym 89457 $abc$38833$n3582_1
.sym 89458 $abc$38833$n3580_1
.sym 89459 $abc$38833$n3584_1
.sym 89460 basesoc_timer0_value_status[14]
.sym 89461 $abc$38833$n3583_1
.sym 89462 $abc$38833$n3581_1
.sym 89465 $abc$38833$n4999
.sym 89467 basesoc_timer0_value_status[1]
.sym 89468 $abc$38833$n6327_1
.sym 89469 $abc$38833$n140
.sym 89473 basesoc_timer0_value[23]
.sym 89475 sys_rst
.sym 89477 $abc$38833$n5152_1
.sym 89479 $abc$38833$n4981
.sym 89480 basesoc_timer0_value[23]
.sym 89481 $abc$38833$n4941_1
.sym 89485 $abc$38833$n5718
.sym 89486 $abc$38833$n2158
.sym 89488 $abc$38833$n3463
.sym 89490 basesoc_adr[0]
.sym 89496 $abc$38833$n3556_1
.sym 89497 basesoc_timer0_load_storage[17]
.sym 89498 $abc$38833$n2322
.sym 89500 $abc$38833$n5691
.sym 89501 $abc$38833$n5005
.sym 89502 $abc$38833$n4947
.sym 89503 basesoc_timer0_value[8]
.sym 89504 basesoc_timer0_reload_storage[18]
.sym 89505 $abc$38833$n5004_1
.sym 89506 basesoc_timer0_value[2]
.sym 89507 basesoc_timer0_value_status[22]
.sym 89508 basesoc_timer0_value_status[2]
.sym 89512 $abc$38833$n3566_1
.sym 89513 $abc$38833$n4945
.sym 89514 basesoc_timer0_value_status[30]
.sym 89517 basesoc_timer0_value_status[1]
.sym 89518 basesoc_timer0_value[30]
.sym 89520 $abc$38833$n3563_1
.sym 89521 basesoc_timer0_eventmanager_status_w
.sym 89522 basesoc_timer0_reload_storage[8]
.sym 89524 $abc$38833$n4940_1
.sym 89527 basesoc_timer0_reload_storage[14]
.sym 89529 $abc$38833$n4947
.sym 89530 basesoc_timer0_load_storage[17]
.sym 89531 $abc$38833$n3556_1
.sym 89532 basesoc_timer0_value_status[1]
.sym 89536 basesoc_timer0_value[30]
.sym 89541 $abc$38833$n5004_1
.sym 89542 $abc$38833$n4940_1
.sym 89543 basesoc_timer0_value_status[22]
.sym 89544 $abc$38833$n5005
.sym 89547 basesoc_timer0_reload_storage[18]
.sym 89548 $abc$38833$n3566_1
.sym 89549 basesoc_timer0_value_status[2]
.sym 89550 $abc$38833$n4947
.sym 89554 basesoc_timer0_value[2]
.sym 89559 $abc$38833$n3563_1
.sym 89560 basesoc_timer0_value_status[30]
.sym 89561 $abc$38833$n4945
.sym 89562 basesoc_timer0_reload_storage[14]
.sym 89565 $abc$38833$n5691
.sym 89566 basesoc_timer0_reload_storage[8]
.sym 89567 basesoc_timer0_eventmanager_status_w
.sym 89573 basesoc_timer0_value[8]
.sym 89575 $abc$38833$n2322
.sym 89576 por_clk
.sym 89577 sys_rst_$glb_sr
.sym 89578 $abc$38833$n5002_1
.sym 89579 $abc$38833$n5124
.sym 89580 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 89581 basesoc_timer0_value[11]
.sym 89582 $abc$38833$n5128_1
.sym 89583 basesoc_timer0_value[9]
.sym 89584 $abc$38833$n5134_1
.sym 89585 basesoc_timer0_value[14]
.sym 89599 basesoc_timer0_eventmanager_status_w
.sym 89602 basesoc_uart_phy_storage[15]
.sym 89603 basesoc_timer0_value[16]
.sym 89604 basesoc_timer0_en_storage
.sym 89605 $abc$38833$n3554_1
.sym 89606 basesoc_uart_phy_storage[14]
.sym 89607 $abc$38833$n3558_1
.sym 89608 basesoc_timer0_load_storage[9]
.sym 89609 $abc$38833$n4941_1
.sym 89611 basesoc_timer0_en_storage
.sym 89612 basesoc_ctrl_reset_reset_r
.sym 89619 $abc$38833$n4954_1
.sym 89621 basesoc_dat_w[6]
.sym 89622 basesoc_timer0_reload_storage[13]
.sym 89623 $abc$38833$n5697
.sym 89626 basesoc_dat_w[7]
.sym 89627 $abc$38833$n3566_1
.sym 89628 basesoc_timer0_eventmanager_status_w
.sym 89629 $abc$38833$n5706
.sym 89630 basesoc_dat_w[4]
.sym 89631 basesoc_timer0_reload_storage[17]
.sym 89632 $abc$38833$n3563_1
.sym 89633 $abc$38833$n4997
.sym 89634 $abc$38833$n4953
.sym 89640 basesoc_timer0_reload_storage[10]
.sym 89645 $abc$38833$n5718
.sym 89646 $abc$38833$n2158
.sym 89648 $abc$38833$n4999
.sym 89653 basesoc_timer0_reload_storage[13]
.sym 89654 basesoc_timer0_eventmanager_status_w
.sym 89655 $abc$38833$n5706
.sym 89658 $abc$38833$n5718
.sym 89659 basesoc_timer0_eventmanager_status_w
.sym 89660 basesoc_timer0_reload_storage[17]
.sym 89664 $abc$38833$n4954_1
.sym 89665 basesoc_timer0_reload_storage[17]
.sym 89666 $abc$38833$n4953
.sym 89667 $abc$38833$n3566_1
.sym 89673 basesoc_dat_w[4]
.sym 89677 basesoc_dat_w[7]
.sym 89683 $abc$38833$n5697
.sym 89684 basesoc_timer0_reload_storage[10]
.sym 89685 basesoc_timer0_eventmanager_status_w
.sym 89690 basesoc_dat_w[6]
.sym 89694 basesoc_timer0_reload_storage[13]
.sym 89695 $abc$38833$n4999
.sym 89696 $abc$38833$n4997
.sym 89697 $abc$38833$n3563_1
.sym 89698 $abc$38833$n2158
.sym 89699 por_clk
.sym 89700 sys_rst_$glb_sr
.sym 89701 $abc$38833$n5007_1
.sym 89702 basesoc_timer0_reload_storage[31]
.sym 89703 $abc$38833$n6323_1
.sym 89704 $abc$38833$n6432_1
.sym 89705 basesoc_timer0_reload_storage[30]
.sym 89706 $abc$38833$n5006
.sym 89707 basesoc_timer0_reload_storage[29]
.sym 89708 basesoc_timer0_reload_storage[27]
.sym 89711 basesoc_dat_w[1]
.sym 89721 basesoc_timer0_value[8]
.sym 89723 $abc$38833$n5691
.sym 89724 basesoc_timer0_reload_storage[11]
.sym 89725 $abc$38833$n3550_1
.sym 89726 $abc$38833$n3575_1
.sym 89728 sys_rst
.sym 89729 basesoc_timer0_reload_storage[25]
.sym 89731 basesoc_uart_rx_fifo_produce[1]
.sym 89732 basesoc_timer0_load_storage[20]
.sym 89733 $abc$38833$n3567_1
.sym 89734 $abc$38833$n5008_1
.sym 89735 $abc$38833$n3566_1
.sym 89736 basesoc_timer0_value[22]
.sym 89746 $abc$38833$n3446_1
.sym 89748 basesoc_adr[2]
.sym 89749 basesoc_timer0_load_storage[28]
.sym 89750 basesoc_timer0_load_storage[31]
.sym 89753 basesoc_timer0_reload_storage[4]
.sym 89755 basesoc_timer0_reload_storage[25]
.sym 89756 $abc$38833$n4982_1
.sym 89757 $abc$38833$n4940_1
.sym 89758 basesoc_timer0_load_storage[11]
.sym 89759 $abc$38833$n3558_1
.sym 89760 $abc$38833$n3554_1
.sym 89762 $abc$38833$n3448_1
.sym 89763 basesoc_dat_w[5]
.sym 89764 basesoc_timer0_load_storage[25]
.sym 89765 $abc$38833$n3463
.sym 89767 basesoc_timer0_reload_storage[31]
.sym 89768 basesoc_timer0_load_storage[9]
.sym 89769 $abc$38833$n2314
.sym 89770 basesoc_adr[3]
.sym 89771 $abc$38833$n3560_1
.sym 89772 basesoc_adr[4]
.sym 89773 basesoc_timer0_value_status[20]
.sym 89775 basesoc_timer0_value_status[20]
.sym 89777 $abc$38833$n4940_1
.sym 89778 $abc$38833$n4982_1
.sym 89781 basesoc_adr[3]
.sym 89782 basesoc_adr[2]
.sym 89783 basesoc_adr[4]
.sym 89784 $abc$38833$n3448_1
.sym 89788 basesoc_adr[4]
.sym 89789 basesoc_timer0_reload_storage[25]
.sym 89790 $abc$38833$n3463
.sym 89795 basesoc_dat_w[5]
.sym 89799 basesoc_timer0_reload_storage[31]
.sym 89800 basesoc_timer0_load_storage[31]
.sym 89801 $abc$38833$n3446_1
.sym 89802 $abc$38833$n3463
.sym 89806 $abc$38833$n3554_1
.sym 89808 basesoc_timer0_load_storage[11]
.sym 89811 $abc$38833$n3560_1
.sym 89812 $abc$38833$n3558_1
.sym 89813 basesoc_timer0_reload_storage[4]
.sym 89814 basesoc_timer0_load_storage[28]
.sym 89817 $abc$38833$n3558_1
.sym 89818 basesoc_timer0_load_storage[25]
.sym 89819 basesoc_timer0_load_storage[9]
.sym 89820 $abc$38833$n3554_1
.sym 89821 $abc$38833$n2314
.sym 89822 por_clk
.sym 89823 sys_rst_$glb_sr
.sym 89824 $abc$38833$n5166
.sym 89825 basesoc_uart_rx_fifo_produce[1]
.sym 89826 $abc$38833$n5164_1
.sym 89827 $abc$38833$n5156
.sym 89828 $abc$38833$n5168
.sym 89829 $abc$38833$n5160
.sym 89830 $abc$38833$n5154
.sym 89831 $abc$38833$n5162
.sym 89840 $abc$38833$n4941_1
.sym 89842 basesoc_dat_w[7]
.sym 89846 basesoc_timer0_load_storage[31]
.sym 89848 basesoc_timer0_load_storage[30]
.sym 89849 $abc$38833$n3570_1
.sym 89850 basesoc_timer0_load_storage[25]
.sym 89851 basesoc_timer0_reload_storage[16]
.sym 89853 $abc$38833$n3556_1
.sym 89854 basesoc_timer0_value[30]
.sym 89855 $abc$38833$n4979
.sym 89856 basesoc_timer0_load_storage[24]
.sym 89857 basesoc_timer0_en_storage
.sym 89858 basesoc_timer0_en_storage
.sym 89859 basesoc_timer0_reload_storage[19]
.sym 89866 basesoc_timer0_value[17]
.sym 89867 basesoc_timer0_load_storage[24]
.sym 89868 basesoc_timer0_load_storage[25]
.sym 89870 basesoc_timer0_load_storage[29]
.sym 89871 $abc$38833$n3578_1
.sym 89873 $abc$38833$n3579_1
.sym 89874 basesoc_timer0_value[27]
.sym 89875 basesoc_timer0_value[24]
.sym 89876 basesoc_timer0_en_storage
.sym 89877 basesoc_timer0_value[31]
.sym 89878 basesoc_timer0_value[29]
.sym 89879 basesoc_timer0_value[21]
.sym 89880 $abc$38833$n3576_1
.sym 89881 basesoc_timer0_value[18]
.sym 89882 basesoc_timer0_value[30]
.sym 89884 basesoc_timer0_value[19]
.sym 89885 basesoc_timer0_value[23]
.sym 89886 basesoc_timer0_value[22]
.sym 89887 basesoc_timer0_value[16]
.sym 89889 basesoc_timer0_value[26]
.sym 89890 basesoc_timer0_value[25]
.sym 89891 $abc$38833$n5164_1
.sym 89892 $abc$38833$n5156
.sym 89893 $abc$38833$n3577_1
.sym 89894 basesoc_timer0_value[28]
.sym 89895 $abc$38833$n5154
.sym 89896 basesoc_timer0_value[20]
.sym 89898 basesoc_timer0_value[25]
.sym 89899 basesoc_timer0_value[24]
.sym 89900 basesoc_timer0_value[27]
.sym 89901 basesoc_timer0_value[26]
.sym 89904 basesoc_timer0_load_storage[25]
.sym 89905 basesoc_timer0_en_storage
.sym 89907 $abc$38833$n5156
.sym 89910 basesoc_timer0_load_storage[24]
.sym 89911 $abc$38833$n5154
.sym 89912 basesoc_timer0_en_storage
.sym 89916 basesoc_timer0_value[30]
.sym 89917 basesoc_timer0_value[29]
.sym 89918 basesoc_timer0_value[31]
.sym 89919 basesoc_timer0_value[28]
.sym 89922 basesoc_timer0_value[18]
.sym 89923 basesoc_timer0_value[17]
.sym 89924 basesoc_timer0_value[16]
.sym 89925 basesoc_timer0_value[19]
.sym 89928 $abc$38833$n5164_1
.sym 89930 basesoc_timer0_load_storage[29]
.sym 89931 basesoc_timer0_en_storage
.sym 89934 $abc$38833$n3576_1
.sym 89935 $abc$38833$n3577_1
.sym 89936 $abc$38833$n3578_1
.sym 89937 $abc$38833$n3579_1
.sym 89940 basesoc_timer0_value[21]
.sym 89941 basesoc_timer0_value[20]
.sym 89942 basesoc_timer0_value[22]
.sym 89943 basesoc_timer0_value[23]
.sym 89945 por_clk
.sym 89946 sys_rst_$glb_sr
.sym 89947 basesoc_timer0_value[18]
.sym 89948 basesoc_timer0_value[30]
.sym 89949 $abc$38833$n2316
.sym 89950 basesoc_timer0_value[19]
.sym 89951 $abc$38833$n5008_1
.sym 89952 basesoc_timer0_value[22]
.sym 89953 basesoc_timer0_value[16]
.sym 89954 basesoc_timer0_value[20]
.sym 89957 basesoc_dat_w[3]
.sym 89961 basesoc_timer0_value[29]
.sym 89963 basesoc_timer0_value[25]
.sym 89965 basesoc_timer0_value[24]
.sym 89966 basesoc_timer0_load_storage[29]
.sym 89972 basesoc_ctrl_reset_reset_r
.sym 89975 basesoc_timer0_value[21]
.sym 89988 basesoc_timer0_load_storage[21]
.sym 89989 basesoc_timer0_eventmanager_status_w
.sym 89990 basesoc_timer0_load_storage[27]
.sym 89992 $abc$38833$n5168
.sym 89993 basesoc_timer0_load_storage[19]
.sym 89994 $abc$38833$n5730
.sym 89995 basesoc_timer0_load_storage[31]
.sym 89996 $abc$38833$n3556_1
.sym 89997 $abc$38833$n4947
.sym 90001 $abc$38833$n5160
.sym 90002 basesoc_timer0_load_storage[22]
.sym 90003 basesoc_timer0_value_status[6]
.sym 90005 $abc$38833$n3558_1
.sym 90007 $abc$38833$n3566_1
.sym 90009 basesoc_timer0_value_status[3]
.sym 90011 basesoc_timer0_reload_storage[21]
.sym 90013 $abc$38833$n3556_1
.sym 90014 $abc$38833$n4978_1
.sym 90015 $abc$38833$n4979
.sym 90017 $abc$38833$n5148
.sym 90018 basesoc_timer0_en_storage
.sym 90019 basesoc_timer0_reload_storage[21]
.sym 90021 basesoc_timer0_load_storage[27]
.sym 90022 $abc$38833$n4978_1
.sym 90023 $abc$38833$n4979
.sym 90024 $abc$38833$n3558_1
.sym 90028 $abc$38833$n5160
.sym 90029 basesoc_timer0_en_storage
.sym 90030 basesoc_timer0_load_storage[27]
.sym 90033 $abc$38833$n3556_1
.sym 90034 basesoc_timer0_value_status[3]
.sym 90035 $abc$38833$n4947
.sym 90036 basesoc_timer0_load_storage[19]
.sym 90039 basesoc_timer0_load_storage[22]
.sym 90040 basesoc_timer0_value_status[6]
.sym 90041 $abc$38833$n3556_1
.sym 90042 $abc$38833$n4947
.sym 90046 basesoc_timer0_en_storage
.sym 90047 $abc$38833$n5168
.sym 90048 basesoc_timer0_load_storage[31]
.sym 90051 basesoc_timer0_eventmanager_status_w
.sym 90052 basesoc_timer0_reload_storage[21]
.sym 90054 $abc$38833$n5730
.sym 90057 $abc$38833$n5148
.sym 90058 basesoc_timer0_en_storage
.sym 90059 basesoc_timer0_load_storage[21]
.sym 90063 basesoc_timer0_reload_storage[21]
.sym 90064 basesoc_timer0_load_storage[21]
.sym 90065 $abc$38833$n3566_1
.sym 90066 $abc$38833$n3556_1
.sym 90068 por_clk
.sym 90069 sys_rst_$glb_sr
.sym 90071 basesoc_timer0_reload_storage[16]
.sym 90075 basesoc_timer0_reload_storage[19]
.sym 90077 basesoc_timer0_reload_storage[21]
.sym 90085 basesoc_timer0_load_storage[16]
.sym 90087 basesoc_dat_w[6]
.sym 90102 basesoc_timer0_value[16]
.sym 90117 basesoc_dat_w[6]
.sym 90126 basesoc_dat_w[7]
.sym 90129 $abc$38833$n2310
.sym 90132 basesoc_ctrl_reset_reset_r
.sym 90136 basesoc_dat_w[1]
.sym 90140 basesoc_dat_w[3]
.sym 90144 basesoc_dat_w[6]
.sym 90153 basesoc_dat_w[1]
.sym 90156 basesoc_dat_w[3]
.sym 90171 basesoc_ctrl_reset_reset_r
.sym 90187 basesoc_dat_w[7]
.sym 90190 $abc$38833$n2310
.sym 90191 por_clk
.sym 90192 sys_rst_$glb_sr
.sym 90205 basesoc_dat_w[5]
.sym 90391 spiflash_mosi
.sym 90406 spiflash_mosi
.sym 90416 $abc$38833$n6114_1
.sym 90417 $abc$38833$n6123_1
.sym 90418 $abc$38833$n6140_1
.sym 90419 $abc$38833$n6134_1
.sym 90420 $abc$38833$n6117_1
.sym 90421 $abc$38833$n6142_1
.sym 90422 $abc$38833$n6136_1
.sym 90423 $abc$38833$n6120_1
.sym 90435 $abc$38833$n4883
.sym 90438 $abc$38833$n2447
.sym 90439 spiflash_mosi
.sym 90442 spiflash_miso
.sym 90448 spram_wren0
.sym 90450 spram_datain10[6]
.sym 90451 spram_dataout00[13]
.sym 90458 spram_dataout00[0]
.sym 90459 spram_dataout00[14]
.sym 90460 spram_dataout00[1]
.sym 90461 spram_dataout00[15]
.sym 90462 spram_dataout00[6]
.sym 90464 spram_dataout00[7]
.sym 90470 spram_dataout00[8]
.sym 90475 spram_dataout10[6]
.sym 90477 spram_dataout10[7]
.sym 90478 spram_dataout10[14]
.sym 90479 slave_sel_r[2]
.sym 90480 spram_dataout10[15]
.sym 90482 spram_dataout10[0]
.sym 90483 spram_dataout10[11]
.sym 90484 spram_dataout10[1]
.sym 90485 $abc$38833$n4883
.sym 90487 spram_dataout10[8]
.sym 90488 spram_dataout00[11]
.sym 90491 spram_dataout00[7]
.sym 90492 spram_dataout10[7]
.sym 90493 $abc$38833$n4883
.sym 90494 slave_sel_r[2]
.sym 90497 spram_dataout00[14]
.sym 90498 spram_dataout10[14]
.sym 90499 slave_sel_r[2]
.sym 90500 $abc$38833$n4883
.sym 90503 $abc$38833$n4883
.sym 90504 slave_sel_r[2]
.sym 90505 spram_dataout10[11]
.sym 90506 spram_dataout00[11]
.sym 90509 slave_sel_r[2]
.sym 90510 spram_dataout10[8]
.sym 90511 spram_dataout00[8]
.sym 90512 $abc$38833$n4883
.sym 90515 $abc$38833$n4883
.sym 90516 spram_dataout10[6]
.sym 90517 spram_dataout00[6]
.sym 90518 slave_sel_r[2]
.sym 90521 slave_sel_r[2]
.sym 90522 $abc$38833$n4883
.sym 90523 spram_dataout10[1]
.sym 90524 spram_dataout00[1]
.sym 90527 spram_dataout10[15]
.sym 90528 spram_dataout00[15]
.sym 90529 $abc$38833$n4883
.sym 90530 slave_sel_r[2]
.sym 90533 spram_dataout10[0]
.sym 90534 spram_dataout00[0]
.sym 90535 slave_sel_r[2]
.sym 90536 $abc$38833$n4883
.sym 90544 spram_datain00[14]
.sym 90545 spram_datain00[2]
.sym 90546 spram_datain10[8]
.sym 90547 spram_datain00[8]
.sym 90548 spram_datain00[15]
.sym 90549 spram_datain10[2]
.sym 90550 spram_datain10[14]
.sym 90551 spram_datain10[15]
.sym 90554 $abc$38833$n104
.sym 90556 spram_dataout00[4]
.sym 90558 spram_dataout00[1]
.sym 90560 spram_dataout00[5]
.sym 90561 $abc$38833$n6120_1
.sym 90562 spram_dataout00[6]
.sym 90564 spram_datain10[3]
.sym 90565 $abc$38833$n6123_1
.sym 90566 spram_dataout00[0]
.sym 90573 spram_dataout00[9]
.sym 90575 $abc$38833$n4883
.sym 90578 $abc$38833$n4883
.sym 90581 $abc$38833$n6140_1
.sym 90583 spram_dataout00[11]
.sym 90587 $abc$38833$n6142_1
.sym 90589 $abc$38833$n6136_1
.sym 90592 spiflash_clk
.sym 90595 spiflash_cs_n
.sym 90600 spram_dataout10[15]
.sym 90604 spram_dataout10[11]
.sym 90605 spram_dataout10[9]
.sym 90614 slave_sel_r[2]
.sym 90621 $abc$38833$n4883
.sym 90626 array_muxed1[1]
.sym 90631 array_muxed1[0]
.sym 90640 array_muxed1[7]
.sym 90644 array_muxed1[5]
.sym 90656 $abc$38833$n4883
.sym 90657 array_muxed1[7]
.sym 90660 array_muxed1[5]
.sym 90661 $abc$38833$n4883
.sym 90666 $abc$38833$n4883
.sym 90669 array_muxed1[1]
.sym 90673 $abc$38833$n4883
.sym 90674 array_muxed1[1]
.sym 90679 array_muxed1[0]
.sym 90680 $abc$38833$n4883
.sym 90684 array_muxed1[7]
.sym 90685 $abc$38833$n4883
.sym 90692 $abc$38833$n4883
.sym 90693 array_muxed1[0]
.sym 90697 $abc$38833$n4883
.sym 90698 array_muxed1[5]
.sym 90703 spram_datain00[4]
.sym 90705 spram_datain00[11]
.sym 90706 spram_datain10[12]
.sym 90707 spram_datain00[12]
.sym 90709 spram_datain10[4]
.sym 90710 spram_datain10[11]
.sym 90715 array_muxed0[10]
.sym 90717 array_muxed0[2]
.sym 90718 spram_datain10[13]
.sym 90721 spram_dataout00[14]
.sym 90723 spram_dataout00[15]
.sym 90725 spram_dataout00[8]
.sym 90728 spram_datain10[1]
.sym 90729 spram_datain00[9]
.sym 90730 spram_datain00[1]
.sym 90733 array_muxed1[4]
.sym 90734 spram_datain00[7]
.sym 90736 spram_datain00[0]
.sym 90738 spram_datain10[5]
.sym 90756 array_muxed1[9]
.sym 90757 $abc$38833$n4883
.sym 90791 $abc$38833$n4883
.sym 90792 array_muxed1[9]
.sym 90809 array_muxed1[9]
.sym 90810 $abc$38833$n4883
.sym 90836 basesoc_timer0_reload_storage[28]
.sym 90837 spiflash_miso
.sym 90839 spram_maskwren10[2]
.sym 90840 spram_dataout10[1]
.sym 90844 spram_dataout10[6]
.sym 90846 spram_dataout10[7]
.sym 90847 spram_maskwren10[2]
.sym 90851 spram_datain10[9]
.sym 90860 $abc$38833$n4883
.sym 90959 basesoc_timer0_load_storage[14]
.sym 90967 spram_dataout10[14]
.sym 90971 spram_dataout10[8]
.sym 90973 spiflash_cs_n
.sym 90979 csrbankarray_csrbank2_bitbang0_w[2]
.sym 90980 spiflash_clk
.sym 90981 $abc$38833$n149
.sym 90991 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 90993 $abc$38833$n4300_1
.sym 90995 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 90997 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 90998 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 90999 $abc$38833$n3817
.sym 91001 $abc$38833$n149
.sym 91002 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 91004 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 91005 VexRiscv._zz_319_
.sym 91007 $abc$38833$n149
.sym 91008 $abc$38833$n3819
.sym 91022 $auto$alumacc.cc:474:replace_alu$3881.C[1]
.sym 91024 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91025 VexRiscv._zz_319_
.sym 91028 $auto$alumacc.cc:474:replace_alu$3881.C[2]
.sym 91031 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 91032 $auto$alumacc.cc:474:replace_alu$3881.C[1]
.sym 91034 $auto$alumacc.cc:474:replace_alu$3881.C[3]
.sym 91036 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 91038 $auto$alumacc.cc:474:replace_alu$3881.C[2]
.sym 91040 $auto$alumacc.cc:474:replace_alu$3881.C[4]
.sym 91043 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 91044 $auto$alumacc.cc:474:replace_alu$3881.C[3]
.sym 91046 $auto$alumacc.cc:474:replace_alu$3881.C[5]
.sym 91048 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 91050 $auto$alumacc.cc:474:replace_alu$3881.C[4]
.sym 91055 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 91056 $auto$alumacc.cc:474:replace_alu$3881.C[5]
.sym 91059 $abc$38833$n3817
.sym 91060 $abc$38833$n149
.sym 91062 $abc$38833$n4300_1
.sym 91065 $abc$38833$n4300_1
.sym 91066 $abc$38833$n149
.sym 91068 $abc$38833$n3819
.sym 91070 por_clk
.sym 91071 VexRiscv.reset_$glb_sr
.sym 91082 $abc$38833$n5021
.sym 91083 basesoc_ctrl_bus_errors[1]
.sym 91087 $abc$38833$n149
.sym 91116 $abc$38833$n4300_1
.sym 91117 $abc$38833$n3823
.sym 91119 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 91120 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 91123 $abc$38833$n3745_1
.sym 91124 $abc$38833$n3821
.sym 91126 $abc$38833$n3825
.sym 91128 VexRiscv._zz_319_
.sym 91130 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 91133 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 91137 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 91140 $abc$38833$n149
.sym 91142 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91143 $abc$38833$n3744
.sym 91144 $abc$38833$n3815
.sym 91146 $abc$38833$n3823
.sym 91148 $abc$38833$n149
.sym 91149 $abc$38833$n4300_1
.sym 91152 $abc$38833$n4300_1
.sym 91153 $abc$38833$n3825
.sym 91155 $abc$38833$n149
.sym 91159 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 91160 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 91161 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 91165 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91166 $abc$38833$n3744
.sym 91167 VexRiscv._zz_319_
.sym 91170 $abc$38833$n3821
.sym 91171 $abc$38833$n4300_1
.sym 91172 $abc$38833$n149
.sym 91176 $abc$38833$n4300_1
.sym 91177 $abc$38833$n3815
.sym 91179 $abc$38833$n149
.sym 91182 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 91183 $abc$38833$n3745_1
.sym 91185 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 91189 VexRiscv._zz_319_
.sym 91191 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91193 por_clk
.sym 91194 VexRiscv.reset_$glb_sr
.sym 91206 basesoc_ctrl_reset_reset_r
.sym 91216 VexRiscv._zz_319_
.sym 91221 $PACKER_GND_NET
.sym 91228 $abc$38833$n3744
.sym 91229 array_muxed1[4]
.sym 91238 csrbankarray_csrbank2_bitbang_en0_w
.sym 91251 csrbankarray_csrbank2_bitbang0_w[2]
.sym 91257 $abc$38833$n104
.sym 91269 csrbankarray_csrbank2_bitbang_en0_w
.sym 91271 csrbankarray_csrbank2_bitbang0_w[2]
.sym 91272 $abc$38833$n104
.sym 91329 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91344 $abc$38833$n2344
.sym 91347 basesoc_ctrl_bus_errors[1]
.sym 91349 $PACKER_GND_NET
.sym 91352 $abc$38833$n4883
.sym 91361 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91370 $abc$38833$n2344
.sym 91375 basesoc_ctrl_reset_reset_r
.sym 91385 VexRiscv._zz_319_
.sym 91387 $abc$38833$n149
.sym 91388 $abc$38833$n3744
.sym 91392 $abc$38833$n3744
.sym 91394 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91395 $abc$38833$n149
.sym 91406 basesoc_ctrl_reset_reset_r
.sym 91410 VexRiscv._zz_319_
.sym 91411 $abc$38833$n3744
.sym 91413 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 91438 $abc$38833$n2344
.sym 91439 por_clk
.sym 91440 sys_rst_$glb_sr
.sym 91447 basesoc_ctrl_bus_errors[0]
.sym 91465 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91466 csrbankarray_csrbank2_bitbang_en0_w
.sym 91468 VexRiscv._zz_321_[0]
.sym 91470 basesoc_ctrl_bus_errors[0]
.sym 91472 spiflash_clk
.sym 91473 $abc$38833$n149
.sym 91475 csrbankarray_csrbank2_bitbang0_w[2]
.sym 91482 basesoc_ctrl_bus_errors[1]
.sym 91484 $abc$38833$n2142
.sym 91515 basesoc_ctrl_bus_errors[1]
.sym 91561 $abc$38833$n2142
.sym 91562 por_clk
.sym 91563 sys_rst_$glb_sr
.sym 91566 basesoc_uart_rx_fifo_produce[2]
.sym 91567 basesoc_uart_rx_fifo_produce[3]
.sym 91569 basesoc_uart_rx_fifo_produce[0]
.sym 91575 $abc$38833$n2156
.sym 91578 $abc$38833$n2142
.sym 91586 VexRiscv._zz_236_[1]
.sym 91591 basesoc_uart_rx_fifo_produce[0]
.sym 91594 $abc$38833$n2146
.sym 91596 basesoc_ctrl_reset_reset_r
.sym 91597 $abc$38833$n2447
.sym 91609 csrbankarray_csrbank2_bitbang_en0_w
.sym 91610 array_muxed1[0]
.sym 91613 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91618 sys_rst
.sym 91619 basesoc_ctrl_bus_errors[0]
.sym 91623 $abc$38833$n3474
.sym 91624 spiflash_clk1
.sym 91635 spiflash_i
.sym 91639 array_muxed1[0]
.sym 91644 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91646 spiflash_clk1
.sym 91647 csrbankarray_csrbank2_bitbang_en0_w
.sym 91656 spiflash_i
.sym 91662 $abc$38833$n3474
.sym 91664 sys_rst
.sym 91665 basesoc_ctrl_bus_errors[0]
.sym 91677 spiflash_i
.sym 91685 por_clk
.sym 91686 sys_rst_$glb_sr
.sym 91687 basesoc_dat_w[2]
.sym 91688 basesoc_dat_w[4]
.sym 91693 basesoc_adr[11]
.sym 91706 sys_rst
.sym 91711 basesoc_uart_rx_fifo_produce[2]
.sym 91713 basesoc_uart_rx_fifo_produce[3]
.sym 91714 $abc$38833$n4229_1
.sym 91716 basesoc_adr[11]
.sym 91717 basesoc_uart_rx_fifo_produce[0]
.sym 91721 array_muxed1[4]
.sym 91722 basesoc_uart_rx_fifo_produce[1]
.sym 91728 basesoc_ctrl_reset_reset_r
.sym 91729 csrbankarray_csrbank2_bitbang_en0_w
.sym 91732 csrbankarray_csrbank2_bitbang0_w[0]
.sym 91735 basesoc_uart_rx_fifo_wrport_we
.sym 91736 spiflash_bus_dat_r[7]
.sym 91744 basesoc_dat_w[2]
.sym 91755 $abc$38833$n2342
.sym 91756 basesoc_dat_w[1]
.sym 91757 sys_rst
.sym 91764 basesoc_dat_w[1]
.sym 91767 csrbankarray_csrbank2_bitbang_en0_w
.sym 91768 csrbankarray_csrbank2_bitbang0_w[0]
.sym 91769 spiflash_bus_dat_r[7]
.sym 91773 sys_rst
.sym 91776 basesoc_uart_rx_fifo_wrport_we
.sym 91785 basesoc_ctrl_reset_reset_r
.sym 91792 basesoc_dat_w[2]
.sym 91807 $abc$38833$n2342
.sym 91808 por_clk
.sym 91809 sys_rst_$glb_sr
.sym 91814 basesoc_timer0_reload_storage[4]
.sym 91820 $abc$38833$n2447
.sym 91821 basesoc_ctrl_storage[26]
.sym 91822 $abc$38833$n5560_1
.sym 91824 csrbankarray_csrbank2_bitbang0_w[2]
.sym 91836 $abc$38833$n2344
.sym 91838 basesoc_dat_w[6]
.sym 91839 csrbankarray_csrbank2_bitbang0_w[0]
.sym 91840 basesoc_ctrl_bus_errors[1]
.sym 91842 basesoc_dat_w[1]
.sym 91852 basesoc_dat_w[4]
.sym 91859 basesoc_dat_w[2]
.sym 91869 $abc$38833$n2318
.sym 91899 basesoc_dat_w[2]
.sym 91904 basesoc_dat_w[4]
.sym 91930 $abc$38833$n2318
.sym 91931 por_clk
.sym 91932 sys_rst_$glb_sr
.sym 91939 basesoc_ctrl_storage[30]
.sym 91944 VexRiscv._zz_194_[1]
.sym 91957 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91958 csrbankarray_csrbank2_bitbang_en0_w
.sym 91960 basesoc_timer0_reload_storage[28]
.sym 91961 VexRiscv._zz_321_[0]
.sym 91963 basesoc_ctrl_bus_errors[0]
.sym 91964 basesoc_dat_w[2]
.sym 91966 basesoc_dat_w[4]
.sym 91968 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 91975 $abc$38833$n4576_1
.sym 91978 VexRiscv._zz_319_
.sym 91983 VexRiscv._zz_311_
.sym 91990 VexRiscv._zz_194_[4]
.sym 91994 VexRiscv._zz_194_[6]
.sym 91995 VexRiscv._zz_194_[5]
.sym 91997 $abc$38833$n4570_1
.sym 92000 VexRiscv._zz_194_[3]
.sym 92001 $abc$38833$n4569
.sym 92002 $abc$38833$n4575
.sym 92019 VexRiscv._zz_319_
.sym 92020 $abc$38833$n4570_1
.sym 92021 $abc$38833$n4569
.sym 92026 VexRiscv._zz_311_
.sym 92027 VexRiscv._zz_194_[3]
.sym 92028 VexRiscv._zz_194_[4]
.sym 92031 VexRiscv._zz_311_
.sym 92033 VexRiscv._zz_194_[6]
.sym 92034 VexRiscv._zz_194_[5]
.sym 92037 $abc$38833$n4575
.sym 92038 VexRiscv._zz_319_
.sym 92039 $abc$38833$n4576_1
.sym 92054 por_clk
.sym 92055 $abc$38833$n149_$glb_sr
.sym 92058 basesoc_ctrl_bus_errors[2]
.sym 92059 basesoc_ctrl_bus_errors[3]
.sym 92060 basesoc_ctrl_bus_errors[4]
.sym 92061 basesoc_ctrl_bus_errors[5]
.sym 92062 basesoc_ctrl_bus_errors[6]
.sym 92063 basesoc_ctrl_bus_errors[7]
.sym 92066 VexRiscv._zz_316_[20]
.sym 92069 VexRiscv._zz_311_
.sym 92074 VexRiscv._zz_194_[3]
.sym 92080 basesoc_timer0_value_status[19]
.sym 92081 basesoc_ctrl_bus_errors[4]
.sym 92082 $abc$38833$n2146
.sym 92083 $abc$38833$n3597_1
.sym 92084 basesoc_ctrl_reset_reset_r
.sym 92085 basesoc_timer0_value[15]
.sym 92086 $abc$38833$n2146
.sym 92087 VexRiscv._zz_194_[5]
.sym 92088 basesoc_ctrl_storage[30]
.sym 92089 $abc$38833$n2447
.sym 92090 basesoc_timer0_value[19]
.sym 92091 basesoc_uart_rx_fifo_produce[0]
.sym 92097 $abc$38833$n4567
.sym 92098 $abc$38833$n4564_1
.sym 92099 VexRiscv._zz_194_[3]
.sym 92100 sys_rst
.sym 92101 $abc$38833$n4566_1
.sym 92102 $abc$38833$n3480
.sym 92103 VexRiscv._zz_194_[2]
.sym 92104 VexRiscv._zz_319_
.sym 92105 $abc$38833$n5022_1
.sym 92106 VexRiscv._zz_319_
.sym 92107 $abc$38833$n3597_1
.sym 92108 basesoc_we
.sym 92110 $abc$38833$n4563
.sym 92113 $abc$38833$n3469
.sym 92115 VexRiscv._zz_194_[1]
.sym 92117 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92118 csrbankarray_csrbank2_bitbang_en0_w
.sym 92119 $abc$38833$n147
.sym 92120 $abc$38833$n3472
.sym 92121 VexRiscv._zz_311_
.sym 92124 spiflash_miso
.sym 92125 $abc$38833$n3475
.sym 92130 spiflash_miso
.sym 92133 $abc$38833$n3472
.sym 92136 $abc$38833$n3597_1
.sym 92137 $abc$38833$n3469
.sym 92138 sys_rst
.sym 92139 basesoc_we
.sym 92142 VexRiscv._zz_319_
.sym 92143 $abc$38833$n4564_1
.sym 92144 $abc$38833$n4563
.sym 92148 csrbankarray_csrbank2_bitbang_en0_w
.sym 92149 $abc$38833$n3469
.sym 92150 $abc$38833$n5022_1
.sym 92151 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92154 VexRiscv._zz_194_[2]
.sym 92156 VexRiscv._zz_194_[3]
.sym 92157 VexRiscv._zz_311_
.sym 92161 VexRiscv._zz_194_[1]
.sym 92162 VexRiscv._zz_311_
.sym 92163 VexRiscv._zz_194_[2]
.sym 92166 $abc$38833$n4566_1
.sym 92167 VexRiscv._zz_319_
.sym 92168 $abc$38833$n4567
.sym 92172 $abc$38833$n3475
.sym 92173 $abc$38833$n147
.sym 92174 $abc$38833$n3480
.sym 92177 por_clk
.sym 92178 $abc$38833$n149_$glb_sr
.sym 92179 basesoc_ctrl_bus_errors[8]
.sym 92180 basesoc_ctrl_bus_errors[9]
.sym 92181 basesoc_ctrl_bus_errors[10]
.sym 92182 basesoc_ctrl_bus_errors[11]
.sym 92183 basesoc_ctrl_bus_errors[12]
.sym 92184 basesoc_ctrl_bus_errors[13]
.sym 92185 basesoc_ctrl_bus_errors[14]
.sym 92186 basesoc_ctrl_bus_errors[15]
.sym 92189 basesoc_timer0_load_storage[12]
.sym 92194 basesoc_we
.sym 92196 sys_rst
.sym 92203 basesoc_uart_rx_fifo_produce[2]
.sym 92204 VexRiscv.decode_to_execute_RS2[9]
.sym 92205 basesoc_uart_rx_fifo_produce[3]
.sym 92206 basesoc_ctrl_bus_errors[13]
.sym 92207 $abc$38833$n3567_1
.sym 92208 basesoc_adr[11]
.sym 92209 basesoc_uart_rx_fifo_produce[1]
.sym 92210 $abc$38833$n2133
.sym 92211 basesoc_ctrl_bus_errors[6]
.sym 92212 basesoc_ctrl_bus_errors[8]
.sym 92213 $abc$38833$n3561_1
.sym 92214 basesoc_uart_rx_fifo_produce[0]
.sym 92220 $abc$38833$n3482
.sym 92221 basesoc_dat_w[4]
.sym 92222 basesoc_dat_w[6]
.sym 92223 basesoc_ctrl_bus_errors[3]
.sym 92224 basesoc_ctrl_bus_errors[4]
.sym 92227 basesoc_ctrl_bus_errors[7]
.sym 92230 basesoc_ctrl_bus_errors[2]
.sym 92232 $abc$38833$n3484
.sym 92233 basesoc_ctrl_bus_errors[5]
.sym 92234 basesoc_ctrl_bus_errors[6]
.sym 92235 basesoc_ctrl_bus_errors[0]
.sym 92236 basesoc_ctrl_bus_errors[8]
.sym 92237 basesoc_ctrl_bus_errors[9]
.sym 92238 $abc$38833$n3481
.sym 92239 basesoc_ctrl_bus_errors[11]
.sym 92240 basesoc_ctrl_bus_errors[12]
.sym 92242 basesoc_ctrl_bus_errors[14]
.sym 92243 $abc$38833$n3483
.sym 92246 basesoc_ctrl_bus_errors[10]
.sym 92247 $abc$38833$n2306
.sym 92248 basesoc_ctrl_bus_errors[1]
.sym 92249 basesoc_ctrl_bus_errors[13]
.sym 92250 basesoc_dat_w[3]
.sym 92251 basesoc_ctrl_bus_errors[15]
.sym 92253 basesoc_ctrl_bus_errors[8]
.sym 92254 basesoc_ctrl_bus_errors[9]
.sym 92255 basesoc_ctrl_bus_errors[0]
.sym 92256 basesoc_ctrl_bus_errors[1]
.sym 92262 basesoc_dat_w[6]
.sym 92265 basesoc_ctrl_bus_errors[13]
.sym 92266 basesoc_ctrl_bus_errors[11]
.sym 92267 basesoc_ctrl_bus_errors[12]
.sym 92268 basesoc_ctrl_bus_errors[10]
.sym 92271 basesoc_dat_w[4]
.sym 92277 basesoc_ctrl_bus_errors[14]
.sym 92278 basesoc_ctrl_bus_errors[2]
.sym 92279 basesoc_ctrl_bus_errors[15]
.sym 92280 basesoc_ctrl_bus_errors[3]
.sym 92283 $abc$38833$n3483
.sym 92284 $abc$38833$n3482
.sym 92285 $abc$38833$n3484
.sym 92286 $abc$38833$n3481
.sym 92290 basesoc_dat_w[3]
.sym 92295 basesoc_ctrl_bus_errors[7]
.sym 92296 basesoc_ctrl_bus_errors[5]
.sym 92297 basesoc_ctrl_bus_errors[6]
.sym 92298 basesoc_ctrl_bus_errors[4]
.sym 92299 $abc$38833$n2306
.sym 92300 por_clk
.sym 92301 sys_rst_$glb_sr
.sym 92302 basesoc_ctrl_bus_errors[16]
.sym 92303 basesoc_ctrl_bus_errors[17]
.sym 92304 basesoc_ctrl_bus_errors[18]
.sym 92305 basesoc_ctrl_bus_errors[19]
.sym 92306 basesoc_ctrl_bus_errors[20]
.sym 92307 basesoc_ctrl_bus_errors[21]
.sym 92308 basesoc_ctrl_bus_errors[22]
.sym 92309 basesoc_ctrl_bus_errors[23]
.sym 92312 basesoc_timer0_reload_storage[28]
.sym 92327 basesoc_ctrl_bus_errors[20]
.sym 92328 basesoc_ctrl_bus_errors[11]
.sym 92329 basesoc_timer0_load_storage[12]
.sym 92330 basesoc_ctrl_bus_errors[12]
.sym 92331 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92332 $abc$38833$n2342
.sym 92333 basesoc_dat_w[1]
.sym 92334 basesoc_dat_w[6]
.sym 92335 basesoc_timer0_load_storage[11]
.sym 92337 basesoc_ctrl_bus_errors[1]
.sym 92343 $abc$38833$n3478
.sym 92344 $abc$38833$n3477
.sym 92345 $abc$38833$n3471
.sym 92346 $abc$38833$n3561_1
.sym 92347 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92348 basesoc_we
.sym 92349 basesoc_ctrl_bus_errors[14]
.sym 92350 $abc$38833$n3479
.sym 92351 $abc$38833$n3448_1
.sym 92353 basesoc_ctrl_bus_errors[10]
.sym 92356 $abc$38833$n3476
.sym 92357 $abc$38833$n3474
.sym 92358 $abc$38833$n3564_1
.sym 92359 $abc$38833$n3597_1
.sym 92360 basesoc_ctrl_storage[30]
.sym 92361 basesoc_ctrl_bus_errors[18]
.sym 92362 basesoc_ctrl_bus_errors[19]
.sym 92364 basesoc_ctrl_bus_errors[21]
.sym 92365 basesoc_ctrl_bus_errors[22]
.sym 92367 basesoc_ctrl_bus_errors[16]
.sym 92368 basesoc_ctrl_bus_errors[17]
.sym 92369 $abc$38833$n5021
.sym 92370 sys_rst
.sym 92371 basesoc_ctrl_bus_errors[20]
.sym 92372 $abc$38833$n3597_1
.sym 92373 $abc$38833$n3561_1
.sym 92374 basesoc_ctrl_bus_errors[23]
.sym 92376 basesoc_ctrl_bus_errors[18]
.sym 92377 basesoc_ctrl_bus_errors[10]
.sym 92378 $abc$38833$n3564_1
.sym 92379 $abc$38833$n3561_1
.sym 92382 basesoc_ctrl_bus_errors[19]
.sym 92383 basesoc_ctrl_bus_errors[18]
.sym 92384 basesoc_ctrl_bus_errors[16]
.sym 92385 basesoc_ctrl_bus_errors[17]
.sym 92388 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92389 $abc$38833$n5021
.sym 92390 $abc$38833$n3597_1
.sym 92391 $abc$38833$n3448_1
.sym 92396 $abc$38833$n3474
.sym 92397 sys_rst
.sym 92400 basesoc_ctrl_bus_errors[14]
.sym 92401 $abc$38833$n3561_1
.sym 92402 $abc$38833$n3471
.sym 92403 basesoc_ctrl_storage[30]
.sym 92406 basesoc_ctrl_bus_errors[21]
.sym 92407 basesoc_ctrl_bus_errors[23]
.sym 92408 basesoc_ctrl_bus_errors[20]
.sym 92409 basesoc_ctrl_bus_errors[22]
.sym 92412 $abc$38833$n3478
.sym 92413 $abc$38833$n3477
.sym 92414 $abc$38833$n3476
.sym 92415 $abc$38833$n3479
.sym 92418 $abc$38833$n3448_1
.sym 92419 $abc$38833$n3597_1
.sym 92420 basesoc_we
.sym 92421 sys_rst
.sym 92423 por_clk
.sym 92424 sys_rst_$glb_sr
.sym 92425 basesoc_ctrl_bus_errors[24]
.sym 92426 basesoc_ctrl_bus_errors[25]
.sym 92427 basesoc_ctrl_bus_errors[26]
.sym 92428 basesoc_ctrl_bus_errors[27]
.sym 92429 basesoc_ctrl_bus_errors[28]
.sym 92430 basesoc_ctrl_bus_errors[29]
.sym 92431 basesoc_ctrl_bus_errors[30]
.sym 92432 basesoc_ctrl_bus_errors[31]
.sym 92435 basesoc_timer0_load_storage[14]
.sym 92442 $abc$38833$n3561_1
.sym 92449 VexRiscv._zz_321_[0]
.sym 92451 basesoc_ctrl_bus_errors[19]
.sym 92452 basesoc_dat_w[2]
.sym 92454 basesoc_dat_w[4]
.sym 92455 basesoc_ctrl_storage[29]
.sym 92456 basesoc_ctrl_bus_errors[31]
.sym 92457 $abc$38833$n3465
.sym 92458 basesoc_ctrl_bus_errors[24]
.sym 92459 basesoc_ctrl_bus_errors[23]
.sym 92460 basesoc_timer0_reload_storage[28]
.sym 92467 basesoc_ctrl_bus_errors[17]
.sym 92468 $abc$38833$n2133
.sym 92469 $abc$38833$n3564_1
.sym 92470 $abc$38833$n3570_1
.sym 92471 basesoc_ctrl_bus_errors[21]
.sym 92475 $abc$38833$n3471
.sym 92476 basesoc_ctrl_bus_errors[13]
.sym 92478 $abc$38833$n3471
.sym 92479 $abc$38833$n3567_1
.sym 92481 basesoc_ctrl_storage[29]
.sym 92482 basesoc_ctrl_bus_errors[8]
.sym 92483 basesoc_ctrl_bus_errors[6]
.sym 92484 basesoc_ctrl_bus_errors[26]
.sym 92485 basesoc_ctrl_bus_errors[27]
.sym 92486 basesoc_ctrl_bus_errors[28]
.sym 92487 $abc$38833$n3561_1
.sym 92488 $abc$38833$n3472
.sym 92489 basesoc_ctrl_bus_errors[31]
.sym 92490 basesoc_ctrl_bus_errors[24]
.sym 92491 basesoc_ctrl_bus_errors[25]
.sym 92492 basesoc_ctrl_storage[24]
.sym 92493 basesoc_ctrl_reset_reset_r
.sym 92494 $abc$38833$n3469
.sym 92495 basesoc_ctrl_bus_errors[29]
.sym 92496 basesoc_ctrl_bus_errors[30]
.sym 92497 $abc$38833$n3561_1
.sym 92499 basesoc_ctrl_bus_errors[28]
.sym 92500 basesoc_ctrl_bus_errors[31]
.sym 92501 basesoc_ctrl_bus_errors[29]
.sym 92502 basesoc_ctrl_bus_errors[30]
.sym 92505 basesoc_ctrl_bus_errors[21]
.sym 92506 basesoc_ctrl_storage[29]
.sym 92507 $abc$38833$n3564_1
.sym 92508 $abc$38833$n3471
.sym 92511 $abc$38833$n3570_1
.sym 92512 basesoc_ctrl_bus_errors[30]
.sym 92513 $abc$38833$n3567_1
.sym 92514 basesoc_ctrl_bus_errors[6]
.sym 92517 $abc$38833$n3469
.sym 92518 basesoc_ctrl_bus_errors[25]
.sym 92519 basesoc_ctrl_bus_errors[17]
.sym 92520 $abc$38833$n3472
.sym 92523 basesoc_ctrl_bus_errors[8]
.sym 92524 $abc$38833$n3471
.sym 92525 $abc$38833$n3561_1
.sym 92526 basesoc_ctrl_storage[24]
.sym 92530 basesoc_ctrl_reset_reset_r
.sym 92535 $abc$38833$n3567_1
.sym 92536 basesoc_ctrl_bus_errors[13]
.sym 92537 basesoc_ctrl_bus_errors[29]
.sym 92538 $abc$38833$n3561_1
.sym 92541 basesoc_ctrl_bus_errors[24]
.sym 92542 basesoc_ctrl_bus_errors[25]
.sym 92543 basesoc_ctrl_bus_errors[27]
.sym 92544 basesoc_ctrl_bus_errors[26]
.sym 92545 $abc$38833$n2133
.sym 92546 por_clk
.sym 92547 sys_rst_$glb_sr
.sym 92550 basesoc_ctrl_storage[2]
.sym 92563 $abc$38833$n3564_1
.sym 92564 $abc$38833$n2133
.sym 92566 $abc$38833$n3471
.sym 92571 $abc$38833$n3471
.sym 92572 basesoc_timer0_value[15]
.sym 92573 basesoc_ctrl_bus_errors[4]
.sym 92574 basesoc_timer0_value[19]
.sym 92575 array_muxed0[9]
.sym 92578 basesoc_ctrl_storage[7]
.sym 92579 $abc$38833$n3597_1
.sym 92580 basesoc_timer0_value_status[19]
.sym 92581 basesoc_ctrl_reset_reset_r
.sym 92582 $abc$38833$n2447
.sym 92583 basesoc_uart_rx_fifo_produce[0]
.sym 92589 $abc$38833$n5053
.sym 92590 basesoc_dat_w[3]
.sym 92591 basesoc_ctrl_bus_errors[26]
.sym 92592 basesoc_ctrl_bus_errors[27]
.sym 92593 basesoc_ctrl_bus_errors[28]
.sym 92594 $abc$38833$n5048_1
.sym 92597 basesoc_ctrl_bus_errors[20]
.sym 92599 $abc$38833$n78
.sym 92600 basesoc_ctrl_bus_errors[11]
.sym 92602 basesoc_ctrl_bus_errors[12]
.sym 92605 $abc$38833$n5049
.sym 92607 $abc$38833$n2342
.sym 92608 basesoc_ctrl_storage[26]
.sym 92609 basesoc_ctrl_storage[11]
.sym 92610 $abc$38833$n72
.sym 92611 basesoc_ctrl_bus_errors[19]
.sym 92613 $abc$38833$n3567_1
.sym 92614 $abc$38833$n5056_1
.sym 92615 $abc$38833$n3561_1
.sym 92616 $abc$38833$n5047
.sym 92617 $abc$38833$n3465
.sym 92618 $abc$38833$n3468
.sym 92619 $abc$38833$n3564_1
.sym 92620 $abc$38833$n3471
.sym 92622 basesoc_ctrl_storage[11]
.sym 92623 $abc$38833$n3465
.sym 92624 basesoc_ctrl_bus_errors[19]
.sym 92625 $abc$38833$n3564_1
.sym 92628 $abc$38833$n3561_1
.sym 92629 basesoc_ctrl_bus_errors[12]
.sym 92630 $abc$38833$n72
.sym 92631 $abc$38833$n3468
.sym 92634 $abc$38833$n5047
.sym 92635 $abc$38833$n3567_1
.sym 92636 $abc$38833$n5049
.sym 92637 basesoc_ctrl_bus_errors[27]
.sym 92640 $abc$38833$n5048_1
.sym 92641 basesoc_ctrl_bus_errors[11]
.sym 92642 $abc$38833$n3561_1
.sym 92646 basesoc_ctrl_bus_errors[28]
.sym 92647 $abc$38833$n3567_1
.sym 92648 $abc$38833$n3471
.sym 92649 $abc$38833$n78
.sym 92654 basesoc_dat_w[3]
.sym 92658 $abc$38833$n3471
.sym 92659 basesoc_ctrl_storage[26]
.sym 92660 basesoc_ctrl_bus_errors[26]
.sym 92661 $abc$38833$n3567_1
.sym 92664 $abc$38833$n3564_1
.sym 92665 $abc$38833$n5053
.sym 92666 basesoc_ctrl_bus_errors[20]
.sym 92667 $abc$38833$n5056_1
.sym 92668 $abc$38833$n2342
.sym 92669 por_clk
.sym 92670 sys_rst_$glb_sr
.sym 92672 basesoc_adr[12]
.sym 92674 basesoc_adr[9]
.sym 92682 basesoc_ctrl_reset_reset_r
.sym 92695 basesoc_ctrl_storage[11]
.sym 92696 array_muxed0[13]
.sym 92697 $abc$38833$n2133
.sym 92698 $abc$38833$n6337
.sym 92699 $abc$38833$n3567_1
.sym 92700 basesoc_adr[11]
.sym 92701 basesoc_uart_rx_fifo_produce[1]
.sym 92702 $abc$38833$n3551_1
.sym 92703 basesoc_uart_rx_fifo_produce[3]
.sym 92704 $abc$38833$n6336_1
.sym 92705 $abc$38833$n3561_1
.sym 92715 array_muxed0[0]
.sym 92716 $abc$38833$n5055
.sym 92719 $abc$38833$n5052_1
.sym 92721 $abc$38833$n5054_1
.sym 92723 $abc$38833$n3570_1
.sym 92724 csrbankarray_csrbank2_bitbang0_w[2]
.sym 92725 $abc$38833$n3567_1
.sym 92726 basesoc_ctrl_bus_errors[31]
.sym 92728 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92729 $abc$38833$n54
.sym 92731 $abc$38833$n3564_1
.sym 92733 basesoc_ctrl_bus_errors[4]
.sym 92734 basesoc_ctrl_bus_errors[23]
.sym 92735 $abc$38833$n3463
.sym 92736 $abc$38833$n3448_1
.sym 92737 $abc$38833$n3449_1
.sym 92738 basesoc_ctrl_storage[7]
.sym 92739 $abc$38833$n3597_1
.sym 92741 $abc$38833$n3463
.sym 92742 $abc$38833$n64
.sym 92743 $abc$38833$n3465
.sym 92745 $abc$38833$n5055
.sym 92746 $abc$38833$n54
.sym 92747 $abc$38833$n5054_1
.sym 92748 $abc$38833$n3463
.sym 92751 basesoc_ctrl_bus_errors[4]
.sym 92752 $abc$38833$n3570_1
.sym 92753 $abc$38833$n64
.sym 92754 $abc$38833$n3465
.sym 92758 $abc$38833$n5052_1
.sym 92759 $abc$38833$n3449_1
.sym 92763 csrbankarray_csrbank2_bitbang0_w[2]
.sym 92764 $abc$38833$n3597_1
.sym 92765 $abc$38833$n3448_1
.sym 92769 $abc$38833$n3597_1
.sym 92770 $abc$38833$n3448_1
.sym 92771 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92775 array_muxed0[0]
.sym 92781 $abc$38833$n3463
.sym 92782 basesoc_ctrl_bus_errors[31]
.sym 92783 $abc$38833$n3567_1
.sym 92784 basesoc_ctrl_storage[7]
.sym 92789 $abc$38833$n3564_1
.sym 92790 basesoc_ctrl_bus_errors[23]
.sym 92792 por_clk
.sym 92793 sys_rst_$glb_sr
.sym 92794 $abc$38833$n3450_1
.sym 92795 $abc$38833$n3449_1
.sym 92796 basesoc_adr[10]
.sym 92797 $abc$38833$n3597_1
.sym 92798 $abc$38833$n3592_1
.sym 92799 $abc$38833$n3498
.sym 92800 basesoc_adr[13]
.sym 92801 csrbankarray_sel_r
.sym 92805 $abc$38833$n3567_1
.sym 92808 basesoc_adr[0]
.sym 92818 basesoc_adr[4]
.sym 92820 $abc$38833$n3550_1
.sym 92822 basesoc_timer0_load_storage[12]
.sym 92823 basesoc_timer0_load_storage[11]
.sym 92825 basesoc_ctrl_bus_errors[1]
.sym 92826 $abc$38833$n3497
.sym 92827 basesoc_dat_w[6]
.sym 92828 basesoc_dat_w[1]
.sym 92829 basesoc_dat_w[3]
.sym 92837 $abc$38833$n3567_1
.sym 92838 $abc$38833$n3466
.sym 92842 basesoc_adr[2]
.sym 92849 basesoc_dat_w[7]
.sym 92860 basesoc_ctrl_bus_errors[24]
.sym 92862 $abc$38833$n2156
.sym 92864 $abc$38833$n6336_1
.sym 92866 basesoc_ctrl_bus_errors[9]
.sym 92875 $abc$38833$n3567_1
.sym 92877 basesoc_ctrl_bus_errors[24]
.sym 92883 basesoc_dat_w[7]
.sym 92910 $abc$38833$n3466
.sym 92911 basesoc_ctrl_bus_errors[9]
.sym 92912 basesoc_adr[2]
.sym 92913 $abc$38833$n6336_1
.sym 92914 $abc$38833$n2156
.sym 92915 por_clk
.sym 92916 sys_rst_$glb_sr
.sym 92917 basesoc_timer0_value[12]
.sym 92918 $abc$38833$n3591_1
.sym 92919 $abc$38833$n3497
.sym 92920 $abc$38833$n3551_1
.sym 92921 basesoc_timer0_value[15]
.sym 92922 $abc$38833$n3525
.sym 92927 basesoc_timer0_reload_storage[24]
.sym 92932 $abc$38833$n3597_1
.sym 92934 array_muxed0[10]
.sym 92937 basesoc_dat_w[7]
.sym 92938 $abc$38833$n3449_1
.sym 92942 basesoc_adr[0]
.sym 92944 $abc$38833$n3525
.sym 92945 basesoc_dat_w[2]
.sym 92946 basesoc_ctrl_bus_errors[24]
.sym 92947 basesoc_dat_w[4]
.sym 92948 $abc$38833$n3550_1
.sym 92949 $abc$38833$n3465
.sym 92950 basesoc_timer0_value[12]
.sym 92951 basesoc_ctrl_storage[29]
.sym 92952 basesoc_timer0_reload_storage[28]
.sym 92959 $abc$38833$n3449_1
.sym 92960 $abc$38833$n2318
.sym 92961 basesoc_we
.sym 92966 basesoc_adr[3]
.sym 92967 $abc$38833$n3471
.sym 92974 basesoc_ctrl_reset_reset_r
.sym 92978 sys_rst
.sym 92981 basesoc_adr[2]
.sym 92984 $abc$38833$n3497
.sym 92985 $abc$38833$n3466
.sym 92987 $abc$38833$n3472
.sym 92988 basesoc_dat_w[1]
.sym 92991 sys_rst
.sym 92992 $abc$38833$n3497
.sym 92993 $abc$38833$n3466
.sym 92994 basesoc_we
.sym 92997 $abc$38833$n3449_1
.sym 92998 $abc$38833$n3471
.sym 92999 basesoc_we
.sym 93000 sys_rst
.sym 93004 basesoc_adr[3]
.sym 93005 $abc$38833$n3472
.sym 93006 basesoc_adr[2]
.sym 93012 basesoc_ctrl_reset_reset_r
.sym 93018 basesoc_dat_w[1]
.sym 93021 basesoc_adr[2]
.sym 93022 $abc$38833$n3466
.sym 93023 basesoc_adr[3]
.sym 93037 $abc$38833$n2318
.sym 93038 por_clk
.sym 93039 sys_rst_$glb_sr
.sym 93041 $abc$38833$n5130
.sym 93043 $abc$38833$n5136
.sym 93044 basesoc_timer0_reload_storage[17]
.sym 93045 basesoc_timer0_reload_storage[20]
.sym 93046 basesoc_timer0_reload_storage[23]
.sym 93050 basesoc_timer0_eventmanager_status_w
.sym 93052 $abc$38833$n2156
.sym 93053 $abc$38833$n3471
.sym 93055 $abc$38833$n3551_1
.sym 93056 $abc$38833$n2133
.sym 93062 basesoc_timer0_en_storage
.sym 93063 $abc$38833$n3497
.sym 93066 $abc$38833$n2318
.sym 93067 $abc$38833$n2447
.sym 93068 basesoc_timer0_value[15]
.sym 93069 basesoc_ctrl_storage[7]
.sym 93070 basesoc_timer0_value[19]
.sym 93071 basesoc_uart_rx_fifo_produce[0]
.sym 93072 basesoc_timer0_value_status[19]
.sym 93073 basesoc_ctrl_reset_reset_r
.sym 93074 basesoc_ctrl_reset_reset_r
.sym 93075 $abc$38833$n2316
.sym 93082 $abc$38833$n3550_1
.sym 93083 $abc$38833$n3567_1
.sym 93084 $abc$38833$n3551_1
.sym 93085 basesoc_we
.sym 93088 basesoc_dat_w[7]
.sym 93089 $abc$38833$n3566_1
.sym 93090 basesoc_adr[4]
.sym 93092 sys_rst
.sym 93093 $abc$38833$n3463
.sym 93099 basesoc_timer0_reload_storage[15]
.sym 93101 $abc$38833$n3563_1
.sym 93107 basesoc_dat_w[4]
.sym 93108 $abc$38833$n2314
.sym 93110 $abc$38833$n3564_1
.sym 93111 basesoc_timer0_reload_storage[23]
.sym 93114 basesoc_adr[4]
.sym 93116 $abc$38833$n3567_1
.sym 93120 $abc$38833$n3551_1
.sym 93121 basesoc_we
.sym 93127 basesoc_dat_w[7]
.sym 93134 basesoc_dat_w[4]
.sym 93138 basesoc_adr[4]
.sym 93140 $abc$38833$n3564_1
.sym 93144 $abc$38833$n3463
.sym 93145 sys_rst
.sym 93146 $abc$38833$n3550_1
.sym 93147 basesoc_adr[4]
.sym 93150 $abc$38833$n3563_1
.sym 93151 basesoc_timer0_reload_storage[23]
.sym 93152 basesoc_timer0_reload_storage[15]
.sym 93153 $abc$38833$n3566_1
.sym 93160 $abc$38833$n2314
.sym 93161 por_clk
.sym 93162 sys_rst_$glb_sr
.sym 93163 $abc$38833$n5152_1
.sym 93164 basesoc_timer0_value_status[12]
.sym 93165 basesoc_timer0_value_status[23]
.sym 93166 basesoc_timer0_value_status[5]
.sym 93167 basesoc_timer0_value_status[1]
.sym 93168 $abc$38833$n4984_1
.sym 93169 $abc$38833$n5114_1
.sym 93170 basesoc_timer0_value_status[11]
.sym 93180 sys_rst
.sym 93181 $abc$38833$n3463
.sym 93187 basesoc_ctrl_storage[11]
.sym 93188 basesoc_timer0_value[12]
.sym 93190 $abc$38833$n3551_1
.sym 93191 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 93192 $abc$38833$n3563_1
.sym 93193 basesoc_timer0_value[11]
.sym 93194 basesoc_timer0_eventmanager_status_w
.sym 93196 $abc$38833$n5703
.sym 93197 basesoc_uart_rx_fifo_produce[1]
.sym 93206 $abc$38833$n2133
.sym 93207 sys_rst
.sym 93208 $abc$38833$n3563_1
.sym 93209 basesoc_dat_w[5]
.sym 93210 basesoc_timer0_load_storage[4]
.sym 93211 $abc$38833$n3463
.sym 93213 $abc$38833$n4989
.sym 93214 $abc$38833$n6326_1
.sym 93215 basesoc_timer0_reload_storage[12]
.sym 93216 basesoc_timer0_load_storage[20]
.sym 93217 basesoc_dat_w[2]
.sym 93221 $abc$38833$n4990_1
.sym 93222 basesoc_timer0_reload_storage[28]
.sym 93223 $abc$38833$n3465
.sym 93224 basesoc_adr[4]
.sym 93225 $abc$38833$n4984_1
.sym 93226 $abc$38833$n4941_1
.sym 93227 basesoc_timer0_value_status[11]
.sym 93228 $abc$38833$n6323_1
.sym 93229 $abc$38833$n3554_1
.sym 93231 basesoc_uart_rx_fifo_produce[0]
.sym 93232 $abc$38833$n3556_1
.sym 93233 basesoc_uart_rx_fifo_wrport_we
.sym 93234 basesoc_timer0_load_storage[12]
.sym 93235 $abc$38833$n4987
.sym 93239 basesoc_dat_w[2]
.sym 93243 basesoc_timer0_load_storage[20]
.sym 93244 basesoc_timer0_reload_storage[12]
.sym 93245 $abc$38833$n3556_1
.sym 93246 $abc$38833$n3563_1
.sym 93249 basesoc_timer0_load_storage[4]
.sym 93250 $abc$38833$n3463
.sym 93251 basesoc_timer0_reload_storage[28]
.sym 93252 $abc$38833$n3465
.sym 93255 sys_rst
.sym 93256 basesoc_uart_rx_fifo_produce[0]
.sym 93258 basesoc_uart_rx_fifo_wrport_we
.sym 93261 $abc$38833$n4941_1
.sym 93262 $abc$38833$n6323_1
.sym 93263 basesoc_adr[4]
.sym 93264 basesoc_timer0_value_status[11]
.sym 93269 basesoc_dat_w[5]
.sym 93273 $abc$38833$n4987
.sym 93274 $abc$38833$n4984_1
.sym 93275 basesoc_adr[4]
.sym 93276 $abc$38833$n6326_1
.sym 93279 $abc$38833$n4990_1
.sym 93280 $abc$38833$n4989
.sym 93281 basesoc_timer0_load_storage[12]
.sym 93282 $abc$38833$n3554_1
.sym 93283 $abc$38833$n2133
.sym 93284 por_clk
.sym 93285 sys_rst_$glb_sr
.sym 93288 $abc$38833$n5673
.sym 93289 $abc$38833$n5676
.sym 93290 $abc$38833$n5679
.sym 93291 $abc$38833$n5682
.sym 93292 $abc$38833$n5685
.sym 93293 $abc$38833$n5688
.sym 93299 basesoc_uart_phy_storage[15]
.sym 93306 $abc$38833$n4941_1
.sym 93307 $abc$38833$n2322
.sym 93310 basesoc_adr[4]
.sym 93312 $abc$38833$n5712
.sym 93314 $abc$38833$n6323_1
.sym 93315 basesoc_adr[4]
.sym 93316 basesoc_timer0_load_storage[11]
.sym 93317 basesoc_timer0_value[1]
.sym 93318 basesoc_timer0_value_status[9]
.sym 93319 basesoc_dat_w[6]
.sym 93320 basesoc_timer0_eventmanager_status_w
.sym 93321 basesoc_dat_w[3]
.sym 93327 $abc$38833$n3575_1
.sym 93332 basesoc_timer0_value[9]
.sym 93333 $abc$38833$n3583_1
.sym 93334 basesoc_timer0_value[14]
.sym 93337 $abc$38833$n3582_1
.sym 93338 basesoc_timer0_value[11]
.sym 93339 $abc$38833$n3584_1
.sym 93340 basesoc_timer0_value[15]
.sym 93341 basesoc_timer0_value[1]
.sym 93342 $abc$38833$n3581_1
.sym 93343 basesoc_timer0_value[6]
.sym 93345 basesoc_timer0_value[13]
.sym 93346 $abc$38833$n3580_1
.sym 93347 basesoc_timer0_value[2]
.sym 93348 basesoc_timer0_value[12]
.sym 93349 basesoc_timer0_value[10]
.sym 93350 basesoc_timer0_value[8]
.sym 93351 basesoc_timer0_value[4]
.sym 93352 basesoc_timer0_value[0]
.sym 93354 $abc$38833$n2322
.sym 93355 basesoc_timer0_value[5]
.sym 93357 basesoc_timer0_value[3]
.sym 93358 basesoc_timer0_value[7]
.sym 93361 basesoc_timer0_value[9]
.sym 93366 $abc$38833$n3580_1
.sym 93367 $abc$38833$n3575_1
.sym 93372 basesoc_timer0_value[0]
.sym 93373 basesoc_timer0_value[1]
.sym 93374 basesoc_timer0_value[2]
.sym 93375 basesoc_timer0_value[3]
.sym 93378 $abc$38833$n3582_1
.sym 93379 $abc$38833$n3581_1
.sym 93380 $abc$38833$n3584_1
.sym 93381 $abc$38833$n3583_1
.sym 93384 basesoc_timer0_value[10]
.sym 93385 basesoc_timer0_value[8]
.sym 93386 basesoc_timer0_value[11]
.sym 93387 basesoc_timer0_value[9]
.sym 93390 basesoc_timer0_value[14]
.sym 93396 basesoc_timer0_value[13]
.sym 93397 basesoc_timer0_value[14]
.sym 93398 basesoc_timer0_value[15]
.sym 93399 basesoc_timer0_value[12]
.sym 93402 basesoc_timer0_value[4]
.sym 93403 basesoc_timer0_value[7]
.sym 93404 basesoc_timer0_value[5]
.sym 93405 basesoc_timer0_value[6]
.sym 93406 $abc$38833$n2322
.sym 93407 por_clk
.sym 93408 sys_rst_$glb_sr
.sym 93409 $abc$38833$n5691
.sym 93410 $abc$38833$n5694
.sym 93411 $abc$38833$n5697
.sym 93412 $abc$38833$n5700
.sym 93413 $abc$38833$n5703
.sym 93414 $abc$38833$n5706
.sym 93415 $abc$38833$n5709
.sym 93416 $abc$38833$n5712
.sym 93421 $abc$38833$n3575_1
.sym 93422 $abc$38833$n5685
.sym 93424 $abc$38833$n5676
.sym 93427 basesoc_timer0_value[4]
.sym 93434 basesoc_timer0_value[5]
.sym 93435 $abc$38833$n2298
.sym 93438 basesoc_dat_w[2]
.sym 93439 $abc$38833$n5682
.sym 93444 basesoc_timer0_value[7]
.sym 93450 $abc$38833$n5007_1
.sym 93451 basesoc_timer0_eventmanager_status_w
.sym 93452 basesoc_timer0_reload_storage[14]
.sym 93454 basesoc_timer0_reload_storage[11]
.sym 93455 basesoc_timer0_value_status[14]
.sym 93458 basesoc_timer0_en_storage
.sym 93459 $abc$38833$n5124
.sym 93461 $abc$38833$n3551_1
.sym 93463 $abc$38833$n5006
.sym 93464 basesoc_timer0_load_storage[14]
.sym 93467 $abc$38833$n4941_1
.sym 93468 $abc$38833$n5003
.sym 93469 $abc$38833$n5700
.sym 93470 $abc$38833$n5128_1
.sym 93471 $abc$38833$n5008_1
.sym 93472 $abc$38833$n5134_1
.sym 93473 basesoc_timer0_load_storage[9]
.sym 93474 $abc$38833$n5002_1
.sym 93475 $abc$38833$n5694
.sym 93476 basesoc_timer0_load_storage[11]
.sym 93479 basesoc_timer0_reload_storage[9]
.sym 93480 $abc$38833$n5709
.sym 93483 $abc$38833$n5003
.sym 93484 basesoc_timer0_value_status[14]
.sym 93485 $abc$38833$n5006
.sym 93486 $abc$38833$n4941_1
.sym 93490 basesoc_timer0_reload_storage[9]
.sym 93491 basesoc_timer0_eventmanager_status_w
.sym 93492 $abc$38833$n5694
.sym 93495 $abc$38833$n5007_1
.sym 93496 $abc$38833$n5008_1
.sym 93497 $abc$38833$n3551_1
.sym 93498 $abc$38833$n5002_1
.sym 93501 basesoc_timer0_en_storage
.sym 93503 basesoc_timer0_load_storage[11]
.sym 93504 $abc$38833$n5128_1
.sym 93508 basesoc_timer0_eventmanager_status_w
.sym 93509 basesoc_timer0_reload_storage[11]
.sym 93510 $abc$38833$n5700
.sym 93513 basesoc_timer0_load_storage[9]
.sym 93515 basesoc_timer0_en_storage
.sym 93516 $abc$38833$n5124
.sym 93519 basesoc_timer0_reload_storage[14]
.sym 93520 basesoc_timer0_eventmanager_status_w
.sym 93522 $abc$38833$n5709
.sym 93525 basesoc_timer0_load_storage[14]
.sym 93527 basesoc_timer0_en_storage
.sym 93528 $abc$38833$n5134_1
.sym 93530 por_clk
.sym 93531 sys_rst_$glb_sr
.sym 93532 $abc$38833$n5715
.sym 93533 $abc$38833$n5718
.sym 93534 $abc$38833$n5721
.sym 93535 $abc$38833$n5724
.sym 93536 $abc$38833$n5727
.sym 93537 $abc$38833$n5730
.sym 93538 $abc$38833$n5733
.sym 93539 $abc$38833$n5736
.sym 93548 basesoc_timer0_reload_storage[14]
.sym 93556 basesoc_timer0_value[18]
.sym 93557 $abc$38833$n5727
.sym 93558 $abc$38833$n2318
.sym 93560 $abc$38833$n2316
.sym 93561 basesoc_timer0_value[27]
.sym 93562 basesoc_timer0_value[19]
.sym 93563 basesoc_timer0_value[31]
.sym 93565 basesoc_ctrl_reset_reset_r
.sym 93566 basesoc_timer0_value[22]
.sym 93573 $abc$38833$n3463
.sym 93574 basesoc_dat_w[7]
.sym 93577 basesoc_timer0_reload_storage[30]
.sym 93578 basesoc_timer0_en_storage
.sym 93580 $abc$38833$n3554_1
.sym 93582 $abc$38833$n3558_1
.sym 93583 $abc$38833$n3463
.sym 93584 $abc$38833$n2318
.sym 93585 basesoc_adr[4]
.sym 93588 basesoc_timer0_reload_storage[27]
.sym 93589 basesoc_dat_w[6]
.sym 93590 $abc$38833$n3567_1
.sym 93591 basesoc_dat_w[3]
.sym 93593 basesoc_timer0_load_storage[30]
.sym 93594 basesoc_timer0_load_storage[14]
.sym 93596 basesoc_timer0_reload_storage[16]
.sym 93597 basesoc_dat_w[5]
.sym 93600 $abc$38833$n3567_1
.sym 93602 $abc$38833$n3570_1
.sym 93604 basesoc_timer0_reload_storage[19]
.sym 93606 $abc$38833$n3558_1
.sym 93607 $abc$38833$n3554_1
.sym 93608 basesoc_timer0_load_storage[30]
.sym 93609 basesoc_timer0_load_storage[14]
.sym 93614 basesoc_dat_w[7]
.sym 93618 basesoc_timer0_reload_storage[19]
.sym 93619 $abc$38833$n3567_1
.sym 93620 basesoc_timer0_reload_storage[27]
.sym 93621 $abc$38833$n3463
.sym 93624 basesoc_timer0_en_storage
.sym 93625 $abc$38833$n3567_1
.sym 93626 basesoc_timer0_reload_storage[16]
.sym 93627 $abc$38833$n3570_1
.sym 93630 basesoc_dat_w[6]
.sym 93637 $abc$38833$n3463
.sym 93638 basesoc_adr[4]
.sym 93639 basesoc_timer0_reload_storage[30]
.sym 93643 basesoc_dat_w[5]
.sym 93649 basesoc_dat_w[3]
.sym 93652 $abc$38833$n2318
.sym 93653 por_clk
.sym 93654 sys_rst_$glb_sr
.sym 93655 $abc$38833$n5739
.sym 93656 $abc$38833$n5742
.sym 93657 $abc$38833$n5745
.sym 93658 $abc$38833$n5748
.sym 93659 $abc$38833$n5751
.sym 93660 $abc$38833$n5754
.sym 93661 $abc$38833$n5757
.sym 93662 $abc$38833$n5760
.sym 93667 basesoc_timer0_value[23]
.sym 93668 $abc$38833$n2158
.sym 93671 $abc$38833$n3463
.sym 93674 basesoc_timer0_value[21]
.sym 93676 $abc$38833$n5718
.sym 93679 $abc$38833$n5721
.sym 93680 basesoc_timer0_value[16]
.sym 93681 $abc$38833$n5724
.sym 93682 basesoc_timer0_eventmanager_status_w
.sym 93683 basesoc_timer0_value[17]
.sym 93687 $abc$38833$n5733
.sym 93688 basesoc_timer0_reload_storage[29]
.sym 93689 basesoc_uart_rx_fifo_produce[1]
.sym 93690 basesoc_timer0_value[19]
.sym 93696 basesoc_timer0_reload_storage[25]
.sym 93697 basesoc_timer0_reload_storage[31]
.sym 93702 basesoc_timer0_reload_storage[29]
.sym 93705 basesoc_uart_rx_fifo_produce[1]
.sym 93706 basesoc_timer0_eventmanager_status_w
.sym 93707 $abc$38833$n2298
.sym 93708 basesoc_timer0_reload_storage[30]
.sym 93711 basesoc_timer0_reload_storage[27]
.sym 93713 basesoc_timer0_reload_storage[28]
.sym 93714 basesoc_timer0_reload_storage[24]
.sym 93715 $abc$38833$n5748
.sym 93716 $abc$38833$n5751
.sym 93717 $abc$38833$n5754
.sym 93718 $abc$38833$n5757
.sym 93720 $abc$38833$n5739
.sym 93721 $abc$38833$n5742
.sym 93725 basesoc_timer0_eventmanager_status_w
.sym 93727 $abc$38833$n5760
.sym 93729 basesoc_timer0_eventmanager_status_w
.sym 93731 $abc$38833$n5757
.sym 93732 basesoc_timer0_reload_storage[30]
.sym 93738 basesoc_uart_rx_fifo_produce[1]
.sym 93741 basesoc_timer0_reload_storage[29]
.sym 93743 basesoc_timer0_eventmanager_status_w
.sym 93744 $abc$38833$n5754
.sym 93747 basesoc_timer0_eventmanager_status_w
.sym 93748 basesoc_timer0_reload_storage[25]
.sym 93750 $abc$38833$n5742
.sym 93753 $abc$38833$n5760
.sym 93754 basesoc_timer0_reload_storage[31]
.sym 93755 basesoc_timer0_eventmanager_status_w
.sym 93760 basesoc_timer0_eventmanager_status_w
.sym 93761 $abc$38833$n5748
.sym 93762 basesoc_timer0_reload_storage[27]
.sym 93765 basesoc_timer0_reload_storage[24]
.sym 93766 $abc$38833$n5739
.sym 93767 basesoc_timer0_eventmanager_status_w
.sym 93771 basesoc_timer0_reload_storage[28]
.sym 93772 $abc$38833$n5751
.sym 93774 basesoc_timer0_eventmanager_status_w
.sym 93775 $abc$38833$n2298
.sym 93776 por_clk
.sym 93777 sys_rst_$glb_sr
.sym 93778 $abc$38833$n5144
.sym 93780 basesoc_timer0_reload_storage[18]
.sym 93781 $abc$38833$n5150
.sym 93782 $abc$38833$n5138
.sym 93783 $abc$38833$n5142
.sym 93784 basesoc_timer0_reload_storage[22]
.sym 93785 $abc$38833$n5146_1
.sym 93790 basesoc_timer0_value[28]
.sym 93794 $PACKER_VCC_NET
.sym 93801 $abc$38833$n5745
.sym 93805 basesoc_timer0_eventmanager_status_w
.sym 93808 basesoc_timer0_value[20]
.sym 93810 basesoc_timer0_value[18]
.sym 93813 basesoc_dat_w[3]
.sym 93820 $abc$38833$n3550_1
.sym 93821 sys_rst
.sym 93822 $abc$38833$n3566_1
.sym 93827 $abc$38833$n5166
.sym 93830 $abc$38833$n5009
.sym 93831 basesoc_timer0_load_storage[30]
.sym 93832 basesoc_timer0_en_storage
.sym 93833 basesoc_timer0_load_storage[16]
.sym 93835 basesoc_timer0_load_storage[20]
.sym 93837 basesoc_timer0_load_storage[19]
.sym 93839 $abc$38833$n5138
.sym 93841 basesoc_timer0_reload_storage[22]
.sym 93842 $abc$38833$n5146_1
.sym 93843 $abc$38833$n5144
.sym 93846 $abc$38833$n5150
.sym 93847 basesoc_timer0_load_storage[22]
.sym 93848 $abc$38833$n5142
.sym 93849 basesoc_timer0_load_storage[18]
.sym 93852 basesoc_timer0_en_storage
.sym 93853 basesoc_timer0_load_storage[18]
.sym 93854 $abc$38833$n5142
.sym 93858 basesoc_timer0_load_storage[30]
.sym 93859 basesoc_timer0_en_storage
.sym 93860 $abc$38833$n5166
.sym 93865 $abc$38833$n3550_1
.sym 93866 sys_rst
.sym 93867 $abc$38833$n3566_1
.sym 93870 $abc$38833$n5144
.sym 93871 basesoc_timer0_en_storage
.sym 93873 basesoc_timer0_load_storage[19]
.sym 93876 basesoc_timer0_reload_storage[22]
.sym 93877 $abc$38833$n3566_1
.sym 93878 $abc$38833$n5009
.sym 93883 $abc$38833$n5150
.sym 93884 basesoc_timer0_load_storage[22]
.sym 93885 basesoc_timer0_en_storage
.sym 93888 basesoc_timer0_en_storage
.sym 93889 basesoc_timer0_load_storage[16]
.sym 93890 $abc$38833$n5138
.sym 93894 $abc$38833$n5146_1
.sym 93895 basesoc_timer0_en_storage
.sym 93897 basesoc_timer0_load_storage[20]
.sym 93899 por_clk
.sym 93900 sys_rst_$glb_sr
.sym 93944 $abc$38833$n2316
.sym 93955 basesoc_dat_w[5]
.sym 93961 basesoc_ctrl_reset_reset_r
.sym 93973 basesoc_dat_w[3]
.sym 93981 basesoc_ctrl_reset_reset_r
.sym 94008 basesoc_dat_w[3]
.sym 94020 basesoc_dat_w[5]
.sym 94021 $abc$38833$n2316
.sym 94022 por_clk
.sym 94023 sys_rst_$glb_sr
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94232 spiflash_cs_n
.sym 94237 spiflash_clk
.sym 94262 basesoc_dat_w[4]
.sym 94271 spram_dataout10[4]
.sym 94272 spram_dataout00[10]
.sym 94273 spram_dataout10[5]
.sym 94286 spram_dataout00[4]
.sym 94288 spram_dataout00[5]
.sym 94289 slave_sel_r[2]
.sym 94290 spram_dataout00[2]
.sym 94291 $abc$38833$n4883
.sym 94294 spram_dataout00[9]
.sym 94296 $abc$38833$n4883
.sym 94297 spram_dataout10[4]
.sym 94298 spram_dataout00[10]
.sym 94299 spram_dataout10[5]
.sym 94301 spram_dataout00[12]
.sym 94304 spram_dataout00[13]
.sym 94306 spram_dataout10[10]
.sym 94307 spram_dataout10[9]
.sym 94308 spram_dataout00[3]
.sym 94309 spram_dataout10[2]
.sym 94310 spram_dataout10[12]
.sym 94311 spram_dataout10[3]
.sym 94312 spram_dataout10[13]
.sym 94314 spram_dataout00[2]
.sym 94315 spram_dataout10[2]
.sym 94316 $abc$38833$n4883
.sym 94317 slave_sel_r[2]
.sym 94320 spram_dataout00[5]
.sym 94321 spram_dataout10[5]
.sym 94322 slave_sel_r[2]
.sym 94323 $abc$38833$n4883
.sym 94326 spram_dataout00[12]
.sym 94327 $abc$38833$n4883
.sym 94328 spram_dataout10[12]
.sym 94329 slave_sel_r[2]
.sym 94332 spram_dataout10[9]
.sym 94333 $abc$38833$n4883
.sym 94334 slave_sel_r[2]
.sym 94335 spram_dataout00[9]
.sym 94338 spram_dataout00[3]
.sym 94339 slave_sel_r[2]
.sym 94340 $abc$38833$n4883
.sym 94341 spram_dataout10[3]
.sym 94344 spram_dataout00[13]
.sym 94345 spram_dataout10[13]
.sym 94346 slave_sel_r[2]
.sym 94347 $abc$38833$n4883
.sym 94350 $abc$38833$n4883
.sym 94351 slave_sel_r[2]
.sym 94352 spram_dataout10[10]
.sym 94353 spram_dataout00[10]
.sym 94356 slave_sel_r[2]
.sym 94357 spram_dataout10[4]
.sym 94358 spram_dataout00[4]
.sym 94359 $abc$38833$n4883
.sym 94392 spram_datain00[0]
.sym 94394 spram_datain00[7]
.sym 94395 spram_datain00[1]
.sym 94396 spram_datain10[5]
.sym 94397 spram_datain00[10]
.sym 94398 spram_datain10[1]
.sym 94401 spram_datain00[9]
.sym 94402 spram_dataout00[2]
.sym 94407 spram_dataout00[12]
.sym 94408 spram_datain00[12]
.sym 94410 spram_datain10[7]
.sym 94412 spram_datain00[5]
.sym 94413 spram_datain00[13]
.sym 94414 spram_datain10[0]
.sym 94416 spram_datain00[15]
.sym 94420 array_muxed0[0]
.sym 94421 array_muxed0[1]
.sym 94423 array_muxed0[0]
.sym 94424 array_muxed0[8]
.sym 94425 array_muxed0[11]
.sym 94427 array_muxed0[7]
.sym 94428 spram_datain00[11]
.sym 94433 spram_datain10[4]
.sym 94459 array_muxed1[14]
.sym 94460 array_muxed1[2]
.sym 94462 array_muxed1[8]
.sym 94468 array_muxed1[15]
.sym 94469 $abc$38833$n4883
.sym 94474 array_muxed1[14]
.sym 94475 $abc$38833$n4883
.sym 94480 array_muxed1[2]
.sym 94482 $abc$38833$n4883
.sym 94485 array_muxed1[8]
.sym 94487 $abc$38833$n4883
.sym 94492 $abc$38833$n4883
.sym 94494 array_muxed1[8]
.sym 94497 $abc$38833$n4883
.sym 94498 array_muxed1[15]
.sym 94504 array_muxed1[2]
.sym 94506 $abc$38833$n4883
.sym 94509 $abc$38833$n4883
.sym 94512 array_muxed1[14]
.sym 94517 array_muxed1[15]
.sym 94518 $abc$38833$n4883
.sym 94550 spram_datain10[9]
.sym 94553 spram_dataout00[11]
.sym 94554 array_muxed0[4]
.sym 94559 spram_dataout00[9]
.sym 94563 spram_maskwren00[0]
.sym 94564 array_muxed0[6]
.sym 94566 spram_datain10[4]
.sym 94567 spram_datain10[10]
.sym 94568 array_muxed0[5]
.sym 94570 spram_datain00[4]
.sym 94571 spram_dataout10[0]
.sym 94572 array_muxed0[5]
.sym 94596 array_muxed1[11]
.sym 94603 $abc$38833$n4883
.sym 94605 array_muxed1[12]
.sym 94610 array_muxed1[4]
.sym 94612 array_muxed1[4]
.sym 94613 $abc$38833$n4883
.sym 94625 array_muxed1[11]
.sym 94627 $abc$38833$n4883
.sym 94630 array_muxed1[12]
.sym 94632 $abc$38833$n4883
.sym 94637 array_muxed1[12]
.sym 94639 $abc$38833$n4883
.sym 94650 array_muxed1[4]
.sym 94651 $abc$38833$n4883
.sym 94654 $abc$38833$n4883
.sym 94656 array_muxed1[11]
.sym 94688 $abc$38833$n4229_1
.sym 94697 array_muxed0[6]
.sym 94706 spram_datain00[12]
.sym 94707 array_muxed0[12]
.sym 94711 array_muxed0[2]
.sym 94831 spram_dataout10[11]
.sym 94833 spram_dataout10[15]
.sym 94837 spram_dataout10[9]
.sym 94843 $PACKER_VCC_NET
.sym 94845 array_muxed0[0]
.sym 94846 array_muxed0[0]
.sym 94849 $PACKER_GND_NET
.sym 94851 array_muxed0[1]
.sym 95244 basesoc_dat_w[2]
.sym 95259 array_muxed0[2]
.sym 95399 $PACKER_GND_NET
.sym 95401 array_muxed0[0]
.sym 95406 $PACKER_VCC_NET
.sym 95413 $PACKER_VCC_NET
.sym 95431 $abc$38833$n2146
.sym 95443 basesoc_ctrl_bus_errors[0]
.sym 95483 basesoc_ctrl_bus_errors[0]
.sym 95484 $PACKER_VCC_NET
.sym 95492 $abc$38833$n2146
.sym 95493 por_clk
.sym 95494 sys_rst_$glb_sr
.sym 95538 array_muxed1[2]
.sym 95540 basesoc_dat_w[2]
.sym 95554 basesoc_uart_rx_fifo_produce[2]
.sym 95563 basesoc_uart_rx_fifo_produce[3]
.sym 95570 $abc$38833$n2297
.sym 95575 basesoc_uart_rx_fifo_produce[1]
.sym 95581 basesoc_uart_rx_fifo_produce[0]
.sym 95582 $PACKER_VCC_NET
.sym 95584 $nextpnr_ICESTORM_LC_11$O
.sym 95587 basesoc_uart_rx_fifo_produce[0]
.sym 95590 $auto$alumacc.cc:474:replace_alu$3896.C[2]
.sym 95593 basesoc_uart_rx_fifo_produce[1]
.sym 95596 $auto$alumacc.cc:474:replace_alu$3896.C[3]
.sym 95599 basesoc_uart_rx_fifo_produce[2]
.sym 95600 $auto$alumacc.cc:474:replace_alu$3896.C[2]
.sym 95604 basesoc_uart_rx_fifo_produce[3]
.sym 95606 $auto$alumacc.cc:474:replace_alu$3896.C[3]
.sym 95615 $PACKER_VCC_NET
.sym 95618 basesoc_uart_rx_fifo_produce[0]
.sym 95631 $abc$38833$n2297
.sym 95632 por_clk
.sym 95633 sys_rst_$glb_sr
.sym 95681 $abc$38833$n2312
.sym 95682 basesoc_dat_w[2]
.sym 95684 basesoc_dat_w[4]
.sym 95710 array_muxed1[4]
.sym 95714 array_muxed1[2]
.sym 95717 array_muxed0[11]
.sym 95725 array_muxed1[2]
.sym 95732 array_muxed1[4]
.sym 95761 array_muxed0[11]
.sym 95771 por_clk
.sym 95772 sys_rst_$glb_sr
.sym 95801 basesoc_dat_w[2]
.sym 95805 basesoc_dat_w[4]
.sym 95813 basesoc_timer0_reload_storage[4]
.sym 95822 array_muxed0[12]
.sym 95839 basesoc_dat_w[4]
.sym 95857 $abc$38833$n2312
.sym 95889 basesoc_dat_w[4]
.sym 95909 $abc$38833$n2312
.sym 95910 por_clk
.sym 95911 sys_rst_$glb_sr
.sym 95938 basesoc_dat_w[4]
.sym 95952 array_muxed0[0]
.sym 95955 basesoc_ctrl_bus_errors[7]
.sym 95956 $PACKER_GND_NET
.sym 95957 basesoc_timer0_reload_storage[4]
.sym 95962 $PACKER_VCC_NET
.sym 95977 basesoc_dat_w[6]
.sym 95980 $abc$38833$n2133
.sym 96039 basesoc_dat_w[6]
.sym 96048 $abc$38833$n2133
.sym 96049 por_clk
.sym 96050 sys_rst_$glb_sr
.sym 96078 basesoc_timer0_value[15]
.sym 96082 $abc$38833$n2133
.sym 96083 $abc$38833$n4229_1
.sym 96091 $abc$38833$n100
.sym 96092 basesoc_dat_w[2]
.sym 96093 basesoc_timer0_value_status[6]
.sym 96094 basesoc_ctrl_bus_errors[15]
.sym 96098 basesoc_ctrl_bus_errors[9]
.sym 96110 basesoc_ctrl_bus_errors[0]
.sym 96111 basesoc_ctrl_bus_errors[3]
.sym 96120 basesoc_ctrl_bus_errors[4]
.sym 96123 basesoc_ctrl_bus_errors[1]
.sym 96130 basesoc_ctrl_bus_errors[6]
.sym 96134 basesoc_ctrl_bus_errors[2]
.sym 96135 $abc$38833$n2146
.sym 96137 basesoc_ctrl_bus_errors[5]
.sym 96139 basesoc_ctrl_bus_errors[7]
.sym 96140 $nextpnr_ICESTORM_LC_0$O
.sym 96143 basesoc_ctrl_bus_errors[0]
.sym 96146 $auto$alumacc.cc:474:replace_alu$3830.C[2]
.sym 96148 basesoc_ctrl_bus_errors[1]
.sym 96152 $auto$alumacc.cc:474:replace_alu$3830.C[3]
.sym 96154 basesoc_ctrl_bus_errors[2]
.sym 96156 $auto$alumacc.cc:474:replace_alu$3830.C[2]
.sym 96158 $auto$alumacc.cc:474:replace_alu$3830.C[4]
.sym 96161 basesoc_ctrl_bus_errors[3]
.sym 96162 $auto$alumacc.cc:474:replace_alu$3830.C[3]
.sym 96164 $auto$alumacc.cc:474:replace_alu$3830.C[5]
.sym 96166 basesoc_ctrl_bus_errors[4]
.sym 96168 $auto$alumacc.cc:474:replace_alu$3830.C[4]
.sym 96170 $auto$alumacc.cc:474:replace_alu$3830.C[6]
.sym 96172 basesoc_ctrl_bus_errors[5]
.sym 96174 $auto$alumacc.cc:474:replace_alu$3830.C[5]
.sym 96176 $auto$alumacc.cc:474:replace_alu$3830.C[7]
.sym 96179 basesoc_ctrl_bus_errors[6]
.sym 96180 $auto$alumacc.cc:474:replace_alu$3830.C[6]
.sym 96182 $auto$alumacc.cc:474:replace_alu$3830.C[8]
.sym 96184 basesoc_ctrl_bus_errors[7]
.sym 96186 $auto$alumacc.cc:474:replace_alu$3830.C[7]
.sym 96187 $abc$38833$n2146
.sym 96188 por_clk
.sym 96189 sys_rst_$glb_sr
.sym 96231 basesoc_ctrl_bus_errors[2]
.sym 96233 basesoc_ctrl_bus_errors[3]
.sym 96235 basesoc_ctrl_bus_errors[16]
.sym 96236 basesoc_dat_w[4]
.sym 96238 basesoc_dat_w[2]
.sym 96239 $abc$38833$n2312
.sym 96242 $auto$alumacc.cc:474:replace_alu$3830.C[8]
.sym 96252 basesoc_ctrl_bus_errors[13]
.sym 96255 basesoc_ctrl_bus_errors[8]
.sym 96258 basesoc_ctrl_bus_errors[11]
.sym 96259 basesoc_ctrl_bus_errors[12]
.sym 96265 basesoc_ctrl_bus_errors[10]
.sym 96272 basesoc_ctrl_bus_errors[9]
.sym 96274 $abc$38833$n2146
.sym 96277 basesoc_ctrl_bus_errors[14]
.sym 96278 basesoc_ctrl_bus_errors[15]
.sym 96279 $auto$alumacc.cc:474:replace_alu$3830.C[9]
.sym 96281 basesoc_ctrl_bus_errors[8]
.sym 96283 $auto$alumacc.cc:474:replace_alu$3830.C[8]
.sym 96285 $auto$alumacc.cc:474:replace_alu$3830.C[10]
.sym 96287 basesoc_ctrl_bus_errors[9]
.sym 96289 $auto$alumacc.cc:474:replace_alu$3830.C[9]
.sym 96291 $auto$alumacc.cc:474:replace_alu$3830.C[11]
.sym 96294 basesoc_ctrl_bus_errors[10]
.sym 96295 $auto$alumacc.cc:474:replace_alu$3830.C[10]
.sym 96297 $auto$alumacc.cc:474:replace_alu$3830.C[12]
.sym 96299 basesoc_ctrl_bus_errors[11]
.sym 96301 $auto$alumacc.cc:474:replace_alu$3830.C[11]
.sym 96303 $auto$alumacc.cc:474:replace_alu$3830.C[13]
.sym 96305 basesoc_ctrl_bus_errors[12]
.sym 96307 $auto$alumacc.cc:474:replace_alu$3830.C[12]
.sym 96309 $auto$alumacc.cc:474:replace_alu$3830.C[14]
.sym 96312 basesoc_ctrl_bus_errors[13]
.sym 96313 $auto$alumacc.cc:474:replace_alu$3830.C[13]
.sym 96315 $auto$alumacc.cc:474:replace_alu$3830.C[15]
.sym 96317 basesoc_ctrl_bus_errors[14]
.sym 96319 $auto$alumacc.cc:474:replace_alu$3830.C[14]
.sym 96321 $auto$alumacc.cc:474:replace_alu$3830.C[16]
.sym 96323 basesoc_ctrl_bus_errors[15]
.sym 96325 $auto$alumacc.cc:474:replace_alu$3830.C[15]
.sym 96326 $abc$38833$n2146
.sym 96327 por_clk
.sym 96328 sys_rst_$glb_sr
.sym 96374 array_muxed0[12]
.sym 96377 basesoc_timer0_reload_storage[4]
.sym 96381 $auto$alumacc.cc:474:replace_alu$3830.C[16]
.sym 96391 basesoc_ctrl_bus_errors[21]
.sym 96393 basesoc_ctrl_bus_errors[23]
.sym 96394 basesoc_ctrl_bus_errors[16]
.sym 96397 $abc$38833$n2146
.sym 96403 basesoc_ctrl_bus_errors[17]
.sym 96405 basesoc_ctrl_bus_errors[19]
.sym 96408 basesoc_ctrl_bus_errors[22]
.sym 96412 basesoc_ctrl_bus_errors[18]
.sym 96414 basesoc_ctrl_bus_errors[20]
.sym 96418 $auto$alumacc.cc:474:replace_alu$3830.C[17]
.sym 96420 basesoc_ctrl_bus_errors[16]
.sym 96422 $auto$alumacc.cc:474:replace_alu$3830.C[16]
.sym 96424 $auto$alumacc.cc:474:replace_alu$3830.C[18]
.sym 96427 basesoc_ctrl_bus_errors[17]
.sym 96428 $auto$alumacc.cc:474:replace_alu$3830.C[17]
.sym 96430 $auto$alumacc.cc:474:replace_alu$3830.C[19]
.sym 96432 basesoc_ctrl_bus_errors[18]
.sym 96434 $auto$alumacc.cc:474:replace_alu$3830.C[18]
.sym 96436 $auto$alumacc.cc:474:replace_alu$3830.C[20]
.sym 96439 basesoc_ctrl_bus_errors[19]
.sym 96440 $auto$alumacc.cc:474:replace_alu$3830.C[19]
.sym 96442 $auto$alumacc.cc:474:replace_alu$3830.C[21]
.sym 96444 basesoc_ctrl_bus_errors[20]
.sym 96446 $auto$alumacc.cc:474:replace_alu$3830.C[20]
.sym 96448 $auto$alumacc.cc:474:replace_alu$3830.C[22]
.sym 96451 basesoc_ctrl_bus_errors[21]
.sym 96452 $auto$alumacc.cc:474:replace_alu$3830.C[21]
.sym 96454 $auto$alumacc.cc:474:replace_alu$3830.C[23]
.sym 96457 basesoc_ctrl_bus_errors[22]
.sym 96458 $auto$alumacc.cc:474:replace_alu$3830.C[22]
.sym 96460 $auto$alumacc.cc:474:replace_alu$3830.C[24]
.sym 96463 basesoc_ctrl_bus_errors[23]
.sym 96464 $auto$alumacc.cc:474:replace_alu$3830.C[23]
.sym 96465 $abc$38833$n2146
.sym 96466 por_clk
.sym 96467 sys_rst_$glb_sr
.sym 96509 basesoc_timer0_reload_storage[4]
.sym 96512 basesoc_ctrl_bus_errors[7]
.sym 96520 $auto$alumacc.cc:474:replace_alu$3830.C[24]
.sym 96528 basesoc_ctrl_bus_errors[27]
.sym 96529 basesoc_ctrl_bus_errors[28]
.sym 96530 basesoc_ctrl_bus_errors[29]
.sym 96534 basesoc_ctrl_bus_errors[25]
.sym 96547 basesoc_ctrl_bus_errors[30]
.sym 96549 basesoc_ctrl_bus_errors[24]
.sym 96551 basesoc_ctrl_bus_errors[26]
.sym 96552 $abc$38833$n2146
.sym 96556 basesoc_ctrl_bus_errors[31]
.sym 96557 $auto$alumacc.cc:474:replace_alu$3830.C[25]
.sym 96559 basesoc_ctrl_bus_errors[24]
.sym 96561 $auto$alumacc.cc:474:replace_alu$3830.C[24]
.sym 96563 $auto$alumacc.cc:474:replace_alu$3830.C[26]
.sym 96565 basesoc_ctrl_bus_errors[25]
.sym 96567 $auto$alumacc.cc:474:replace_alu$3830.C[25]
.sym 96569 $auto$alumacc.cc:474:replace_alu$3830.C[27]
.sym 96571 basesoc_ctrl_bus_errors[26]
.sym 96573 $auto$alumacc.cc:474:replace_alu$3830.C[26]
.sym 96575 $auto$alumacc.cc:474:replace_alu$3830.C[28]
.sym 96578 basesoc_ctrl_bus_errors[27]
.sym 96579 $auto$alumacc.cc:474:replace_alu$3830.C[27]
.sym 96581 $auto$alumacc.cc:474:replace_alu$3830.C[29]
.sym 96584 basesoc_ctrl_bus_errors[28]
.sym 96585 $auto$alumacc.cc:474:replace_alu$3830.C[28]
.sym 96587 $auto$alumacc.cc:474:replace_alu$3830.C[30]
.sym 96590 basesoc_ctrl_bus_errors[29]
.sym 96591 $auto$alumacc.cc:474:replace_alu$3830.C[29]
.sym 96593 $auto$alumacc.cc:474:replace_alu$3830.C[31]
.sym 96596 basesoc_ctrl_bus_errors[30]
.sym 96597 $auto$alumacc.cc:474:replace_alu$3830.C[30]
.sym 96601 basesoc_ctrl_bus_errors[31]
.sym 96603 $auto$alumacc.cc:474:replace_alu$3830.C[31]
.sym 96604 $abc$38833$n2146
.sym 96605 por_clk
.sym 96606 sys_rst_$glb_sr
.sym 96640 basesoc_uart_rx_fifo_produce[3]
.sym 96643 array_muxed0[13]
.sym 96649 basesoc_timer0_value_status[6]
.sym 96650 basesoc_ctrl_bus_errors[9]
.sym 96653 $abc$38833$n3597_1
.sym 96683 basesoc_dat_w[2]
.sym 96691 $abc$38833$n2127
.sym 96710 basesoc_dat_w[2]
.sym 96743 $abc$38833$n2127
.sym 96744 por_clk
.sym 96745 sys_rst_$glb_sr
.sym 96790 $abc$38833$n2312
.sym 96794 basesoc_dat_w[2]
.sym 96797 basesoc_dat_w[4]
.sym 96818 array_muxed0[9]
.sym 96828 array_muxed0[12]
.sym 96845 array_muxed0[12]
.sym 96857 array_muxed0[9]
.sym 96883 por_clk
.sym 96884 sys_rst_$glb_sr
.sym 96912 basesoc_dat_w[2]
.sym 96927 basesoc_dat_w[5]
.sym 96928 basesoc_adr[9]
.sym 96929 basesoc_timer0_reload_storage[4]
.sym 96930 array_muxed0[12]
.sym 96932 $abc$38833$n3591_1
.sym 96934 basesoc_dat_w[1]
.sym 96935 $abc$38833$n3449_1
.sym 96942 $abc$38833$n3450_1
.sym 96943 basesoc_adr[11]
.sym 96947 array_muxed0[13]
.sym 96948 basesoc_adr[13]
.sym 96951 basesoc_adr[12]
.sym 96953 basesoc_adr[9]
.sym 96956 array_muxed0[10]
.sym 96963 $abc$38833$n3498
.sym 96968 basesoc_adr[10]
.sym 96970 $abc$38833$n3592_1
.sym 96975 basesoc_adr[13]
.sym 96976 basesoc_adr[10]
.sym 96977 basesoc_adr[9]
.sym 96981 basesoc_adr[11]
.sym 96982 $abc$38833$n3450_1
.sym 96984 basesoc_adr[12]
.sym 96990 array_muxed0[10]
.sym 96993 basesoc_adr[10]
.sym 96994 basesoc_adr[9]
.sym 96995 $abc$38833$n3592_1
.sym 96999 basesoc_adr[12]
.sym 97000 basesoc_adr[11]
.sym 97001 basesoc_adr[13]
.sym 97005 basesoc_adr[11]
.sym 97008 basesoc_adr[12]
.sym 97014 array_muxed0[13]
.sym 97018 $abc$38833$n3450_1
.sym 97019 $abc$38833$n3498
.sym 97022 por_clk
.sym 97023 sys_rst_$glb_sr
.sym 97065 basesoc_timer0_reload_storage[4]
.sym 97067 basesoc_adr[0]
.sym 97068 $abc$38833$n5736
.sym 97071 $abc$38833$n6100_1
.sym 97075 csrbankarray_sel_r
.sym 97081 basesoc_timer0_load_storage[12]
.sym 97083 basesoc_adr[10]
.sym 97084 $abc$38833$n5136
.sym 97085 $abc$38833$n3592_1
.sym 97086 basesoc_timer0_en_storage
.sym 97090 $abc$38833$n5130
.sym 97091 basesoc_adr[10]
.sym 97094 $abc$38833$n3498
.sym 97095 basesoc_adr[13]
.sym 97097 basesoc_adr[0]
.sym 97101 basesoc_timer0_load_storage[15]
.sym 97104 basesoc_adr[9]
.sym 97114 $abc$38833$n5130
.sym 97115 basesoc_timer0_en_storage
.sym 97116 basesoc_timer0_load_storage[12]
.sym 97120 basesoc_adr[10]
.sym 97121 $abc$38833$n3592_1
.sym 97122 basesoc_adr[9]
.sym 97123 basesoc_adr[0]
.sym 97126 $abc$38833$n3498
.sym 97127 basesoc_adr[9]
.sym 97128 basesoc_adr[10]
.sym 97129 basesoc_adr[13]
.sym 97132 basesoc_adr[9]
.sym 97133 $abc$38833$n3498
.sym 97134 basesoc_adr[13]
.sym 97135 basesoc_adr[10]
.sym 97139 basesoc_timer0_en_storage
.sym 97140 basesoc_timer0_load_storage[15]
.sym 97141 $abc$38833$n5136
.sym 97144 basesoc_adr[13]
.sym 97145 basesoc_adr[10]
.sym 97146 basesoc_adr[9]
.sym 97147 $abc$38833$n3498
.sym 97161 por_clk
.sym 97162 sys_rst_$glb_sr
.sym 97191 basesoc_timer0_value[12]
.sym 97203 basesoc_timer0_load_storage[15]
.sym 97205 basesoc_timer0_reload_storage[20]
.sym 97210 basesoc_timer0_value_status[6]
.sym 97222 basesoc_dat_w[4]
.sym 97223 basesoc_timer0_reload_storage[12]
.sym 97224 basesoc_timer0_eventmanager_status_w
.sym 97230 basesoc_timer0_reload_storage[15]
.sym 97231 $abc$38833$n5712
.sym 97236 basesoc_dat_w[1]
.sym 97238 $abc$38833$n2316
.sym 97239 basesoc_timer0_eventmanager_status_w
.sym 97241 $abc$38833$n5703
.sym 97242 basesoc_dat_w[7]
.sym 97259 basesoc_timer0_reload_storage[12]
.sym 97261 $abc$38833$n5703
.sym 97262 basesoc_timer0_eventmanager_status_w
.sym 97271 basesoc_timer0_eventmanager_status_w
.sym 97273 basesoc_timer0_reload_storage[15]
.sym 97274 $abc$38833$n5712
.sym 97279 basesoc_dat_w[1]
.sym 97284 basesoc_dat_w[4]
.sym 97291 basesoc_dat_w[7]
.sym 97299 $abc$38833$n2316
.sym 97300 por_clk
.sym 97301 sys_rst_$glb_sr
.sym 97335 $abc$38833$n5712
.sym 97336 basesoc_timer0_eventmanager_status_w
.sym 97343 basesoc_dat_w[2]
.sym 97347 basesoc_timer0_reload_storage[17]
.sym 97349 basesoc_dat_w[4]
.sym 97353 basesoc_dat_w[4]
.sym 97359 basesoc_timer0_value[12]
.sym 97361 $abc$38833$n2322
.sym 97362 basesoc_timer0_value[5]
.sym 97363 $abc$38833$n5679
.sym 97364 basesoc_timer0_reload_storage[20]
.sym 97365 basesoc_timer0_reload_storage[23]
.sym 97367 basesoc_timer0_reload_storage[4]
.sym 97370 $abc$38833$n4941_1
.sym 97372 $abc$38833$n5736
.sym 97376 basesoc_timer0_eventmanager_status_w
.sym 97378 basesoc_timer0_value[1]
.sym 97379 basesoc_timer0_value[23]
.sym 97383 $abc$38833$n3566_1
.sym 97384 basesoc_timer0_value_status[12]
.sym 97390 basesoc_timer0_value[11]
.sym 97392 basesoc_timer0_reload_storage[23]
.sym 97393 basesoc_timer0_eventmanager_status_w
.sym 97394 $abc$38833$n5736
.sym 97399 basesoc_timer0_value[12]
.sym 97406 basesoc_timer0_value[23]
.sym 97410 basesoc_timer0_value[5]
.sym 97419 basesoc_timer0_value[1]
.sym 97422 basesoc_timer0_reload_storage[20]
.sym 97423 $abc$38833$n4941_1
.sym 97424 $abc$38833$n3566_1
.sym 97425 basesoc_timer0_value_status[12]
.sym 97428 $abc$38833$n5679
.sym 97429 basesoc_timer0_reload_storage[4]
.sym 97431 basesoc_timer0_eventmanager_status_w
.sym 97437 basesoc_timer0_value[11]
.sym 97438 $abc$38833$n2322
.sym 97439 por_clk
.sym 97440 sys_rst_$glb_sr
.sym 97474 basesoc_timer0_value[5]
.sym 97480 $abc$38833$n3465
.sym 97481 basesoc_timer0_reload_storage[4]
.sym 97483 basesoc_dat_w[5]
.sym 97485 $PACKER_VCC_NET
.sym 97486 $PACKER_VCC_NET
.sym 97492 $PACKER_VCC_NET
.sym 97499 $PACKER_VCC_NET
.sym 97501 basesoc_timer0_value[3]
.sym 97507 basesoc_timer0_value[4]
.sym 97516 $PACKER_VCC_NET
.sym 97518 basesoc_timer0_value[0]
.sym 97519 basesoc_timer0_value[5]
.sym 97520 basesoc_timer0_value[1]
.sym 97523 basesoc_timer0_value[2]
.sym 97527 basesoc_timer0_value[6]
.sym 97529 basesoc_timer0_value[7]
.sym 97530 $nextpnr_ICESTORM_LC_6$O
.sym 97533 basesoc_timer0_value[0]
.sym 97536 $auto$alumacc.cc:474:replace_alu$3854.C[2]
.sym 97538 basesoc_timer0_value[1]
.sym 97539 $PACKER_VCC_NET
.sym 97542 $auto$alumacc.cc:474:replace_alu$3854.C[3]
.sym 97544 $PACKER_VCC_NET
.sym 97545 basesoc_timer0_value[2]
.sym 97546 $auto$alumacc.cc:474:replace_alu$3854.C[2]
.sym 97548 $auto$alumacc.cc:474:replace_alu$3854.C[4]
.sym 97550 $PACKER_VCC_NET
.sym 97551 basesoc_timer0_value[3]
.sym 97552 $auto$alumacc.cc:474:replace_alu$3854.C[3]
.sym 97554 $auto$alumacc.cc:474:replace_alu$3854.C[5]
.sym 97556 $PACKER_VCC_NET
.sym 97557 basesoc_timer0_value[4]
.sym 97558 $auto$alumacc.cc:474:replace_alu$3854.C[4]
.sym 97560 $auto$alumacc.cc:474:replace_alu$3854.C[6]
.sym 97562 $PACKER_VCC_NET
.sym 97563 basesoc_timer0_value[5]
.sym 97564 $auto$alumacc.cc:474:replace_alu$3854.C[5]
.sym 97566 $auto$alumacc.cc:474:replace_alu$3854.C[7]
.sym 97568 $PACKER_VCC_NET
.sym 97569 basesoc_timer0_value[6]
.sym 97570 $auto$alumacc.cc:474:replace_alu$3854.C[6]
.sym 97572 $auto$alumacc.cc:474:replace_alu$3854.C[8]
.sym 97574 basesoc_timer0_value[7]
.sym 97575 $PACKER_VCC_NET
.sym 97576 $auto$alumacc.cc:474:replace_alu$3854.C[7]
.sym 97613 basesoc_timer0_value[3]
.sym 97615 $abc$38833$n2316
.sym 97623 $abc$38833$n5736
.sym 97631 $abc$38833$n5688
.sym 97632 $auto$alumacc.cc:474:replace_alu$3854.C[8]
.sym 97637 basesoc_timer0_value[12]
.sym 97640 basesoc_timer0_value[11]
.sym 97642 basesoc_timer0_value[9]
.sym 97644 basesoc_timer0_value[14]
.sym 97653 basesoc_timer0_value[15]
.sym 97654 basesoc_timer0_value[10]
.sym 97661 $PACKER_VCC_NET
.sym 97662 $PACKER_VCC_NET
.sym 97667 basesoc_timer0_value[8]
.sym 97668 basesoc_timer0_value[13]
.sym 97669 $auto$alumacc.cc:474:replace_alu$3854.C[9]
.sym 97671 basesoc_timer0_value[8]
.sym 97672 $PACKER_VCC_NET
.sym 97673 $auto$alumacc.cc:474:replace_alu$3854.C[8]
.sym 97675 $auto$alumacc.cc:474:replace_alu$3854.C[10]
.sym 97677 $PACKER_VCC_NET
.sym 97678 basesoc_timer0_value[9]
.sym 97679 $auto$alumacc.cc:474:replace_alu$3854.C[9]
.sym 97681 $auto$alumacc.cc:474:replace_alu$3854.C[11]
.sym 97683 basesoc_timer0_value[10]
.sym 97684 $PACKER_VCC_NET
.sym 97685 $auto$alumacc.cc:474:replace_alu$3854.C[10]
.sym 97687 $auto$alumacc.cc:474:replace_alu$3854.C[12]
.sym 97689 $PACKER_VCC_NET
.sym 97690 basesoc_timer0_value[11]
.sym 97691 $auto$alumacc.cc:474:replace_alu$3854.C[11]
.sym 97693 $auto$alumacc.cc:474:replace_alu$3854.C[13]
.sym 97695 $PACKER_VCC_NET
.sym 97696 basesoc_timer0_value[12]
.sym 97697 $auto$alumacc.cc:474:replace_alu$3854.C[12]
.sym 97699 $auto$alumacc.cc:474:replace_alu$3854.C[14]
.sym 97701 basesoc_timer0_value[13]
.sym 97702 $PACKER_VCC_NET
.sym 97703 $auto$alumacc.cc:474:replace_alu$3854.C[13]
.sym 97705 $auto$alumacc.cc:474:replace_alu$3854.C[15]
.sym 97707 basesoc_timer0_value[14]
.sym 97708 $PACKER_VCC_NET
.sym 97709 $auto$alumacc.cc:474:replace_alu$3854.C[14]
.sym 97711 $auto$alumacc.cc:474:replace_alu$3854.C[16]
.sym 97713 basesoc_timer0_value[15]
.sym 97714 $PACKER_VCC_NET
.sym 97715 $auto$alumacc.cc:474:replace_alu$3854.C[15]
.sym 97761 $abc$38833$n5730
.sym 97762 basesoc_timer0_value_status[6]
.sym 97763 basesoc_timer0_reload_storage[18]
.sym 97767 $abc$38833$n5715
.sym 97769 basesoc_timer0_reload_storage[20]
.sym 97770 basesoc_timer0_value[13]
.sym 97771 $auto$alumacc.cc:474:replace_alu$3854.C[16]
.sym 97776 basesoc_timer0_value[20]
.sym 97784 basesoc_timer0_value[21]
.sym 97789 basesoc_timer0_value[23]
.sym 97792 basesoc_timer0_value[17]
.sym 97797 basesoc_timer0_value[16]
.sym 97799 basesoc_timer0_value[19]
.sym 97800 $PACKER_VCC_NET
.sym 97801 basesoc_timer0_value[18]
.sym 97803 basesoc_timer0_value[22]
.sym 97807 $PACKER_VCC_NET
.sym 97808 $auto$alumacc.cc:474:replace_alu$3854.C[17]
.sym 97810 basesoc_timer0_value[16]
.sym 97811 $PACKER_VCC_NET
.sym 97812 $auto$alumacc.cc:474:replace_alu$3854.C[16]
.sym 97814 $auto$alumacc.cc:474:replace_alu$3854.C[18]
.sym 97816 basesoc_timer0_value[17]
.sym 97817 $PACKER_VCC_NET
.sym 97818 $auto$alumacc.cc:474:replace_alu$3854.C[17]
.sym 97820 $auto$alumacc.cc:474:replace_alu$3854.C[19]
.sym 97822 $PACKER_VCC_NET
.sym 97823 basesoc_timer0_value[18]
.sym 97824 $auto$alumacc.cc:474:replace_alu$3854.C[18]
.sym 97826 $auto$alumacc.cc:474:replace_alu$3854.C[20]
.sym 97828 $PACKER_VCC_NET
.sym 97829 basesoc_timer0_value[19]
.sym 97830 $auto$alumacc.cc:474:replace_alu$3854.C[19]
.sym 97832 $auto$alumacc.cc:474:replace_alu$3854.C[21]
.sym 97834 $PACKER_VCC_NET
.sym 97835 basesoc_timer0_value[20]
.sym 97836 $auto$alumacc.cc:474:replace_alu$3854.C[20]
.sym 97838 $auto$alumacc.cc:474:replace_alu$3854.C[22]
.sym 97840 $PACKER_VCC_NET
.sym 97841 basesoc_timer0_value[21]
.sym 97842 $auto$alumacc.cc:474:replace_alu$3854.C[21]
.sym 97844 $auto$alumacc.cc:474:replace_alu$3854.C[23]
.sym 97846 $PACKER_VCC_NET
.sym 97847 basesoc_timer0_value[22]
.sym 97848 $auto$alumacc.cc:474:replace_alu$3854.C[22]
.sym 97850 $auto$alumacc.cc:474:replace_alu$3854.C[24]
.sym 97852 basesoc_timer0_value[23]
.sym 97853 $PACKER_VCC_NET
.sym 97854 $auto$alumacc.cc:474:replace_alu$3854.C[23]
.sym 97886 basesoc_timer0_value[20]
.sym 97910 $auto$alumacc.cc:474:replace_alu$3854.C[24]
.sym 97920 basesoc_timer0_value[28]
.sym 97922 $PACKER_VCC_NET
.sym 97924 basesoc_timer0_value[27]
.sym 97926 basesoc_timer0_value[31]
.sym 97930 $PACKER_VCC_NET
.sym 97932 basesoc_timer0_value[30]
.sym 97933 basesoc_timer0_value[29]
.sym 97941 basesoc_timer0_value[25]
.sym 97942 basesoc_timer0_value[26]
.sym 97943 basesoc_timer0_value[24]
.sym 97947 $auto$alumacc.cc:474:replace_alu$3854.C[25]
.sym 97949 basesoc_timer0_value[24]
.sym 97950 $PACKER_VCC_NET
.sym 97951 $auto$alumacc.cc:474:replace_alu$3854.C[24]
.sym 97953 $auto$alumacc.cc:474:replace_alu$3854.C[26]
.sym 97955 $PACKER_VCC_NET
.sym 97956 basesoc_timer0_value[25]
.sym 97957 $auto$alumacc.cc:474:replace_alu$3854.C[25]
.sym 97959 $auto$alumacc.cc:474:replace_alu$3854.C[27]
.sym 97961 $PACKER_VCC_NET
.sym 97962 basesoc_timer0_value[26]
.sym 97963 $auto$alumacc.cc:474:replace_alu$3854.C[26]
.sym 97965 $auto$alumacc.cc:474:replace_alu$3854.C[28]
.sym 97967 basesoc_timer0_value[27]
.sym 97968 $PACKER_VCC_NET
.sym 97969 $auto$alumacc.cc:474:replace_alu$3854.C[27]
.sym 97971 $auto$alumacc.cc:474:replace_alu$3854.C[29]
.sym 97973 basesoc_timer0_value[28]
.sym 97974 $PACKER_VCC_NET
.sym 97975 $auto$alumacc.cc:474:replace_alu$3854.C[28]
.sym 97977 $auto$alumacc.cc:474:replace_alu$3854.C[30]
.sym 97979 basesoc_timer0_value[29]
.sym 97980 $PACKER_VCC_NET
.sym 97981 $auto$alumacc.cc:474:replace_alu$3854.C[29]
.sym 97983 $auto$alumacc.cc:474:replace_alu$3854.C[31]
.sym 97985 basesoc_timer0_value[30]
.sym 97986 $PACKER_VCC_NET
.sym 97987 $auto$alumacc.cc:474:replace_alu$3854.C[30]
.sym 97990 $PACKER_VCC_NET
.sym 97991 basesoc_timer0_value[31]
.sym 97993 $auto$alumacc.cc:474:replace_alu$3854.C[31]
.sym 98044 basesoc_timer0_value[26]
.sym 98056 $abc$38833$n2316
.sym 98058 $abc$38833$n5721
.sym 98062 $abc$38833$n5727
.sym 98066 $abc$38833$n5733
.sym 98068 $abc$38833$n5724
.sym 98069 basesoc_timer0_eventmanager_status_w
.sym 98071 $abc$38833$n5715
.sym 98072 basesoc_timer0_eventmanager_status_w
.sym 98073 basesoc_timer0_reload_storage[20]
.sym 98075 basesoc_timer0_reload_storage[19]
.sym 98079 basesoc_timer0_reload_storage[16]
.sym 98080 basesoc_timer0_reload_storage[18]
.sym 98081 basesoc_dat_w[6]
.sym 98084 basesoc_timer0_reload_storage[22]
.sym 98085 basesoc_dat_w[2]
.sym 98087 basesoc_timer0_eventmanager_status_w
.sym 98088 $abc$38833$n5724
.sym 98090 basesoc_timer0_reload_storage[19]
.sym 98101 basesoc_dat_w[2]
.sym 98105 basesoc_timer0_reload_storage[22]
.sym 98107 $abc$38833$n5733
.sym 98108 basesoc_timer0_eventmanager_status_w
.sym 98111 basesoc_timer0_reload_storage[16]
.sym 98112 $abc$38833$n5715
.sym 98113 basesoc_timer0_eventmanager_status_w
.sym 98118 basesoc_timer0_eventmanager_status_w
.sym 98119 basesoc_timer0_reload_storage[18]
.sym 98120 $abc$38833$n5721
.sym 98125 basesoc_dat_w[6]
.sym 98129 basesoc_timer0_reload_storage[20]
.sym 98131 $abc$38833$n5727
.sym 98132 basesoc_timer0_eventmanager_status_w
.sym 98133 $abc$38833$n2316
.sym 98134 por_clk
.sym 98135 sys_rst_$glb_sr
.sym 98492 por_clk
.sym 98497 spram_datain10[4]
.sym 98498 spram_datain00[10]
.sym 98499 spram_datain00[13]
.sym 98501 spram_datain00[15]
.sym 98502 spram_datain00[12]
.sym 98503 spram_datain00[7]
.sym 98504 spram_datain10[7]
.sym 98505 spram_datain10[1]
.sym 98506 spram_datain00[5]
.sym 98507 spram_datain00[4]
.sym 98508 spram_datain10[0]
.sym 98509 spram_datain00[0]
.sym 98510 spram_datain00[9]
.sym 98511 spram_datain10[5]
.sym 98512 spram_datain00[1]
.sym 98514 spram_datain00[2]
.sym 98516 spram_datain00[8]
.sym 98519 spram_datain10[6]
.sym 98520 spram_datain00[6]
.sym 98521 spram_datain00[14]
.sym 98522 spram_datain00[3]
.sym 98526 spram_datain10[2]
.sym 98527 spram_datain10[3]
.sym 98528 spram_datain00[11]
.sym 98529 spram_datain10[0]
.sym 98530 spram_datain00[8]
.sym 98531 spram_datain00[0]
.sym 98532 spram_datain10[1]
.sym 98533 spram_datain00[9]
.sym 98534 spram_datain00[1]
.sym 98535 spram_datain10[2]
.sym 98536 spram_datain00[10]
.sym 98537 spram_datain00[2]
.sym 98538 spram_datain10[3]
.sym 98539 spram_datain00[11]
.sym 98540 spram_datain00[3]
.sym 98541 spram_datain10[4]
.sym 98542 spram_datain00[12]
.sym 98543 spram_datain00[4]
.sym 98544 spram_datain10[5]
.sym 98545 spram_datain00[13]
.sym 98546 spram_datain00[5]
.sym 98547 spram_datain10[6]
.sym 98548 spram_datain00[14]
.sym 98549 spram_datain00[6]
.sym 98550 spram_datain10[7]
.sym 98551 spram_datain00[15]
.sym 98552 spram_datain00[7]
.sym 98600 spram_dataout00[0]
.sym 98601 spram_dataout00[1]
.sym 98602 spram_dataout00[2]
.sym 98603 spram_dataout00[3]
.sym 98604 spram_dataout00[4]
.sym 98605 spram_dataout00[5]
.sym 98606 spram_dataout00[6]
.sym 98607 spram_dataout00[7]
.sym 98640 spram_datain00[4]
.sym 98696 por_clk
.sym 98701 array_muxed0[12]
.sym 98705 array_muxed0[1]
.sym 98706 array_muxed0[0]
.sym 98707 array_muxed0[0]
.sym 98708 array_muxed0[4]
.sym 98709 array_muxed0[11]
.sym 98710 array_muxed0[8]
.sym 98711 spram_datain10[8]
.sym 98712 array_muxed0[7]
.sym 98713 array_muxed0[1]
.sym 98714 spram_datain10[9]
.sym 98715 spram_datain10[14]
.sym 98716 spram_datain10[15]
.sym 98717 array_muxed0[10]
.sym 98718 spram_datain10[10]
.sym 98720 spram_datain10[12]
.sym 98722 array_muxed0[13]
.sym 98723 array_muxed0[5]
.sym 98724 array_muxed0[9]
.sym 98727 array_muxed0[2]
.sym 98728 spram_datain10[13]
.sym 98730 array_muxed0[3]
.sym 98731 array_muxed0[6]
.sym 98732 spram_datain10[11]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain10[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain10[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain10[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain10[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain10[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain10[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain10[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain10[15]
.sym 98796 spram_dataout00[8]
.sym 98797 spram_dataout00[9]
.sym 98798 spram_dataout00[10]
.sym 98799 spram_dataout00[11]
.sym 98800 spram_dataout00[12]
.sym 98801 spram_dataout00[13]
.sym 98802 spram_dataout00[14]
.sym 98803 spram_dataout00[15]
.sym 98808 array_muxed0[12]
.sym 98818 spram_dataout00[12]
.sym 98875 array_muxed0[9]
.sym 98876 array_muxed0[6]
.sym 98877 spram_wren0
.sym 98880 $PACKER_VCC_NET
.sym 98881 array_muxed0[8]
.sym 98882 array_muxed0[7]
.sym 98883 array_muxed0[4]
.sym 98884 array_muxed0[13]
.sym 98885 spram_wren0
.sym 98887 array_muxed0[10]
.sym 98888 $PACKER_VCC_NET
.sym 98889 spram_maskwren00[0]
.sym 98891 array_muxed0[3]
.sym 98892 spram_maskwren10[0]
.sym 98894 spram_maskwren00[2]
.sym 98895 array_muxed0[11]
.sym 98896 spram_maskwren10[2]
.sym 98897 spram_maskwren00[0]
.sym 98898 spram_maskwren10[2]
.sym 98899 array_muxed0[12]
.sym 98900 spram_maskwren10[0]
.sym 98902 spram_maskwren00[2]
.sym 98903 array_muxed0[2]
.sym 98904 array_muxed0[5]
.sym 98905 spram_maskwren00[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren00[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren00[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren00[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren10[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren10[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren10[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren10[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout10[0]
.sym 98969 spram_dataout10[1]
.sym 98970 spram_dataout10[2]
.sym 98971 spram_dataout10[3]
.sym 98972 spram_dataout10[4]
.sym 98973 spram_dataout10[5]
.sym 98974 spram_dataout10[6]
.sym 98975 spram_dataout10[7]
.sym 98980 array_muxed0[8]
.sym 98989 $PACKER_VCC_NET
.sym 98991 array_muxed0[7]
.sym 99066 $PACKER_GND_NET
.sym 99068 $PACKER_VCC_NET
.sym 99074 $PACKER_GND_NET
.sym 99076 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout10[8]
.sym 99141 spram_dataout10[9]
.sym 99142 spram_dataout10[10]
.sym 99143 spram_dataout10[11]
.sym 99144 spram_dataout10[12]
.sym 99145 spram_dataout10[13]
.sym 99146 spram_dataout10[14]
.sym 99147 spram_dataout10[15]
.sym 99305 array_muxed0[1]
.sym 100541 $abc$38833$n2312
.sym 101016 $abc$38833$n3597_1
.sym 103399 spram_dataout11[13]
.sym 103400 spram_dataout01[13]
.sym 103401 $abc$38833$n4883
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout11[14]
.sym 103404 spram_dataout01[14]
.sym 103405 $abc$38833$n4883
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout11[12]
.sym 103408 spram_dataout01[12]
.sym 103409 $abc$38833$n4883
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout11[2]
.sym 103412 spram_dataout01[2]
.sym 103413 $abc$38833$n4883
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout11[11]
.sym 103416 spram_dataout01[11]
.sym 103417 $abc$38833$n4883
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout11[8]
.sym 103420 spram_dataout01[8]
.sym 103421 $abc$38833$n4883
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout11[1]
.sym 103424 spram_dataout01[1]
.sym 103425 $abc$38833$n4883
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout11[9]
.sym 103428 spram_dataout01[9]
.sym 103429 $abc$38833$n4883
.sym 103430 slave_sel_r[2]
.sym 103431 spram_dataout11[7]
.sym 103432 spram_dataout01[7]
.sym 103433 $abc$38833$n4883
.sym 103434 slave_sel_r[2]
.sym 103435 $abc$38833$n4883
.sym 103436 array_muxed1[24]
.sym 103439 $abc$38833$n4883
.sym 103440 array_muxed1[19]
.sym 103443 $abc$38833$n4883
.sym 103444 array_muxed1[27]
.sym 103447 $abc$38833$n4883
.sym 103448 array_muxed1[24]
.sym 103451 $abc$38833$n4883
.sym 103452 array_muxed1[19]
.sym 103455 $abc$38833$n4883
.sym 103456 array_muxed1[27]
.sym 103459 spram_dataout11[10]
.sym 103460 spram_dataout01[10]
.sym 103461 $abc$38833$n4883
.sym 103462 slave_sel_r[2]
.sym 103463 $abc$38833$n4883
.sym 103464 array_muxed1[17]
.sym 103467 $abc$38833$n4883
.sym 103468 array_muxed1[20]
.sym 103471 $abc$38833$n4883
.sym 103472 array_muxed1[30]
.sym 103475 $abc$38833$n4883
.sym 103476 array_muxed1[30]
.sym 103479 $abc$38833$n4883
.sym 103480 array_muxed1[20]
.sym 103483 $abc$38833$n4883
.sym 103484 array_muxed1[29]
.sym 103487 $abc$38833$n4883
.sym 103488 array_muxed1[17]
.sym 103491 $abc$38833$n4883
.sym 103492 array_muxed1[29]
.sym 103503 $abc$38833$n4883
.sym 103504 array_muxed1[21]
.sym 103507 $abc$38833$n4883
.sym 103508 array_muxed1[25]
.sym 103515 $abc$38833$n4883
.sym 103516 array_muxed1[25]
.sym 103523 $abc$38833$n4883
.sym 103524 array_muxed1[21]
.sym 103619 $abc$38833$n3421_1
.sym 103620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 103621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 103631 rst1
.sym 103647 $PACKER_GND_NET
.sym 103663 $abc$38833$n4448
.sym 103664 $abc$38833$n4449
.sym 103671 $abc$38833$n4460
.sym 103672 $abc$38833$n4461
.sym 103675 $abc$38833$n4463
.sym 103676 $abc$38833$n4464
.sym 103695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 103703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 103723 VexRiscv._zz_287_[4]
.sym 103735 VexRiscv._zz_287_[1]
.sym 103739 VexRiscv._zz_287_[2]
.sym 103743 VexRiscv._zz_287_[3]
.sym 103751 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 103783 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 103791 $abc$38833$n3421_1
.sym 103792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 103793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 103799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 103811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 103812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 103813 $abc$38833$n3679
.sym 103815 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 103827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 103831 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 103839 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 103843 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 103847 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 103863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 103871 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 103875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 103899 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 103912 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 103917 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 103921 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 103922 $auto$alumacc.cc:474:replace_alu$3926.C[2]
.sym 103940 $PACKER_VCC_NET
.sym 103941 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 103951 $PACKER_GND_NET
.sym 103971 VexRiscv._zz_41_[18]
.sym 104111 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 104359 spram_dataout11[3]
.sym 104360 spram_dataout01[3]
.sym 104361 $abc$38833$n4883
.sym 104362 slave_sel_r[2]
.sym 104363 $abc$38833$n5297
.sym 104364 $abc$38833$n4883
.sym 104367 spram_dataout11[15]
.sym 104368 spram_dataout01[15]
.sym 104369 $abc$38833$n4883
.sym 104370 slave_sel_r[2]
.sym 104371 spram_dataout11[4]
.sym 104372 spram_dataout01[4]
.sym 104373 $abc$38833$n4883
.sym 104374 slave_sel_r[2]
.sym 104375 spram_dataout11[5]
.sym 104376 spram_dataout01[5]
.sym 104377 $abc$38833$n4883
.sym 104378 slave_sel_r[2]
.sym 104379 spram_dataout11[6]
.sym 104380 spram_dataout01[6]
.sym 104381 $abc$38833$n4883
.sym 104382 slave_sel_r[2]
.sym 104383 $abc$38833$n5297
.sym 104384 $abc$38833$n4883
.sym 104387 spram_dataout11[0]
.sym 104388 spram_dataout01[0]
.sym 104389 $abc$38833$n4883
.sym 104390 slave_sel_r[2]
.sym 104391 $abc$38833$n4883
.sym 104392 array_muxed1[16]
.sym 104395 $abc$38833$n4883
.sym 104396 array_muxed1[28]
.sym 104399 $abc$38833$n4883
.sym 104400 array_muxed1[23]
.sym 104403 $abc$38833$n4883
.sym 104404 array_muxed1[31]
.sym 104407 $abc$38833$n4883
.sym 104408 array_muxed1[23]
.sym 104411 $abc$38833$n4883
.sym 104412 array_muxed1[31]
.sym 104415 $abc$38833$n4883
.sym 104416 array_muxed1[16]
.sym 104419 $abc$38833$n4883
.sym 104420 array_muxed1[28]
.sym 104491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 104492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 104515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 104519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 104520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 104521 $abc$38833$n3662_1
.sym 104523 $abc$38833$n3661
.sym 104524 $abc$38833$n3665
.sym 104525 $abc$38833$n3443_1
.sym 104526 $abc$38833$n3664_1
.sym 104527 $abc$38833$n3660_1
.sym 104528 $abc$38833$n3674_1
.sym 104529 $abc$38833$n3666_1
.sym 104530 $abc$38833$n3677
.sym 104531 $abc$38833$n3676_1
.sym 104532 $abc$38833$n3661
.sym 104533 $abc$38833$n3675
.sym 104543 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 104551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 104552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 104553 $abc$38833$n3662_1
.sym 104554 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 104555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 104567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 104571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 104579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 104583 $abc$38833$n4496_1
.sym 104584 $abc$38833$n4497
.sym 104587 $abc$38833$n4457
.sym 104588 $abc$38833$n4458
.sym 104591 $abc$38833$n4427
.sym 104592 $abc$38833$n4428
.sym 104595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 104596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 104597 VexRiscv._zz_190_
.sym 104598 $abc$38833$n151
.sym 104599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 104600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 104601 VexRiscv._zz_190_
.sym 104602 $abc$38833$n151
.sym 104603 $abc$38833$n4433
.sym 104604 $abc$38833$n4434
.sym 104607 VexRiscv._zz_190_
.sym 104608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 104609 $abc$38833$n4407
.sym 104610 $abc$38833$n151
.sym 104611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 104612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 104613 VexRiscv._zz_190_
.sym 104614 $abc$38833$n151
.sym 104623 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 104627 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 104631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 104632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 104633 VexRiscv._zz_190_
.sym 104634 $abc$38833$n151
.sym 104635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 104636 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 104637 VexRiscv._zz_190_
.sym 104638 $abc$38833$n151
.sym 104643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 104644 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 104645 VexRiscv._zz_190_
.sym 104646 $abc$38833$n151
.sym 104647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 104651 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 104652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 104655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 104663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 104667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 104671 $abc$38833$n3720
.sym 104672 $abc$38833$n3721
.sym 104673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 104674 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 104675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 104676 VexRiscv._zz_287_[3]
.sym 104677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 104678 VexRiscv._zz_287_[4]
.sym 104679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 104683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 104684 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 104685 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 104686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 104687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 104691 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 104692 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 104693 $abc$38833$n3723
.sym 104694 $abc$38833$n3724_1
.sym 104695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 104699 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 104700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 104701 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 104702 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 104703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 104704 VexRiscv._zz_287_[3]
.sym 104705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 104706 VexRiscv._zz_287_[4]
.sym 104707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 104711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 104712 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 104713 $abc$38833$n3709_1
.sym 104714 $abc$38833$n3710_1
.sym 104715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 104716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 104717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 104718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 104719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 104720 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 104721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 104722 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 104723 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 104724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 104725 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 104727 $abc$38833$n3458_1
.sym 104728 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 104729 $abc$38833$n3844
.sym 104731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 104735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 104736 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 104737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 104738 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 104739 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 104747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 104751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 104763 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 104764 basesoc_vexriscv_ibus_adr[6]
.sym 104765 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104771 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 104772 basesoc_vexriscv_ibus_adr[5]
.sym 104773 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104783 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 104787 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 104792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 104793 VexRiscv._zz_190_
.sym 104794 $abc$38833$n151
.sym 104807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 104827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 104831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 104835 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 104836 basesoc_vexriscv_ibus_adr[4]
.sym 104837 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104839 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 104840 VexRiscv._zz_203_
.sym 104841 $abc$38833$n3844
.sym 104851 $abc$38833$n151
.sym 104863 VexRiscv._zz_190_
.sym 104871 VexRiscv._zz_35_[2]
.sym 104883 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 104887 VexRiscv.CsrPlugin_exception
.sym 104891 VexRiscv._zz_203_
.sym 104892 $abc$38833$n3844
.sym 104903 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 104943 VexRiscv._zz_35_[3]
.sym 104947 $abc$38833$n3028
.sym 104955 VexRiscv._zz_35_[7]
.sym 104971 VexRiscv._zz_79_[7]
.sym 104972 $abc$38833$n5662_1
.sym 104973 $abc$38833$n5574_1
.sym 104975 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 104979 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 104983 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 104987 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 104999 VexRiscv.lastStageIsFiring
.sym 105000 VexRiscv._zz_51_
.sym 105003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 105004 VexRiscv._zz_50_[9]
.sym 105005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 105006 VexRiscv._zz_50_[11]
.sym 105011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 105012 VexRiscv._zz_50_[10]
.sym 105013 VexRiscv._zz_50_[8]
.sym 105014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 105019 VexRiscv._zz_215_[7]
.sym 105020 VexRiscv._zz_163_[7]
.sym 105021 $abc$38833$n6358_1
.sym 105023 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 105031 VexRiscv._zz_50_[9]
.sym 105035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 105036 VexRiscv._zz_162_[2]
.sym 105037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 105038 VexRiscv._zz_162_[4]
.sym 105039 $abc$38833$n5839_1
.sym 105040 VexRiscv._zz_79_[23]
.sym 105041 $abc$38833$n5574_1
.sym 105043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 105044 VexRiscv._zz_162_[4]
.sym 105045 VexRiscv._zz_162_[1]
.sym 105046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 105047 VexRiscv._zz_79_[7]
.sym 105051 VexRiscv._zz_79_[3]
.sym 105055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 105056 VexRiscv._zz_162_[2]
.sym 105057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 105058 VexRiscv._zz_162_[3]
.sym 105059 VexRiscv._zz_50_[11]
.sym 105063 VexRiscv._zz_79_[23]
.sym 105071 VexRiscv._zz_50_[7]
.sym 105075 VexRiscv._zz_215_[23]
.sym 105076 VexRiscv._zz_163_[23]
.sym 105077 $abc$38833$n6358_1
.sym 105079 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105080 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 105081 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 105087 VexRiscv._zz_50_[8]
.sym 105091 VexRiscv._zz_79_[13]
.sym 105096 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 105101 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 105105 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 105106 $auto$alumacc.cc:474:replace_alu$3929.C[2]
.sym 105109 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 105110 $auto$alumacc.cc:474:replace_alu$3929.C[3]
.sym 105113 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 105114 $auto$alumacc.cc:474:replace_alu$3929.C[4]
.sym 105117 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 105118 $auto$alumacc.cc:474:replace_alu$3929.C[5]
.sym 105121 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105122 $auto$alumacc.cc:474:replace_alu$3929.C[6]
.sym 105124 $PACKER_VCC_NET
.sym 105125 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 105127 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 105128 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105155 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105156 $abc$38833$n5203
.sym 105319 $abc$38833$n4883
.sym 105320 array_muxed1[26]
.sym 105323 $abc$38833$n5294
.sym 105324 $abc$38833$n4883
.sym 105327 $abc$38833$n4883
.sym 105328 array_muxed1[26]
.sym 105331 $abc$38833$n4883
.sym 105332 array_muxed1[18]
.sym 105335 $abc$38833$n4883
.sym 105336 array_muxed1[18]
.sym 105339 $abc$38833$n4883
.sym 105340 array_muxed1[22]
.sym 105343 $abc$38833$n5294
.sym 105344 $abc$38833$n4883
.sym 105347 $abc$38833$n4883
.sym 105348 array_muxed1[22]
.sym 105419 slave_sel[2]
.sym 105447 $abc$38833$n3690
.sym 105448 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 105449 $abc$38833$n3688
.sym 105451 $abc$38833$n3659
.sym 105452 $abc$38833$n3694
.sym 105453 $abc$38833$n3686
.sym 105454 $abc$38833$n3692
.sym 105455 $abc$38833$n3691
.sym 105456 $abc$38833$n3687
.sym 105457 $abc$38833$n3418_1
.sym 105459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 105460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105461 $abc$38833$n3691
.sym 105463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105468 $abc$38833$n3421_1
.sym 105469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105470 $abc$38833$n3672_1
.sym 105471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105473 $abc$38833$n3421_1
.sym 105474 $abc$38833$n3672_1
.sym 105475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105483 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 105487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105498 $abc$38833$n3665
.sym 105499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105504 $abc$38833$n3435_1
.sym 105505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105507 $abc$38833$n3667
.sym 105508 $abc$38833$n3670_1
.sym 105509 $abc$38833$n3671
.sym 105510 $abc$38833$n3673
.sym 105511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 105515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 105519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 105523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 105525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 105526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 105528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 105529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105531 $abc$38833$n3429_1
.sym 105532 $abc$38833$n3668_1
.sym 105533 $abc$38833$n3669
.sym 105535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 105536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 105537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 105538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 105539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 105543 $abc$38833$n3421_1
.sym 105544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105546 $abc$38833$n3438_1
.sym 105547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 105548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 105549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 105550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 105551 $abc$38833$n3679
.sym 105552 $abc$38833$n3668_1
.sym 105553 $abc$38833$n3680_1
.sym 105554 $abc$38833$n3681
.sym 105555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105556 VexRiscv._zz_135_[22]
.sym 105557 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105559 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 105560 VexRiscv._zz_192_
.sym 105563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 105564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 105565 $abc$38833$n3683
.sym 105567 $abc$38833$n3678_1
.sym 105568 $abc$38833$n3682_1
.sym 105569 $abc$38833$n145
.sym 105571 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 105572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 105573 $abc$38833$n151
.sym 105574 VexRiscv._zz_192_
.sym 105575 $abc$38833$n3421_1
.sym 105576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 105579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 105581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 105583 VexRiscv.execute_arbitration_isValid
.sym 105584 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 105585 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 105587 VexRiscv._zz_135_[22]
.sym 105588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 105591 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 105592 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 105593 VexRiscv.execute_arbitration_isValid
.sym 105595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105597 $abc$38833$n3423_1
.sym 105599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 105600 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 105601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 105602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 105607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 105608 VexRiscv._zz_287_[2]
.sym 105611 $abc$38833$n3714_1
.sym 105612 $abc$38833$n3722
.sym 105613 $abc$38833$n3719
.sym 105614 $abc$38833$n3725
.sym 105615 $abc$38833$n3711_1
.sym 105616 $abc$38833$n5581_1
.sym 105619 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 105623 $abc$38833$n3726
.sym 105624 $abc$38833$n3727
.sym 105625 $abc$38833$n3728
.sym 105626 $abc$38833$n5581_1
.sym 105627 $abc$38833$n3715
.sym 105628 $abc$38833$n3726
.sym 105629 $abc$38833$n3727
.sym 105630 $abc$38833$n3728
.sym 105631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105633 $abc$38833$n3716_1
.sym 105634 $abc$38833$n3707_1
.sym 105635 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 105639 VexRiscv._zz_287_[0]
.sym 105643 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 105644 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 105645 VexRiscv.memory_arbitration_isValid
.sym 105647 VexRiscv._zz_36_[8]
.sym 105651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 105652 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 105655 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 105659 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 105663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 105664 VexRiscv._zz_287_[0]
.sym 105665 VexRiscv._zz_287_[1]
.sym 105666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 105667 $abc$38833$n3711_1
.sym 105668 $abc$38833$n3715
.sym 105669 $abc$38833$n3708_1
.sym 105670 $abc$38833$n3714_1
.sym 105671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 105675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 105679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 105683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 105684 VexRiscv._zz_287_[2]
.sym 105685 $abc$38833$n3712_1
.sym 105686 $abc$38833$n3713_1
.sym 105687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 105691 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 105695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 105699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 105703 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 105707 $abc$38833$n3695_1
.sym 105708 $abc$38833$n4310_1
.sym 105711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 105712 VexRiscv._zz_287_[0]
.sym 105713 VexRiscv._zz_287_[1]
.sym 105714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 105715 $abc$38833$n3708_1
.sym 105716 $abc$38833$n5579_1
.sym 105719 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 105720 $abc$38833$n2468
.sym 105721 $abc$38833$n3653
.sym 105723 VexRiscv.memory_arbitration_isValid
.sym 105724 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 105725 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 105727 $abc$38833$n149
.sym 105728 $abc$38833$n3806
.sym 105731 $abc$38833$n3719
.sym 105732 $abc$38833$n3722
.sym 105733 $abc$38833$n5579_1
.sym 105735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 105736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 105737 VexRiscv._zz_190_
.sym 105738 $abc$38833$n151
.sym 105739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 105740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 105741 VexRiscv._zz_190_
.sym 105742 $abc$38833$n151
.sym 105743 $abc$38833$n4484_1
.sym 105744 $abc$38833$n4485
.sym 105747 $abc$38833$n3692
.sym 105748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 105749 $abc$38833$n4405_1
.sym 105751 $abc$38833$n4490_1
.sym 105752 $abc$38833$n4491
.sym 105755 $abc$38833$n4451
.sym 105756 $abc$38833$n4452
.sym 105759 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 105760 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 105761 $abc$38833$n151
.sym 105762 VexRiscv._zz_192_
.sym 105763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 105764 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 105765 $abc$38833$n151
.sym 105766 VexRiscv._zz_192_
.sym 105767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 105771 basesoc_vexriscv_ibus_adr[24]
.sym 105772 basesoc_vexriscv_ibus_adr[25]
.sym 105775 VexRiscv._zz_35_[6]
.sym 105776 $abc$38833$n5643
.sym 105777 $abc$38833$n5578
.sym 105779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 105783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 105787 basesoc_vexriscv_ibus_adr[3]
.sym 105788 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 105789 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105791 VexRiscv._zz_35_[6]
.sym 105792 $abc$38833$n5978_1
.sym 105793 $abc$38833$n5954_1
.sym 105795 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 105796 basesoc_vexriscv_ibus_adr[7]
.sym 105797 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105799 $abc$38833$n5202
.sym 105800 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105803 VexRiscv._zz_36_[7]
.sym 105807 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 105808 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 105809 $abc$38833$n151
.sym 105810 VexRiscv._zz_192_
.sym 105811 VexRiscv.CsrPlugin_exception
.sym 105815 VexRiscv._zz_17_
.sym 105819 VexRiscv._zz_41_[30]
.sym 105823 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 105824 VexRiscv._zz_203_
.sym 105825 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 105826 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 105827 basesoc_vexriscv_dbus_adr[24]
.sym 105828 basesoc_vexriscv_dbus_adr[25]
.sym 105829 $abc$38833$n3493
.sym 105830 grant
.sym 105831 VexRiscv._zz_35_[2]
.sym 105832 $abc$38833$n5962_1
.sym 105833 $abc$38833$n5954_1
.sym 105835 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 105836 $abc$38833$n5380
.sym 105837 VexRiscv.memory_arbitration_isValid
.sym 105838 VexRiscv.execute_to_memory_IS_DIV
.sym 105839 $abc$38833$n6342_1
.sym 105840 $abc$38833$n5480
.sym 105841 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 105842 $abc$38833$n5470
.sym 105843 $abc$38833$n5202
.sym 105847 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 105848 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 105851 $abc$38833$n3844
.sym 105852 $abc$38833$n5202
.sym 105855 VexRiscv._zz_35_[2]
.sym 105856 $abc$38833$n5596_1
.sym 105857 $abc$38833$n5578
.sym 105859 $abc$38833$n3354_1
.sym 105860 grant
.sym 105861 $abc$38833$n3353_1
.sym 105862 $abc$38833$n2115
.sym 105863 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 105867 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 105871 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 105875 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 105879 VexRiscv._zz_253_[1]
.sym 105880 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 105883 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 105887 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 105891 $abc$38833$n2115
.sym 105892 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 105895 VexRiscv._zz_41_[2]
.sym 105899 VexRiscv._zz_35_[7]
.sym 105900 $abc$38833$n5661_1
.sym 105901 $abc$38833$n5578
.sym 105903 VexRiscv._zz_41_[19]
.sym 105907 VexRiscv._zz_253_[1]
.sym 105908 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 105911 VexRiscv._zz_41_[9]
.sym 105915 VexRiscv._zz_41_[25]
.sym 105919 VexRiscv._zz_35_[7]
.sym 105920 $abc$38833$n5982_1
.sym 105921 $abc$38833$n5954_1
.sym 105923 VexRiscv._zz_253_[1]
.sym 105924 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 105927 VexRiscv._zz_79_[5]
.sym 105928 $abc$38833$n5633_1
.sym 105929 $abc$38833$n5574_1
.sym 105931 VexRiscv._zz_79_[16]
.sym 105932 $abc$38833$n6423_1
.sym 105935 VexRiscv._zz_253_[1]
.sym 105936 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 105939 $abc$38833$n5617_1
.sym 105940 VexRiscv._zz_79_[3]
.sym 105941 $abc$38833$n5574_1
.sym 105943 VexRiscv._zz_79_[2]
.sym 105944 $abc$38833$n5597
.sym 105945 $abc$38833$n5574_1
.sym 105947 $abc$38833$n5644_1
.sym 105948 VexRiscv._zz_79_[6]
.sym 105949 $abc$38833$n5574_1
.sym 105951 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 105955 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 105956 $abc$38833$n6351_1
.sym 105957 $abc$38833$n5470
.sym 105959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 105960 VexRiscv._zz_50_[7]
.sym 105961 VexRiscv._zz_160_
.sym 105963 $abc$38833$n5575_1
.sym 105964 $abc$38833$n5576
.sym 105965 $abc$38833$n5577_1
.sym 105967 $abc$38833$n5523
.sym 105968 $abc$38833$n5521
.sym 105969 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 105970 $abc$38833$n5470
.sym 105971 VexRiscv._zz_35_[16]
.sym 105975 VexRiscv._zz_215_[2]
.sym 105976 VexRiscv._zz_163_[2]
.sym 105977 $abc$38833$n6358_1
.sym 105979 VexRiscv._zz_215_[6]
.sym 105980 VexRiscv._zz_163_[6]
.sym 105981 $abc$38833$n6358_1
.sym 105983 VexRiscv._zz_215_[3]
.sym 105984 VexRiscv._zz_163_[3]
.sym 105985 $abc$38833$n6358_1
.sym 105987 VexRiscv._zz_215_[5]
.sym 105988 VexRiscv._zz_163_[5]
.sym 105989 $abc$38833$n6358_1
.sym 105991 VexRiscv._zz_35_[23]
.sym 105995 $abc$38833$n5537_1
.sym 105996 $abc$38833$n5521
.sym 105997 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 105998 $abc$38833$n5470
.sym 105999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 106000 VexRiscv._zz_162_[0]
.sym 106001 VexRiscv._zz_161_
.sym 106003 $abc$38833$n6356_1
.sym 106004 $abc$38833$n6357_1
.sym 106005 $abc$38833$n5571_1
.sym 106007 VexRiscv._zz_215_[13]
.sym 106008 VexRiscv._zz_163_[13]
.sym 106009 $abc$38833$n6358_1
.sym 106011 $abc$38833$n5967_1
.sym 106012 VexRiscv._zz_79_[3]
.sym 106013 $abc$38833$n6423_1
.sym 106015 VexRiscv._zz_35_[23]
.sym 106016 $abc$38833$n5838_1
.sym 106017 $abc$38833$n5578
.sym 106019 $abc$38833$n5723_1
.sym 106020 VexRiscv._zz_79_[13]
.sym 106021 $abc$38833$n5574_1
.sym 106023 $abc$38833$n5547_1
.sym 106024 $abc$38833$n5521
.sym 106025 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 106026 $abc$38833$n5470
.sym 106027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 106028 VexRiscv._zz_162_[0]
.sym 106029 VexRiscv._zz_161_
.sym 106030 $abc$38833$n5952_1
.sym 106031 $abc$38833$n5529_1
.sym 106032 $abc$38833$n5521
.sym 106033 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 106034 $abc$38833$n5470
.sym 106035 VexRiscv._zz_214_[23]
.sym 106036 VexRiscv._zz_163_[23]
.sym 106037 $abc$38833$n5950_1
.sym 106039 VexRiscv._zz_214_[3]
.sym 106040 VexRiscv._zz_163_[3]
.sym 106041 $abc$38833$n5950_1
.sym 106043 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 106047 $abc$38833$n6047_1
.sym 106048 VexRiscv._zz_79_[23]
.sym 106049 $abc$38833$n5954_1
.sym 106050 $abc$38833$n6423_1
.sym 106051 $abc$38833$n6007_1
.sym 106052 VexRiscv._zz_79_[13]
.sym 106053 $abc$38833$n6423_1
.sym 106055 $abc$38833$n5979_1
.sym 106056 VexRiscv._zz_79_[6]
.sym 106057 $abc$38833$n6423_1
.sym 106059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 106060 VexRiscv._zz_50_[8]
.sym 106061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 106062 VexRiscv._zz_50_[9]
.sym 106063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 106064 VexRiscv._zz_162_[1]
.sym 106065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 106066 VexRiscv._zz_162_[3]
.sym 106067 VexRiscv._zz_35_[28]
.sym 106071 VexRiscv._zz_35_[19]
.sym 106075 VexRiscv._zz_214_[13]
.sym 106076 VexRiscv._zz_163_[13]
.sym 106077 $abc$38833$n5950_1
.sym 106079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 106080 VexRiscv._zz_50_[10]
.sym 106081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 106082 VexRiscv._zz_50_[11]
.sym 106083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 106084 VexRiscv._zz_50_[7]
.sym 106085 VexRiscv._zz_160_
.sym 106087 VexRiscv._zz_214_[2]
.sym 106088 VexRiscv._zz_163_[2]
.sym 106089 $abc$38833$n5950_1
.sym 106091 VexRiscv._zz_79_[5]
.sym 106095 $abc$38833$n5983_1
.sym 106096 VexRiscv._zz_79_[7]
.sym 106097 $abc$38833$n6423_1
.sym 106099 VexRiscv._zz_214_[7]
.sym 106100 VexRiscv._zz_163_[7]
.sym 106101 $abc$38833$n5950_1
.sym 106103 VexRiscv._zz_214_[6]
.sym 106104 VexRiscv._zz_163_[6]
.sym 106105 $abc$38833$n5950_1
.sym 106107 VexRiscv._zz_79_[6]
.sym 106111 $abc$38833$n5963_1
.sym 106112 VexRiscv._zz_79_[2]
.sym 106113 $abc$38833$n6423_1
.sym 106115 VexRiscv._zz_79_[2]
.sym 106279 slave_sel_r[1]
.sym 106280 spiflash_bus_dat_r[29]
.sym 106281 $abc$38833$n6174_1
.sym 106283 slave_sel_r[1]
.sym 106284 spiflash_bus_dat_r[30]
.sym 106285 $abc$38833$n6176_1
.sym 106287 slave_sel_r[1]
.sym 106288 spiflash_bus_dat_r[28]
.sym 106289 $abc$38833$n6172_1
.sym 106291 slave_sel_r[1]
.sym 106292 spiflash_bus_dat_r[25]
.sym 106293 $abc$38833$n6166_1
.sym 106299 slave_sel_r[1]
.sym 106300 spiflash_bus_dat_r[24]
.sym 106301 $abc$38833$n6164_1
.sym 106303 spiflash_bus_dat_r[17]
.sym 106304 slave_sel_r[1]
.sym 106305 $abc$38833$n6150
.sym 106307 slave_sel_r[1]
.sym 106308 spiflash_bus_dat_r[27]
.sym 106309 $abc$38833$n6170_1
.sym 106323 spiflash_bus_dat_r[20]
.sym 106324 slave_sel_r[1]
.sym 106325 $abc$38833$n6156
.sym 106327 spiflash_bus_dat_r[19]
.sym 106328 slave_sel_r[1]
.sym 106329 $abc$38833$n6154
.sym 106335 spiflash_bus_dat_r[23]
.sym 106336 slave_sel_r[1]
.sym 106337 $abc$38833$n6162_1
.sym 106343 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 106347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 106351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 106379 $abc$38833$n4415
.sym 106380 $abc$38833$n4416
.sym 106383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 106385 VexRiscv._zz_190_
.sym 106386 $abc$38833$n151
.sym 106387 $abc$38833$n4493
.sym 106388 $abc$38833$n4494_1
.sym 106391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 106392 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 106393 VexRiscv._zz_190_
.sym 106394 $abc$38833$n151
.sym 106395 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 106396 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 106397 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 106398 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 106403 $abc$38833$n4430
.sym 106404 $abc$38833$n4431
.sym 106407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 106411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 106415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 106419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 106423 basesoc_vexriscv_dbus_adr[8]
.sym 106424 basesoc_vexriscv_ibus_adr[8]
.sym 106425 grant
.sym 106427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106431 VexRiscv._zz_190_
.sym 106432 $abc$38833$n151
.sym 106435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106436 $abc$38833$n3689
.sym 106437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 106443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 106447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 106451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 106455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106456 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 106463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 106467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 106471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 106472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 106473 $abc$38833$n3414_1
.sym 106475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106479 $abc$38833$n3855
.sym 106483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 106484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 106485 $abc$38833$n3414_1
.sym 106487 basesoc_vexriscv_dbus_adr[7]
.sym 106488 basesoc_vexriscv_ibus_adr[7]
.sym 106489 grant
.sym 106491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 106492 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 106493 VexRiscv._zz_190_
.sym 106494 $abc$38833$n151
.sym 106495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 106496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 106499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 106507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 106508 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 106509 VexRiscv._zz_190_
.sym 106510 $abc$38833$n151
.sym 106511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 106515 VexRiscv.execute_arbitration_isValid
.sym 106516 VexRiscv.decode_to_execute_IS_CSR
.sym 106519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 106523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 106524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 106525 $abc$38833$n3381_1
.sym 106527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 106531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 106532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 106533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 106535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106537 VexRiscv._zz_135_[22]
.sym 106539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 106543 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 106544 $abc$38833$n6453_1
.sym 106547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 106551 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 106559 VexRiscv._zz_200_[8]
.sym 106560 $abc$38833$n4191_1
.sym 106561 $abc$38833$n4178_1
.sym 106562 VexRiscv.CsrPlugin_mtval[8]
.sym 106563 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 106567 $abc$38833$n3926
.sym 106568 $abc$38833$n6451_1
.sym 106569 $abc$38833$n6442_1
.sym 106570 $abc$38833$n6447_1
.sym 106571 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 106572 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 106573 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 106574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 106579 $abc$38833$n3401_1
.sym 106580 $abc$38833$n3624_1
.sym 106581 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 106583 $abc$38833$n3729
.sym 106584 $abc$38833$n3718_1
.sym 106585 VexRiscv.CsrPlugin_interrupt_valid
.sym 106587 $abc$38833$n6450_1
.sym 106588 $abc$38833$n3925_1
.sym 106589 $abc$38833$n6452_1
.sym 106591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 106595 $abc$38833$n3706_1
.sym 106596 $abc$38833$n3717
.sym 106597 $abc$38833$n3418_1
.sym 106598 $abc$38833$n3730
.sym 106599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106600 $abc$38833$n3418_1
.sym 106601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106611 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 106612 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 106613 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 106614 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 106615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106619 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 106620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106621 $abc$38833$n6446_1
.sym 106622 $abc$38833$n6429_1
.sym 106623 $abc$38833$n6344_1
.sym 106624 $abc$38833$n5485
.sym 106625 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 106626 $abc$38833$n5470
.sym 106627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 106631 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106632 VexRiscv.CsrPlugin_exception
.sym 106633 $abc$38833$n4315_1
.sym 106634 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 106635 VexRiscv._zz_41_[12]
.sym 106639 VexRiscv._zz_41_[20]
.sym 106643 $abc$38833$n3458_1
.sym 106644 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 106645 $abc$38833$n4314_1
.sym 106646 $abc$38833$n151
.sym 106647 VexRiscv._zz_286_[8]
.sym 106651 VexRiscv.dBus_cmd_payload_wr
.sym 106655 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 106656 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 106657 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 106658 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 106659 VexRiscv.decode_to_execute_IS_MUL
.sym 106663 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 106667 $abc$38833$n7470
.sym 106671 $abc$38833$n3351_1
.sym 106672 slave_sel[2]
.sym 106675 VexRiscv._zz_35_[5]
.sym 106676 $abc$38833$n5632
.sym 106677 $abc$38833$n5578
.sym 106679 VexRiscv.decode_to_execute_RS2[18]
.sym 106680 VexRiscv._zz_129_[2]
.sym 106681 VexRiscv._zz_170_[1]
.sym 106683 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 106687 VexRiscv.lastStageIsFiring
.sym 106688 VexRiscv._zz_29_
.sym 106689 VexRiscv._zz_236_[1]
.sym 106690 VexRiscv._zz_236_[0]
.sym 106691 VexRiscv.decode_to_execute_RS2[28]
.sym 106692 VexRiscv._zz_170_[1]
.sym 106693 $abc$38833$n4875
.sym 106695 $abc$38833$n3762
.sym 106696 $abc$38833$n3603_1
.sym 106699 basesoc_vexriscv_dbus_cyc
.sym 106700 $abc$38833$n3352
.sym 106701 grant
.sym 106703 VexRiscv._zz_200_[10]
.sym 106704 $abc$38833$n4191_1
.sym 106705 $abc$38833$n4178_1
.sym 106706 VexRiscv.CsrPlugin_mtval[10]
.sym 106707 VexRiscv._zz_17_
.sym 106708 VexRiscv.execute_arbitration_isValid
.sym 106709 $abc$38833$n3731
.sym 106711 VexRiscv._zz_170_[1]
.sym 106712 VexRiscv._zz_197_
.sym 106713 $abc$38833$n3771_1
.sym 106714 VexRiscv._zz_198_
.sym 106715 basesoc_vexriscv_ibus_adr[22]
.sym 106716 basesoc_vexriscv_dbus_adr[22]
.sym 106717 grant
.sym 106719 $abc$38833$n3495
.sym 106720 $abc$38833$n3763_1
.sym 106721 $abc$38833$n3489
.sym 106722 $abc$38833$n3768
.sym 106723 VexRiscv._zz_36_[2]
.sym 106727 $abc$38833$n3492
.sym 106728 $abc$38833$n3604_1
.sym 106729 $abc$38833$n3606_1
.sym 106731 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 106732 basesoc_vexriscv_ibus_adr[8]
.sym 106733 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 106735 VexRiscv.lastStageIsFiring
.sym 106736 VexRiscv._zz_29_
.sym 106737 VexRiscv.memory_arbitration_isValid
.sym 106738 VexRiscv._zz_15_
.sym 106739 basesoc_vexriscv_ibus_adr[23]
.sym 106740 basesoc_vexriscv_dbus_adr[23]
.sym 106741 grant
.sym 106742 $abc$38833$n3495
.sym 106743 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106744 $abc$38833$n149
.sym 106745 $abc$38833$n151
.sym 106746 VexRiscv.memory_arbitration_isValid
.sym 106747 VexRiscv._zz_35_[6]
.sym 106751 $abc$38833$n3489
.sym 106752 $abc$38833$n3492
.sym 106753 $abc$38833$n3494
.sym 106755 basesoc_vexriscv_ibus_adr[23]
.sym 106756 basesoc_vexriscv_dbus_adr[23]
.sym 106757 grant
.sym 106758 $abc$38833$n3605_1
.sym 106759 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 106763 VexRiscv._zz_35_[8]
.sym 106764 $abc$38833$n5665
.sym 106765 $abc$38833$n5578
.sym 106767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 106768 $abc$38833$n5381_1
.sym 106769 $abc$38833$n3386_1
.sym 106771 $abc$38833$n6348_1
.sym 106772 $abc$38833$n5496
.sym 106773 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 106774 $abc$38833$n5470
.sym 106775 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 106779 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 106783 VexRiscv._zz_35_[8]
.sym 106784 $abc$38833$n5986_1
.sym 106785 $abc$38833$n5954_1
.sym 106787 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 106791 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 106792 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 106793 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 106794 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 106795 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 106796 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 106797 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 106798 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 106799 $PACKER_GND_NET
.sym 106803 VexRiscv.CsrPlugin_mepc[25]
.sym 106804 VexRiscv.lastStagePc[25]
.sym 106805 $abc$38833$n2479
.sym 106807 VexRiscv.CsrPlugin_mepc[26]
.sym 106808 VexRiscv.lastStagePc[26]
.sym 106809 $abc$38833$n2479
.sym 106811 VexRiscv.CsrPlugin_mepc[30]
.sym 106812 VexRiscv.lastStagePc[30]
.sym 106813 $abc$38833$n2479
.sym 106815 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 106816 $abc$38833$n5423
.sym 106817 $abc$38833$n3386_1
.sym 106819 $abc$38833$n3353_1
.sym 106820 basesoc_vexriscv_ibus_adr[0]
.sym 106821 basesoc_vexriscv_ibus_adr[1]
.sym 106822 basesoc_vexriscv_ibus_adr[2]
.sym 106823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 106831 VexRiscv._zz_36_[16]
.sym 106832 $abc$38833$n5758
.sym 106833 $abc$38833$n5580
.sym 106835 VexRiscv._zz_36_[16]
.sym 106836 $abc$38833$n6017_1
.sym 106837 $abc$38833$n5955_1
.sym 106839 VexRiscv._zz_253_[1]
.sym 106840 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 106843 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 106847 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 106851 VexRiscv._zz_253_[1]
.sym 106852 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 106855 VexRiscv._zz_35_[3]
.sym 106856 $abc$38833$n5616_1
.sym 106857 $abc$38833$n5578
.sym 106859 $abc$38833$n5471
.sym 106860 $abc$38833$n5472
.sym 106861 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 106862 $abc$38833$n5470
.sym 106863 VexRiscv._zz_35_[16]
.sym 106864 $abc$38833$n5759_1
.sym 106865 $abc$38833$n5578
.sym 106867 VexRiscv._zz_36_[16]
.sym 106871 $abc$38833$n6019_1
.sym 106872 $abc$38833$n6018_1
.sym 106873 VexRiscv._zz_35_[16]
.sym 106874 $abc$38833$n5954_1
.sym 106875 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 106876 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 106877 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 106878 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 106879 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 106880 $abc$38833$n5395
.sym 106881 VexRiscv.memory_arbitration_isValid
.sym 106882 VexRiscv.execute_to_memory_IS_DIV
.sym 106883 VexRiscv._zz_253_[1]
.sym 106884 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 106887 VexRiscv._zz_79_[0]
.sym 106888 $abc$38833$n5568_1
.sym 106889 $abc$38833$n5574_1
.sym 106891 $abc$38833$n5949_1
.sym 106892 VexRiscv._zz_79_[0]
.sym 106893 $abc$38833$n6423_1
.sym 106895 $abc$38833$n5987_1
.sym 106896 VexRiscv._zz_79_[8]
.sym 106897 $abc$38833$n6423_1
.sym 106899 $abc$38833$n5760_1
.sym 106900 VexRiscv._zz_79_[16]
.sym 106901 $abc$38833$n5574_1
.sym 106903 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 106904 $abc$38833$n5422
.sym 106905 VexRiscv.memory_arbitration_isValid
.sym 106906 VexRiscv.execute_to_memory_IS_DIV
.sym 106907 $abc$38833$n3028
.sym 106908 basesoc_vexriscv_ibus_adr[0]
.sym 106909 $abc$38833$n3844
.sym 106911 basesoc_vexriscv_ibus_adr[1]
.sym 106915 $abc$38833$n5666_1
.sym 106916 VexRiscv._zz_79_[8]
.sym 106917 $abc$38833$n5574_1
.sym 106919 $abc$38833$n5525_1
.sym 106920 $abc$38833$n5521
.sym 106921 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 106922 $abc$38833$n5470
.sym 106923 VexRiscv._zz_215_[10]
.sym 106924 VexRiscv._zz_163_[10]
.sym 106925 $abc$38833$n6358_1
.sym 106927 $abc$38833$n5688_1
.sym 106928 VexRiscv._zz_79_[10]
.sym 106929 $abc$38833$n5574_1
.sym 106931 VexRiscv._zz_215_[0]
.sym 106932 VexRiscv._zz_163_[0]
.sym 106933 $abc$38833$n6358_1
.sym 106935 VexRiscv._zz_35_[9]
.sym 106939 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 106943 VexRiscv._zz_215_[8]
.sym 106944 VexRiscv._zz_163_[8]
.sym 106945 $abc$38833$n6358_1
.sym 106947 $abc$38833$n5574_1
.sym 106948 VexRiscv._zz_79_[17]
.sym 106949 $abc$38833$n5771_1
.sym 106951 VexRiscv._zz_79_[17]
.sym 106955 VexRiscv._zz_79_[10]
.sym 106959 $abc$38833$n5954_1
.sym 106960 VexRiscv._zz_35_[23]
.sym 106961 $abc$38833$n6046_1
.sym 106963 VexRiscv._zz_215_[17]
.sym 106964 VexRiscv._zz_163_[17]
.sym 106965 $abc$38833$n5574_1
.sym 106966 $abc$38833$n6358_1
.sym 106967 $abc$38833$n5514_1
.sym 106968 $abc$38833$n5502
.sym 106969 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 106970 $abc$38833$n5470
.sym 106971 $abc$38833$n6023_1
.sym 106972 VexRiscv._zz_79_[17]
.sym 106973 $abc$38833$n6423_1
.sym 106975 $abc$38833$n5995_1
.sym 106976 VexRiscv._zz_79_[10]
.sym 106977 $abc$38833$n6423_1
.sym 106979 $abc$38833$n5502
.sym 106980 $abc$38833$n5522_1
.sym 106983 $abc$38833$n5954_1
.sym 106984 VexRiscv._zz_35_[19]
.sym 106985 $abc$38833$n6030_1
.sym 106987 VexRiscv._zz_214_[17]
.sym 106988 VexRiscv._zz_163_[17]
.sym 106989 $abc$38833$n5950_1
.sym 106991 $abc$38833$n5794_1
.sym 106992 VexRiscv._zz_79_[19]
.sym 106993 $abc$38833$n5574_1
.sym 106995 VexRiscv._zz_215_[28]
.sym 106996 VexRiscv._zz_163_[28]
.sym 106997 $abc$38833$n6358_1
.sym 106999 VexRiscv._zz_215_[16]
.sym 107000 VexRiscv._zz_163_[16]
.sym 107001 $abc$38833$n6358_1
.sym 107003 VexRiscv._zz_215_[19]
.sym 107004 VexRiscv._zz_163_[19]
.sym 107005 $abc$38833$n6358_1
.sym 107007 $abc$38833$n5899_1
.sym 107008 VexRiscv._zz_79_[28]
.sym 107009 $abc$38833$n5574_1
.sym 107011 VexRiscv._zz_214_[10]
.sym 107012 VexRiscv._zz_163_[10]
.sym 107013 $abc$38833$n5950_1
.sym 107015 VexRiscv._zz_79_[28]
.sym 107019 VexRiscv._zz_79_[28]
.sym 107020 $abc$38833$n6423_1
.sym 107023 $abc$38833$n5951_1
.sym 107024 $abc$38833$n5953_1
.sym 107027 $abc$38833$n6067_1
.sym 107028 $abc$38833$n6066_1
.sym 107029 VexRiscv._zz_35_[28]
.sym 107030 $abc$38833$n5954_1
.sym 107031 VexRiscv._zz_79_[19]
.sym 107035 $abc$38833$n6031_1
.sym 107036 VexRiscv._zz_79_[19]
.sym 107037 $abc$38833$n5954_1
.sym 107038 $abc$38833$n6423_1
.sym 107039 VexRiscv._zz_214_[28]
.sym 107040 VexRiscv._zz_163_[28]
.sym 107041 $abc$38833$n6423_1
.sym 107042 $abc$38833$n5950_1
.sym 107043 $abc$38833$n6421_1
.sym 107044 $abc$38833$n6422_1
.sym 107045 $abc$38833$n5946_1
.sym 107047 VexRiscv._zz_79_[0]
.sym 107051 VexRiscv._zz_79_[16]
.sym 107055 VexRiscv._zz_214_[19]
.sym 107056 VexRiscv._zz_163_[19]
.sym 107057 $abc$38833$n5950_1
.sym 107059 VexRiscv._zz_214_[0]
.sym 107060 VexRiscv._zz_163_[0]
.sym 107061 $abc$38833$n5950_1
.sym 107063 VexRiscv._zz_214_[16]
.sym 107064 VexRiscv._zz_163_[16]
.sym 107065 $abc$38833$n6423_1
.sym 107066 $abc$38833$n5950_1
.sym 107067 VexRiscv._zz_79_[8]
.sym 107071 VexRiscv._zz_253_[1]
.sym 107072 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 107075 VexRiscv._zz_214_[8]
.sym 107076 VexRiscv._zz_163_[8]
.sym 107077 $abc$38833$n5950_1
.sym 107079 VexRiscv._zz_35_[29]
.sym 107083 VexRiscv._zz_35_[26]
.sym 107087 VexRiscv._zz_253_[1]
.sym 107088 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 107091 $abc$38833$n5549_1
.sym 107092 $abc$38833$n5521
.sym 107093 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 107094 $abc$38833$n5470
.sym 107095 $abc$38833$n5543_1
.sym 107096 $abc$38833$n5521
.sym 107097 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 107098 $abc$38833$n5470
.sym 107099 VexRiscv._zz_253_[1]
.sym 107100 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 107103 VexRiscv._zz_35_[18]
.sym 107107 $abc$38833$n5527_1
.sym 107108 $abc$38833$n5521
.sym 107109 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 107110 $abc$38833$n5470
.sym 107111 VexRiscv._zz_214_[29]
.sym 107112 VexRiscv._zz_163_[29]
.sym 107113 $abc$38833$n5950_1
.sym 107115 $abc$38833$n5875_1
.sym 107116 VexRiscv._zz_79_[26]
.sym 107117 $abc$38833$n5574_1
.sym 107119 VexRiscv._zz_35_[26]
.sym 107120 $abc$38833$n5874_1
.sym 107121 $abc$38833$n5578
.sym 107123 VexRiscv._zz_79_[29]
.sym 107127 $abc$38833$n5954_1
.sym 107128 VexRiscv._zz_35_[29]
.sym 107129 $abc$38833$n6070_1
.sym 107131 $abc$38833$n6071_1
.sym 107132 VexRiscv._zz_79_[29]
.sym 107133 $abc$38833$n5954_1
.sym 107134 $abc$38833$n6423_1
.sym 107176 basesoc_uart_phy_tx_bitcount[0]
.sym 107181 basesoc_uart_phy_tx_bitcount[1]
.sym 107185 basesoc_uart_phy_tx_bitcount[2]
.sym 107186 $auto$alumacc.cc:474:replace_alu$3836.C[2]
.sym 107189 basesoc_uart_phy_tx_bitcount[3]
.sym 107190 $auto$alumacc.cc:474:replace_alu$3836.C[3]
.sym 107195 basesoc_uart_phy_tx_bitcount[1]
.sym 107196 basesoc_uart_phy_tx_bitcount[2]
.sym 107197 basesoc_uart_phy_tx_bitcount[3]
.sym 107199 $abc$38833$n2176
.sym 107200 $abc$38833$n5936
.sym 107203 $abc$38833$n2176
.sym 107204 $abc$38833$n5938
.sym 107212 $PACKER_VCC_NET
.sym 107213 basesoc_uart_phy_tx_bitcount[0]
.sym 107227 $abc$38833$n2176
.sym 107228 $abc$38833$n5932
.sym 107255 spiflash_miso1
.sym 107287 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 107295 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 107319 $abc$38833$n4442
.sym 107320 $abc$38833$n4443
.sym 107327 $abc$38833$n4436
.sym 107328 $abc$38833$n4437
.sym 107331 $abc$38833$n4454
.sym 107332 $abc$38833$n4455
.sym 107335 $abc$38833$n5491
.sym 107336 $abc$38833$n5492
.sym 107337 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 107338 $abc$38833$n5470
.sym 107339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 107340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 107341 VexRiscv._zz_190_
.sym 107342 $abc$38833$n151
.sym 107343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 107344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 107345 VexRiscv._zz_190_
.sym 107346 $abc$38833$n151
.sym 107347 VexRiscv._zz_41_[11]
.sym 107351 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 107352 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 107353 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107354 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107355 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 107356 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 107357 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107358 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107359 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 107363 VexRiscv._zz_41_[16]
.sym 107367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 107371 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 107375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 107379 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 107380 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 107381 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107382 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 107384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 107385 VexRiscv._zz_190_
.sym 107386 $abc$38833$n151
.sym 107387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107388 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 107392 VexRiscv._zz_10_[1]
.sym 107393 VexRiscv._zz_10_[0]
.sym 107395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 107397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107398 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 107403 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 107407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 107411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 107421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107423 VexRiscv.CsrPlugin_mepc[30]
.sym 107424 VexRiscv.CsrPlugin_mtval[30]
.sym 107425 VexRiscv._zz_286_[1]
.sym 107426 VexRiscv._zz_286_[0]
.sym 107427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 107431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 107435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 107439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 107440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 107441 $abc$38833$n3414_1
.sym 107443 VexRiscv.CsrPlugin_mepc[8]
.sym 107444 VexRiscv.lastStagePc[8]
.sym 107445 $abc$38833$n2479
.sym 107447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 107451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 107459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 107463 VexRiscv.decode_to_execute_RS2[20]
.sym 107464 VexRiscv._zz_129_[4]
.sym 107465 VexRiscv._zz_170_[1]
.sym 107467 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107468 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 107470 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 107471 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 107472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 107473 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107474 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107475 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107476 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107477 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 107479 VexRiscv._zz_170_[0]
.sym 107483 VexRiscv.dBus_cmd_payload_wr
.sym 107487 VexRiscv.decode_to_execute_RS2[22]
.sym 107488 VexRiscv._zz_129_[6]
.sym 107489 VexRiscv._zz_170_[1]
.sym 107491 $abc$38833$n3855
.sym 107492 $abc$38833$n3844
.sym 107495 $abc$38833$n4356
.sym 107496 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 107497 $abc$38833$n4340
.sym 107499 basesoc_vexriscv_ibus_adr[16]
.sym 107500 basesoc_vexriscv_dbus_adr[16]
.sym 107501 grant
.sym 107503 VexRiscv.CsrPlugin_mepc[2]
.sym 107504 VexRiscv.lastStagePc[2]
.sym 107505 $abc$38833$n2479
.sym 107507 $abc$38833$n4344
.sym 107508 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 107509 $abc$38833$n4340
.sym 107511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 107512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 107513 $abc$38833$n3414_1
.sym 107515 VexRiscv.CsrPlugin_mepc[8]
.sym 107516 $abc$38833$n4175_1
.sym 107517 $abc$38833$n4215_1
.sym 107519 $abc$38833$n4214_1
.sym 107520 VexRiscv._zz_170_[0]
.sym 107521 VexRiscv._zz_170_[1]
.sym 107522 VexRiscv._zz_151_[8]
.sym 107523 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 107524 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 107525 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107526 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 107531 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 107532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 107533 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 107534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 107535 basesoc_vexriscv_ibus_adr[14]
.sym 107536 basesoc_vexriscv_dbus_adr[14]
.sym 107537 grant
.sym 107539 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 107540 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 107541 $abc$38833$n3931_1
.sym 107542 $abc$38833$n3939
.sym 107543 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 107544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 107545 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 107546 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 107547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 107551 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 107552 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 107553 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 107554 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 107555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 107556 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 107557 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 107558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 107559 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 107560 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 107561 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 107562 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 107563 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 107567 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 107568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 107569 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 107570 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 107571 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 107572 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 107573 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 107574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 107575 $abc$38833$n3945
.sym 107576 $abc$38833$n6302_1
.sym 107577 $abc$38833$n6424_1
.sym 107578 $abc$38833$n6425_1
.sym 107579 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 107580 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107581 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 107582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 107583 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 107587 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 107591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 107595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 107596 VexRiscv.memory_arbitration_isValid
.sym 107597 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 107599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 107603 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 107604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 107605 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 107606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 107607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 107611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 107615 VexRiscv.CsrPlugin_mepc[18]
.sym 107616 VexRiscv.lastStagePc[18]
.sym 107617 $abc$38833$n2479
.sym 107619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 107623 basesoc_vexriscv_ibus_adr[26]
.sym 107624 basesoc_vexriscv_ibus_adr[28]
.sym 107627 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 107628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 107629 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 107630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107631 VexRiscv._zz_192_
.sym 107632 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 107633 $abc$38833$n3692
.sym 107635 VexRiscv.CsrPlugin_mepc[10]
.sym 107636 $abc$38833$n4175_1
.sym 107637 $abc$38833$n4221_1
.sym 107639 $abc$38833$n4478_1
.sym 107640 $abc$38833$n4479
.sym 107643 basesoc_vexriscv_dbus_adr[26]
.sym 107644 basesoc_vexriscv_dbus_adr[28]
.sym 107645 $abc$38833$n3491
.sym 107646 grant
.sym 107647 VexRiscv.memory_arbitration_isValid
.sym 107648 VexRiscv.execute_to_memory_IS_MUL
.sym 107651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 107652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 107653 VexRiscv._zz_190_
.sym 107654 $abc$38833$n151
.sym 107655 VexRiscv._zz_35_[5]
.sym 107656 $abc$38833$n5974_1
.sym 107657 $abc$38833$n5954_1
.sym 107659 VexRiscv.CsrPlugin_mepc[27]
.sym 107660 $abc$38833$n4175_1
.sym 107661 $abc$38833$n4178_1
.sym 107662 VexRiscv.CsrPlugin_mtval[27]
.sym 107663 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 107667 $abc$38833$n3351_1
.sym 107668 $abc$38833$n3354_1
.sym 107671 $abc$38833$n3603_1
.sym 107672 $abc$38833$n3490
.sym 107673 $abc$38833$n3607_1
.sym 107675 basesoc_vexriscv_ibus_adr[27]
.sym 107676 basesoc_vexriscv_dbus_adr[27]
.sym 107677 grant
.sym 107678 $abc$38833$n3495
.sym 107679 basesoc_vexriscv_ibus_adr[27]
.sym 107680 basesoc_vexriscv_dbus_adr[27]
.sym 107681 grant
.sym 107682 $abc$38833$n3490
.sym 107683 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 107687 basesoc_vexriscv_dbus_adr[3]
.sym 107688 basesoc_vexriscv_ibus_adr[3]
.sym 107689 grant
.sym 107691 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 107695 basesoc_vexriscv_ibus_adr[21]
.sym 107696 basesoc_vexriscv_dbus_adr[21]
.sym 107697 grant
.sym 107699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 107703 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 107707 basesoc_vexriscv_dbus_adr[4]
.sym 107708 basesoc_vexriscv_ibus_adr[4]
.sym 107709 grant
.sym 107711 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 107715 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 107719 VexRiscv._zz_200_[30]
.sym 107720 $abc$38833$n4191_1
.sym 107721 $abc$38833$n6307_1
.sym 107722 $abc$38833$n4176_1
.sym 107723 VexRiscv._zz_35_[10]
.sym 107724 $abc$38833$n5687_1
.sym 107725 $abc$38833$n5578
.sym 107727 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 107728 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 107729 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107730 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107731 VexRiscv._zz_35_[17]
.sym 107732 $abc$38833$n6022_1
.sym 107733 $abc$38833$n5954_1
.sym 107735 basesoc_counter[0]
.sym 107736 basesoc_counter[1]
.sym 107739 VexRiscv.CsrPlugin_mepc[15]
.sym 107740 $abc$38833$n4175_1
.sym 107741 $abc$38833$n4178_1
.sym 107742 VexRiscv.CsrPlugin_mtval[15]
.sym 107743 VexRiscv._zz_200_[15]
.sym 107744 $abc$38833$n4191_1
.sym 107745 $abc$38833$n4242_1
.sym 107747 $abc$38833$n4241_1
.sym 107748 VexRiscv._zz_170_[0]
.sym 107749 VexRiscv._zz_170_[1]
.sym 107750 VexRiscv._zz_151_[15]
.sym 107751 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 107752 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 107753 $abc$38833$n5503
.sym 107754 $abc$38833$n5475
.sym 107755 $abc$38833$n4392
.sym 107756 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 107757 $abc$38833$n4340
.sym 107759 $abc$38833$n4370
.sym 107760 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 107761 $abc$38833$n4340
.sym 107763 $abc$38833$n4390_1
.sym 107764 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 107765 $abc$38833$n4340
.sym 107767 VexRiscv.CsrPlugin_mepc[15]
.sym 107768 VexRiscv.lastStagePc[15]
.sym 107769 $abc$38833$n2479
.sym 107771 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 107772 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 107773 $abc$38833$n5503
.sym 107774 $abc$38833$n5475
.sym 107775 $abc$38833$n4400
.sym 107776 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 107777 $abc$38833$n4340
.sym 107779 $abc$38833$n6308_1
.sym 107780 VexRiscv._zz_170_[0]
.sym 107781 VexRiscv._zz_170_[1]
.sym 107782 VexRiscv._zz_151_[30]
.sym 107783 $abc$38833$n4244_1
.sym 107784 $abc$38833$n6379
.sym 107785 $abc$38833$n3624_1
.sym 107787 $abc$38833$n6346
.sym 107788 $abc$38833$n5489
.sym 107789 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 107790 $abc$38833$n5470
.sym 107791 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 107792 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 107793 $abc$38833$n5503
.sym 107794 $abc$38833$n5475
.sym 107795 VexRiscv._zz_253_[1]
.sym 107796 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 107799 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 107800 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 107801 $abc$38833$n5503
.sym 107802 $abc$38833$n5475
.sym 107803 VexRiscv._zz_253_[1]
.sym 107804 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 107807 VexRiscv._zz_253_[0]
.sym 107808 VexRiscv._zz_253_[1]
.sym 107811 $abc$38833$n7
.sym 107815 VexRiscv._zz_35_[0]
.sym 107819 VexRiscv._zz_35_[0]
.sym 107820 $abc$38833$n5943_1
.sym 107821 $abc$38833$n5954_1
.sym 107823 VexRiscv._zz_35_[4]
.sym 107827 VexRiscv._zz_35_[31]
.sym 107828 $abc$38833$n5933_1
.sym 107829 $abc$38833$n5578
.sym 107831 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 107832 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 107833 $abc$38833$n5503
.sym 107834 $abc$38833$n5475
.sym 107835 VexRiscv._zz_35_[11]
.sym 107839 VexRiscv._zz_35_[0]
.sym 107840 $abc$38833$n5567_1
.sym 107841 $abc$38833$n5578
.sym 107843 VexRiscv._zz_35_[4]
.sym 107844 $abc$38833$n5970_1
.sym 107845 $abc$38833$n5954_1
.sym 107847 $abc$38833$n5934
.sym 107848 VexRiscv._zz_79_[31]
.sym 107849 $abc$38833$n5574_1
.sym 107851 $abc$38833$n5504
.sym 107852 $abc$38833$n5502
.sym 107853 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 107854 $abc$38833$n5470
.sym 107855 VexRiscv._zz_253_[1]
.sym 107856 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 107859 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 107860 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 107861 VexRiscv.CsrPlugin_hadException
.sym 107863 $abc$38833$n6079
.sym 107864 $abc$38833$n6078_1
.sym 107865 VexRiscv._zz_35_[31]
.sym 107866 $abc$38833$n5954_1
.sym 107867 VexRiscv._zz_253_[1]
.sym 107868 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 107871 VexRiscv._zz_79_[31]
.sym 107872 $abc$38833$n6423_1
.sym 107875 $abc$38833$n5510_1
.sym 107876 $abc$38833$n5502
.sym 107877 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 107878 $abc$38833$n5470
.sym 107879 $abc$38833$n5553_1
.sym 107880 $abc$38833$n5521
.sym 107881 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 107882 $abc$38833$n5470
.sym 107883 $abc$38833$n5508_1
.sym 107884 $abc$38833$n5502
.sym 107885 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 107886 $abc$38833$n5470
.sym 107887 VexRiscv._zz_215_[4]
.sym 107888 VexRiscv._zz_163_[4]
.sym 107889 $abc$38833$n6358_1
.sym 107891 $abc$38833$n6351_1
.sym 107892 VexRiscv._zz_50_[14]
.sym 107893 $abc$38833$n5503
.sym 107895 $abc$38833$n5533_1
.sym 107896 $abc$38833$n5521
.sym 107897 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 107898 $abc$38833$n5470
.sym 107899 $abc$38833$n7
.sym 107903 $abc$38833$n5519
.sym 107904 VexRiscv._zz_253_[1]
.sym 107905 VexRiscv._zz_50_[14]
.sym 107906 VexRiscv._zz_253_[0]
.sym 107907 VexRiscv._zz_215_[11]
.sym 107908 VexRiscv._zz_163_[11]
.sym 107909 $abc$38833$n6358_1
.sym 107911 $abc$38833$n5816_1
.sym 107912 VexRiscv._zz_79_[21]
.sym 107913 $abc$38833$n5574_1
.sym 107915 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 107919 $abc$38833$n6011_1
.sym 107920 VexRiscv._zz_79_[14]
.sym 107921 $abc$38833$n6423_1
.sym 107923 $abc$38833$n6039_1
.sym 107924 VexRiscv._zz_79_[21]
.sym 107925 $abc$38833$n5954_1
.sym 107926 $abc$38833$n6423_1
.sym 107927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 107928 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 107929 $abc$38833$n3695_1
.sym 107931 VexRiscv.CsrPlugin_mepc[9]
.sym 107932 VexRiscv.lastStagePc[9]
.sym 107933 $abc$38833$n2479
.sym 107935 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 107939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 107940 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 107941 $abc$38833$n3695_1
.sym 107943 VexRiscv._zz_79_[14]
.sym 107947 $abc$38833$n5539_1
.sym 107948 $abc$38833$n5521
.sym 107949 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 107950 $abc$38833$n5470
.sym 107951 VexRiscv._zz_214_[21]
.sym 107952 VexRiscv._zz_163_[21]
.sym 107953 $abc$38833$n5950_1
.sym 107955 VexRiscv._zz_215_[21]
.sym 107956 VexRiscv._zz_163_[21]
.sym 107957 $abc$38833$n6358_1
.sym 107959 VexRiscv._zz_79_[21]
.sym 107963 VexRiscv._zz_215_[31]
.sym 107964 VexRiscv._zz_163_[31]
.sym 107965 $abc$38833$n6358_1
.sym 107967 $abc$38833$n5551_1
.sym 107968 $abc$38833$n5521
.sym 107969 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 107970 $abc$38833$n5470
.sym 107971 VexRiscv._zz_214_[14]
.sym 107972 VexRiscv._zz_163_[14]
.sym 107973 $abc$38833$n5950_1
.sym 107975 VexRiscv._zz_214_[4]
.sym 107976 VexRiscv._zz_163_[4]
.sym 107977 $abc$38833$n5950_1
.sym 107979 VexRiscv._zz_215_[24]
.sym 107980 VexRiscv._zz_163_[24]
.sym 107981 $abc$38833$n5574_1
.sym 107982 $abc$38833$n6358_1
.sym 107983 $abc$38833$n6075_1
.sym 107984 VexRiscv._zz_79_[30]
.sym 107985 $abc$38833$n5954_1
.sym 107986 $abc$38833$n6423_1
.sym 107987 $abc$38833$n5922_1
.sym 107988 VexRiscv._zz_79_[30]
.sym 107989 $abc$38833$n5574_1
.sym 107991 VexRiscv.CsrPlugin_hadException
.sym 107995 $abc$38833$n5971_1
.sym 107996 VexRiscv._zz_79_[4]
.sym 107997 $abc$38833$n6423_1
.sym 107999 $abc$38833$n5574_1
.sym 108000 VexRiscv._zz_79_[24]
.sym 108001 $abc$38833$n5851_1
.sym 108003 $abc$38833$n6051_1
.sym 108004 VexRiscv._zz_79_[24]
.sym 108005 $abc$38833$n5954_1
.sym 108006 $abc$38833$n6423_1
.sym 108007 VexRiscv._zz_79_[22]
.sym 108011 VexRiscv._zz_214_[22]
.sym 108012 VexRiscv._zz_163_[22]
.sym 108013 $abc$38833$n5950_1
.sym 108015 VexRiscv._zz_214_[31]
.sym 108016 VexRiscv._zz_163_[31]
.sym 108017 $abc$38833$n6423_1
.sym 108018 $abc$38833$n5950_1
.sym 108019 VexRiscv._zz_214_[30]
.sym 108020 VexRiscv._zz_163_[30]
.sym 108021 $abc$38833$n5950_1
.sym 108023 VexRiscv._zz_79_[24]
.sym 108027 $abc$38833$n5975_1
.sym 108028 VexRiscv._zz_79_[5]
.sym 108029 $abc$38833$n6423_1
.sym 108031 VexRiscv._zz_214_[5]
.sym 108032 VexRiscv._zz_163_[5]
.sym 108033 $abc$38833$n5950_1
.sym 108035 VexRiscv._zz_214_[24]
.sym 108036 VexRiscv._zz_163_[24]
.sym 108037 $abc$38833$n5950_1
.sym 108039 VexRiscv._zz_79_[18]
.sym 108043 VexRiscv._zz_79_[31]
.sym 108047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 108048 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 108049 $abc$38833$n3695_1
.sym 108051 VexRiscv._zz_79_[30]
.sym 108055 $abc$38833$n7519
.sym 108059 VexRiscv._zz_214_[18]
.sym 108060 VexRiscv._zz_163_[18]
.sym 108061 $abc$38833$n5950_1
.sym 108063 VexRiscv._zz_160_
.sym 108064 VexRiscv._zz_149_
.sym 108067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 108068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 108069 $abc$38833$n3695_1
.sym 108071 $abc$38833$n5545_1
.sym 108072 $abc$38833$n5521
.sym 108073 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 108074 $abc$38833$n5470
.sym 108075 VexRiscv._zz_215_[29]
.sym 108076 VexRiscv._zz_163_[29]
.sym 108077 $abc$38833$n6358_1
.sym 108079 $abc$38833$n5911_1
.sym 108080 VexRiscv._zz_79_[29]
.sym 108081 $abc$38833$n5574_1
.sym 108083 VexRiscv._zz_215_[26]
.sym 108084 VexRiscv._zz_163_[26]
.sym 108085 $abc$38833$n6358_1
.sym 108087 $abc$38833$n6059_1
.sym 108088 $abc$38833$n6058_1
.sym 108089 VexRiscv._zz_35_[26]
.sym 108090 $abc$38833$n5954_1
.sym 108091 VexRiscv._zz_214_[26]
.sym 108092 VexRiscv._zz_163_[26]
.sym 108093 $abc$38833$n6423_1
.sym 108094 $abc$38833$n5950_1
.sym 108095 VexRiscv._zz_79_[26]
.sym 108096 $abc$38833$n6423_1
.sym 108099 VexRiscv._zz_79_[26]
.sym 108103 VexRiscv._zz_214_[27]
.sym 108104 VexRiscv._zz_163_[27]
.sym 108105 $abc$38833$n5950_1
.sym 108107 VexRiscv._zz_79_[27]
.sym 108115 $abc$38833$n6063_1
.sym 108116 VexRiscv._zz_79_[27]
.sym 108117 $abc$38833$n5954_1
.sym 108118 $abc$38833$n6423_1
.sym 108119 VexRiscv._zz_215_[27]
.sym 108120 VexRiscv._zz_163_[27]
.sym 108121 $abc$38833$n5574_1
.sym 108122 $abc$38833$n6358_1
.sym 108131 $abc$38833$n5574_1
.sym 108132 VexRiscv._zz_79_[27]
.sym 108133 $abc$38833$n5887_1
.sym 108151 $abc$38833$n2176
.sym 108152 basesoc_uart_phy_tx_bitcount[1]
.sym 108167 b_n
.sym 108175 csrbankarray_csrbank0_leds_out0_w[1]
.sym 108195 basesoc_vexriscv_dbus_cyc
.sym 108219 $abc$38833$n6106_1
.sym 108220 $abc$38833$n5080_1
.sym 108231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 108235 VexRiscv.CsrPlugin_mepc[16]
.sym 108236 VexRiscv.lastStagePc[16]
.sym 108237 $abc$38833$n2479
.sym 108239 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 108259 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 108263 $abc$38833$n4364
.sym 108264 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 108265 $abc$38833$n4340
.sym 108271 $abc$38833$n4360_1
.sym 108272 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 108273 $abc$38833$n4340
.sym 108295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 108299 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 108303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 108304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 108305 VexRiscv._zz_190_
.sym 108306 $abc$38833$n151
.sym 108307 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 108308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 108309 $abc$38833$n151
.sym 108310 VexRiscv._zz_192_
.sym 108311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 108312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 108313 VexRiscv._zz_190_
.sym 108314 $abc$38833$n151
.sym 108319 VexRiscv.CsrPlugin_mepc[12]
.sym 108320 VexRiscv.lastStagePc[12]
.sym 108321 $abc$38833$n2479
.sym 108327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 108331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 108335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 108336 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 108337 $abc$38833$n151
.sym 108338 VexRiscv._zz_192_
.sym 108339 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 108340 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 108341 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108342 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 108347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 108351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 108355 VexRiscv.memory_arbitration_isValid
.sym 108356 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 108357 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 108359 $abc$38833$n3985_1
.sym 108360 $abc$38833$n3986_1
.sym 108361 $abc$38833$n3270
.sym 108362 $abc$38833$n3739_1
.sym 108363 VexRiscv._zz_90_
.sym 108367 $abc$38833$n3961_1
.sym 108368 $abc$38833$n3962
.sym 108369 $abc$38833$n3252
.sym 108370 $abc$38833$n3739_1
.sym 108371 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 108375 $abc$38833$n3969
.sym 108376 $abc$38833$n3970_1
.sym 108377 $abc$38833$n3258
.sym 108378 $abc$38833$n3739_1
.sym 108379 $abc$38833$n3957
.sym 108380 $abc$38833$n3958_1
.sym 108381 $abc$38833$n3249
.sym 108382 $abc$38833$n3739_1
.sym 108383 $abc$38833$n3973_1
.sym 108384 $abc$38833$n3974
.sym 108385 $abc$38833$n3261
.sym 108386 $abc$38833$n3739_1
.sym 108387 $abc$38833$n3965
.sym 108388 $abc$38833$n3966
.sym 108389 $abc$38833$n3255
.sym 108390 $abc$38833$n3739_1
.sym 108391 $abc$38833$n3855
.sym 108392 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 108395 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 108396 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 108397 $abc$38833$n3654_1
.sym 108399 $abc$38833$n3855
.sym 108400 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 108403 $abc$38833$n4310_1
.sym 108404 $abc$38833$n4312_1
.sym 108405 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 108406 $abc$38833$n4313_1
.sym 108407 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 108408 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 108409 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108410 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108411 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 108412 $abc$38833$n3855
.sym 108413 $abc$38833$n3844
.sym 108415 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 108416 VexRiscv.CsrPlugin_mepc[8]
.sym 108417 $abc$38833$n3953
.sym 108418 $abc$38833$n3950
.sym 108419 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 108423 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 108424 $abc$38833$n3739_1
.sym 108425 $abc$38833$n3844
.sym 108427 $abc$38833$n3948
.sym 108428 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 108429 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 108430 $abc$38833$n3739_1
.sym 108431 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 108432 VexRiscv.CsrPlugin_mepc[15]
.sym 108433 $abc$38833$n3953
.sym 108434 $abc$38833$n3950
.sym 108435 $abc$38833$n4310_1
.sym 108436 $abc$38833$n4312_1
.sym 108437 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 108438 $abc$38833$n4313_1
.sym 108439 $abc$38833$n3977
.sym 108440 $abc$38833$n3978
.sym 108441 $abc$38833$n3264
.sym 108442 $abc$38833$n3739_1
.sym 108443 $abc$38833$n2468
.sym 108444 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 108445 $abc$38833$n3654_1
.sym 108447 $abc$38833$n3267
.sym 108448 $abc$38833$n3981
.sym 108449 $abc$38833$n3739_1
.sym 108451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 108452 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 108453 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 108454 $abc$38833$n3695_1
.sym 108455 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 108459 VexRiscv.decode_to_execute_RS2[25]
.sym 108460 VexRiscv._zz_170_[1]
.sym 108461 $abc$38833$n4869
.sym 108463 basesoc_vexriscv_dbus_we
.sym 108464 grant
.sym 108467 $abc$38833$n3699_1
.sym 108468 $abc$38833$n3696
.sym 108469 $abc$38833$n149
.sym 108470 $abc$38833$n3705_1
.sym 108471 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 108475 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 108476 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 108477 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108478 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 108491 VexRiscv._zz_200_[16]
.sym 108492 $abc$38833$n4235_1
.sym 108493 $abc$38833$n4245_1
.sym 108495 $abc$38833$n3351_1
.sym 108496 slave_sel[1]
.sym 108497 spiflash_i
.sym 108499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 108503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 108507 $abc$38833$n5985_1
.sym 108508 VexRiscv._zz_36_[8]
.sym 108509 $abc$38833$n5955_1
.sym 108511 basesoc_vexriscv_ibus_adr[9]
.sym 108512 basesoc_vexriscv_dbus_adr[9]
.sym 108513 grant
.sym 108515 VexRiscv.CsrPlugin_mepc[16]
.sym 108516 $abc$38833$n4175_1
.sym 108517 $abc$38833$n4178_1
.sym 108518 VexRiscv.CsrPlugin_mtval[16]
.sym 108520 count[0]
.sym 108524 count[1]
.sym 108525 $PACKER_VCC_NET
.sym 108528 count[2]
.sym 108529 $PACKER_VCC_NET
.sym 108530 $auto$alumacc.cc:474:replace_alu$3857.C[2]
.sym 108532 count[3]
.sym 108533 $PACKER_VCC_NET
.sym 108534 $auto$alumacc.cc:474:replace_alu$3857.C[3]
.sym 108536 count[4]
.sym 108537 $PACKER_VCC_NET
.sym 108538 $auto$alumacc.cc:474:replace_alu$3857.C[4]
.sym 108540 count[5]
.sym 108541 $PACKER_VCC_NET
.sym 108542 $auto$alumacc.cc:474:replace_alu$3857.C[5]
.sym 108544 count[6]
.sym 108545 $PACKER_VCC_NET
.sym 108546 $auto$alumacc.cc:474:replace_alu$3857.C[6]
.sym 108548 count[7]
.sym 108549 $PACKER_VCC_NET
.sym 108550 $auto$alumacc.cc:474:replace_alu$3857.C[7]
.sym 108552 count[8]
.sym 108553 $PACKER_VCC_NET
.sym 108554 $auto$alumacc.cc:474:replace_alu$3857.C[8]
.sym 108556 count[9]
.sym 108557 $PACKER_VCC_NET
.sym 108558 $auto$alumacc.cc:474:replace_alu$3857.C[9]
.sym 108560 count[10]
.sym 108561 $PACKER_VCC_NET
.sym 108562 $auto$alumacc.cc:474:replace_alu$3857.C[10]
.sym 108564 count[11]
.sym 108565 $PACKER_VCC_NET
.sym 108566 $auto$alumacc.cc:474:replace_alu$3857.C[11]
.sym 108568 count[12]
.sym 108569 $PACKER_VCC_NET
.sym 108570 $auto$alumacc.cc:474:replace_alu$3857.C[12]
.sym 108572 count[13]
.sym 108573 $PACKER_VCC_NET
.sym 108574 $auto$alumacc.cc:474:replace_alu$3857.C[13]
.sym 108576 count[14]
.sym 108577 $PACKER_VCC_NET
.sym 108578 $auto$alumacc.cc:474:replace_alu$3857.C[14]
.sym 108580 count[15]
.sym 108581 $PACKER_VCC_NET
.sym 108582 $auto$alumacc.cc:474:replace_alu$3857.C[15]
.sym 108584 count[16]
.sym 108585 $PACKER_VCC_NET
.sym 108586 $auto$alumacc.cc:474:replace_alu$3857.C[16]
.sym 108588 count[17]
.sym 108589 $PACKER_VCC_NET
.sym 108590 $auto$alumacc.cc:474:replace_alu$3857.C[17]
.sym 108592 count[18]
.sym 108593 $PACKER_VCC_NET
.sym 108594 $auto$alumacc.cc:474:replace_alu$3857.C[18]
.sym 108596 count[19]
.sym 108597 $PACKER_VCC_NET
.sym 108598 $auto$alumacc.cc:474:replace_alu$3857.C[19]
.sym 108599 count[11]
.sym 108600 count[12]
.sym 108601 count[13]
.sym 108602 count[15]
.sym 108603 $abc$38833$n149
.sym 108604 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 108605 $abc$38833$n3844
.sym 108606 $abc$38833$n151
.sym 108607 $abc$38833$n2420
.sym 108608 $abc$38833$n3653
.sym 108609 VexRiscv.execute_arbitration_isValid
.sym 108611 $abc$38833$n118
.sym 108615 $abc$38833$n3350_1
.sym 108616 $abc$38833$n5611
.sym 108619 $abc$38833$n3350_1
.sym 108620 $abc$38833$n5621
.sym 108623 $abc$38833$n3350_1
.sym 108624 $abc$38833$n5625
.sym 108627 $abc$38833$n3350_1
.sym 108628 $abc$38833$n5619
.sym 108631 $abc$38833$n3350_1
.sym 108632 $abc$38833$n5601
.sym 108635 $abc$38833$n3350_1
.sym 108636 $abc$38833$n5599
.sym 108639 $abc$38833$n3350_1
.sym 108640 $abc$38833$n5617
.sym 108643 $abc$38833$n3350_1
.sym 108644 $abc$38833$n5603
.sym 108647 $abc$38833$n3351_1
.sym 108648 slave_sel[0]
.sym 108649 $abc$38833$n2150
.sym 108650 basesoc_counter[0]
.sym 108651 $abc$38833$n3653
.sym 108652 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 108655 $abc$38833$n3350_1
.sym 108656 $abc$38833$n5595
.sym 108659 $abc$38833$n3350_1
.sym 108660 $abc$38833$n5609
.sym 108663 count[5]
.sym 108664 count[7]
.sym 108665 count[8]
.sym 108666 count[10]
.sym 108667 $abc$38833$n3350_1
.sym 108668 $abc$38833$n5605
.sym 108671 $abc$38833$n3350_1
.sym 108672 $abc$38833$n5615
.sym 108676 count[0]
.sym 108678 $PACKER_VCC_NET
.sym 108679 $abc$38833$n4310_1
.sym 108680 $abc$38833$n3695_1
.sym 108681 $abc$38833$n2420
.sym 108682 $abc$38833$n4312_1
.sym 108683 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 108684 $abc$38833$n151
.sym 108685 $abc$38833$n149
.sym 108686 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 108687 $abc$38833$n4312_1
.sym 108688 $abc$38833$n2420
.sym 108689 $abc$38833$n4335_1
.sym 108691 sys_rst
.sym 108692 basesoc_counter[1]
.sym 108695 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 108696 $abc$38833$n151
.sym 108697 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 108698 $abc$38833$n149
.sym 108699 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 108703 VexRiscv._zz_35_[8]
.sym 108707 $abc$38833$n2465
.sym 108711 $abc$38833$n3354_1
.sym 108712 $abc$38833$n3352
.sym 108713 grant
.sym 108715 VexRiscv._zz_35_[17]
.sym 108716 $abc$38833$n5770_1
.sym 108717 $abc$38833$n5578
.sym 108719 basesoc_vexriscv_dbus_adr[1]
.sym 108720 basesoc_vexriscv_ibus_adr[1]
.sym 108721 grant
.sym 108723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 108727 VexRiscv._zz_200_[27]
.sym 108728 $abc$38833$n4191_1
.sym 108729 $abc$38833$n4278_1
.sym 108731 basesoc_vexriscv_ibus_adr[13]
.sym 108732 basesoc_vexriscv_dbus_adr[13]
.sym 108733 grant
.sym 108735 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 108739 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 108743 basesoc_uart_phy_rx_busy
.sym 108744 $abc$38833$n5876
.sym 108747 basesoc_uart_phy_rx_busy
.sym 108748 $abc$38833$n5870
.sym 108751 $abc$38833$n4277_1
.sym 108752 VexRiscv._zz_170_[0]
.sym 108753 VexRiscv._zz_170_[1]
.sym 108754 VexRiscv._zz_151_[27]
.sym 108755 basesoc_uart_phy_rx_busy
.sym 108756 $abc$38833$n5868
.sym 108759 slave_sel[1]
.sym 108763 VexRiscv._zz_35_[21]
.sym 108764 $abc$38833$n5815_1
.sym 108765 $abc$38833$n5578
.sym 108767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 108768 $abc$38833$n5374
.sym 108769 $abc$38833$n3386_1
.sym 108772 basesoc_uart_phy_storage[0]
.sym 108773 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 108775 VexRiscv._zz_35_[3]
.sym 108776 $abc$38833$n5966_1
.sym 108777 $abc$38833$n5954_1
.sym 108779 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 108780 $abc$38833$n5373
.sym 108781 VexRiscv.memory_arbitration_isValid
.sym 108782 VexRiscv.execute_to_memory_IS_DIV
.sym 108783 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 108784 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 108785 $abc$38833$n5503
.sym 108786 $abc$38833$n5475
.sym 108787 basesoc_ctrl_reset_reset_r
.sym 108791 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 108792 $abc$38833$n5383_1
.sym 108793 VexRiscv.memory_arbitration_isValid
.sym 108794 VexRiscv.execute_to_memory_IS_DIV
.sym 108795 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 108796 $abc$38833$n5386
.sym 108797 VexRiscv.memory_arbitration_isValid
.sym 108798 VexRiscv.execute_to_memory_IS_DIV
.sym 108799 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 108800 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 108801 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108802 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108803 VexRiscv._zz_35_[4]
.sym 108804 $abc$38833$n5620_1
.sym 108805 $abc$38833$n5578
.sym 108807 VexRiscv.lastStageIsFiring
.sym 108808 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 108811 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 108812 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 108813 $abc$38833$n5503
.sym 108814 $abc$38833$n5475
.sym 108815 basesoc_dat_w[7]
.sym 108819 basesoc_dat_w[3]
.sym 108823 $abc$38833$n5519
.sym 108824 $abc$38833$n5503
.sym 108827 $abc$38833$n6340
.sym 108828 $abc$38833$n5476
.sym 108829 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 108830 $abc$38833$n5470
.sym 108831 $abc$38833$n5621_1
.sym 108832 VexRiscv._zz_79_[4]
.sym 108833 $abc$38833$n5574_1
.sym 108835 basesoc_dat_w[1]
.sym 108839 VexRiscv._zz_215_[14]
.sym 108840 VexRiscv._zz_163_[14]
.sym 108841 $abc$38833$n6358_1
.sym 108843 $abc$38833$n5743
.sym 108844 VexRiscv._zz_79_[14]
.sym 108845 $abc$38833$n5574_1
.sym 108847 VexRiscv._zz_35_[9]
.sym 108848 $abc$38833$n5676_1
.sym 108849 $abc$38833$n5578
.sym 108851 $abc$38833$n5516_1
.sym 108852 $abc$38833$n5502
.sym 108853 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 108854 $abc$38833$n5470
.sym 108855 $abc$38833$n5506
.sym 108856 $abc$38833$n5502
.sym 108857 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 108858 $abc$38833$n5470
.sym 108859 VexRiscv._zz_170_[0]
.sym 108863 $abc$38833$n5707
.sym 108864 VexRiscv._zz_79_[11]
.sym 108865 $abc$38833$n5574_1
.sym 108867 VexRiscv._zz_36_[28]
.sym 108871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 108872 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 108873 $abc$38833$n3695_1
.sym 108875 VexRiscv._zz_215_[9]
.sym 108876 VexRiscv._zz_163_[9]
.sym 108877 $abc$38833$n6358_1
.sym 108879 basesoc_dat_w[5]
.sym 108883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 108884 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 108885 $abc$38833$n3695_1
.sym 108887 basesoc_ctrl_reset_reset_r
.sym 108891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 108892 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 108893 $abc$38833$n3695_1
.sym 108895 basesoc_dat_w[1]
.sym 108899 $abc$38833$n5677
.sym 108900 VexRiscv._zz_79_[9]
.sym 108901 $abc$38833$n5574_1
.sym 108903 VexRiscv._zz_15_
.sym 108907 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 108911 $abc$38833$n5719
.sym 108912 VexRiscv._zz_79_[12]
.sym 108913 $abc$38833$n5574_1
.sym 108915 VexRiscv._zz_35_[28]
.sym 108916 $abc$38833$n5898_1
.sym 108917 $abc$38833$n5578
.sym 108919 $abc$38833$n5999_1
.sym 108920 VexRiscv._zz_79_[11]
.sym 108921 $abc$38833$n6423_1
.sym 108923 $abc$38833$n4358
.sym 108924 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 108925 $abc$38833$n4340
.sym 108927 $abc$38833$n5991_1
.sym 108928 VexRiscv._zz_79_[9]
.sym 108929 $abc$38833$n6423_1
.sym 108931 VexRiscv._zz_215_[12]
.sym 108932 VexRiscv._zz_163_[12]
.sym 108933 $abc$38833$n6358_1
.sym 108935 $abc$38833$n5535_1
.sym 108936 $abc$38833$n5521
.sym 108937 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 108938 $abc$38833$n5470
.sym 108939 VexRiscv._zz_214_[9]
.sym 108940 VexRiscv._zz_163_[9]
.sym 108941 $abc$38833$n5950_1
.sym 108943 VexRiscv.reset
.sym 108947 VexRiscv._zz_215_[30]
.sym 108948 VexRiscv._zz_163_[30]
.sym 108949 $abc$38833$n6358_1
.sym 108951 $abc$38833$n6003_1
.sym 108952 VexRiscv._zz_79_[12]
.sym 108953 $abc$38833$n6423_1
.sym 108955 VexRiscv._zz_253_[1]
.sym 108956 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 108959 VexRiscv._zz_214_[11]
.sym 108960 VexRiscv._zz_163_[11]
.sym 108961 $abc$38833$n5950_1
.sym 108963 $abc$38833$n5512_1
.sym 108964 $abc$38833$n5502
.sym 108965 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 108966 $abc$38833$n5470
.sym 108967 $abc$38833$n5518_1
.sym 108968 $abc$38833$n5502
.sym 108969 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 108970 $abc$38833$n5470
.sym 108971 VexRiscv._zz_215_[22]
.sym 108972 VexRiscv._zz_163_[22]
.sym 108973 $abc$38833$n6358_1
.sym 108975 VexRiscv._zz_214_[12]
.sym 108976 VexRiscv._zz_163_[12]
.sym 108977 $abc$38833$n5950_1
.sym 108983 basesoc_ctrl_reset_reset_r
.sym 108987 basesoc_dat_w[1]
.sym 108995 basesoc_dat_w[2]
.sym 108999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 109000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 109001 $abc$38833$n3695_1
.sym 109003 $abc$38833$n6027
.sym 109004 VexRiscv._zz_79_[18]
.sym 109005 $abc$38833$n5954_1
.sym 109006 $abc$38833$n6423_1
.sym 109007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 109008 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 109009 $abc$38833$n3695_1
.sym 109011 VexRiscv._zz_215_[18]
.sym 109012 VexRiscv._zz_163_[18]
.sym 109013 $abc$38833$n6358_1
.sym 109015 $abc$38833$n5783_1
.sym 109016 VexRiscv._zz_79_[18]
.sym 109017 $abc$38833$n5574_1
.sym 109019 $abc$38833$n5531_1
.sym 109020 $abc$38833$n5521
.sym 109021 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 109022 $abc$38833$n5470
.sym 109023 VexRiscv._zz_79_[12]
.sym 109027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 109028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 109029 $abc$38833$n3695_1
.sym 109031 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 109035 VexRiscv._zz_35_[29]
.sym 109036 $abc$38833$n5910_1
.sym 109037 $abc$38833$n5578
.sym 109039 $abc$38833$n5541_1
.sym 109040 $abc$38833$n5521
.sym 109041 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 109042 $abc$38833$n5470
.sym 109047 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 109051 VexRiscv._zz_215_[25]
.sym 109052 VexRiscv._zz_163_[25]
.sym 109053 $abc$38833$n5574_1
.sym 109054 $abc$38833$n6358_1
.sym 109055 VexRiscv._zz_214_[25]
.sym 109056 VexRiscv._zz_163_[25]
.sym 109057 $abc$38833$n5950_1
.sym 109059 VexRiscv._zz_253_[1]
.sym 109060 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 109087 basesoc_dat_w[7]
.sym 109107 $PACKER_VCC_NET
.sym 109135 csrbankarray_csrbank0_leds_out0_w[0]
.sym 109160 spiflash_counter[0]
.sym 109165 spiflash_counter[1]
.sym 109169 spiflash_counter[2]
.sym 109170 $auto$alumacc.cc:474:replace_alu$3932.C[2]
.sym 109173 spiflash_counter[3]
.sym 109174 $auto$alumacc.cc:474:replace_alu$3932.C[3]
.sym 109177 spiflash_counter[4]
.sym 109178 $auto$alumacc.cc:474:replace_alu$3932.C[4]
.sym 109181 spiflash_counter[5]
.sym 109182 $auto$alumacc.cc:474:replace_alu$3932.C[5]
.sym 109185 spiflash_counter[6]
.sym 109186 $auto$alumacc.cc:474:replace_alu$3932.C[6]
.sym 109189 spiflash_counter[7]
.sym 109190 $auto$alumacc.cc:474:replace_alu$3932.C[7]
.sym 109191 $abc$38833$n5098_1
.sym 109192 $abc$38833$n5648
.sym 109195 $abc$38833$n5098_1
.sym 109196 $abc$38833$n5642
.sym 109199 $abc$38833$n5098_1
.sym 109200 $abc$38833$n5646
.sym 109203 $abc$38833$n5638
.sym 109204 $abc$38833$n3608_1
.sym 109205 $abc$38833$n5095_1
.sym 109207 $abc$38833$n5098_1
.sym 109208 $abc$38833$n5652
.sym 109211 $abc$38833$n5098_1
.sym 109212 $abc$38833$n5644
.sym 109216 $PACKER_VCC_NET
.sym 109217 spiflash_counter[0]
.sym 109219 $abc$38833$n5098_1
.sym 109220 $abc$38833$n5650
.sym 109223 $abc$38833$n4412
.sym 109224 $abc$38833$n4413
.sym 109231 $abc$38833$n3601_1
.sym 109232 sys_rst
.sym 109233 $abc$38833$n3608_1
.sym 109235 $abc$38833$n4424
.sym 109236 $abc$38833$n4425
.sym 109239 $abc$38833$n4418
.sym 109240 $abc$38833$n4419
.sym 109243 VexRiscv.CsrPlugin_mepc[10]
.sym 109244 VexRiscv.lastStagePc[10]
.sym 109245 $abc$38833$n2479
.sym 109247 $abc$38833$n4421
.sym 109248 $abc$38833$n4422
.sym 109251 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 109252 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 109253 $abc$38833$n151
.sym 109254 VexRiscv._zz_192_
.sym 109255 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 109259 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 109263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 109264 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 109265 VexRiscv._zz_190_
.sym 109266 $abc$38833$n151
.sym 109267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 109268 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 109269 VexRiscv._zz_190_
.sym 109270 $abc$38833$n151
.sym 109271 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 109272 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 109273 $abc$38833$n5475
.sym 109275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 109276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 109277 VexRiscv._zz_190_
.sym 109278 $abc$38833$n151
.sym 109279 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 109280 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 109281 $abc$38833$n151
.sym 109282 VexRiscv._zz_192_
.sym 109283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 109284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 109285 VexRiscv._zz_190_
.sym 109286 $abc$38833$n151
.sym 109287 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 109288 VexRiscv.CsrPlugin_mepc[5]
.sym 109289 $abc$38833$n3953
.sym 109290 $abc$38833$n3950
.sym 109291 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 109292 VexRiscv.CsrPlugin_mepc[10]
.sym 109293 $abc$38833$n3953
.sym 109294 $abc$38833$n3950
.sym 109295 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 109296 VexRiscv.CsrPlugin_mepc[4]
.sym 109297 $abc$38833$n3953
.sym 109298 $abc$38833$n3950
.sym 109299 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 109300 VexRiscv.CsrPlugin_mepc[6]
.sym 109301 $abc$38833$n3953
.sym 109302 $abc$38833$n3950
.sym 109303 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 109304 $abc$38833$n3954
.sym 109305 $abc$38833$n3971
.sym 109307 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 109308 VexRiscv.CsrPlugin_mepc[7]
.sym 109309 $abc$38833$n3953
.sym 109310 $abc$38833$n3950
.sym 109311 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 109312 $abc$38833$n3954
.sym 109313 $abc$38833$n3975
.sym 109315 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 109319 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 109323 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 109324 $abc$38833$n3954
.sym 109325 $abc$38833$n3967_1
.sym 109327 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 109328 $abc$38833$n3954
.sym 109329 $abc$38833$n3959
.sym 109331 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 109332 VexRiscv.CsrPlugin_mepc[3]
.sym 109333 $abc$38833$n3953
.sym 109334 $abc$38833$n3950
.sym 109335 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 109336 VexRiscv.CsrPlugin_mepc[30]
.sym 109337 $abc$38833$n3953
.sym 109338 $abc$38833$n3950
.sym 109339 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109343 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 109344 $abc$38833$n3954
.sym 109345 $abc$38833$n3987
.sym 109347 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 109348 $abc$38833$n3954
.sym 109349 $abc$38833$n3963
.sym 109351 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 109352 $abc$38833$n3954
.sym 109353 $abc$38833$n3979_1
.sym 109355 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 109356 VexRiscv.CsrPlugin_mepc[9]
.sym 109357 $abc$38833$n3953
.sym 109358 $abc$38833$n3950
.sym 109359 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 109360 VexRiscv.CsrPlugin_mepc[2]
.sym 109361 $abc$38833$n3953
.sym 109362 $abc$38833$n3950
.sym 109363 $abc$38833$n3855
.sym 109364 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 109367 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 109368 $abc$38833$n3954
.sym 109369 $abc$38833$n3949_1
.sym 109370 $abc$38833$n3955_1
.sym 109371 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 109372 $abc$38833$n3954
.sym 109373 $abc$38833$n3982_1
.sym 109374 $abc$38833$n3983
.sym 109375 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 109376 VexRiscv.CsrPlugin_mepc[26]
.sym 109377 $abc$38833$n3953
.sym 109378 $abc$38833$n3950
.sym 109379 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 109380 VexRiscv.CsrPlugin_mepc[19]
.sym 109381 $abc$38833$n3953
.sym 109382 $abc$38833$n3950
.sym 109383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 109387 $abc$38833$n3695_1
.sym 109388 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 109389 $abc$38833$n3657_1
.sym 109391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 109395 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109396 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109399 $abc$38833$n2420
.sym 109400 $abc$38833$n3855
.sym 109401 $abc$38833$n3844
.sym 109403 $abc$38833$n149
.sym 109404 $abc$38833$n3855
.sym 109405 $abc$38833$n3844
.sym 109407 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 109408 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 109409 $abc$38833$n151
.sym 109410 VexRiscv._zz_192_
.sym 109411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 109415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 109417 $abc$38833$n3414_1
.sym 109419 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 109420 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 109421 $abc$38833$n151
.sym 109422 VexRiscv._zz_192_
.sym 109423 $abc$38833$n2420
.sym 109424 $abc$38833$n3653
.sym 109425 $abc$38833$n3844
.sym 109427 VexRiscv.CsrPlugin_mepc[9]
.sym 109428 $abc$38833$n4175_1
.sym 109429 $abc$38833$n4178_1
.sym 109430 VexRiscv.CsrPlugin_mtval[9]
.sym 109431 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 109432 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 109433 $abc$38833$n151
.sym 109434 VexRiscv._zz_192_
.sym 109435 $abc$38833$n3654_1
.sym 109436 $abc$38833$n151
.sym 109439 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 109440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 109441 $abc$38833$n151
.sym 109442 VexRiscv._zz_192_
.sym 109443 $abc$38833$n2468
.sym 109444 $abc$38833$n3695_1
.sym 109445 $abc$38833$n3654_1
.sym 109446 $abc$38833$n3418_1
.sym 109447 $abc$38833$n3700
.sym 109448 $abc$38833$n3634_1
.sym 109451 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109455 $abc$38833$n4235_1
.sym 109456 VexRiscv._zz_200_[18]
.sym 109457 $abc$38833$n4175_1
.sym 109458 VexRiscv.CsrPlugin_mepc[18]
.sym 109459 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 109463 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 109467 $abc$38833$n3401_1
.sym 109468 $abc$38833$n3624_1
.sym 109469 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 109470 $abc$38833$n3697
.sym 109471 $abc$38833$n4244_1
.sym 109472 VexRiscv._zz_170_[0]
.sym 109473 VexRiscv._zz_170_[1]
.sym 109474 VexRiscv._zz_151_[16]
.sym 109475 VexRiscv.CsrPlugin_mtval[18]
.sym 109476 $abc$38833$n4178_1
.sym 109477 $abc$38833$n4251_1
.sym 109479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 109483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 109487 VexRiscv.CsrPlugin_mepc[19]
.sym 109488 $abc$38833$n4175_1
.sym 109489 $abc$38833$n4178_1
.sym 109490 VexRiscv.CsrPlugin_mtval[19]
.sym 109491 VexRiscv._zz_200_[19]
.sym 109492 $abc$38833$n4235_1
.sym 109493 $abc$38833$n4254_1
.sym 109495 $abc$38833$n4253_1
.sym 109496 VexRiscv._zz_170_[0]
.sym 109497 VexRiscv._zz_170_[1]
.sym 109498 VexRiscv._zz_151_[19]
.sym 109499 basesoc_vexriscv_ibus_adr[17]
.sym 109500 basesoc_vexriscv_dbus_adr[17]
.sym 109501 grant
.sym 109503 $abc$38833$n5668
.sym 109504 $abc$38833$n5672_1
.sym 109505 $abc$38833$n4214_1
.sym 109506 $abc$38833$n3624_1
.sym 109507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 109511 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 109512 $abc$38833$n5393_1
.sym 109513 $abc$38833$n3386_1
.sym 109515 VexRiscv.decode_to_execute_RS2[23]
.sym 109516 VexRiscv._zz_129_[7]
.sym 109517 VexRiscv._zz_170_[1]
.sym 109519 VexRiscv.decode_to_execute_RS2[29]
.sym 109520 VexRiscv._zz_170_[1]
.sym 109521 $abc$38833$n4877
.sym 109523 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 109527 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 109528 $abc$38833$n5387_1
.sym 109529 $abc$38833$n3386_1
.sym 109531 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 109535 VexRiscv.decode_to_execute_RS2[24]
.sym 109536 VexRiscv._zz_170_[1]
.sym 109537 $abc$38833$n4867
.sym 109539 VexRiscv.decode_to_execute_RS2[26]
.sym 109540 VexRiscv._zz_170_[1]
.sym 109541 $abc$38833$n4871
.sym 109543 VexRiscv._zz_35_[10]
.sym 109547 VexRiscv._zz_35_[17]
.sym 109551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 109552 $abc$38833$n5399
.sym 109553 $abc$38833$n3386_1
.sym 109555 $abc$38833$n4220_1
.sym 109556 VexRiscv._zz_170_[0]
.sym 109557 VexRiscv._zz_170_[1]
.sym 109558 VexRiscv._zz_151_[10]
.sym 109559 $abc$38833$n116
.sym 109563 $abc$38833$n112
.sym 109567 $abc$38833$n114
.sym 109571 VexRiscv._zz_35_[31]
.sym 109575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 109579 count[1]
.sym 109580 count[2]
.sym 109581 count[3]
.sym 109582 count[4]
.sym 109583 count[0]
.sym 109584 $abc$38833$n116
.sym 109585 $abc$38833$n118
.sym 109586 $abc$38833$n114
.sym 109587 basesoc_vexriscv_ibus_adr[20]
.sym 109588 basesoc_vexriscv_dbus_adr[20]
.sym 109589 grant
.sym 109591 $abc$38833$n3356_1
.sym 109592 $abc$38833$n3357_1
.sym 109593 $abc$38833$n3358
.sym 109595 basesoc_vexriscv_ibus_adr[18]
.sym 109596 basesoc_vexriscv_dbus_adr[18]
.sym 109597 grant
.sym 109599 VexRiscv.memory_arbitration_isValid
.sym 109600 VexRiscv.lastStageIsFiring
.sym 109603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 109607 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 109608 $abc$38833$n5392
.sym 109609 VexRiscv.memory_arbitration_isValid
.sym 109610 VexRiscv.execute_to_memory_IS_DIV
.sym 109611 sys_rst
.sym 109612 $abc$38833$n3350_1
.sym 109615 VexRiscv.CsrPlugin_exception
.sym 109616 VexRiscv.execute_arbitration_isValid
.sym 109617 VexRiscv.CsrPlugin_interrupt_valid
.sym 109618 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 109619 $abc$38833$n5631
.sym 109620 $abc$38833$n3349
.sym 109623 $abc$38833$n3349
.sym 109624 count[0]
.sym 109627 $abc$38833$n5633
.sym 109628 $abc$38833$n3349
.sym 109631 VexRiscv._zz_29_
.sym 109632 VexRiscv.lastStageIsFiring
.sym 109633 VexRiscv.CsrPlugin_hadException
.sym 109634 $abc$38833$n3399_1
.sym 109635 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 109636 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 109637 $abc$38833$n3400_1
.sym 109638 $abc$38833$n3401_1
.sym 109639 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 109640 $abc$38833$n5398
.sym 109641 VexRiscv.memory_arbitration_isValid
.sym 109642 VexRiscv.execute_to_memory_IS_DIV
.sym 109643 VexRiscv.decode_to_execute_IS_DIV
.sym 109647 VexRiscv._zz_35_[10]
.sym 109648 $abc$38833$n5994_1
.sym 109649 $abc$38833$n5954_1
.sym 109651 VexRiscv._zz_200_[9]
.sym 109652 $abc$38833$n4191_1
.sym 109653 $abc$38833$n4218_1
.sym 109655 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 109656 $abc$38833$n5425
.sym 109657 VexRiscv.memory_arbitration_isValid
.sym 109658 VexRiscv.execute_to_memory_IS_DIV
.sym 109659 $abc$38833$n4217_1
.sym 109660 VexRiscv._zz_170_[0]
.sym 109661 VexRiscv._zz_170_[1]
.sym 109662 VexRiscv._zz_151_[9]
.sym 109663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 109664 $abc$38833$n5396
.sym 109665 $abc$38833$n3386_1
.sym 109667 VexRiscv._zz_170_[1]
.sym 109671 VexRiscv._zz_36_[9]
.sym 109672 $abc$38833$n5675_1
.sym 109673 $abc$38833$n5580
.sym 109675 VexRiscv.CsrPlugin_mepc[26]
.sym 109676 $abc$38833$n4175_1
.sym 109677 $abc$38833$n4275_1
.sym 109679 VexRiscv._zz_200_[26]
.sym 109680 $abc$38833$n4191_1
.sym 109681 $abc$38833$n4178_1
.sym 109682 VexRiscv.CsrPlugin_mtval[26]
.sym 109683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 109687 $abc$38833$n5989_1
.sym 109688 VexRiscv._zz_36_[9]
.sym 109689 $abc$38833$n5955_1
.sym 109691 $abc$38833$n5660_1
.sym 109692 VexRiscv._zz_36_[7]
.sym 109693 $abc$38833$n5580
.sym 109695 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 109696 $abc$38833$n5402
.sym 109697 $abc$38833$n3386_1
.sym 109699 $abc$38833$n5981_1
.sym 109700 VexRiscv._zz_36_[7]
.sym 109701 $abc$38833$n5955_1
.sym 109703 basesoc_uart_phy_rx_busy
.sym 109704 $abc$38833$n5872
.sym 109707 basesoc_uart_phy_rx_busy
.sym 109708 $abc$38833$n5880
.sym 109711 $abc$38833$n5560_1
.sym 109712 $abc$38833$n6376
.sym 109713 $abc$38833$n3634_1
.sym 109714 $abc$38833$n5750_1
.sym 109715 basesoc_uart_phy_rx_busy
.sym 109716 $abc$38833$n5874
.sym 109719 basesoc_uart_phy_rx_busy
.sym 109720 $abc$38833$n5878
.sym 109723 basesoc_uart_phy_rx_busy
.sym 109724 $abc$38833$n5882
.sym 109727 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 109728 $abc$38833$n5562_1
.sym 109731 $abc$38833$n5765_1
.sym 109732 $abc$38833$n6378
.sym 109733 $abc$38833$n3634_1
.sym 109735 basesoc_uart_phy_rx_busy
.sym 109736 $abc$38833$n5890
.sym 109739 basesoc_uart_phy_rx_busy
.sym 109740 $abc$38833$n5886
.sym 109743 basesoc_uart_phy_rx_busy
.sym 109744 $abc$38833$n5892
.sym 109747 basesoc_uart_phy_rx_busy
.sym 109748 $abc$38833$n5884
.sym 109751 basesoc_uart_phy_rx_busy
.sym 109752 $abc$38833$n5898
.sym 109755 basesoc_uart_phy_rx_busy
.sym 109756 $abc$38833$n5896
.sym 109759 basesoc_uart_phy_rx_busy
.sym 109760 $abc$38833$n5894
.sym 109763 basesoc_uart_phy_rx_busy
.sym 109764 $abc$38833$n5888
.sym 109767 basesoc_uart_phy_rx_busy
.sym 109768 $abc$38833$n5902
.sym 109771 basesoc_uart_phy_rx_busy
.sym 109772 $abc$38833$n5910
.sym 109775 VexRiscv._zz_35_[14]
.sym 109776 $abc$38833$n5742_1
.sym 109777 $abc$38833$n5578
.sym 109779 basesoc_uart_phy_rx_busy
.sym 109780 $abc$38833$n5900
.sym 109783 basesoc_uart_phy_rx_busy
.sym 109784 $abc$38833$n5912
.sym 109787 basesoc_uart_phy_rx_busy
.sym 109788 $abc$38833$n5914
.sym 109791 basesoc_uart_phy_rx_busy
.sym 109792 $abc$38833$n5904
.sym 109795 basesoc_uart_phy_rx_busy
.sym 109796 $abc$38833$n5908
.sym 109799 basesoc_uart_phy_rx_busy
.sym 109800 $abc$38833$n5922
.sym 109803 basesoc_uart_phy_rx_busy
.sym 109804 $abc$38833$n5920
.sym 109807 basesoc_uart_phy_rx_busy
.sym 109808 $abc$38833$n5926
.sym 109811 VexRiscv._zz_35_[14]
.sym 109812 $abc$38833$n6010_1
.sym 109813 $abc$38833$n5954_1
.sym 109815 $abc$38833$n5930
.sym 109816 basesoc_uart_phy_rx_busy
.sym 109819 VexRiscv._zz_35_[11]
.sym 109820 $abc$38833$n5706_1
.sym 109821 $abc$38833$n5578
.sym 109823 VexRiscv._zz_198_
.sym 109824 VexRiscv._zz_199_[16]
.sym 109827 basesoc_uart_phy_rx_busy
.sym 109828 $abc$38833$n5916
.sym 109831 $abc$38833$n5906_1
.sym 109832 $abc$38833$n6440_1
.sym 109833 $abc$38833$n3634_1
.sym 109835 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 109836 $abc$38833$n5443_1
.sym 109837 VexRiscv.memory_arbitration_isValid
.sym 109838 VexRiscv.execute_to_memory_IS_DIV
.sym 109839 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 109840 $abc$38833$n5401
.sym 109841 VexRiscv.memory_arbitration_isValid
.sym 109842 VexRiscv.execute_to_memory_IS_DIV
.sym 109843 VexRiscv._zz_36_[28]
.sym 109844 $abc$38833$n5897_1
.sym 109845 $abc$38833$n5580
.sym 109847 VexRiscv._zz_35_[9]
.sym 109848 $abc$38833$n5990_1
.sym 109849 $abc$38833$n5954_1
.sym 109851 $abc$38833$n4280_1
.sym 109852 $abc$38833$n6408_1
.sym 109853 $abc$38833$n3624_1
.sym 109855 VexRiscv._zz_35_[11]
.sym 109856 $abc$38833$n5998_1
.sym 109857 $abc$38833$n5954_1
.sym 109859 VexRiscv._zz_36_[28]
.sym 109860 $abc$38833$n6065_1
.sym 109861 $abc$38833$n5955_1
.sym 109863 VexRiscv._zz_79_[1]
.sym 109864 $abc$38833$n5593_1
.sym 109865 $abc$38833$n5574_1
.sym 109867 VexRiscv._zz_215_[1]
.sym 109868 VexRiscv._zz_163_[1]
.sym 109869 $abc$38833$n6358_1
.sym 109871 VexRiscv.CsrPlugin_mepc[19]
.sym 109872 VexRiscv.lastStagePc[19]
.sym 109873 $abc$38833$n2479
.sym 109875 VexRiscv._zz_35_[1]
.sym 109876 $abc$38833$n5592
.sym 109877 $abc$38833$n5578
.sym 109879 VexRiscv._zz_35_[1]
.sym 109880 $abc$38833$n5958_1
.sym 109881 $abc$38833$n5954_1
.sym 109883 VexRiscv._zz_35_[19]
.sym 109884 $abc$38833$n5793_1
.sym 109885 $abc$38833$n5578
.sym 109887 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 109888 $abc$38833$n5431
.sym 109889 VexRiscv.memory_arbitration_isValid
.sym 109890 VexRiscv.execute_to_memory_IS_DIV
.sym 109891 $abc$38833$n4378_1
.sym 109892 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109893 $abc$38833$n4340
.sym 109895 VexRiscv._zz_214_[1]
.sym 109896 VexRiscv._zz_163_[1]
.sym 109897 $abc$38833$n5950_1
.sym 109899 $abc$38833$n6043_1
.sym 109900 VexRiscv._zz_79_[22]
.sym 109901 $abc$38833$n5954_1
.sym 109902 $abc$38833$n6423_1
.sym 109903 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 109904 $abc$38833$n5461_1
.sym 109905 VexRiscv.memory_arbitration_isValid
.sym 109906 VexRiscv.execute_to_memory_IS_DIV
.sym 109907 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 109908 $abc$38833$n5462_1
.sym 109909 $abc$38833$n3386_1
.sym 109911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 109912 $abc$38833$n5459_1
.sym 109913 $abc$38833$n3386_1
.sym 109915 basesoc_dat_w[7]
.sym 109919 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 109920 $abc$38833$n5458_1
.sym 109921 VexRiscv.memory_arbitration_isValid
.sym 109922 VexRiscv.execute_to_memory_IS_DIV
.sym 109923 $abc$38833$n5959_1
.sym 109924 VexRiscv._zz_79_[1]
.sym 109925 $abc$38833$n6423_1
.sym 109927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 109928 $abc$38833$n5429
.sym 109929 $abc$38833$n3386_1
.sym 109931 $abc$38833$n5827_1
.sym 109932 VexRiscv._zz_79_[22]
.sym 109933 $abc$38833$n5574_1
.sym 109935 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 109936 $abc$38833$n5428
.sym 109937 VexRiscv.memory_arbitration_isValid
.sym 109938 VexRiscv.execute_to_memory_IS_DIV
.sym 109939 VexRiscv._zz_214_[15]
.sym 109940 VexRiscv._zz_163_[15]
.sym 109941 $abc$38833$n5950_1
.sym 109943 $abc$38833$n6377
.sym 109944 $abc$38833$n6374
.sym 109945 $abc$38833$n4241_1
.sym 109946 $abc$38833$n3624_1
.sym 109947 VexRiscv._zz_36_[15]
.sym 109951 VexRiscv._zz_215_[15]
.sym 109952 VexRiscv._zz_163_[15]
.sym 109953 $abc$38833$n6358_1
.sym 109955 VexRiscv._zz_36_[18]
.sym 109959 VexRiscv._zz_215_[20]
.sym 109960 VexRiscv._zz_163_[20]
.sym 109961 $abc$38833$n6358_1
.sym 109963 $abc$38833$n11
.sym 109967 $abc$38833$n3
.sym 109971 $abc$38833$n5756_1
.sym 109972 VexRiscv._zz_79_[15]
.sym 109973 $abc$38833$n5574_1
.sym 109975 $abc$38833$n6015_1
.sym 109976 VexRiscv._zz_79_[15]
.sym 109977 $abc$38833$n6423_1
.sym 109979 VexRiscv._zz_35_[18]
.sym 109980 $abc$38833$n5782_1
.sym 109981 $abc$38833$n5578
.sym 109983 $abc$38833$n5954_1
.sym 109984 VexRiscv._zz_35_[18]
.sym 109985 $abc$38833$n6026_1
.sym 109987 VexRiscv._zz_35_[15]
.sym 109988 $abc$38833$n5755
.sym 109989 $abc$38833$n5578
.sym 109991 VexRiscv._zz_36_[29]
.sym 109992 $abc$38833$n6069_1
.sym 109993 $abc$38833$n5955_1
.sym 109995 $abc$38833$n6057_1
.sym 109996 VexRiscv._zz_36_[26]
.sym 109997 $abc$38833$n5955_1
.sym 109999 VexRiscv._zz_214_[20]
.sym 110000 VexRiscv._zz_163_[20]
.sym 110001 $abc$38833$n5950_1
.sym 110003 $abc$38833$n5805_1
.sym 110004 VexRiscv._zz_79_[20]
.sym 110005 $abc$38833$n5578
.sym 110006 $abc$38833$n5574_1
.sym 110007 VexRiscv._zz_36_[26]
.sym 110008 $abc$38833$n5873_1
.sym 110009 $abc$38833$n5580
.sym 110011 $abc$38833$n5574_1
.sym 110012 VexRiscv._zz_79_[25]
.sym 110013 $abc$38833$n5863_1
.sym 110015 $abc$38833$n6035_1
.sym 110016 VexRiscv._zz_79_[20]
.sym 110017 $abc$38833$n5954_1
.sym 110018 $abc$38833$n6423_1
.sym 110019 VexRiscv._zz_36_[29]
.sym 110020 $abc$38833$n5909_1
.sym 110021 $abc$38833$n5580
.sym 110023 $abc$38833$n6055_1
.sym 110024 VexRiscv._zz_79_[25]
.sym 110025 $abc$38833$n5954_1
.sym 110026 $abc$38833$n6423_1
.sym 110031 VexRiscv._zz_35_[27]
.sym 110035 VexRiscv._zz_35_[25]
.sym 110063 $abc$38833$n5590
.sym 110064 $abc$38833$n3503
.sym 110067 basesoc_uart_phy_uart_clk_txen
.sym 110068 basesoc_uart_phy_tx_bitcount[0]
.sym 110069 basesoc_uart_phy_tx_busy
.sym 110070 $abc$38833$n3503
.sym 110075 $abc$38833$n3506
.sym 110076 basesoc_uart_phy_tx_bitcount[0]
.sym 110077 basesoc_uart_phy_tx_busy
.sym 110078 basesoc_uart_phy_uart_clk_txen
.sym 110079 $abc$38833$n2176
.sym 110119 spiflash_bus_dat_r[24]
.sym 110123 spiflash_bus_dat_r[29]
.sym 110127 spiflash_bus_dat_r[26]
.sym 110131 spiflash_bus_dat_r[27]
.sym 110135 spiflash_counter[1]
.sym 110136 spiflash_counter[2]
.sym 110137 spiflash_counter[3]
.sym 110143 spiflash_counter[2]
.sym 110144 spiflash_counter[3]
.sym 110145 $abc$38833$n3595_1
.sym 110146 spiflash_counter[1]
.sym 110147 spiflash_bus_dat_r[30]
.sym 110151 spiflash_counter[5]
.sym 110152 spiflash_counter[6]
.sym 110153 spiflash_counter[4]
.sym 110154 spiflash_counter[7]
.sym 110155 $abc$38833$n3347_1
.sym 110156 spiflash_counter[0]
.sym 110159 $abc$38833$n3595_1
.sym 110160 $abc$38833$n3346
.sym 110163 spiflash_bus_dat_r[18]
.sym 110164 slave_sel_r[1]
.sym 110165 $abc$38833$n6152
.sym 110167 spiflash_counter[6]
.sym 110168 spiflash_counter[7]
.sym 110169 $abc$38833$n3345_1
.sym 110171 spiflash_counter[0]
.sym 110172 $abc$38833$n3346
.sym 110175 slave_sel_r[1]
.sym 110176 spiflash_bus_dat_r[26]
.sym 110177 $abc$38833$n6168_1
.sym 110179 $abc$38833$n3608_1
.sym 110180 $abc$38833$n5095_1
.sym 110183 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 110184 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 110185 $abc$38833$n151
.sym 110186 VexRiscv._zz_192_
.sym 110187 spiflash_bus_dat_r[31]
.sym 110188 slave_sel_r[1]
.sym 110189 $abc$38833$n6178_1
.sym 110191 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 110192 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 110193 $abc$38833$n151
.sym 110194 VexRiscv._zz_192_
.sym 110195 VexRiscv.CsrPlugin_mepc[5]
.sym 110196 VexRiscv.lastStagePc[5]
.sym 110197 $abc$38833$n2479
.sym 110199 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 110200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 110201 $abc$38833$n151
.sym 110202 VexRiscv._zz_192_
.sym 110203 spiflash_bus_dat_r[14]
.sym 110204 slave_sel_r[1]
.sym 110205 $abc$38833$n6144_1
.sym 110207 spiflash_bus_dat_r[15]
.sym 110208 slave_sel_r[1]
.sym 110209 $abc$38833$n6146_1
.sym 110215 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 110216 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 110217 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110218 $abc$38833$n6350_1
.sym 110219 $abc$38833$n4481
.sym 110220 $abc$38833$n4482_1
.sym 110223 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 110224 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 110225 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110226 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110227 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110228 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110231 $abc$38833$n4466
.sym 110232 $abc$38833$n4467
.sym 110235 $abc$38833$n4469
.sym 110236 $abc$38833$n4470_1
.sym 110239 $abc$38833$n4445
.sym 110240 $abc$38833$n4446
.sym 110243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 110244 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 110245 VexRiscv._zz_190_
.sym 110246 $abc$38833$n151
.sym 110248 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110252 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110253 $PACKER_VCC_NET
.sym 110256 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 110257 $PACKER_VCC_NET
.sym 110258 $auto$alumacc.cc:474:replace_alu$3911.C[3]
.sym 110260 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 110261 $PACKER_VCC_NET
.sym 110262 $auto$alumacc.cc:474:replace_alu$3911.C[4]
.sym 110263 $abc$38833$n3102
.sym 110267 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 110268 $abc$38833$n3952_1
.sym 110269 $abc$38833$n3951
.sym 110270 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 110271 VexRiscv._zz_122_
.sym 110272 $abc$38833$n3102
.sym 110273 $abc$38833$n3418_1
.sym 110275 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 110276 $abc$38833$n3952_1
.sym 110277 $abc$38833$n3951
.sym 110278 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 110279 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 110280 VexRiscv.CsrPlugin_mepc[25]
.sym 110281 $abc$38833$n3953
.sym 110282 $abc$38833$n3950
.sym 110283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 110284 $abc$38833$n3952_1
.sym 110285 $abc$38833$n3951
.sym 110286 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 110287 $abc$38833$n3951
.sym 110288 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110289 $abc$38833$n3952_1
.sym 110290 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 110292 $abc$38833$n3952_1
.sym 110293 $abc$38833$n3951
.sym 110294 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 110295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 110296 $abc$38833$n3952_1
.sym 110297 $abc$38833$n3951
.sym 110298 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 110299 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110300 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110301 $abc$38833$n3952_1
.sym 110302 $abc$38833$n3951
.sym 110303 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 110304 $abc$38833$n3952_1
.sym 110305 $abc$38833$n3951
.sym 110306 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 110307 VexRiscv._zz_335_
.sym 110311 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 110312 $abc$38833$n3952_1
.sym 110313 $abc$38833$n3951
.sym 110314 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 110315 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 110316 $abc$38833$n3952_1
.sym 110317 $abc$38833$n3951
.sym 110318 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 110319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 110320 $abc$38833$n3952_1
.sym 110321 $abc$38833$n3951
.sym 110322 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 110323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 110324 $abc$38833$n3952_1
.sym 110325 $abc$38833$n3951
.sym 110326 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 110327 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 110328 $abc$38833$n3954
.sym 110329 $abc$38833$n4019
.sym 110331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 110332 $abc$38833$n3952_1
.sym 110333 $abc$38833$n3951
.sym 110334 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 110335 $abc$38833$n3855
.sym 110336 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 110339 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 110340 $abc$38833$n3954
.sym 110341 $abc$38833$n4007
.sym 110343 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 110344 VexRiscv.CsrPlugin_mepc[18]
.sym 110345 $abc$38833$n3953
.sym 110346 $abc$38833$n3950
.sym 110347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110349 $abc$38833$n3414_1
.sym 110351 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 110355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110357 $abc$38833$n3414_1
.sym 110359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110361 $abc$38833$n3414_1
.sym 110363 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 110367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 110368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 110369 $abc$38833$n3414_1
.sym 110371 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 110375 $abc$38833$n3699_1
.sym 110376 $abc$38833$n3696
.sym 110377 $abc$38833$n149
.sym 110379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 110380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 110381 $abc$38833$n3414_1
.sym 110383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110384 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110385 $abc$38833$n3414_1
.sym 110387 VexRiscv._zz_122_
.sym 110388 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 110391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 110393 $abc$38833$n3414_1
.sym 110395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 110397 $abc$38833$n3414_1
.sym 110399 basesoc_vexriscv_ibus_adr[19]
.sym 110400 basesoc_vexriscv_dbus_adr[19]
.sym 110401 grant
.sym 110403 $abc$38833$n3855
.sym 110404 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 110407 VexRiscv._zz_35_[21]
.sym 110411 basesoc_vexriscv_ibus_adr[15]
.sym 110412 basesoc_vexriscv_dbus_adr[15]
.sym 110413 grant
.sym 110415 VexRiscv.CsrPlugin_mepc[2]
.sym 110416 $abc$38833$n4175_1
.sym 110417 $abc$38833$n4178_1
.sym 110418 VexRiscv.CsrPlugin_mtval[2]
.sym 110419 $abc$38833$n3888
.sym 110423 VexRiscv.decode_to_execute_RS2[8]
.sym 110424 VexRiscv._zz_129_[0]
.sym 110425 VexRiscv._zz_170_[1]
.sym 110426 VexRiscv._zz_170_[0]
.sym 110427 $abc$38833$n4191_1
.sym 110428 $abc$38833$n3623_1
.sym 110429 $abc$38833$n3844
.sym 110431 $abc$38833$n149
.sym 110432 $abc$38833$n3653
.sym 110433 $abc$38833$n3697
.sym 110435 $abc$38833$n3764
.sym 110436 $abc$38833$n3765_1
.sym 110437 $abc$38833$n3766
.sym 110438 $abc$38833$n3767_1
.sym 110439 $abc$38833$n4250_1
.sym 110440 VexRiscv._zz_170_[0]
.sym 110441 VexRiscv._zz_170_[1]
.sym 110442 VexRiscv._zz_151_[18]
.sym 110443 VexRiscv._zz_36_[8]
.sym 110444 $abc$38833$n5664_1
.sym 110445 $abc$38833$n5580
.sym 110447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 110451 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 110452 VexRiscv._zz_151_[7]
.sym 110453 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110455 $abc$38833$n4189_1
.sym 110456 $abc$38833$n4190_1
.sym 110459 $abc$38833$n5673_1
.sym 110460 $abc$38833$n5651
.sym 110461 $abc$38833$n5565_1
.sym 110462 $abc$38833$n3634_1
.sym 110463 $abc$38833$n4188_1
.sym 110464 VexRiscv._zz_170_[0]
.sym 110465 VexRiscv._zz_170_[1]
.sym 110466 VexRiscv._zz_151_[2]
.sym 110467 $abc$38833$n3354_1
.sym 110468 grant
.sym 110469 $abc$38833$n4337_1
.sym 110470 basesoc_vexriscv_dbus_cyc
.sym 110471 $abc$38833$n5684_1
.sym 110472 $abc$38833$n5659_1
.sym 110473 $abc$38833$n5565_1
.sym 110474 $abc$38833$n3634_1
.sym 110475 $abc$38833$n5659_1
.sym 110476 $abc$38833$n5640
.sym 110477 $abc$38833$n5565_1
.sym 110478 $abc$38833$n3634_1
.sym 110479 $abc$38833$n3844
.sym 110483 $abc$38833$n4376
.sym 110484 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 110485 $abc$38833$n4340
.sym 110487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 110488 $abc$38833$n5384
.sym 110489 $abc$38833$n3386_1
.sym 110491 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 110492 VexRiscv._zz_151_[8]
.sym 110493 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110495 $abc$38833$n3354_1
.sym 110496 basesoc_vexriscv_dbus_we
.sym 110497 basesoc_vexriscv_dbus_cyc
.sym 110498 grant
.sym 110499 VexRiscv._zz_316_[6]
.sym 110500 VexRiscv._zz_194_[7]
.sym 110501 $abc$38833$n5375
.sym 110503 spram_bus_ack
.sym 110504 basesoc_bus_wishbone_ack
.sym 110505 spiflash_bus_ack
.sym 110507 spram_bus_ack
.sym 110508 $abc$38833$n6106_1
.sym 110511 VexRiscv._zz_316_[8]
.sym 110512 VexRiscv._zz_194_[9]
.sym 110513 $abc$38833$n5375
.sym 110515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 110516 $abc$38833$n5408
.sym 110517 $abc$38833$n3386_1
.sym 110519 $abc$38833$n3355
.sym 110520 $abc$38833$n3360_1
.sym 110521 $abc$38833$n3361
.sym 110523 $abc$38833$n3361
.sym 110524 $abc$38833$n3355
.sym 110525 $abc$38833$n3360_1
.sym 110526 $abc$38833$n3359_1
.sym 110527 $abc$38833$n3352
.sym 110528 basesoc_vexriscv_dbus_cyc
.sym 110529 grant
.sym 110531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 110532 $abc$38833$n5405
.sym 110533 $abc$38833$n3386_1
.sym 110535 $abc$38833$n4253_1
.sym 110536 $abc$38833$n6385
.sym 110537 $abc$38833$n3624_1
.sym 110539 VexRiscv._zz_90_
.sym 110540 VexRiscv.execute_arbitration_isValid
.sym 110541 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 110543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 110547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 110548 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 110549 $abc$38833$n151
.sym 110550 VexRiscv._zz_192_
.sym 110551 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 110552 $abc$38833$n5404
.sym 110553 VexRiscv.memory_arbitration_isValid
.sym 110554 VexRiscv.execute_to_memory_IS_DIV
.sym 110555 VexRiscv._zz_316_[19]
.sym 110556 VexRiscv._zz_194_[20]
.sym 110557 $abc$38833$n5375
.sym 110559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 110563 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 110564 $abc$38833$n5432
.sym 110565 $abc$38833$n3386_1
.sym 110567 VexRiscv._zz_316_[2]
.sym 110568 VexRiscv._zz_194_[3]
.sym 110569 $abc$38833$n5375
.sym 110571 VexRiscv._zz_316_[17]
.sym 110572 VexRiscv._zz_194_[18]
.sym 110573 $abc$38833$n5375
.sym 110575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 110576 $abc$38833$n5444_1
.sym 110577 $abc$38833$n3386_1
.sym 110579 count[1]
.sym 110580 $abc$38833$n3350_1
.sym 110583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 110584 $abc$38833$n5426
.sym 110585 $abc$38833$n3386_1
.sym 110587 $abc$38833$n5799_1
.sym 110588 $abc$38833$n6384
.sym 110589 $abc$38833$n3634_1
.sym 110591 $abc$38833$n5800_1
.sym 110592 $abc$38833$n5778_1
.sym 110593 $abc$38833$n5565_1
.sym 110595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 110596 VexRiscv._zz_151_[18]
.sym 110597 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110599 VexRiscv._zz_200_[25]
.sym 110600 $abc$38833$n4191_1
.sym 110601 $abc$38833$n4178_1
.sym 110602 VexRiscv.CsrPlugin_mtval[25]
.sym 110603 $abc$38833$n5654_1
.sym 110604 $abc$38833$n5658_1
.sym 110605 $abc$38833$n4209_1
.sym 110606 $abc$38833$n3624_1
.sym 110607 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 110608 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110611 VexRiscv._zz_316_[16]
.sym 110612 VexRiscv._zz_194_[17]
.sym 110613 $abc$38833$n5375
.sym 110615 VexRiscv._zz_316_[7]
.sym 110616 VexRiscv._zz_194_[8]
.sym 110617 $abc$38833$n5375
.sym 110619 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 110623 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 110627 VexRiscv._zz_316_[9]
.sym 110628 VexRiscv._zz_194_[10]
.sym 110629 $abc$38833$n5375
.sym 110631 VexRiscv._zz_288_[15]
.sym 110632 VexRiscv._zz_151_[15]
.sym 110633 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110635 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 110639 $abc$38833$n5679_1
.sym 110640 $abc$38833$n5683
.sym 110641 $abc$38833$n4217_1
.sym 110642 $abc$38833$n3624_1
.sym 110643 $abc$38833$n5764_1
.sym 110644 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 110645 VexRiscv._zz_47_[0]
.sym 110646 VexRiscv._zz_47_[1]
.sym 110647 $abc$38833$n4274_1
.sym 110648 VexRiscv._zz_170_[0]
.sym 110649 VexRiscv._zz_170_[1]
.sym 110650 VexRiscv._zz_151_[26]
.sym 110651 VexRiscv.CsrPlugin_mepc[25]
.sym 110652 $abc$38833$n4175_1
.sym 110653 $abc$38833$n4272_1
.sym 110655 $abc$38833$n4271_1
.sym 110656 VexRiscv._zz_170_[0]
.sym 110657 VexRiscv._zz_170_[1]
.sym 110658 VexRiscv._zz_151_[25]
.sym 110659 $abc$38833$n5562_1
.sym 110660 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 110661 $abc$38833$n3634_1
.sym 110662 $abc$38833$n5680
.sym 110664 basesoc_uart_phy_storage[0]
.sym 110665 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 110668 basesoc_uart_phy_storage[1]
.sym 110669 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 110670 $auto$alumacc.cc:474:replace_alu$3908.C[1]
.sym 110672 basesoc_uart_phy_storage[2]
.sym 110673 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 110674 $auto$alumacc.cc:474:replace_alu$3908.C[2]
.sym 110676 basesoc_uart_phy_storage[3]
.sym 110677 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 110678 $auto$alumacc.cc:474:replace_alu$3908.C[3]
.sym 110680 basesoc_uart_phy_storage[4]
.sym 110681 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 110682 $auto$alumacc.cc:474:replace_alu$3908.C[4]
.sym 110684 basesoc_uart_phy_storage[5]
.sym 110685 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 110686 $auto$alumacc.cc:474:replace_alu$3908.C[5]
.sym 110688 basesoc_uart_phy_storage[6]
.sym 110689 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 110690 $auto$alumacc.cc:474:replace_alu$3908.C[6]
.sym 110692 basesoc_uart_phy_storage[7]
.sym 110693 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 110694 $auto$alumacc.cc:474:replace_alu$3908.C[7]
.sym 110696 basesoc_uart_phy_storage[8]
.sym 110697 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 110698 $auto$alumacc.cc:474:replace_alu$3908.C[8]
.sym 110700 basesoc_uart_phy_storage[9]
.sym 110701 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 110702 $auto$alumacc.cc:474:replace_alu$3908.C[9]
.sym 110704 basesoc_uart_phy_storage[10]
.sym 110705 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 110706 $auto$alumacc.cc:474:replace_alu$3908.C[10]
.sym 110708 basesoc_uart_phy_storage[11]
.sym 110709 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 110710 $auto$alumacc.cc:474:replace_alu$3908.C[11]
.sym 110712 basesoc_uart_phy_storage[12]
.sym 110713 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 110714 $auto$alumacc.cc:474:replace_alu$3908.C[12]
.sym 110716 basesoc_uart_phy_storage[13]
.sym 110717 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 110718 $auto$alumacc.cc:474:replace_alu$3908.C[13]
.sym 110720 basesoc_uart_phy_storage[14]
.sym 110721 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 110722 $auto$alumacc.cc:474:replace_alu$3908.C[14]
.sym 110724 basesoc_uart_phy_storage[15]
.sym 110725 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 110726 $auto$alumacc.cc:474:replace_alu$3908.C[15]
.sym 110728 basesoc_uart_phy_storage[16]
.sym 110729 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 110730 $auto$alumacc.cc:474:replace_alu$3908.C[16]
.sym 110732 basesoc_uart_phy_storage[17]
.sym 110733 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 110734 $auto$alumacc.cc:474:replace_alu$3908.C[17]
.sym 110736 basesoc_uart_phy_storage[18]
.sym 110737 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 110738 $auto$alumacc.cc:474:replace_alu$3908.C[18]
.sym 110740 basesoc_uart_phy_storage[19]
.sym 110741 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 110742 $auto$alumacc.cc:474:replace_alu$3908.C[19]
.sym 110744 basesoc_uart_phy_storage[20]
.sym 110745 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 110746 $auto$alumacc.cc:474:replace_alu$3908.C[20]
.sym 110748 basesoc_uart_phy_storage[21]
.sym 110749 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 110750 $auto$alumacc.cc:474:replace_alu$3908.C[21]
.sym 110752 basesoc_uart_phy_storage[22]
.sym 110753 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 110754 $auto$alumacc.cc:474:replace_alu$3908.C[22]
.sym 110756 basesoc_uart_phy_storage[23]
.sym 110757 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 110758 $auto$alumacc.cc:474:replace_alu$3908.C[23]
.sym 110760 basesoc_uart_phy_storage[24]
.sym 110761 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 110762 $auto$alumacc.cc:474:replace_alu$3908.C[24]
.sym 110764 basesoc_uart_phy_storage[25]
.sym 110765 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 110766 $auto$alumacc.cc:474:replace_alu$3908.C[25]
.sym 110768 basesoc_uart_phy_storage[26]
.sym 110769 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 110770 $auto$alumacc.cc:474:replace_alu$3908.C[26]
.sym 110772 basesoc_uart_phy_storage[27]
.sym 110773 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 110774 $auto$alumacc.cc:474:replace_alu$3908.C[27]
.sym 110776 basesoc_uart_phy_storage[28]
.sym 110777 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 110778 $auto$alumacc.cc:474:replace_alu$3908.C[28]
.sym 110780 basesoc_uart_phy_storage[29]
.sym 110781 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 110782 $auto$alumacc.cc:474:replace_alu$3908.C[29]
.sym 110784 basesoc_uart_phy_storage[30]
.sym 110785 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 110786 $auto$alumacc.cc:474:replace_alu$3908.C[30]
.sym 110788 basesoc_uart_phy_storage[31]
.sym 110789 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 110790 $auto$alumacc.cc:474:replace_alu$3908.C[31]
.sym 110794 $auto$alumacc.cc:474:replace_alu$3908.C[32]
.sym 110795 $abc$38833$n6406_1
.sym 110796 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 110797 VexRiscv._zz_47_[0]
.sym 110798 VexRiscv._zz_47_[1]
.sym 110799 VexRiscv._zz_195_[19]
.sym 110800 VexRiscv._zz_194_[19]
.sym 110801 VexRiscv._zz_195_[32]
.sym 110803 basesoc_uart_phy_rx_busy
.sym 110804 $abc$38833$n5663
.sym 110807 VexRiscv._zz_198_
.sym 110808 VexRiscv._zz_199_[29]
.sym 110811 $abc$38833$n3591_1
.sym 110812 b_n
.sym 110815 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 110816 $abc$38833$n5407
.sym 110817 VexRiscv.memory_arbitration_isValid
.sym 110818 VexRiscv.execute_to_memory_IS_DIV
.sym 110819 $abc$38833$n5907_1
.sym 110820 $abc$38833$n5883_1
.sym 110821 $abc$38833$n5565_1
.sym 110823 VexRiscv._zz_194_[20]
.sym 110824 VexRiscv._zz_194_[21]
.sym 110825 VexRiscv._zz_311_
.sym 110827 $abc$38833$n4612_1
.sym 110828 $abc$38833$n4611
.sym 110829 VexRiscv._zz_319_
.sym 110831 $abc$38833$n4645
.sym 110832 $abc$38833$n4644_1
.sym 110833 VexRiscv._zz_319_
.sym 110835 VexRiscv._zz_194_[17]
.sym 110836 VexRiscv._zz_194_[18]
.sym 110837 VexRiscv._zz_311_
.sym 110839 VexRiscv._zz_194_[28]
.sym 110840 VexRiscv._zz_194_[29]
.sym 110841 VexRiscv._zz_311_
.sym 110843 $abc$38833$n4621
.sym 110844 $abc$38833$n4620_1
.sym 110845 VexRiscv._zz_319_
.sym 110847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 110848 VexRiscv._zz_151_[27]
.sym 110849 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110851 $abc$38833$n5883_1
.sym 110852 $abc$38833$n5859
.sym 110853 $abc$38833$n5565_1
.sym 110855 VexRiscv._zz_316_[27]
.sym 110856 VexRiscv._zz_194_[28]
.sym 110857 $abc$38833$n5375
.sym 110859 basesoc_timer0_value[10]
.sym 110863 VexRiscv._zz_316_[28]
.sym 110864 VexRiscv._zz_194_[29]
.sym 110865 $abc$38833$n5375
.sym 110867 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 110868 $abc$38833$n3399_1
.sym 110869 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 110870 VexRiscv.CsrPlugin_hadException
.sym 110871 basesoc_timer0_value[31]
.sym 110875 $abc$38833$n5954_1
.sym 110876 VexRiscv._zz_35_[22]
.sym 110877 $abc$38833$n6042_1
.sym 110879 basesoc_timer0_value[7]
.sym 110883 basesoc_timer0_value[26]
.sym 110887 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 110888 $abc$38833$n5455_1
.sym 110889 VexRiscv.memory_arbitration_isValid
.sym 110890 VexRiscv.execute_to_memory_IS_DIV
.sym 110891 $PACKER_VCC_NET
.sym 110895 $PACKER_VCC_NET
.sym 110899 VexRiscv._zz_316_[18]
.sym 110900 VexRiscv._zz_194_[19]
.sym 110901 $abc$38833$n5375
.sym 110903 $abc$38833$n4250_1
.sym 110904 $abc$38833$n6382
.sym 110905 $abc$38833$n3624_1
.sym 110907 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 110908 $abc$38833$n5456_1
.sym 110909 $abc$38833$n3386_1
.sym 110911 VexRiscv._zz_35_[22]
.sym 110912 $abc$38833$n5826_1
.sym 110913 $abc$38833$n5578
.sym 110915 $PACKER_VCC_NET
.sym 110919 $abc$38833$n6013_1
.sym 110920 VexRiscv._zz_36_[15]
.sym 110921 $abc$38833$n5955_1
.sym 110923 $abc$38833$n4283_1
.sym 110924 $abc$38833$n6411_1
.sym 110925 $abc$38833$n3624_1
.sym 110927 $abc$38833$n5754_1
.sym 110928 VexRiscv._zz_36_[15]
.sym 110929 $abc$38833$n5580
.sym 110931 VexRiscv._zz_36_[18]
.sym 110932 $abc$38833$n6025_1
.sym 110933 $abc$38833$n5955_1
.sym 110935 VexRiscv._zz_36_[18]
.sym 110936 $abc$38833$n5781_1
.sym 110937 $abc$38833$n5580
.sym 110939 VexRiscv._zz_35_[15]
.sym 110940 $abc$38833$n6014_1
.sym 110941 $abc$38833$n5954_1
.sym 110943 VexRiscv._zz_36_[20]
.sym 110944 $abc$38833$n5803_1
.sym 110945 $abc$38833$n5580
.sym 110947 VexRiscv._zz_36_[20]
.sym 110948 $abc$38833$n6033_1
.sym 110949 $abc$38833$n5955_1
.sym 110951 VexRiscv._zz_36_[29]
.sym 110955 VexRiscv._zz_35_[25]
.sym 110956 $abc$38833$n5862_1
.sym 110957 $abc$38833$n5578
.sym 110959 VexRiscv._zz_41_[15]
.sym 110963 $abc$38833$n5578
.sym 110964 VexRiscv._zz_35_[20]
.sym 110965 $abc$38833$n5804_1
.sym 110967 VexRiscv._zz_36_[26]
.sym 110971 $abc$38833$n5954_1
.sym 110972 VexRiscv._zz_35_[20]
.sym 110973 $abc$38833$n6034_1
.sym 110975 VexRiscv._zz_35_[27]
.sym 110976 $abc$38833$n5886_1
.sym 110977 $abc$38833$n5578
.sym 110979 $abc$38833$n4274_1
.sym 110980 $abc$38833$n6400
.sym 110981 $abc$38833$n3624_1
.sym 110983 $abc$38833$n5954_1
.sym 110984 VexRiscv._zz_35_[25]
.sym 110985 $abc$38833$n6054_1
.sym 110987 $abc$38833$n3
.sym 110991 VexRiscv._zz_195_[8]
.sym 110992 VexRiscv._zz_194_[8]
.sym 110993 VexRiscv._zz_195_[32]
.sym 110995 VexRiscv._zz_195_[7]
.sym 110996 VexRiscv._zz_194_[7]
.sym 110997 VexRiscv._zz_195_[32]
.sym 110999 $abc$38833$n5954_1
.sym 111000 VexRiscv._zz_35_[27]
.sym 111001 $abc$38833$n6062_1
.sym 111003 VexRiscv._zz_194_[9]
.sym 111004 VexRiscv._zz_194_[10]
.sym 111005 VexRiscv._zz_311_
.sym 111007 sys_rst
.sym 111008 basesoc_ctrl_reset_reset_r
.sym 111011 VexRiscv._zz_194_[25]
.sym 111012 VexRiscv._zz_194_[26]
.sym 111013 VexRiscv._zz_311_
.sym 111019 VexRiscv._zz_194_[8]
.sym 111020 VexRiscv._zz_194_[9]
.sym 111021 VexRiscv._zz_311_
.sym 111023 $abc$38833$n4636_1
.sym 111024 $abc$38833$n4635
.sym 111025 VexRiscv._zz_319_
.sym 111027 basesoc_uart_phy_tx_busy
.sym 111028 basesoc_uart_phy_uart_clk_txen
.sym 111029 $abc$38833$n3503
.sym 111031 $abc$38833$n4585
.sym 111032 $abc$38833$n4584_1
.sym 111033 VexRiscv._zz_319_
.sym 111035 $abc$38833$n4588_1
.sym 111036 $abc$38833$n4587
.sym 111037 VexRiscv._zz_319_
.sym 111043 sys_rst
.sym 111044 $abc$38833$n2176
.sym 111055 basesoc_dat_w[5]
.sym 111095 $abc$38833$n3600_1
.sym 111096 sys_rst
.sym 111097 spiflash_counter[0]
.sym 111107 $abc$38833$n3608_1
.sym 111108 spiflash_counter[1]
.sym 111111 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 111119 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 111123 $abc$38833$n3347_1
.sym 111124 $abc$38833$n3345_1
.sym 111125 sys_rst
.sym 111127 spiflash_counter[5]
.sym 111128 $abc$38833$n3609_1
.sym 111129 spiflash_counter[4]
.sym 111131 spiflash_counter[5]
.sym 111132 spiflash_counter[4]
.sym 111133 $abc$38833$n3609_1
.sym 111139 VexRiscv.CsrPlugin_mepc[7]
.sym 111140 VexRiscv.lastStagePc[7]
.sym 111141 $abc$38833$n2479
.sym 111143 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 111147 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 111151 $abc$38833$n15
.sym 111152 $abc$38833$n2694
.sym 111155 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 111159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 111163 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 111167 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 111175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 111176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111177 VexRiscv._zz_190_
.sym 111178 $abc$38833$n151
.sym 111179 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 111180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 111181 $abc$38833$n151
.sym 111182 VexRiscv._zz_192_
.sym 111183 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 111184 $abc$38833$n3954
.sym 111185 $abc$38833$n4015
.sym 111187 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 111188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 111189 $abc$38833$n151
.sym 111190 VexRiscv._zz_192_
.sym 111191 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 111195 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 111196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 111197 $abc$38833$n151
.sym 111198 VexRiscv._zz_192_
.sym 111199 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 111203 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 111204 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 111205 $abc$38833$n151
.sym 111206 VexRiscv._zz_192_
.sym 111207 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 111208 $abc$38833$n3954
.sym 111209 $abc$38833$n4055
.sym 111211 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 111212 $abc$38833$n3954
.sym 111213 $abc$38833$n4031_1
.sym 111215 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 111216 $abc$38833$n3952_1
.sym 111217 $abc$38833$n3951
.sym 111218 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 111219 VexRiscv.decode_to_execute_RS2[19]
.sym 111220 VexRiscv._zz_129_[3]
.sym 111221 VexRiscv._zz_170_[1]
.sym 111223 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 111224 $abc$38833$n3954
.sym 111225 $abc$38833$n4027_1
.sym 111227 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 111228 $abc$38833$n3952_1
.sym 111229 $abc$38833$n3951
.sym 111230 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 111231 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 111232 $abc$38833$n3952_1
.sym 111233 $abc$38833$n3951
.sym 111234 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 111235 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 111236 $abc$38833$n3952_1
.sym 111237 $abc$38833$n3951
.sym 111238 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 111239 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 111240 $abc$38833$n3954
.sym 111241 $abc$38833$n4046_1
.sym 111242 $abc$38833$n4047_1
.sym 111243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 111244 $abc$38833$n3952_1
.sym 111245 $abc$38833$n3951
.sym 111246 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 111247 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 111248 VexRiscv.CsrPlugin_mepc[27]
.sym 111249 $abc$38833$n3953
.sym 111250 $abc$38833$n3950
.sym 111251 VexRiscv._zz_255_[4]
.sym 111252 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 111255 VexRiscv._zz_255_[3]
.sym 111256 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 111259 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 111260 $abc$38833$n3954
.sym 111261 $abc$38833$n4067
.sym 111263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 111264 $abc$38833$n3952_1
.sym 111265 $abc$38833$n3951
.sym 111266 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 111267 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 111272 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 111273 VexRiscv._zz_122_
.sym 111276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 111277 $abc$38833$n4930
.sym 111278 $auto$alumacc.cc:474:replace_alu$3872.C[2]
.sym 111280 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 111281 $abc$38833$n4931
.sym 111282 $auto$alumacc.cc:474:replace_alu$3872.C[3]
.sym 111284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 111285 $abc$38833$n4932
.sym 111286 $auto$alumacc.cc:474:replace_alu$3872.C[4]
.sym 111288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 111289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 111290 $auto$alumacc.cc:474:replace_alu$3872.C[5]
.sym 111292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 111293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 111294 $auto$alumacc.cc:474:replace_alu$3872.C[6]
.sym 111296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 111297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 111298 $auto$alumacc.cc:474:replace_alu$3872.C[7]
.sym 111300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 111301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 111302 $auto$alumacc.cc:474:replace_alu$3872.C[8]
.sym 111304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 111305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 111306 $auto$alumacc.cc:474:replace_alu$3872.C[9]
.sym 111308 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 111309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 111310 $auto$alumacc.cc:474:replace_alu$3872.C[10]
.sym 111312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 111313 $abc$38833$n4933
.sym 111314 $auto$alumacc.cc:474:replace_alu$3872.C[11]
.sym 111316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 111317 $abc$38833$n4934
.sym 111318 $auto$alumacc.cc:474:replace_alu$3872.C[12]
.sym 111320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 111321 $abc$38833$n4935
.sym 111322 $auto$alumacc.cc:474:replace_alu$3872.C[13]
.sym 111324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 111325 $abc$38833$n4936
.sym 111326 $auto$alumacc.cc:474:replace_alu$3872.C[14]
.sym 111328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 111329 $abc$38833$n4937
.sym 111330 $auto$alumacc.cc:474:replace_alu$3872.C[15]
.sym 111332 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 111333 $abc$38833$n4938
.sym 111334 $auto$alumacc.cc:474:replace_alu$3872.C[16]
.sym 111336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 111337 $abc$38833$n4939
.sym 111338 $auto$alumacc.cc:474:replace_alu$3872.C[17]
.sym 111340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 111341 $abc$38833$n4940
.sym 111342 $auto$alumacc.cc:474:replace_alu$3872.C[18]
.sym 111344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 111345 $abc$38833$n4941
.sym 111346 $auto$alumacc.cc:474:replace_alu$3872.C[19]
.sym 111348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 111349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111350 $auto$alumacc.cc:474:replace_alu$3872.C[20]
.sym 111352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 111353 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111354 $auto$alumacc.cc:474:replace_alu$3872.C[21]
.sym 111356 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 111357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111358 $auto$alumacc.cc:474:replace_alu$3872.C[22]
.sym 111360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 111361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111362 $auto$alumacc.cc:474:replace_alu$3872.C[23]
.sym 111364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 111365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111366 $auto$alumacc.cc:474:replace_alu$3872.C[24]
.sym 111368 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 111369 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111370 $auto$alumacc.cc:474:replace_alu$3872.C[25]
.sym 111372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111374 $auto$alumacc.cc:474:replace_alu$3872.C[26]
.sym 111376 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 111377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111378 $auto$alumacc.cc:474:replace_alu$3872.C[27]
.sym 111380 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 111381 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111382 $auto$alumacc.cc:474:replace_alu$3872.C[28]
.sym 111384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 111385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111386 $auto$alumacc.cc:474:replace_alu$3872.C[29]
.sym 111388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 111389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111390 $auto$alumacc.cc:474:replace_alu$3872.C[30]
.sym 111392 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 111393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111394 $auto$alumacc.cc:474:replace_alu$3872.C[31]
.sym 111395 $abc$38833$n2694
.sym 111399 VexRiscv._zz_200_[31]
.sym 111400 $abc$38833$n4191_1
.sym 111401 $abc$38833$n4181_1
.sym 111402 VexRiscv.CsrPlugin_mcause_interrupt
.sym 111403 VexRiscv._zz_200_[2]
.sym 111404 $abc$38833$n4191_1
.sym 111405 $abc$38833$n4181_1
.sym 111406 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 111407 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 111411 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 111415 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 111419 $abc$38833$n3388_1
.sym 111420 $abc$38833$n3384_1
.sym 111421 VexRiscv._zz_311_
.sym 111422 VexRiscv._zz_319_
.sym 111423 VexRiscv._zz_193_[3]
.sym 111424 VexRiscv._zz_321_[0]
.sym 111427 VexRiscv._zz_200_[29]
.sym 111428 $abc$38833$n4191_1
.sym 111429 $abc$38833$n4178_1
.sym 111430 VexRiscv.CsrPlugin_mtval[29]
.sym 111431 VexRiscv._zz_316_[4]
.sym 111432 VexRiscv._zz_194_[5]
.sym 111433 $abc$38833$n5375
.sym 111435 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 111436 $abc$38833$n5390
.sym 111437 $abc$38833$n3386_1
.sym 111439 VexRiscv._zz_316_[5]
.sym 111440 VexRiscv._zz_194_[6]
.sym 111441 $abc$38833$n5375
.sym 111443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 111444 VexRiscv._zz_151_[10]
.sym 111445 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111447 VexRiscv._zz_316_[3]
.sym 111448 VexRiscv._zz_194_[4]
.sym 111449 $abc$38833$n5375
.sym 111451 $abc$38833$n3384_1
.sym 111452 $abc$38833$n3388_1
.sym 111453 VexRiscv._zz_311_
.sym 111454 VexRiscv._zz_319_
.sym 111455 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 111459 VexRiscv._zz_41_[2]
.sym 111460 VexRiscv._zz_199_[2]
.sym 111461 $abc$38833$n3916_1
.sym 111463 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 111464 $abc$38833$n5389_1
.sym 111465 VexRiscv.memory_arbitration_isValid
.sym 111466 VexRiscv.execute_to_memory_IS_DIV
.sym 111467 VexRiscv._zz_41_[18]
.sym 111468 VexRiscv._zz_199_[18]
.sym 111469 $abc$38833$n3916_1
.sym 111471 VexRiscv._zz_36_[2]
.sym 111472 $abc$38833$n5595_1
.sym 111473 $abc$38833$n5580
.sym 111475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 111476 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 111477 $abc$38833$n151
.sym 111478 VexRiscv._zz_192_
.sym 111479 VexRiscv._zz_316_[10]
.sym 111480 VexRiscv._zz_194_[11]
.sym 111481 $abc$38833$n5375
.sym 111483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 111487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 111491 VexRiscv._zz_316_[11]
.sym 111492 VexRiscv._zz_194_[12]
.sym 111493 $abc$38833$n5375
.sym 111495 $abc$38833$n5599_1
.sym 111496 $abc$38833$n6365_1
.sym 111497 $abc$38833$n4188_1
.sym 111498 $abc$38833$n3624_1
.sym 111499 VexRiscv._zz_193_[5]
.sym 111500 VexRiscv._zz_321_[0]
.sym 111503 VexRiscv._zz_193_[13]
.sym 111504 VexRiscv._zz_321_[0]
.sym 111507 VexRiscv.CsrPlugin_mepc[20]
.sym 111508 $abc$38833$n4175_1
.sym 111509 $abc$38833$n4178_1
.sym 111510 VexRiscv.CsrPlugin_mtval[20]
.sym 111511 VexRiscv._zz_193_[10]
.sym 111512 VexRiscv._zz_321_[0]
.sym 111515 VexRiscv._zz_36_[19]
.sym 111519 VexRiscv._zz_199_[18]
.sym 111520 VexRiscv._zz_285_[3]
.sym 111521 VexRiscv._zz_44_[1]
.sym 111522 VexRiscv._zz_44_[0]
.sym 111523 VexRiscv._zz_193_[16]
.sym 111524 VexRiscv._zz_321_[0]
.sym 111527 VexRiscv._zz_199_[19]
.sym 111528 VexRiscv._zz_285_[4]
.sym 111529 VexRiscv._zz_44_[1]
.sym 111530 VexRiscv._zz_44_[0]
.sym 111531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 111535 VexRiscv._zz_316_[23]
.sym 111536 VexRiscv._zz_194_[24]
.sym 111537 $abc$38833$n5375
.sym 111539 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 111540 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 111541 VexRiscv._zz_170_[0]
.sym 111542 VexRiscv._zz_170_[1]
.sym 111543 VexRiscv._zz_36_[19]
.sym 111544 $abc$38833$n6029
.sym 111545 $abc$38833$n5955_1
.sym 111547 VexRiscv._zz_36_[19]
.sym 111548 $abc$38833$n5792_1
.sym 111549 $abc$38833$n5580
.sym 111551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111555 $abc$38833$n5961_1
.sym 111556 VexRiscv._zz_36_[2]
.sym 111557 $abc$38833$n5955_1
.sym 111559 $abc$38833$n4256_1
.sym 111560 VexRiscv._zz_170_[0]
.sym 111561 VexRiscv._zz_170_[1]
.sym 111562 VexRiscv._zz_151_[20]
.sym 111563 VexRiscv.CsrPlugin_mepc[29]
.sym 111564 $abc$38833$n4175_1
.sym 111565 $abc$38833$n4284_1
.sym 111567 VexRiscv._zz_199_[15]
.sym 111568 VexRiscv._zz_285_[0]
.sym 111569 VexRiscv._zz_44_[1]
.sym 111570 VexRiscv._zz_44_[0]
.sym 111571 $abc$38833$n5798_1
.sym 111572 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 111573 VexRiscv._zz_47_[0]
.sym 111574 VexRiscv._zz_47_[1]
.sym 111575 VexRiscv._zz_195_[27]
.sym 111576 VexRiscv._zz_194_[27]
.sym 111577 VexRiscv._zz_195_[32]
.sym 111579 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 111583 VexRiscv._zz_200_[20]
.sym 111584 $abc$38833$n4191_1
.sym 111585 $abc$38833$n4257_1
.sym 111587 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 111588 VexRiscv._zz_151_[20]
.sym 111589 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111591 VexRiscv._zz_195_[26]
.sym 111592 VexRiscv._zz_194_[26]
.sym 111593 VexRiscv._zz_195_[32]
.sym 111595 $abc$38833$n4283_1
.sym 111596 VexRiscv._zz_170_[0]
.sym 111597 VexRiscv._zz_170_[1]
.sym 111598 VexRiscv._zz_151_[29]
.sym 111599 $abc$38833$n3905
.sym 111600 VexRiscv._zz_49_[0]
.sym 111601 VexRiscv._zz_49_[1]
.sym 111602 VexRiscv._zz_151_[18]
.sym 111603 $abc$38833$n3831_1
.sym 111604 VexRiscv._zz_49_[0]
.sym 111605 VexRiscv._zz_49_[1]
.sym 111606 VexRiscv._zz_151_[15]
.sym 111607 $abc$38833$n3807
.sym 111608 VexRiscv._zz_49_[0]
.sym 111609 VexRiscv._zz_49_[1]
.sym 111610 VexRiscv._zz_151_[16]
.sym 111611 VexRiscv._zz_199_[16]
.sym 111612 VexRiscv._zz_285_[1]
.sym 111613 VexRiscv._zz_44_[1]
.sym 111614 VexRiscv._zz_44_[0]
.sym 111615 VexRiscv._zz_316_[29]
.sym 111616 VexRiscv._zz_194_[30]
.sym 111617 $abc$38833$n5375
.sym 111619 VexRiscv._zz_193_[27]
.sym 111620 VexRiscv._zz_321_[0]
.sym 111623 VexRiscv._zz_288_[16]
.sym 111624 VexRiscv._zz_151_[16]
.sym 111625 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 111628 VexRiscv._zz_151_[29]
.sym 111629 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111631 VexRiscv._zz_194_[27]
.sym 111632 VexRiscv._zz_194_[28]
.sym 111633 VexRiscv._zz_311_
.sym 111635 VexRiscv._zz_198_
.sym 111636 VexRiscv._zz_199_[7]
.sym 111639 VexRiscv._zz_194_[6]
.sym 111640 VexRiscv._zz_193_[5]
.sym 111641 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111642 VexRiscv._zz_328_
.sym 111643 VexRiscv._zz_316_[0]
.sym 111644 VexRiscv._zz_194_[1]
.sym 111645 $abc$38833$n5375
.sym 111647 VexRiscv._zz_194_[4]
.sym 111648 VexRiscv._zz_193_[3]
.sym 111649 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111650 VexRiscv._zz_328_
.sym 111651 $abc$38833$n4642_1
.sym 111652 $abc$38833$n4641
.sym 111653 VexRiscv._zz_319_
.sym 111655 VexRiscv._zz_195_[32]
.sym 111656 $abc$38833$n4244
.sym 111657 $abc$38833$n149
.sym 111659 VexRiscv._zz_193_[4]
.sym 111660 $abc$38833$n4258
.sym 111661 $abc$38833$n149
.sym 111663 VexRiscv._zz_193_[1]
.sym 111664 $abc$38833$n4249
.sym 111665 $abc$38833$n149
.sym 111667 VexRiscv._zz_193_[0]
.sym 111668 $abc$38833$n4246
.sym 111669 $abc$38833$n149
.sym 111671 VexRiscv._zz_193_[3]
.sym 111672 $abc$38833$n4255
.sym 111673 $abc$38833$n149
.sym 111675 VexRiscv._zz_193_[5]
.sym 111676 $abc$38833$n4261
.sym 111677 $abc$38833$n149
.sym 111680 VexRiscv._zz_198_
.sym 111681 $abc$38833$n4598
.sym 111683 VexRiscv._zz_193_[2]
.sym 111684 $abc$38833$n4252
.sym 111685 $abc$38833$n149
.sym 111687 VexRiscv._zz_193_[6]
.sym 111688 $abc$38833$n4264
.sym 111689 $abc$38833$n149
.sym 111691 VexRiscv._zz_193_[7]
.sym 111692 $abc$38833$n4267
.sym 111693 $abc$38833$n149
.sym 111695 VexRiscv._zz_193_[8]
.sym 111696 $abc$38833$n4270
.sym 111697 $abc$38833$n149
.sym 111699 VexRiscv._zz_193_[11]
.sym 111700 $abc$38833$n4279
.sym 111701 $abc$38833$n149
.sym 111703 VexRiscv._zz_193_[10]
.sym 111704 $abc$38833$n4276
.sym 111705 $abc$38833$n149
.sym 111707 VexRiscv._zz_198_
.sym 111708 VexRiscv._zz_199_[9]
.sym 111711 VexRiscv._zz_198_
.sym 111712 VexRiscv._zz_199_[15]
.sym 111715 VexRiscv._zz_193_[9]
.sym 111716 $abc$38833$n4273
.sym 111717 $abc$38833$n149
.sym 111719 VexRiscv._zz_193_[13]
.sym 111720 $abc$38833$n4285
.sym 111721 $abc$38833$n149
.sym 111723 VexRiscv._zz_288_[28]
.sym 111724 VexRiscv._zz_151_[28]
.sym 111725 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111727 VexRiscv._zz_193_[20]
.sym 111728 $abc$38833$n4306
.sym 111729 $abc$38833$n149
.sym 111731 VexRiscv._zz_193_[15]
.sym 111732 $abc$38833$n4291
.sym 111733 $abc$38833$n149
.sym 111735 VexRiscv._zz_193_[21]
.sym 111736 $abc$38833$n4309
.sym 111737 $abc$38833$n149
.sym 111739 VexRiscv._zz_193_[19]
.sym 111740 $abc$38833$n4303
.sym 111741 $abc$38833$n149
.sym 111743 VexRiscv._zz_198_
.sym 111744 VexRiscv._zz_199_[18]
.sym 111747 VexRiscv._zz_193_[14]
.sym 111748 $abc$38833$n4288
.sym 111749 $abc$38833$n149
.sym 111751 VexRiscv._zz_198_
.sym 111752 VexRiscv._zz_199_[28]
.sym 111755 VexRiscv._zz_198_
.sym 111756 VexRiscv._zz_199_[27]
.sym 111759 VexRiscv._zz_193_[16]
.sym 111760 $abc$38833$n4294
.sym 111761 $abc$38833$n149
.sym 111763 VexRiscv._zz_193_[22]
.sym 111764 $abc$38833$n4312
.sym 111765 $abc$38833$n149
.sym 111767 VexRiscv._zz_193_[23]
.sym 111768 $abc$38833$n4315
.sym 111769 $abc$38833$n149
.sym 111771 VexRiscv._zz_193_[24]
.sym 111772 $abc$38833$n4318
.sym 111773 $abc$38833$n149
.sym 111775 VexRiscv._zz_198_
.sym 111776 VexRiscv._zz_199_[25]
.sym 111779 VexRiscv._zz_193_[14]
.sym 111780 VexRiscv._zz_321_[0]
.sym 111783 VexRiscv._zz_195_[16]
.sym 111784 VexRiscv._zz_194_[16]
.sym 111785 VexRiscv._zz_195_[32]
.sym 111787 VexRiscv._zz_193_[27]
.sym 111788 $abc$38833$n4327
.sym 111789 $abc$38833$n149
.sym 111791 VexRiscv._zz_193_[29]
.sym 111792 $abc$38833$n4333
.sym 111793 $abc$38833$n149
.sym 111795 VexRiscv._zz_194_[17]
.sym 111796 VexRiscv._zz_193_[16]
.sym 111797 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111798 VexRiscv._zz_328_
.sym 111799 VexRiscv._zz_193_[30]
.sym 111800 $abc$38833$n4336
.sym 111801 $abc$38833$n149
.sym 111803 VexRiscv._zz_193_[26]
.sym 111804 $abc$38833$n4324
.sym 111805 $abc$38833$n149
.sym 111807 VexRiscv._zz_193_[28]
.sym 111808 $abc$38833$n4330
.sym 111809 $abc$38833$n149
.sym 111811 $abc$38833$n5787_1
.sym 111812 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 111813 VexRiscv._zz_47_[0]
.sym 111814 VexRiscv._zz_47_[1]
.sym 111815 $abc$38833$n5562_1
.sym 111816 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 111817 $abc$38833$n3634_1
.sym 111818 $abc$38833$n5808_1
.sym 111819 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 111820 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 111821 VexRiscv.CsrPlugin_hadException
.sym 111823 VexRiscv._zz_35_[30]
.sym 111824 $abc$38833$n5921_1
.sym 111825 $abc$38833$n5578
.sym 111827 VexRiscv._zz_194_[28]
.sym 111828 VexRiscv._zz_193_[27]
.sym 111829 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111830 VexRiscv._zz_328_
.sym 111831 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 111832 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 111833 VexRiscv.CsrPlugin_hadException
.sym 111835 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 111836 VexRiscv._zz_151_[28]
.sym 111837 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111839 $abc$38833$n5788_1
.sym 111840 $abc$38833$n6381
.sym 111841 $abc$38833$n3634_1
.sym 111843 $abc$38833$n6402_1
.sym 111844 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 111845 VexRiscv._zz_47_[0]
.sym 111846 VexRiscv._zz_47_[1]
.sym 111847 $abc$38833$n5917_1
.sym 111848 $abc$38833$n5895_1
.sym 111849 $abc$38833$n5565_1
.sym 111851 $abc$38833$n5807_1
.sym 111852 $abc$38833$n5811_1
.sym 111853 $abc$38833$n4256_1
.sym 111854 $abc$38833$n3624_1
.sym 111855 $abc$38833$n3591_1
.sym 111856 basesoc_we
.sym 111857 sys_rst
.sym 111859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 111860 VexRiscv._zz_151_[26]
.sym 111861 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111863 $abc$38833$n5894_1
.sym 111864 $abc$38833$n6439_1
.sym 111865 $abc$38833$n3634_1
.sym 111867 basesoc_dat_w[1]
.sym 111871 $abc$38833$n5895_1
.sym 111872 $abc$38833$n5871_1
.sym 111873 $abc$38833$n5565_1
.sym 111875 basesoc_dat_w[3]
.sym 111879 VexRiscv._zz_35_[22]
.sym 111883 VexRiscv._zz_160_
.sym 111887 $abc$38833$n5916_1
.sym 111888 $abc$38833$n6410_1
.sym 111889 $abc$38833$n3634_1
.sym 111891 VexRiscv._zz_35_[15]
.sym 111895 $abc$38833$n5882_1
.sym 111896 $abc$38833$n6438_1
.sym 111897 $abc$38833$n3634_1
.sym 111899 VexRiscv._zz_35_[1]
.sym 111903 VexRiscv._zz_35_[30]
.sym 111907 $abc$38833$n4277_1
.sym 111908 $abc$38833$n6404_1
.sym 111909 $abc$38833$n3624_1
.sym 111915 VexRiscv._zz_36_[27]
.sym 111916 $abc$38833$n6061_1
.sym 111917 $abc$38833$n5955_1
.sym 111919 $abc$38833$n6053_1
.sym 111920 VexRiscv._zz_36_[25]
.sym 111921 $abc$38833$n5955_1
.sym 111923 VexRiscv._zz_36_[27]
.sym 111924 $abc$38833$n5885_1
.sym 111925 $abc$38833$n5580
.sym 111935 $abc$38833$n92
.sym 111939 VexRiscv._zz_36_[25]
.sym 111940 $abc$38833$n5861_1
.sym 111941 $abc$38833$n5580
.sym 111944 basesoc_uart_tx_fifo_level0[0]
.sym 111948 basesoc_uart_tx_fifo_level0[1]
.sym 111949 $PACKER_VCC_NET
.sym 111952 basesoc_uart_tx_fifo_level0[2]
.sym 111953 $PACKER_VCC_NET
.sym 111954 $auto$alumacc.cc:474:replace_alu$3848.C[2]
.sym 111956 basesoc_uart_tx_fifo_level0[3]
.sym 111957 $PACKER_VCC_NET
.sym 111958 $auto$alumacc.cc:474:replace_alu$3848.C[3]
.sym 111960 basesoc_uart_tx_fifo_level0[4]
.sym 111961 $PACKER_VCC_NET
.sym 111962 $auto$alumacc.cc:474:replace_alu$3848.C[4]
.sym 111963 $abc$38833$n5849
.sym 111964 $abc$38833$n5850
.sym 111965 basesoc_uart_tx_fifo_wrport_we
.sym 111967 $abc$38833$n5846
.sym 111968 $abc$38833$n5847
.sym 111969 basesoc_uart_tx_fifo_wrport_we
.sym 111971 basesoc_uart_tx_fifo_level0[0]
.sym 111972 basesoc_uart_tx_fifo_level0[1]
.sym 111973 basesoc_uart_tx_fifo_level0[2]
.sym 111974 basesoc_uart_tx_fifo_level0[3]
.sym 111976 basesoc_uart_tx_fifo_level0[0]
.sym 111981 basesoc_uart_tx_fifo_level0[1]
.sym 111985 basesoc_uart_tx_fifo_level0[2]
.sym 111986 $auto$alumacc.cc:474:replace_alu$3899.C[2]
.sym 111989 basesoc_uart_tx_fifo_level0[3]
.sym 111990 $auto$alumacc.cc:474:replace_alu$3899.C[3]
.sym 111993 basesoc_uart_tx_fifo_level0[4]
.sym 111994 $auto$alumacc.cc:474:replace_alu$3899.C[4]
.sym 111996 basesoc_uart_tx_fifo_level0[0]
.sym 111998 $PACKER_VCC_NET
.sym 111999 $abc$38833$n5843
.sym 112000 $abc$38833$n5844
.sym 112001 basesoc_uart_tx_fifo_wrport_we
.sym 112003 $abc$38833$n5840
.sym 112004 $abc$38833$n5841
.sym 112005 basesoc_uart_tx_fifo_wrport_we
.sym 112028 $PACKER_VCC_NET
.sym 112029 basesoc_uart_tx_fifo_produce[0]
.sym 112051 VexRiscv._zz_35_[5]
.sym 112071 $abc$38833$n4354_1
.sym 112072 VexRiscv._zz_334_
.sym 112073 $abc$38833$n4340
.sym 112079 VexRiscv.CsrPlugin_mepc[6]
.sym 112080 VexRiscv.lastStagePc[6]
.sym 112081 $abc$38833$n2479
.sym 112083 $abc$38833$n4352
.sym 112084 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 112085 $abc$38833$n4340
.sym 112099 $abc$38833$n4372_1
.sym 112100 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 112101 $abc$38833$n4340
.sym 112103 VexRiscv.CsrPlugin_mepc[6]
.sym 112104 $abc$38833$n4175_1
.sym 112105 $abc$38833$n4178_1
.sym 112106 VexRiscv.CsrPlugin_mtval[6]
.sym 112107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 112111 VexRiscv._zz_10_[1]
.sym 112115 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 112119 $abc$38833$n4209_1
.sym 112120 VexRiscv._zz_170_[0]
.sym 112121 VexRiscv._zz_170_[1]
.sym 112122 VexRiscv._zz_151_[7]
.sym 112123 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 112131 $abc$38833$n4175_1
.sym 112132 VexRiscv.CsrPlugin_mepc[7]
.sym 112135 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 112136 VexRiscv.CsrPlugin_mepc[16]
.sym 112137 $abc$38833$n3953
.sym 112138 $abc$38833$n3950
.sym 112139 VexRiscv._zz_334_
.sym 112143 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 112147 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 112151 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 112152 VexRiscv.CsrPlugin_mepc[20]
.sym 112153 $abc$38833$n3953
.sym 112154 $abc$38833$n3950
.sym 112155 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 112159 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 112163 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 112167 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 112171 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 112172 $abc$38833$n3952_1
.sym 112173 $abc$38833$n3951
.sym 112174 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 112175 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 112176 $abc$38833$n3952_1
.sym 112177 $abc$38833$n3951
.sym 112178 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 112179 $abc$38833$n4009
.sym 112180 $abc$38833$n4010
.sym 112181 $abc$38833$n3288
.sym 112182 $abc$38833$n3739_1
.sym 112183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 112184 $abc$38833$n3952_1
.sym 112185 $abc$38833$n3951
.sym 112186 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 112187 $abc$38833$n4013
.sym 112188 $abc$38833$n4014
.sym 112189 $abc$38833$n3291
.sym 112190 $abc$38833$n3739_1
.sym 112191 $abc$38833$n4029_1
.sym 112192 $abc$38833$n4030_1
.sym 112193 $abc$38833$n3303
.sym 112194 $abc$38833$n3739_1
.sym 112195 $abc$38833$n4025_1
.sym 112196 $abc$38833$n4026_1
.sym 112197 $abc$38833$n3300
.sym 112198 $abc$38833$n3739_1
.sym 112199 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 112203 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 112204 $abc$38833$n3952_1
.sym 112205 $abc$38833$n3951
.sym 112206 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 112207 $abc$38833$n3315
.sym 112208 $abc$38833$n4045_1
.sym 112209 $abc$38833$n3739_1
.sym 112211 $abc$38833$n4065
.sym 112212 $abc$38833$n4066_1
.sym 112213 $abc$38833$n3330
.sym 112214 $abc$38833$n3739_1
.sym 112215 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 112219 $abc$38833$n4053
.sym 112220 $abc$38833$n4054_1
.sym 112221 $abc$38833$n3321
.sym 112222 $abc$38833$n3739_1
.sym 112223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 112224 $abc$38833$n3952_1
.sym 112225 $abc$38833$n3951
.sym 112226 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 112227 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 112228 $abc$38833$n3952_1
.sym 112229 $abc$38833$n3951
.sym 112230 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 112231 $abc$38833$n4005
.sym 112232 $abc$38833$n4006
.sym 112233 $abc$38833$n3285
.sym 112234 $abc$38833$n3739_1
.sym 112235 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 112236 $abc$38833$n3952_1
.sym 112237 $abc$38833$n3951
.sym 112238 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 112239 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 112240 $abc$38833$n3952_1
.sym 112241 $abc$38833$n3951
.sym 112242 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 112243 $abc$38833$n4017
.sym 112244 $abc$38833$n4018
.sym 112245 $abc$38833$n3294
.sym 112246 $abc$38833$n3739_1
.sym 112247 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 112248 $abc$38833$n3952_1
.sym 112249 $abc$38833$n3951
.sym 112250 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 112251 $abc$38833$n4021_1
.sym 112252 $abc$38833$n4022_1
.sym 112253 $abc$38833$n3297
.sym 112254 $abc$38833$n3739_1
.sym 112255 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 112259 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 112264 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 112265 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 112269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 112270 $auto$alumacc.cc:474:replace_alu$3869.C[3]
.sym 112273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 112274 $auto$alumacc.cc:474:replace_alu$3869.C[4]
.sym 112277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 112278 $auto$alumacc.cc:474:replace_alu$3869.C[5]
.sym 112281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 112282 $auto$alumacc.cc:474:replace_alu$3869.C[6]
.sym 112285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 112286 $auto$alumacc.cc:474:replace_alu$3869.C[7]
.sym 112289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 112290 $auto$alumacc.cc:474:replace_alu$3869.C[8]
.sym 112293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 112294 $auto$alumacc.cc:474:replace_alu$3869.C[9]
.sym 112297 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 112298 $auto$alumacc.cc:474:replace_alu$3869.C[10]
.sym 112301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 112302 $auto$alumacc.cc:474:replace_alu$3869.C[11]
.sym 112305 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 112306 $auto$alumacc.cc:474:replace_alu$3869.C[12]
.sym 112309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 112310 $auto$alumacc.cc:474:replace_alu$3869.C[13]
.sym 112313 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 112314 $auto$alumacc.cc:474:replace_alu$3869.C[14]
.sym 112317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 112318 $auto$alumacc.cc:474:replace_alu$3869.C[15]
.sym 112321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 112322 $auto$alumacc.cc:474:replace_alu$3869.C[16]
.sym 112325 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 112326 $auto$alumacc.cc:474:replace_alu$3869.C[17]
.sym 112329 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 112330 $auto$alumacc.cc:474:replace_alu$3869.C[18]
.sym 112333 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 112334 $auto$alumacc.cc:474:replace_alu$3869.C[19]
.sym 112337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 112338 $auto$alumacc.cc:474:replace_alu$3869.C[20]
.sym 112341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 112342 $auto$alumacc.cc:474:replace_alu$3869.C[21]
.sym 112345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 112346 $auto$alumacc.cc:474:replace_alu$3869.C[22]
.sym 112349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 112350 $auto$alumacc.cc:474:replace_alu$3869.C[23]
.sym 112353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 112354 $auto$alumacc.cc:474:replace_alu$3869.C[24]
.sym 112357 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 112358 $auto$alumacc.cc:474:replace_alu$3869.C[25]
.sym 112361 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 112362 $auto$alumacc.cc:474:replace_alu$3869.C[26]
.sym 112365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 112366 $auto$alumacc.cc:474:replace_alu$3869.C[27]
.sym 112369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 112370 $auto$alumacc.cc:474:replace_alu$3869.C[28]
.sym 112373 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 112374 $auto$alumacc.cc:474:replace_alu$3869.C[29]
.sym 112377 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 112378 $auto$alumacc.cc:474:replace_alu$3869.C[30]
.sym 112381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 112382 $auto$alumacc.cc:474:replace_alu$3869.C[31]
.sym 112383 VexRiscv._zz_193_[1]
.sym 112384 VexRiscv._zz_321_[0]
.sym 112387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 112392 VexRiscv._zz_193_[31]
.sym 112393 $abc$38833$n7471
.sym 112396 VexRiscv._zz_194_[1]
.sym 112397 $abc$38833$n7472
.sym 112398 $auto$alumacc.cc:474:replace_alu$3920.C[1]
.sym 112400 VexRiscv._zz_194_[2]
.sym 112401 $abc$38833$n7473
.sym 112402 $auto$alumacc.cc:474:replace_alu$3920.C[2]
.sym 112404 VexRiscv._zz_194_[3]
.sym 112405 $abc$38833$n7474
.sym 112406 $auto$alumacc.cc:474:replace_alu$3920.C[3]
.sym 112408 VexRiscv._zz_194_[4]
.sym 112409 $abc$38833$n7475
.sym 112410 $auto$alumacc.cc:474:replace_alu$3920.C[4]
.sym 112412 VexRiscv._zz_194_[5]
.sym 112413 $abc$38833$n7476
.sym 112414 $auto$alumacc.cc:474:replace_alu$3920.C[5]
.sym 112416 VexRiscv._zz_194_[6]
.sym 112417 $abc$38833$n7477
.sym 112418 $auto$alumacc.cc:474:replace_alu$3920.C[6]
.sym 112420 VexRiscv._zz_194_[7]
.sym 112421 $abc$38833$n7478
.sym 112422 $auto$alumacc.cc:474:replace_alu$3920.C[7]
.sym 112424 VexRiscv._zz_194_[8]
.sym 112425 $abc$38833$n7479
.sym 112426 $auto$alumacc.cc:474:replace_alu$3920.C[8]
.sym 112428 VexRiscv._zz_194_[9]
.sym 112429 $abc$38833$n7480
.sym 112430 $auto$alumacc.cc:474:replace_alu$3920.C[9]
.sym 112432 VexRiscv._zz_194_[10]
.sym 112433 $abc$38833$n7481
.sym 112434 $auto$alumacc.cc:474:replace_alu$3920.C[10]
.sym 112436 VexRiscv._zz_194_[11]
.sym 112437 $abc$38833$n7482
.sym 112438 $auto$alumacc.cc:474:replace_alu$3920.C[11]
.sym 112440 VexRiscv._zz_194_[12]
.sym 112441 $abc$38833$n7483
.sym 112442 $auto$alumacc.cc:474:replace_alu$3920.C[12]
.sym 112444 VexRiscv._zz_194_[13]
.sym 112445 $abc$38833$n7484
.sym 112446 $auto$alumacc.cc:474:replace_alu$3920.C[13]
.sym 112448 VexRiscv._zz_194_[14]
.sym 112449 $abc$38833$n7485
.sym 112450 $auto$alumacc.cc:474:replace_alu$3920.C[14]
.sym 112452 VexRiscv._zz_194_[15]
.sym 112453 $abc$38833$n7486
.sym 112454 $auto$alumacc.cc:474:replace_alu$3920.C[15]
.sym 112456 VexRiscv._zz_194_[16]
.sym 112457 $abc$38833$n7487
.sym 112458 $auto$alumacc.cc:474:replace_alu$3920.C[16]
.sym 112460 VexRiscv._zz_194_[17]
.sym 112461 $abc$38833$n7488
.sym 112462 $auto$alumacc.cc:474:replace_alu$3920.C[17]
.sym 112464 VexRiscv._zz_194_[18]
.sym 112465 $abc$38833$n7489
.sym 112466 $auto$alumacc.cc:474:replace_alu$3920.C[18]
.sym 112468 VexRiscv._zz_194_[19]
.sym 112469 $abc$38833$n7490
.sym 112470 $auto$alumacc.cc:474:replace_alu$3920.C[19]
.sym 112472 VexRiscv._zz_194_[20]
.sym 112473 $abc$38833$n7491
.sym 112474 $auto$alumacc.cc:474:replace_alu$3920.C[20]
.sym 112476 VexRiscv._zz_194_[21]
.sym 112477 $abc$38833$n7492
.sym 112478 $auto$alumacc.cc:474:replace_alu$3920.C[21]
.sym 112480 VexRiscv._zz_194_[22]
.sym 112481 $abc$38833$n7493
.sym 112482 $auto$alumacc.cc:474:replace_alu$3920.C[22]
.sym 112484 VexRiscv._zz_194_[23]
.sym 112485 $abc$38833$n7494
.sym 112486 $auto$alumacc.cc:474:replace_alu$3920.C[23]
.sym 112488 VexRiscv._zz_194_[24]
.sym 112489 $abc$38833$n7495
.sym 112490 $auto$alumacc.cc:474:replace_alu$3920.C[24]
.sym 112492 VexRiscv._zz_194_[25]
.sym 112493 $abc$38833$n7496
.sym 112494 $auto$alumacc.cc:474:replace_alu$3920.C[25]
.sym 112496 VexRiscv._zz_194_[26]
.sym 112497 $abc$38833$n7497
.sym 112498 $auto$alumacc.cc:474:replace_alu$3920.C[26]
.sym 112500 VexRiscv._zz_194_[27]
.sym 112501 $abc$38833$n7498
.sym 112502 $auto$alumacc.cc:474:replace_alu$3920.C[27]
.sym 112504 VexRiscv._zz_194_[28]
.sym 112505 $abc$38833$n7499
.sym 112506 $auto$alumacc.cc:474:replace_alu$3920.C[28]
.sym 112508 VexRiscv._zz_194_[29]
.sym 112509 $abc$38833$n7500
.sym 112510 $auto$alumacc.cc:474:replace_alu$3920.C[29]
.sym 112512 VexRiscv._zz_194_[30]
.sym 112513 $abc$38833$n7501
.sym 112514 $auto$alumacc.cc:474:replace_alu$3920.C[30]
.sym 112516 VexRiscv._zz_194_[31]
.sym 112517 $abc$38833$n7502
.sym 112518 $auto$alumacc.cc:474:replace_alu$3920.C[31]
.sym 112520 VexRiscv._zz_194_[32]
.sym 112521 $PACKER_VCC_NET
.sym 112522 $auto$alumacc.cc:474:replace_alu$3920.C[32]
.sym 112523 VexRiscv._zz_285_[2]
.sym 112524 VexRiscv._zz_199_[2]
.sym 112525 VexRiscv._zz_44_[0]
.sym 112526 VexRiscv._zz_44_[1]
.sym 112527 VexRiscv._zz_199_[20]
.sym 112528 VexRiscv._zz_286_[0]
.sym 112529 VexRiscv._zz_44_[1]
.sym 112530 VexRiscv._zz_44_[0]
.sym 112531 VexRiscv._zz_288_[1]
.sym 112532 VexRiscv._zz_151_[1]
.sym 112533 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 112538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 112539 VexRiscv._zz_288_[0]
.sym 112540 VexRiscv._zz_151_[0]
.sym 112541 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 112545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 112546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112547 VexRiscv._zz_199_[0]
.sym 112548 VexRiscv._zz_285_[0]
.sym 112549 VexRiscv._zz_44_[1]
.sym 112550 VexRiscv._zz_44_[0]
.sym 112551 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 112555 VexRiscv._zz_193_[21]
.sym 112556 VexRiscv._zz_321_[0]
.sym 112559 VexRiscv._zz_198_
.sym 112560 VexRiscv._zz_199_[8]
.sym 112563 VexRiscv._zz_195_[6]
.sym 112564 VexRiscv._zz_194_[6]
.sym 112565 VexRiscv._zz_195_[32]
.sym 112567 VexRiscv._zz_288_[19]
.sym 112568 VexRiscv._zz_151_[19]
.sym 112569 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112571 VexRiscv._zz_199_[1]
.sym 112572 VexRiscv._zz_285_[1]
.sym 112573 VexRiscv._zz_44_[1]
.sym 112574 VexRiscv._zz_44_[0]
.sym 112575 VexRiscv._zz_195_[20]
.sym 112576 VexRiscv._zz_194_[20]
.sym 112577 VexRiscv._zz_195_[32]
.sym 112579 VexRiscv._zz_198_
.sym 112580 VexRiscv._zz_199_[19]
.sym 112583 VexRiscv._zz_194_[2]
.sym 112584 VexRiscv._zz_193_[1]
.sym 112585 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112586 VexRiscv._zz_328_
.sym 112587 VexRiscv._zz_198_
.sym 112588 VexRiscv._zz_199_[2]
.sym 112591 VexRiscv._zz_288_[20]
.sym 112592 VexRiscv._zz_151_[20]
.sym 112593 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112595 $abc$38833$n5957_1
.sym 112596 VexRiscv._zz_36_[1]
.sym 112597 $abc$38833$n5955_1
.sym 112599 VexRiscv._zz_198_
.sym 112600 VexRiscv._zz_199_[5]
.sym 112603 VexRiscv._zz_198_
.sym 112604 VexRiscv._zz_199_[1]
.sym 112607 VexRiscv._zz_288_[18]
.sym 112608 VexRiscv._zz_151_[18]
.sym 112609 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112611 VexRiscv._zz_198_
.sym 112612 VexRiscv._zz_199_[0]
.sym 112616 VexRiscv._zz_198_
.sym 112617 $abc$38833$n4598
.sym 112621 $abc$38833$n4600
.sym 112622 $auto$alumacc.cc:474:replace_alu$3887.C[1]
.sym 112625 $abc$38833$n4602
.sym 112626 $auto$alumacc.cc:474:replace_alu$3887.C[2]
.sym 112629 $abc$38833$n4604
.sym 112630 $auto$alumacc.cc:474:replace_alu$3887.C[3]
.sym 112633 $abc$38833$n4606
.sym 112634 $auto$alumacc.cc:474:replace_alu$3887.C[4]
.sym 112637 $abc$38833$n4608
.sym 112638 $auto$alumacc.cc:474:replace_alu$3887.C[5]
.sym 112641 $abc$38833$n4610
.sym 112642 $auto$alumacc.cc:474:replace_alu$3887.C[6]
.sym 112645 $abc$38833$n4612
.sym 112646 $auto$alumacc.cc:474:replace_alu$3887.C[7]
.sym 112649 $abc$38833$n4614
.sym 112650 $auto$alumacc.cc:474:replace_alu$3887.C[8]
.sym 112653 $abc$38833$n4616
.sym 112654 $auto$alumacc.cc:474:replace_alu$3887.C[9]
.sym 112657 $abc$38833$n4618
.sym 112658 $auto$alumacc.cc:474:replace_alu$3887.C[10]
.sym 112661 $abc$38833$n4620
.sym 112662 $auto$alumacc.cc:474:replace_alu$3887.C[11]
.sym 112665 $abc$38833$n4622
.sym 112666 $auto$alumacc.cc:474:replace_alu$3887.C[12]
.sym 112669 $abc$38833$n4624
.sym 112670 $auto$alumacc.cc:474:replace_alu$3887.C[13]
.sym 112673 $abc$38833$n4626
.sym 112674 $auto$alumacc.cc:474:replace_alu$3887.C[14]
.sym 112677 $abc$38833$n4628
.sym 112678 $auto$alumacc.cc:474:replace_alu$3887.C[15]
.sym 112681 $abc$38833$n4630
.sym 112682 $auto$alumacc.cc:474:replace_alu$3887.C[16]
.sym 112685 $abc$38833$n4632
.sym 112686 $auto$alumacc.cc:474:replace_alu$3887.C[17]
.sym 112689 $abc$38833$n4634
.sym 112690 $auto$alumacc.cc:474:replace_alu$3887.C[18]
.sym 112693 $abc$38833$n4636
.sym 112694 $auto$alumacc.cc:474:replace_alu$3887.C[19]
.sym 112697 $abc$38833$n4638
.sym 112698 $auto$alumacc.cc:474:replace_alu$3887.C[20]
.sym 112701 $abc$38833$n4640
.sym 112702 $auto$alumacc.cc:474:replace_alu$3887.C[21]
.sym 112705 $abc$38833$n4642
.sym 112706 $auto$alumacc.cc:474:replace_alu$3887.C[22]
.sym 112709 $abc$38833$n4644
.sym 112710 $auto$alumacc.cc:474:replace_alu$3887.C[23]
.sym 112713 $abc$38833$n4646
.sym 112714 $auto$alumacc.cc:474:replace_alu$3887.C[24]
.sym 112717 $abc$38833$n4648
.sym 112718 $auto$alumacc.cc:474:replace_alu$3887.C[25]
.sym 112721 $abc$38833$n4650
.sym 112722 $auto$alumacc.cc:474:replace_alu$3887.C[26]
.sym 112725 $abc$38833$n4652
.sym 112726 $auto$alumacc.cc:474:replace_alu$3887.C[27]
.sym 112729 $abc$38833$n4654
.sym 112730 $auto$alumacc.cc:474:replace_alu$3887.C[28]
.sym 112733 $abc$38833$n4656
.sym 112734 $auto$alumacc.cc:474:replace_alu$3887.C[29]
.sym 112737 $abc$38833$n4658
.sym 112738 $auto$alumacc.cc:474:replace_alu$3887.C[30]
.sym 112741 $abc$38833$n4660
.sym 112742 $auto$alumacc.cc:474:replace_alu$3887.C[31]
.sym 112745 $abc$38833$n4662
.sym 112746 $auto$alumacc.cc:474:replace_alu$3887.C[32]
.sym 112747 VexRiscv._zz_195_[22]
.sym 112748 VexRiscv._zz_194_[22]
.sym 112749 VexRiscv._zz_195_[32]
.sym 112751 VexRiscv._zz_288_[27]
.sym 112752 VexRiscv._zz_151_[27]
.sym 112753 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112755 VexRiscv._zz_321_[0]
.sym 112756 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 112759 VexRiscv._zz_195_[15]
.sym 112760 VexRiscv._zz_194_[15]
.sym 112761 VexRiscv._zz_195_[32]
.sym 112763 VexRiscv._zz_41_[7]
.sym 112767 VexRiscv._zz_195_[28]
.sym 112768 VexRiscv._zz_194_[28]
.sym 112769 VexRiscv._zz_195_[32]
.sym 112771 VexRiscv._zz_195_[29]
.sym 112772 VexRiscv._zz_194_[29]
.sym 112773 VexRiscv._zz_195_[32]
.sym 112775 $abc$38833$n4591
.sym 112776 $abc$38833$n4590_1
.sym 112777 VexRiscv._zz_319_
.sym 112779 $abc$38833$n4609
.sym 112780 $abc$38833$n4608_1
.sym 112781 VexRiscv._zz_319_
.sym 112783 VexRiscv._zz_195_[9]
.sym 112784 VexRiscv._zz_194_[9]
.sym 112785 VexRiscv._zz_195_[32]
.sym 112787 $abc$38833$n4606_1
.sym 112788 $abc$38833$n4605
.sym 112789 VexRiscv._zz_319_
.sym 112791 VexRiscv._zz_194_[29]
.sym 112792 VexRiscv._zz_194_[30]
.sym 112793 VexRiscv._zz_311_
.sym 112795 VexRiscv._zz_195_[14]
.sym 112796 VexRiscv._zz_194_[14]
.sym 112797 VexRiscv._zz_195_[32]
.sym 112799 $abc$38833$n4648_1
.sym 112800 $abc$38833$n4647
.sym 112801 VexRiscv._zz_319_
.sym 112803 $abc$38833$n4630_1
.sym 112804 $abc$38833$n4629
.sym 112805 VexRiscv._zz_319_
.sym 112807 VexRiscv._zz_194_[16]
.sym 112808 VexRiscv._zz_194_[17]
.sym 112809 VexRiscv._zz_311_
.sym 112811 VexRiscv._zz_194_[15]
.sym 112812 VexRiscv._zz_194_[16]
.sym 112813 VexRiscv._zz_311_
.sym 112815 VexRiscv._zz_41_[0]
.sym 112819 $abc$38833$n6398
.sym 112820 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 112821 VexRiscv._zz_47_[0]
.sym 112822 VexRiscv._zz_47_[1]
.sym 112823 VexRiscv._zz_36_[25]
.sym 112827 $abc$38833$n5915_1
.sym 112828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 112829 VexRiscv._zz_47_[0]
.sym 112830 VexRiscv._zz_47_[1]
.sym 112831 VexRiscv._zz_36_[20]
.sym 112835 VexRiscv._zz_36_[27]
.sym 112839 VexRiscv._zz_35_[24]
.sym 112843 VexRiscv._zz_194_[10]
.sym 112844 VexRiscv._zz_194_[11]
.sym 112845 VexRiscv._zz_311_
.sym 112847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 112848 $abc$38833$n5453_1
.sym 112849 $abc$38833$n3386_1
.sym 112851 VexRiscv._zz_35_[20]
.sym 112855 VexRiscv._zz_195_[24]
.sym 112856 VexRiscv._zz_194_[24]
.sym 112857 VexRiscv._zz_195_[32]
.sym 112859 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 112860 $abc$38833$n5452_1
.sym 112861 VexRiscv.memory_arbitration_isValid
.sym 112862 VexRiscv.execute_to_memory_IS_DIV
.sym 112863 $abc$38833$n4271_1
.sym 112864 $abc$38833$n6396
.sym 112865 $abc$38833$n3624_1
.sym 112867 VexRiscv._zz_195_[17]
.sym 112868 VexRiscv._zz_194_[17]
.sym 112869 VexRiscv._zz_195_[32]
.sym 112871 basesoc_uart_tx_fifo_level0[1]
.sym 112903 sys_rst
.sym 112904 basesoc_uart_tx_fifo_wrport_we
.sym 112905 basesoc_uart_tx_fifo_level0[0]
.sym 112906 basesoc_uart_tx_fifo_do_read
.sym 112907 basesoc_ctrl_reset_reset_r
.sym 112911 $abc$38833$n3521
.sym 112912 basesoc_uart_tx_fifo_level0[4]
.sym 112915 sys_rst
.sym 112916 basesoc_uart_tx_fifo_wrport_we
.sym 112917 basesoc_uart_tx_fifo_do_read
.sym 112919 VexRiscv._zz_195_[30]
.sym 112920 VexRiscv._zz_194_[30]
.sym 112921 VexRiscv._zz_195_[32]
.sym 112927 VexRiscv._zz_195_[13]
.sym 112928 VexRiscv._zz_194_[13]
.sym 112929 VexRiscv._zz_195_[32]
.sym 112931 basesoc_dat_w[1]
.sym 112935 basesoc_uart_phy_tx_busy
.sym 112936 $abc$38833$n5866
.sym 112939 basesoc_uart_phy_sink_ready
.sym 112940 basesoc_uart_phy_sink_valid
.sym 112941 basesoc_uart_tx_fifo_level0[4]
.sym 112942 $abc$38833$n3521
.sym 112944 $PACKER_VCC_NET
.sym 112945 basesoc_uart_tx_fifo_level0[0]
.sym 112951 basesoc_uart_phy_sink_ready
.sym 112952 basesoc_uart_phy_tx_busy
.sym 112953 basesoc_uart_phy_sink_valid
.sym 112963 $abc$38833$n5590
.sym 112975 basesoc_uart_tx_fifo_do_read
.sym 112995 $abc$38833$n2247
.sym 112996 basesoc_uart_phy_sink_ready
.sym 113007 $abc$38833$n3600_1
.sym 113008 $abc$38833$n15
.sym 113019 $abc$38833$n15
.sym 113031 VexRiscv._zz_200_[5]
.sym 113032 $abc$38833$n4191_1
.sym 113033 $abc$38833$n4204_1
.sym 113035 VexRiscv.CsrPlugin_mtval[12]
.sym 113036 $abc$38833$n4178_1
.sym 113037 $abc$38833$n4231_1
.sym 113039 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 113043 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 113047 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 113051 VexRiscv.CsrPlugin_mepc[5]
.sym 113052 $abc$38833$n4175_1
.sym 113053 $abc$38833$n4178_1
.sym 113054 VexRiscv.CsrPlugin_mtval[5]
.sym 113055 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 113059 VexRiscv._zz_334_
.sym 113063 $abc$38833$n4206_1
.sym 113064 VexRiscv._zz_170_[0]
.sym 113065 VexRiscv._zz_170_[1]
.sym 113066 VexRiscv._zz_151_[6]
.sym 113067 VexRiscv._zz_334_
.sym 113071 $abc$38833$n4229_1
.sym 113072 VexRiscv._zz_170_[0]
.sym 113073 VexRiscv._zz_170_[1]
.sym 113074 VexRiscv._zz_151_[12]
.sym 113075 VexRiscv._zz_335_
.sym 113079 VexRiscv.CsrPlugin_mepc[12]
.sym 113080 $abc$38833$n4175_1
.sym 113081 $abc$38833$n4230_1
.sym 113083 VexRiscv.CsrPlugin_mtval[7]
.sym 113084 $abc$38833$n4178_1
.sym 113085 $abc$38833$n4211_1
.sym 113086 $abc$38833$n4212_1
.sym 113087 VexRiscv._zz_200_[6]
.sym 113088 $abc$38833$n4191_1
.sym 113089 $abc$38833$n4207_1
.sym 113091 VexRiscv.CsrPlugin_mie_MTIE
.sym 113092 $abc$38833$n3630_1
.sym 113093 $abc$38833$n4210_1
.sym 113095 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 113096 $abc$38833$n3954
.sym 113097 $abc$38833$n3991
.sym 113099 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 113100 VexRiscv.CsrPlugin_mepc[17]
.sym 113101 $abc$38833$n3953
.sym 113102 $abc$38833$n3950
.sym 113103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 113104 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 113105 VexRiscv._zz_190_
.sym 113106 $abc$38833$n151
.sym 113107 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 113108 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 113109 $abc$38833$n151
.sym 113110 VexRiscv._zz_192_
.sym 113111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 113115 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 113116 VexRiscv.CsrPlugin_mepc[12]
.sym 113117 $abc$38833$n3953
.sym 113118 $abc$38833$n3950
.sym 113119 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 113120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 113121 $abc$38833$n151
.sym 113122 VexRiscv._zz_192_
.sym 113123 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 113127 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 113131 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 113132 $abc$38833$n3954
.sym 113133 $abc$38833$n4003
.sym 113135 $abc$38833$n3989
.sym 113136 $abc$38833$n3990
.sym 113137 $abc$38833$n3273
.sym 113138 $abc$38833$n3739_1
.sym 113139 $abc$38833$n4001
.sym 113140 $abc$38833$n4002
.sym 113141 $abc$38833$n3282
.sym 113142 $abc$38833$n3739_1
.sym 113143 $abc$38833$n3993
.sym 113144 $abc$38833$n3994
.sym 113145 $abc$38833$n3276
.sym 113146 $abc$38833$n3739_1
.sym 113147 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 113148 $abc$38833$n3954
.sym 113149 $abc$38833$n4039_1
.sym 113151 $abc$38833$n3279
.sym 113152 $abc$38833$n3997
.sym 113153 $abc$38833$n3739_1
.sym 113155 $abc$38833$n4037_1
.sym 113156 $abc$38833$n4038_1
.sym 113157 $abc$38833$n3309
.sym 113158 $abc$38833$n3739_1
.sym 113159 $PACKER_GND_NET
.sym 113163 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 113164 $abc$38833$n3954
.sym 113165 $abc$38833$n4051_1
.sym 113167 $PACKER_GND_NET
.sym 113171 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 113172 $abc$38833$n3954
.sym 113173 $abc$38833$n4011
.sym 113175 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 113176 $abc$38833$n3954
.sym 113177 $abc$38833$n4035_1
.sym 113179 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 113180 VexRiscv.CsrPlugin_mepc[14]
.sym 113181 $abc$38833$n3953
.sym 113182 $abc$38833$n3950
.sym 113183 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 113184 $abc$38833$n3954
.sym 113185 $abc$38833$n3995
.sym 113187 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 113188 $abc$38833$n3855
.sym 113189 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 113190 $abc$38833$n3844
.sym 113191 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 113192 $abc$38833$n3954
.sym 113193 $abc$38833$n4063_1
.sym 113195 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 113199 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 113200 $abc$38833$n3954
.sym 113201 $abc$38833$n4023_1
.sym 113203 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 113207 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 113211 $abc$38833$n4033_1
.sym 113212 $abc$38833$n4034_1
.sym 113213 $abc$38833$n3306
.sym 113214 $abc$38833$n3739_1
.sym 113215 $abc$38833$n4049_1
.sym 113216 $abc$38833$n4050_1
.sym 113217 $abc$38833$n3318
.sym 113218 $abc$38833$n3739_1
.sym 113219 $abc$38833$n4061
.sym 113220 $abc$38833$n4062
.sym 113221 $abc$38833$n3327
.sym 113222 $abc$38833$n3739_1
.sym 113223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 113227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 113231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 113235 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 113236 VexRiscv.CsrPlugin_mepc[22]
.sym 113237 $abc$38833$n3953
.sym 113238 $abc$38833$n3950
.sym 113239 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 113243 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 113247 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 113251 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 113255 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 113259 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 113263 VexRiscv._zz_321_[10]
.sym 113267 $abc$38833$n4176_1
.sym 113268 VexRiscv._zz_286_[0]
.sym 113269 VexRiscv._zz_286_[1]
.sym 113271 VexRiscv._zz_321_[2]
.sym 113275 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 113276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 113277 $abc$38833$n151
.sym 113278 VexRiscv._zz_192_
.sym 113279 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 113283 VexRiscv._zz_321_[6]
.sym 113287 VexRiscv._zz_321_[14]
.sym 113291 VexRiscv._zz_321_[15]
.sym 113295 VexRiscv._zz_193_[6]
.sym 113296 VexRiscv._zz_321_[0]
.sym 113299 VexRiscv._zz_321_[13]
.sym 113303 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 113307 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 113311 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 113315 VexRiscv._zz_321_[20]
.sym 113320 VexRiscv._zz_316_[0]
.sym 113321 VexRiscv._zz_314_[0]
.sym 113324 VexRiscv._zz_316_[1]
.sym 113325 VexRiscv._zz_314_[1]
.sym 113326 $auto$alumacc.cc:474:replace_alu$3863.C[1]
.sym 113328 VexRiscv._zz_316_[2]
.sym 113329 VexRiscv._zz_314_[2]
.sym 113330 $auto$alumacc.cc:474:replace_alu$3863.C[2]
.sym 113332 VexRiscv._zz_316_[3]
.sym 113333 VexRiscv._zz_314_[3]
.sym 113334 $auto$alumacc.cc:474:replace_alu$3863.C[3]
.sym 113336 VexRiscv._zz_316_[4]
.sym 113337 VexRiscv._zz_314_[4]
.sym 113338 $auto$alumacc.cc:474:replace_alu$3863.C[4]
.sym 113340 VexRiscv._zz_316_[5]
.sym 113341 VexRiscv._zz_314_[5]
.sym 113342 $auto$alumacc.cc:474:replace_alu$3863.C[5]
.sym 113344 VexRiscv._zz_316_[6]
.sym 113345 VexRiscv._zz_314_[6]
.sym 113346 $auto$alumacc.cc:474:replace_alu$3863.C[6]
.sym 113348 VexRiscv._zz_316_[7]
.sym 113349 VexRiscv._zz_314_[7]
.sym 113350 $auto$alumacc.cc:474:replace_alu$3863.C[7]
.sym 113352 VexRiscv._zz_316_[8]
.sym 113353 VexRiscv._zz_314_[8]
.sym 113354 $auto$alumacc.cc:474:replace_alu$3863.C[8]
.sym 113356 VexRiscv._zz_316_[9]
.sym 113357 VexRiscv._zz_314_[9]
.sym 113358 $auto$alumacc.cc:474:replace_alu$3863.C[9]
.sym 113360 VexRiscv._zz_316_[10]
.sym 113361 VexRiscv._zz_314_[10]
.sym 113362 $auto$alumacc.cc:474:replace_alu$3863.C[10]
.sym 113364 VexRiscv._zz_316_[11]
.sym 113365 VexRiscv._zz_314_[11]
.sym 113366 $auto$alumacc.cc:474:replace_alu$3863.C[11]
.sym 113368 VexRiscv._zz_316_[12]
.sym 113369 VexRiscv._zz_314_[12]
.sym 113370 $auto$alumacc.cc:474:replace_alu$3863.C[12]
.sym 113372 VexRiscv._zz_316_[13]
.sym 113373 VexRiscv._zz_314_[13]
.sym 113374 $auto$alumacc.cc:474:replace_alu$3863.C[13]
.sym 113376 VexRiscv._zz_316_[14]
.sym 113377 VexRiscv._zz_314_[14]
.sym 113378 $auto$alumacc.cc:474:replace_alu$3863.C[14]
.sym 113380 VexRiscv._zz_316_[15]
.sym 113381 VexRiscv._zz_314_[15]
.sym 113382 $auto$alumacc.cc:474:replace_alu$3863.C[15]
.sym 113384 VexRiscv._zz_316_[16]
.sym 113385 VexRiscv._zz_314_[16]
.sym 113386 $auto$alumacc.cc:474:replace_alu$3863.C[16]
.sym 113388 VexRiscv._zz_316_[17]
.sym 113389 VexRiscv._zz_314_[17]
.sym 113390 $auto$alumacc.cc:474:replace_alu$3863.C[17]
.sym 113392 VexRiscv._zz_316_[18]
.sym 113393 VexRiscv._zz_314_[18]
.sym 113394 $auto$alumacc.cc:474:replace_alu$3863.C[18]
.sym 113396 VexRiscv._zz_316_[19]
.sym 113397 VexRiscv._zz_314_[19]
.sym 113398 $auto$alumacc.cc:474:replace_alu$3863.C[19]
.sym 113400 VexRiscv._zz_316_[20]
.sym 113401 VexRiscv._zz_314_[20]
.sym 113402 $auto$alumacc.cc:474:replace_alu$3863.C[20]
.sym 113404 VexRiscv._zz_316_[21]
.sym 113405 VexRiscv._zz_314_[21]
.sym 113406 $auto$alumacc.cc:474:replace_alu$3863.C[21]
.sym 113408 VexRiscv._zz_316_[22]
.sym 113409 VexRiscv._zz_314_[22]
.sym 113410 $auto$alumacc.cc:474:replace_alu$3863.C[22]
.sym 113412 VexRiscv._zz_316_[23]
.sym 113413 VexRiscv._zz_314_[23]
.sym 113414 $auto$alumacc.cc:474:replace_alu$3863.C[23]
.sym 113416 VexRiscv._zz_316_[24]
.sym 113417 VexRiscv._zz_314_[24]
.sym 113418 $auto$alumacc.cc:474:replace_alu$3863.C[24]
.sym 113420 VexRiscv._zz_316_[25]
.sym 113421 VexRiscv._zz_314_[25]
.sym 113422 $auto$alumacc.cc:474:replace_alu$3863.C[25]
.sym 113424 VexRiscv._zz_316_[26]
.sym 113425 VexRiscv._zz_314_[26]
.sym 113426 $auto$alumacc.cc:474:replace_alu$3863.C[26]
.sym 113428 VexRiscv._zz_316_[27]
.sym 113429 VexRiscv._zz_314_[27]
.sym 113430 $auto$alumacc.cc:474:replace_alu$3863.C[27]
.sym 113432 VexRiscv._zz_316_[28]
.sym 113433 VexRiscv._zz_314_[28]
.sym 113434 $auto$alumacc.cc:474:replace_alu$3863.C[28]
.sym 113436 VexRiscv._zz_316_[29]
.sym 113437 VexRiscv._zz_314_[29]
.sym 113438 $auto$alumacc.cc:474:replace_alu$3863.C[29]
.sym 113440 VexRiscv._zz_316_[30]
.sym 113441 VexRiscv._zz_314_[30]
.sym 113442 $auto$alumacc.cc:474:replace_alu$3863.C[30]
.sym 113444 VexRiscv._zz_316_[31]
.sym 113445 VexRiscv._zz_314_[31]
.sym 113446 $auto$alumacc.cc:474:replace_alu$3863.C[31]
.sym 113448 VexRiscv._zz_316_[32]
.sym 113449 VexRiscv._zz_314_[32]
.sym 113450 $auto$alumacc.cc:474:replace_alu$3863.C[32]
.sym 113452 VexRiscv._zz_316_[32]
.sym 113453 VexRiscv._zz_314_[32]
.sym 113454 $auto$alumacc.cc:474:replace_alu$3863.C[33]
.sym 113455 VexRiscv._zz_193_[7]
.sym 113456 VexRiscv._zz_321_[0]
.sym 113460 VexRiscv._zz_292_
.sym 113461 VexRiscv._zz_291_[0]
.sym 113462 VexRiscv._zz_151_[0]
.sym 113463 VexRiscv._zz_195_[31]
.sym 113464 VexRiscv._zz_194_[31]
.sym 113465 VexRiscv._zz_195_[32]
.sym 113467 VexRiscv._zz_288_[3]
.sym 113468 VexRiscv._zz_151_[3]
.sym 113469 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113471 VexRiscv._zz_288_[5]
.sym 113472 VexRiscv._zz_151_[5]
.sym 113473 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113475 VexRiscv._zz_288_[6]
.sym 113476 VexRiscv._zz_151_[6]
.sym 113477 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113480 VexRiscv._zz_151_[0]
.sym 113484 VexRiscv._zz_292_
.sym 113485 VexRiscv._zz_291_[0]
.sym 113488 VexRiscv._zz_291_[1]
.sym 113489 VexRiscv._zz_151_[1]
.sym 113490 $auto$maccmap.cc:240:synth$7979.C[1]
.sym 113492 VexRiscv._zz_291_[2]
.sym 113493 VexRiscv._zz_151_[2]
.sym 113494 $auto$maccmap.cc:240:synth$7979.C[2]
.sym 113496 VexRiscv._zz_291_[3]
.sym 113497 VexRiscv._zz_151_[3]
.sym 113498 $auto$maccmap.cc:240:synth$7979.C[3]
.sym 113500 VexRiscv._zz_291_[4]
.sym 113501 VexRiscv._zz_151_[4]
.sym 113502 $auto$maccmap.cc:240:synth$7979.C[4]
.sym 113504 VexRiscv._zz_291_[5]
.sym 113505 VexRiscv._zz_151_[5]
.sym 113506 $auto$maccmap.cc:240:synth$7979.C[5]
.sym 113508 VexRiscv._zz_291_[6]
.sym 113509 VexRiscv._zz_151_[6]
.sym 113510 $auto$maccmap.cc:240:synth$7979.C[6]
.sym 113512 VexRiscv._zz_291_[7]
.sym 113513 VexRiscv._zz_151_[7]
.sym 113514 $auto$maccmap.cc:240:synth$7979.C[7]
.sym 113516 VexRiscv._zz_291_[8]
.sym 113517 VexRiscv._zz_151_[8]
.sym 113518 $auto$maccmap.cc:240:synth$7979.C[8]
.sym 113520 VexRiscv._zz_291_[9]
.sym 113521 VexRiscv._zz_151_[9]
.sym 113522 $auto$maccmap.cc:240:synth$7979.C[9]
.sym 113524 VexRiscv._zz_291_[10]
.sym 113525 VexRiscv._zz_151_[10]
.sym 113526 $auto$maccmap.cc:240:synth$7979.C[10]
.sym 113528 VexRiscv._zz_291_[11]
.sym 113529 VexRiscv._zz_151_[11]
.sym 113530 $auto$maccmap.cc:240:synth$7979.C[11]
.sym 113532 VexRiscv._zz_291_[12]
.sym 113533 VexRiscv._zz_151_[12]
.sym 113534 $auto$maccmap.cc:240:synth$7979.C[12]
.sym 113536 VexRiscv._zz_291_[13]
.sym 113537 VexRiscv._zz_151_[13]
.sym 113538 $auto$maccmap.cc:240:synth$7979.C[13]
.sym 113540 VexRiscv._zz_291_[14]
.sym 113541 VexRiscv._zz_151_[14]
.sym 113542 $auto$maccmap.cc:240:synth$7979.C[14]
.sym 113544 VexRiscv._zz_291_[15]
.sym 113545 VexRiscv._zz_151_[15]
.sym 113546 $auto$maccmap.cc:240:synth$7979.C[15]
.sym 113548 VexRiscv._zz_291_[16]
.sym 113549 VexRiscv._zz_151_[16]
.sym 113550 $auto$maccmap.cc:240:synth$7979.C[16]
.sym 113552 VexRiscv._zz_291_[17]
.sym 113553 VexRiscv._zz_151_[17]
.sym 113554 $auto$maccmap.cc:240:synth$7979.C[17]
.sym 113556 VexRiscv._zz_291_[18]
.sym 113557 VexRiscv._zz_151_[18]
.sym 113558 $auto$maccmap.cc:240:synth$7979.C[18]
.sym 113560 VexRiscv._zz_291_[19]
.sym 113561 VexRiscv._zz_151_[19]
.sym 113562 $auto$maccmap.cc:240:synth$7979.C[19]
.sym 113564 VexRiscv._zz_291_[20]
.sym 113565 VexRiscv._zz_151_[20]
.sym 113566 $auto$maccmap.cc:240:synth$7979.C[20]
.sym 113568 VexRiscv._zz_291_[21]
.sym 113569 VexRiscv._zz_151_[21]
.sym 113570 $auto$maccmap.cc:240:synth$7979.C[21]
.sym 113572 VexRiscv._zz_291_[22]
.sym 113573 VexRiscv._zz_151_[22]
.sym 113574 $auto$maccmap.cc:240:synth$7979.C[22]
.sym 113576 VexRiscv._zz_291_[23]
.sym 113577 VexRiscv._zz_151_[23]
.sym 113578 $auto$maccmap.cc:240:synth$7979.C[23]
.sym 113580 VexRiscv._zz_291_[24]
.sym 113581 VexRiscv._zz_151_[24]
.sym 113582 $auto$maccmap.cc:240:synth$7979.C[24]
.sym 113584 VexRiscv._zz_291_[25]
.sym 113585 VexRiscv._zz_151_[25]
.sym 113586 $auto$maccmap.cc:240:synth$7979.C[25]
.sym 113588 VexRiscv._zz_291_[26]
.sym 113589 VexRiscv._zz_151_[26]
.sym 113590 $auto$maccmap.cc:240:synth$7979.C[26]
.sym 113592 VexRiscv._zz_291_[27]
.sym 113593 VexRiscv._zz_151_[27]
.sym 113594 $auto$maccmap.cc:240:synth$7979.C[27]
.sym 113596 VexRiscv._zz_291_[28]
.sym 113597 VexRiscv._zz_151_[28]
.sym 113598 $auto$maccmap.cc:240:synth$7979.C[28]
.sym 113600 VexRiscv._zz_291_[29]
.sym 113601 VexRiscv._zz_151_[29]
.sym 113602 $auto$maccmap.cc:240:synth$7979.C[29]
.sym 113604 VexRiscv._zz_291_[30]
.sym 113605 VexRiscv._zz_151_[30]
.sym 113606 $auto$maccmap.cc:240:synth$7979.C[30]
.sym 113608 VexRiscv._zz_291_[31]
.sym 113609 VexRiscv._zz_151_[31]
.sym 113610 $auto$maccmap.cc:240:synth$7979.C[31]
.sym 113611 VexRiscv._zz_193_[9]
.sym 113612 VexRiscv._zz_321_[0]
.sym 113615 VexRiscv._zz_193_[8]
.sym 113616 VexRiscv._zz_321_[0]
.sym 113619 VexRiscv._zz_288_[25]
.sym 113620 VexRiscv._zz_151_[25]
.sym 113621 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113623 VexRiscv._zz_193_[12]
.sym 113624 $abc$38833$n4282
.sym 113625 $abc$38833$n149
.sym 113627 VexRiscv._zz_193_[11]
.sym 113628 VexRiscv._zz_321_[0]
.sym 113631 VexRiscv._zz_288_[29]
.sym 113632 VexRiscv._zz_151_[29]
.sym 113633 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113635 VexRiscv._zz_288_[26]
.sym 113636 VexRiscv._zz_151_[26]
.sym 113637 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113639 VexRiscv._zz_35_[14]
.sym 113643 VexRiscv._zz_198_
.sym 113644 VexRiscv._zz_199_[20]
.sym 113647 VexRiscv._zz_193_[25]
.sym 113648 VexRiscv._zz_321_[0]
.sym 113651 VexRiscv._zz_193_[15]
.sym 113652 VexRiscv._zz_321_[0]
.sym 113655 VexRiscv._zz_193_[24]
.sym 113656 VexRiscv._zz_321_[0]
.sym 113659 VexRiscv._zz_194_[8]
.sym 113660 VexRiscv._zz_193_[7]
.sym 113661 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113662 VexRiscv._zz_328_
.sym 113663 VexRiscv._zz_193_[19]
.sym 113664 VexRiscv._zz_321_[0]
.sym 113667 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113671 VexRiscv._zz_194_[16]
.sym 113672 VexRiscv._zz_193_[15]
.sym 113673 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113674 VexRiscv._zz_328_
.sym 113675 VexRiscv._zz_194_[9]
.sym 113676 VexRiscv._zz_193_[8]
.sym 113677 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113678 VexRiscv._zz_328_
.sym 113679 VexRiscv._zz_193_[18]
.sym 113680 $abc$38833$n4300
.sym 113681 $abc$38833$n149
.sym 113683 VexRiscv._zz_194_[11]
.sym 113684 VexRiscv._zz_193_[10]
.sym 113685 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113686 VexRiscv._zz_328_
.sym 113687 VexRiscv._zz_193_[17]
.sym 113688 $abc$38833$n4297
.sym 113689 $abc$38833$n149
.sym 113691 VexRiscv._zz_194_[15]
.sym 113692 VexRiscv._zz_193_[14]
.sym 113693 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113694 VexRiscv._zz_328_
.sym 113695 VexRiscv._zz_194_[10]
.sym 113696 VexRiscv._zz_193_[9]
.sym 113697 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113698 VexRiscv._zz_328_
.sym 113699 VexRiscv._zz_193_[25]
.sym 113700 $abc$38833$n4321
.sym 113701 $abc$38833$n149
.sym 113703 VexRiscv._zz_194_[20]
.sym 113704 VexRiscv._zz_193_[19]
.sym 113705 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113706 VexRiscv._zz_328_
.sym 113707 VexRiscv._zz_193_[26]
.sym 113708 VexRiscv._zz_321_[0]
.sym 113711 VexRiscv._zz_193_[18]
.sym 113712 VexRiscv._zz_321_[0]
.sym 113715 $abc$38833$n149
.sym 113716 $abc$38833$n3800
.sym 113719 VexRiscv._zz_194_[19]
.sym 113720 VexRiscv._zz_193_[18]
.sym 113721 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113722 VexRiscv._zz_328_
.sym 113723 VexRiscv._zz_193_[28]
.sym 113724 VexRiscv._zz_321_[0]
.sym 113727 VexRiscv._zz_193_[30]
.sym 113728 VexRiscv._zz_321_[0]
.sym 113731 VexRiscv._zz_193_[29]
.sym 113732 VexRiscv._zz_321_[0]
.sym 113735 VexRiscv._zz_316_[30]
.sym 113736 VexRiscv._zz_194_[31]
.sym 113737 $abc$38833$n5375
.sym 113739 VexRiscv._zz_194_[29]
.sym 113740 VexRiscv._zz_193_[28]
.sym 113741 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113742 VexRiscv._zz_328_
.sym 113743 VexRiscv._zz_194_[27]
.sym 113744 VexRiscv._zz_193_[26]
.sym 113745 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113746 VexRiscv._zz_328_
.sym 113747 $abc$38833$n13
.sym 113751 VexRiscv._zz_194_[30]
.sym 113752 VexRiscv._zz_193_[29]
.sym 113753 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113754 VexRiscv._zz_328_
.sym 113755 VexRiscv._zz_194_[31]
.sym 113756 VexRiscv._zz_193_[30]
.sym 113757 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113758 VexRiscv._zz_328_
.sym 113759 VexRiscv._zz_194_[25]
.sym 113760 VexRiscv._zz_193_[24]
.sym 113761 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113762 VexRiscv._zz_328_
.sym 113763 $abc$38833$n6394
.sym 113764 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 113765 VexRiscv._zz_47_[0]
.sym 113766 VexRiscv._zz_47_[1]
.sym 113767 $abc$38833$n5871_1
.sym 113768 $abc$38833$n5847_1
.sym 113769 $abc$38833$n5565_1
.sym 113771 $abc$38833$n80
.sym 113775 VexRiscv._zz_316_[20]
.sym 113776 VexRiscv._zz_194_[21]
.sym 113777 $abc$38833$n5375
.sym 113779 VexRiscv._zz_316_[15]
.sym 113780 VexRiscv._zz_194_[16]
.sym 113781 $abc$38833$n5375
.sym 113783 $abc$38833$n5870_1
.sym 113784 $abc$38833$n6437_1
.sym 113785 $abc$38833$n3634_1
.sym 113787 VexRiscv._zz_316_[25]
.sym 113788 VexRiscv._zz_194_[26]
.sym 113789 $abc$38833$n5375
.sym 113791 $abc$38833$n13
.sym 113795 VexRiscv._zz_316_[26]
.sym 113796 VexRiscv._zz_194_[27]
.sym 113797 $abc$38833$n5375
.sym 113799 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 113800 $abc$38833$n5420
.sym 113801 $abc$38833$n3386_1
.sym 113803 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 113804 $abc$38833$n5449_1
.sym 113805 VexRiscv.memory_arbitration_isValid
.sym 113806 VexRiscv.execute_to_memory_IS_DIV
.sym 113807 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 113808 $abc$38833$n5434
.sym 113809 VexRiscv.memory_arbitration_isValid
.sym 113810 VexRiscv.execute_to_memory_IS_DIV
.sym 113811 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 113812 $abc$38833$n5435
.sym 113813 $abc$38833$n3386_1
.sym 113815 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 113816 $abc$38833$n5450_1
.sym 113817 $abc$38833$n3386_1
.sym 113819 $abc$38833$n7
.sym 113823 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 113824 $abc$38833$n5419
.sym 113825 VexRiscv.memory_arbitration_isValid
.sym 113826 VexRiscv.execute_to_memory_IS_DIV
.sym 113827 $abc$38833$n84
.sym 113831 VexRiscv._zz_195_[10]
.sym 113832 VexRiscv._zz_194_[10]
.sym 113833 VexRiscv._zz_195_[32]
.sym 113835 VexRiscv._zz_195_[12]
.sym 113836 VexRiscv._zz_194_[12]
.sym 113837 VexRiscv._zz_195_[32]
.sym 113847 basesoc_timer0_value[27]
.sym 113851 VexRiscv._zz_195_[23]
.sym 113852 VexRiscv._zz_194_[23]
.sym 113853 VexRiscv._zz_195_[32]
.sym 113855 VexRiscv._zz_195_[18]
.sym 113856 VexRiscv._zz_194_[18]
.sym 113857 VexRiscv._zz_195_[32]
.sym 113867 VexRiscv._zz_194_[14]
.sym 113868 VexRiscv._zz_194_[15]
.sym 113869 VexRiscv._zz_311_
.sym 113875 basesoc_ctrl_reset_reset_r
.sym 113879 VexRiscv._zz_194_[7]
.sym 113880 VexRiscv._zz_194_[8]
.sym 113881 VexRiscv._zz_311_
.sym 113883 basesoc_dat_w[5]
.sym 113891 VexRiscv._zz_194_[31]
.sym 113892 VexRiscv._zz_194_[32]
.sym 113893 VexRiscv._zz_311_
.sym 113899 VexRiscv._zz_194_[30]
.sym 113900 VexRiscv._zz_194_[31]
.sym 113901 VexRiscv._zz_311_
.sym 113907 $abc$38833$n4654_1
.sym 113908 $abc$38833$n4653
.sym 113909 VexRiscv._zz_319_
.sym 113915 $abc$38833$n4651
.sym 113916 $abc$38833$n4650_1
.sym 113917 VexRiscv._zz_319_
.sym 113919 $abc$38833$n4603
.sym 113920 $abc$38833$n4602_1
.sym 113921 VexRiscv._zz_319_
.sym 113923 sys_rst
.sym 113924 basesoc_dat_w[1]
.sym 113947 $abc$38833$n13
.sym 113967 spiflash_bus_dat_r[8]
.sym 113968 slave_sel_r[1]
.sym 113969 $abc$38833$n6132_1
.sym 113995 $abc$38833$n2479
.sym 113996 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 113999 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 114000 $abc$38833$n4197_1
.sym 114001 $abc$38833$n4191_1
.sym 114002 VexRiscv._zz_200_[12]
.sym 114007 $abc$38833$n4331_1
.sym 114008 $abc$38833$n3953
.sym 114009 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 114010 $abc$38833$n4324_1
.sym 114023 VexRiscv._zz_200_[4]
.sym 114024 $abc$38833$n4191_1
.sym 114025 $abc$38833$n4178_1
.sym 114026 VexRiscv.CsrPlugin_mtval[4]
.sym 114027 $abc$38833$n4439
.sym 114028 $abc$38833$n4440
.sym 114031 $abc$38833$n4203_1
.sym 114032 VexRiscv._zz_170_[0]
.sym 114033 VexRiscv._zz_170_[1]
.sym 114034 VexRiscv._zz_151_[5]
.sym 114035 $abc$38833$n4472_1
.sym 114036 $abc$38833$n4473
.sym 114039 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 114040 $abc$38833$n4197_1
.sym 114041 $abc$38833$n4191_1
.sym 114042 VexRiscv._zz_200_[7]
.sym 114043 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 114044 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 114045 $abc$38833$n151
.sym 114046 VexRiscv._zz_192_
.sym 114047 VexRiscv.CsrPlugin_mepc[4]
.sym 114048 $abc$38833$n4175_1
.sym 114049 $abc$38833$n4201_1
.sym 114051 $abc$38833$n4200_1
.sym 114052 VexRiscv._zz_170_[0]
.sym 114053 VexRiscv._zz_170_[1]
.sym 114054 VexRiscv._zz_151_[4]
.sym 114055 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 114059 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 114060 VexRiscv.CsrPlugin_mepc[11]
.sym 114061 $abc$38833$n3953
.sym 114062 $abc$38833$n3950
.sym 114063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 114064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 114065 VexRiscv._zz_190_
.sym 114066 $abc$38833$n151
.sym 114067 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 114068 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 114069 $abc$38833$n151
.sym 114070 VexRiscv._zz_192_
.sym 114071 VexRiscv._zz_285_[0]
.sym 114072 VexRiscv._zz_152_
.sym 114073 VexRiscv._zz_32_[1]
.sym 114075 $abc$38833$n4157_1
.sym 114076 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 114077 VexRiscv._zz_152_
.sym 114078 $abc$38833$n3916_1
.sym 114079 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 114083 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 114084 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 114085 $abc$38833$n151
.sym 114086 VexRiscv._zz_192_
.sym 114087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 114088 $abc$38833$n3954
.sym 114089 $abc$38833$n3998
.sym 114090 $abc$38833$n3999
.sym 114091 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 114092 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 114093 VexRiscv._zz_192_
.sym 114095 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 114096 $abc$38833$n3952_1
.sym 114097 $abc$38833$n3951
.sym 114098 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 114099 VexRiscv._zz_36_[23]
.sym 114100 $abc$38833$n6045_1
.sym 114101 $abc$38833$n5955_1
.sym 114103 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 114104 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 114105 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 114107 VexRiscv.memory_arbitration_isValid
.sym 114108 VexRiscv.execute_to_memory_BRANCH_DO
.sym 114111 VexRiscv._zz_36_[23]
.sym 114112 $abc$38833$n5837_1
.sym 114113 $abc$38833$n5580
.sym 114115 VexRiscv._zz_10_[0]
.sym 114119 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 114120 $abc$38833$n3952_1
.sym 114121 $abc$38833$n3951
.sym 114122 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 114123 VexRiscv._zz_285_[3]
.sym 114124 VexRiscv._zz_152_
.sym 114125 VexRiscv._zz_32_[1]
.sym 114127 $abc$38833$n4163_1
.sym 114128 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 114129 VexRiscv._zz_152_
.sym 114130 $abc$38833$n3916_1
.sym 114131 VexRiscv._zz_41_[5]
.sym 114132 VexRiscv._zz_199_[5]
.sym 114133 $abc$38833$n3916_1
.sym 114135 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 114136 $abc$38833$n3954
.sym 114137 $abc$38833$n4043_1
.sym 114139 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 114140 VexRiscv.CsrPlugin_mepc[31]
.sym 114141 $abc$38833$n3953
.sym 114142 $abc$38833$n3950
.sym 114143 VexRiscv.CsrPlugin_mepc[14]
.sym 114144 $abc$38833$n4175_1
.sym 114145 $abc$38833$n4178_1
.sym 114146 VexRiscv.CsrPlugin_mtval[14]
.sym 114147 $abc$38833$n4041_1
.sym 114148 $abc$38833$n4042_1
.sym 114149 $abc$38833$n3312
.sym 114150 $abc$38833$n3739_1
.sym 114151 $abc$38833$n4069_1
.sym 114152 $abc$38833$n4070
.sym 114153 $abc$38833$n3333
.sym 114154 $abc$38833$n3739_1
.sym 114155 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 114156 $abc$38833$n3954
.sym 114157 $abc$38833$n4059
.sym 114159 $abc$38833$n4057_1
.sym 114160 $abc$38833$n4058
.sym 114161 $abc$38833$n3324
.sym 114162 $abc$38833$n3739_1
.sym 114163 VexRiscv._zz_41_[16]
.sym 114164 VexRiscv._zz_199_[16]
.sym 114165 $abc$38833$n3916_1
.sym 114167 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 114168 $abc$38833$n3954
.sym 114169 $abc$38833$n4071
.sym 114171 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 114172 VexRiscv.CsrPlugin_mepc[29]
.sym 114173 $abc$38833$n3953
.sym 114174 $abc$38833$n3950
.sym 114175 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 114176 $abc$38833$n3952_1
.sym 114177 $abc$38833$n3951
.sym 114178 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 114179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 114180 $abc$38833$n3952_1
.sym 114181 $abc$38833$n3951
.sym 114182 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 114183 VexRiscv._zz_321_[12]
.sym 114184 $abc$38833$n4184
.sym 114185 $abc$38833$n149
.sym 114187 VexRiscv._zz_321_[3]
.sym 114191 VexRiscv._zz_321_[13]
.sym 114192 $abc$38833$n4187
.sym 114193 $abc$38833$n149
.sym 114195 VexRiscv._zz_321_[3]
.sym 114196 $abc$38833$n4157
.sym 114197 $abc$38833$n149
.sym 114199 $abc$38833$n3601_1
.sym 114200 $abc$38833$n3608_1
.sym 114203 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 114204 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 114205 $abc$38833$n151
.sym 114206 VexRiscv._zz_192_
.sym 114207 VexRiscv._zz_321_[7]
.sym 114208 $abc$38833$n4169
.sym 114209 $abc$38833$n149
.sym 114211 VexRiscv._zz_321_[11]
.sym 114212 $abc$38833$n4181
.sym 114213 $abc$38833$n149
.sym 114215 VexRiscv._zz_321_[14]
.sym 114216 $abc$38833$n4190
.sym 114217 $abc$38833$n149
.sym 114219 VexRiscv._zz_321_[16]
.sym 114220 $abc$38833$n4196
.sym 114221 $abc$38833$n149
.sym 114223 VexRiscv._zz_321_[15]
.sym 114224 $abc$38833$n4193
.sym 114225 $abc$38833$n149
.sym 114227 VexRiscv._zz_321_[12]
.sym 114231 VexRiscv._zz_321_[7]
.sym 114235 VexRiscv._zz_321_[17]
.sym 114236 $abc$38833$n4199
.sym 114237 $abc$38833$n149
.sym 114239 VexRiscv._zz_321_[11]
.sym 114243 VexRiscv._zz_321_[17]
.sym 114247 VexRiscv._zz_321_[28]
.sym 114251 VexRiscv.CsrPlugin_mepc[22]
.sym 114252 VexRiscv.lastStagePc[22]
.sym 114253 $abc$38833$n2479
.sym 114255 $abc$38833$n4384_1
.sym 114256 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 114257 $abc$38833$n4340
.sym 114259 VexRiscv._zz_321_[25]
.sym 114263 VexRiscv._zz_200_[22]
.sym 114264 $abc$38833$n4191_1
.sym 114265 $abc$38833$n4178_1
.sym 114266 VexRiscv.CsrPlugin_mtval[22]
.sym 114267 VexRiscv.CsrPlugin_mepc[31]
.sym 114268 $abc$38833$n4175_1
.sym 114269 $abc$38833$n4178_1
.sym 114270 VexRiscv.CsrPlugin_mtval[31]
.sym 114271 VexRiscv._zz_41_[15]
.sym 114272 VexRiscv._zz_199_[15]
.sym 114273 $abc$38833$n3916_1
.sym 114275 VexRiscv.CsrPlugin_mepc[22]
.sym 114276 $abc$38833$n4175_1
.sym 114277 $abc$38833$n4263_1
.sym 114279 $abc$38833$n4291_1
.sym 114280 $abc$38833$n4292_1
.sym 114283 $abc$38833$n4597
.sym 114284 $abc$38833$n4596_1
.sym 114285 VexRiscv._zz_319_
.sym 114287 $abc$38833$n5651
.sym 114288 $abc$38833$n5625_1
.sym 114289 $abc$38833$n5565_1
.sym 114290 $abc$38833$n3634_1
.sym 114291 VexRiscv._zz_288_[11]
.sym 114292 VexRiscv._zz_151_[11]
.sym 114293 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114295 $abc$38833$n5562_1
.sym 114296 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 114297 $abc$38833$n3634_1
.sym 114298 $abc$38833$n5636
.sym 114299 $abc$38833$n5635
.sym 114300 $abc$38833$n5639
.sym 114301 $abc$38833$n4203_1
.sym 114302 $abc$38833$n3624_1
.sym 114303 $abc$38833$n4262_1
.sym 114304 VexRiscv._zz_170_[0]
.sym 114305 VexRiscv._zz_170_[1]
.sym 114306 VexRiscv._zz_151_[22]
.sym 114307 $abc$38833$n5646_1
.sym 114308 $abc$38833$n5650_1
.sym 114309 $abc$38833$n4206_1
.sym 114310 $abc$38833$n3624_1
.sym 114311 $abc$38833$n5562_1
.sym 114312 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 114313 $abc$38833$n3634_1
.sym 114314 $abc$38833$n5647
.sym 114315 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 114319 $abc$38833$n5977_1
.sym 114320 VexRiscv._zz_36_[6]
.sym 114321 $abc$38833$n5955_1
.sym 114323 VexRiscv._zz_195_[11]
.sym 114324 VexRiscv._zz_194_[11]
.sym 114325 VexRiscv._zz_195_[32]
.sym 114327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 114331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 114332 VexRiscv._zz_151_[6]
.sym 114333 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114335 VexRiscv._zz_194_[12]
.sym 114336 VexRiscv._zz_194_[13]
.sym 114337 VexRiscv._zz_311_
.sym 114339 $abc$38833$n5614
.sym 114340 $abc$38833$n5640
.sym 114341 $abc$38833$n5565_1
.sym 114342 $abc$38833$n3634_1
.sym 114344 VexRiscv._zz_311_
.sym 114345 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 114349 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 114350 $auto$alumacc.cc:474:replace_alu$3878.C[1]
.sym 114353 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 114354 $auto$alumacc.cc:474:replace_alu$3878.C[2]
.sym 114357 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 114358 $auto$alumacc.cc:474:replace_alu$3878.C[3]
.sym 114361 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 114362 $auto$alumacc.cc:474:replace_alu$3878.C[4]
.sym 114365 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 114366 $auto$alumacc.cc:474:replace_alu$3878.C[5]
.sym 114367 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 114368 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 114369 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 114370 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 114371 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 114372 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 114373 $abc$38833$n3387_1
.sym 114374 $abc$38833$n3386_1
.sym 114375 $abc$38833$n149
.sym 114376 $abc$38833$n3804
.sym 114379 $abc$38833$n3888
.sym 114383 VexRiscv._zz_316_[21]
.sym 114384 VexRiscv._zz_194_[22]
.sym 114385 $abc$38833$n5375
.sym 114387 VexRiscv._zz_199_[3]
.sym 114388 VexRiscv._zz_285_[3]
.sym 114389 VexRiscv._zz_44_[1]
.sym 114390 VexRiscv._zz_44_[0]
.sym 114391 VexRiscv._zz_321_[16]
.sym 114395 VexRiscv._zz_193_[31]
.sym 114396 VexRiscv._zz_321_[0]
.sym 114399 $abc$38833$n149
.sym 114400 $abc$38833$n3802
.sym 114403 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 114404 VexRiscv._zz_151_[9]
.sym 114405 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114407 $abc$38833$n3869
.sym 114408 VexRiscv._zz_292_
.sym 114411 $abc$38833$n6287_1
.sym 114412 VexRiscv._zz_292_
.sym 114415 $abc$38833$n6291_1
.sym 114416 VexRiscv._zz_292_
.sym 114419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 114420 $abc$38833$n5468
.sym 114421 $abc$38833$n3386_1
.sym 114423 $abc$38833$n6283_1
.sym 114424 VexRiscv._zz_292_
.sym 114427 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 114431 VexRiscv._zz_316_[31]
.sym 114432 VexRiscv._zz_194_[32]
.sym 114433 $abc$38833$n5375
.sym 114435 $abc$38833$n3898_1
.sym 114436 VexRiscv._zz_292_
.sym 114439 VexRiscv._zz_200_[14]
.sym 114440 $abc$38833$n4191_1
.sym 114441 $abc$38833$n4239_1
.sym 114443 $abc$38833$n4238_1
.sym 114444 VexRiscv._zz_170_[0]
.sym 114445 VexRiscv._zz_170_[1]
.sym 114446 VexRiscv._zz_151_[14]
.sym 114447 VexRiscv._zz_288_[10]
.sym 114448 VexRiscv._zz_151_[10]
.sym 114449 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114451 VexRiscv._zz_135_[21]
.sym 114455 $abc$38833$n3798_1
.sym 114456 VexRiscv._zz_292_
.sym 114459 $abc$38833$n3860
.sym 114460 VexRiscv._zz_292_
.sym 114463 $abc$38833$n6289_1
.sym 114464 VexRiscv._zz_292_
.sym 114467 $abc$38833$n6285_1
.sym 114468 VexRiscv._zz_292_
.sym 114471 $abc$38833$n3814
.sym 114472 VexRiscv._zz_292_
.sym 114475 $abc$38833$n3831_1
.sym 114476 VexRiscv._zz_292_
.sym 114479 VexRiscv._zz_288_[7]
.sym 114480 VexRiscv._zz_151_[7]
.sym 114481 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114483 $abc$38833$n3807
.sym 114484 VexRiscv._zz_292_
.sym 114487 $abc$38833$n3905
.sym 114488 VexRiscv._zz_292_
.sym 114491 VexRiscv._zz_288_[9]
.sym 114492 VexRiscv._zz_151_[9]
.sym 114493 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114495 VexRiscv._zz_36_[9]
.sym 114499 $abc$38833$n3844_1
.sym 114500 VexRiscv._zz_292_
.sym 114503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 114504 $abc$38833$n5417
.sym 114505 $abc$38833$n3386_1
.sym 114507 $abc$38833$n3876
.sym 114508 VexRiscv._zz_292_
.sym 114511 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 114512 $abc$38833$n5437
.sym 114513 VexRiscv.memory_arbitration_isValid
.sym 114514 VexRiscv.execute_to_memory_IS_DIV
.sym 114515 VexRiscv._zz_316_[14]
.sym 114516 VexRiscv._zz_194_[15]
.sym 114517 $abc$38833$n5375
.sym 114519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 114520 $abc$38833$n5438
.sym 114521 $abc$38833$n3386_1
.sym 114523 VexRiscv._zz_288_[24]
.sym 114524 VexRiscv._zz_151_[24]
.sym 114525 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114527 VexRiscv._zz_288_[23]
.sym 114528 VexRiscv._zz_151_[23]
.sym 114529 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114531 $PACKER_GND_NET
.sym 114535 VexRiscv._zz_193_[4]
.sym 114536 VexRiscv._zz_321_[0]
.sym 114539 $abc$38833$n3872_1
.sym 114540 VexRiscv._zz_292_
.sym 114543 $abc$38833$n3883
.sym 114544 VexRiscv._zz_292_
.sym 114547 $abc$38833$n3835
.sym 114548 VexRiscv._zz_292_
.sym 114551 $abc$38833$n3842_1
.sym 114552 VexRiscv._zz_292_
.sym 114555 $abc$38833$n3887_1
.sym 114556 VexRiscv._zz_292_
.sym 114559 $abc$38833$n3801
.sym 114560 VexRiscv._zz_292_
.sym 114563 VexRiscv._zz_193_[2]
.sym 114564 VexRiscv._zz_321_[0]
.sym 114567 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 114568 $abc$38833$n5416
.sym 114569 VexRiscv.memory_arbitration_isValid
.sym 114570 VexRiscv.execute_to_memory_IS_DIV
.sym 114571 VexRiscv._zz_194_[1]
.sym 114572 VexRiscv._zz_193_[0]
.sym 114573 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114574 VexRiscv._zz_328_
.sym 114576 VexRiscv._zz_328_
.sym 114577 $abc$38833$n5008
.sym 114579 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 114580 $abc$38833$n5467
.sym 114581 VexRiscv.memory_arbitration_isValid
.sym 114582 VexRiscv.execute_to_memory_IS_DIV
.sym 114583 VexRiscv._zz_194_[7]
.sym 114584 VexRiscv._zz_193_[6]
.sym 114585 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114586 VexRiscv._zz_328_
.sym 114587 VexRiscv._zz_194_[3]
.sym 114588 VexRiscv._zz_193_[2]
.sym 114589 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114590 VexRiscv._zz_328_
.sym 114591 VexRiscv._zz_194_[5]
.sym 114592 VexRiscv._zz_193_[4]
.sym 114593 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114594 VexRiscv._zz_328_
.sym 114595 VexRiscv._zz_194_[12]
.sym 114596 VexRiscv._zz_193_[11]
.sym 114597 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114598 VexRiscv._zz_328_
.sym 114600 VexRiscv._zz_328_
.sym 114601 $abc$38833$n5008
.sym 114605 $abc$38833$n5010
.sym 114606 $auto$alumacc.cc:474:replace_alu$3866.C[1]
.sym 114609 $abc$38833$n5012
.sym 114610 $auto$alumacc.cc:474:replace_alu$3866.C[2]
.sym 114613 $abc$38833$n5014
.sym 114614 $auto$alumacc.cc:474:replace_alu$3866.C[3]
.sym 114617 $abc$38833$n5016
.sym 114618 $auto$alumacc.cc:474:replace_alu$3866.C[4]
.sym 114621 $abc$38833$n5018
.sym 114622 $auto$alumacc.cc:474:replace_alu$3866.C[5]
.sym 114625 $abc$38833$n5020
.sym 114626 $auto$alumacc.cc:474:replace_alu$3866.C[6]
.sym 114629 $abc$38833$n5022
.sym 114630 $auto$alumacc.cc:474:replace_alu$3866.C[7]
.sym 114633 $abc$38833$n5024
.sym 114634 $auto$alumacc.cc:474:replace_alu$3866.C[8]
.sym 114637 $abc$38833$n5026
.sym 114638 $auto$alumacc.cc:474:replace_alu$3866.C[9]
.sym 114641 $abc$38833$n5028
.sym 114642 $auto$alumacc.cc:474:replace_alu$3866.C[10]
.sym 114645 $abc$38833$n5030
.sym 114646 $auto$alumacc.cc:474:replace_alu$3866.C[11]
.sym 114649 $abc$38833$n5032
.sym 114650 $auto$alumacc.cc:474:replace_alu$3866.C[12]
.sym 114653 $abc$38833$n5034
.sym 114654 $auto$alumacc.cc:474:replace_alu$3866.C[13]
.sym 114657 $abc$38833$n5036
.sym 114658 $auto$alumacc.cc:474:replace_alu$3866.C[14]
.sym 114661 $abc$38833$n5038
.sym 114662 $auto$alumacc.cc:474:replace_alu$3866.C[15]
.sym 114665 $abc$38833$n5040
.sym 114666 $auto$alumacc.cc:474:replace_alu$3866.C[16]
.sym 114669 $abc$38833$n5042
.sym 114670 $auto$alumacc.cc:474:replace_alu$3866.C[17]
.sym 114673 $abc$38833$n5044
.sym 114674 $auto$alumacc.cc:474:replace_alu$3866.C[18]
.sym 114677 $abc$38833$n5046
.sym 114678 $auto$alumacc.cc:474:replace_alu$3866.C[19]
.sym 114681 $abc$38833$n5048
.sym 114682 $auto$alumacc.cc:474:replace_alu$3866.C[20]
.sym 114685 $abc$38833$n5050
.sym 114686 $auto$alumacc.cc:474:replace_alu$3866.C[21]
.sym 114689 $abc$38833$n5052
.sym 114690 $auto$alumacc.cc:474:replace_alu$3866.C[22]
.sym 114693 $abc$38833$n5054
.sym 114694 $auto$alumacc.cc:474:replace_alu$3866.C[23]
.sym 114697 $abc$38833$n5056
.sym 114698 $auto$alumacc.cc:474:replace_alu$3866.C[24]
.sym 114701 $abc$38833$n5058
.sym 114702 $auto$alumacc.cc:474:replace_alu$3866.C[25]
.sym 114705 $abc$38833$n5060
.sym 114706 $auto$alumacc.cc:474:replace_alu$3866.C[26]
.sym 114709 $abc$38833$n5062
.sym 114710 $auto$alumacc.cc:474:replace_alu$3866.C[27]
.sym 114713 $abc$38833$n5064
.sym 114714 $auto$alumacc.cc:474:replace_alu$3866.C[28]
.sym 114717 $abc$38833$n5066
.sym 114718 $auto$alumacc.cc:474:replace_alu$3866.C[29]
.sym 114721 $abc$38833$n5068
.sym 114722 $auto$alumacc.cc:474:replace_alu$3866.C[30]
.sym 114725 $abc$38833$n5070
.sym 114726 $auto$alumacc.cc:474:replace_alu$3866.C[31]
.sym 114727 basesoc_uart_phy_tx_busy
.sym 114728 $abc$38833$n5973
.sym 114731 basesoc_uart_phy_rx_busy
.sym 114732 $abc$38833$n5906
.sym 114735 basesoc_uart_phy_tx_busy
.sym 114736 $abc$38833$n5975
.sym 114739 basesoc_uart_phy_tx_busy
.sym 114740 $abc$38833$n5963
.sym 114743 basesoc_uart_phy_storage[17]
.sym 114744 $abc$38833$n80
.sym 114745 basesoc_adr[1]
.sym 114746 basesoc_adr[0]
.sym 114747 basesoc_uart_phy_tx_busy
.sym 114748 $abc$38833$n5979
.sym 114752 basesoc_uart_phy_storage[0]
.sym 114753 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114755 $abc$38833$n4896_1
.sym 114756 $abc$38833$n4895_1
.sym 114757 $abc$38833$n3497
.sym 114759 basesoc_dat_w[2]
.sym 114767 sys_rst
.sym 114768 basesoc_dat_w[4]
.sym 114771 basesoc_uart_phy_storage[24]
.sym 114772 $abc$38833$n84
.sym 114773 basesoc_adr[0]
.sym 114774 basesoc_adr[1]
.sym 114775 basesoc_uart_phy_storage[9]
.sym 114776 $abc$38833$n102
.sym 114777 basesoc_adr[0]
.sym 114778 basesoc_adr[1]
.sym 114779 $abc$38833$n90
.sym 114783 basesoc_dat_w[4]
.sym 114787 basesoc_uart_phy_storage[0]
.sym 114788 $abc$38833$n92
.sym 114789 basesoc_adr[1]
.sym 114790 basesoc_adr[0]
.sym 114791 $abc$38833$n2325
.sym 114795 VexRiscv._zz_194_[11]
.sym 114796 VexRiscv._zz_194_[12]
.sym 114797 VexRiscv._zz_311_
.sym 114799 VexRiscv._zz_194_[24]
.sym 114800 VexRiscv._zz_194_[25]
.sym 114801 VexRiscv._zz_311_
.sym 114807 VexRiscv._zz_194_[19]
.sym 114808 VexRiscv._zz_194_[20]
.sym 114809 VexRiscv._zz_311_
.sym 114815 $abc$38833$n102
.sym 114823 $abc$38833$n4594_1
.sym 114824 $abc$38833$n4593
.sym 114825 VexRiscv._zz_319_
.sym 114827 $abc$38833$n4600_1
.sym 114828 $abc$38833$n4599
.sym 114829 VexRiscv._zz_319_
.sym 114831 $abc$38833$n4618_1
.sym 114832 $abc$38833$n4617
.sym 114833 VexRiscv._zz_319_
.sym 114835 VexRiscv._zz_194_[13]
.sym 114836 VexRiscv._zz_194_[14]
.sym 114837 VexRiscv._zz_311_
.sym 114839 $abc$38833$n4615
.sym 114840 $abc$38833$n4614_1
.sym 114841 VexRiscv._zz_319_
.sym 114843 $abc$38833$n4633
.sym 114844 $abc$38833$n4632_1
.sym 114845 VexRiscv._zz_319_
.sym 114847 $abc$38833$n4582_1
.sym 114848 $abc$38833$n4581
.sym 114849 VexRiscv._zz_319_
.sym 114851 VexRiscv._zz_194_[18]
.sym 114852 VexRiscv._zz_194_[19]
.sym 114853 VexRiscv._zz_311_
.sym 114859 VexRiscv._zz_188_
.sym 114863 $PACKER_GND_NET
.sym 114895 $abc$38833$n13
.sym 114903 $abc$38833$n149
.sym 114904 VexRiscv._zz_311_
.sym 114923 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 114939 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 114963 VexRiscv.CsrPlugin_mepc[4]
.sym 114964 VexRiscv.lastStagePc[4]
.sym 114965 $abc$38833$n2479
.sym 114967 $abc$38833$n4350
.sym 114968 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 114969 $abc$38833$n4340
.sym 114975 $abc$38833$n4348_1
.sym 114976 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 114977 $abc$38833$n4340
.sym 114983 VexRiscv._zz_41_[13]
.sym 114987 VexRiscv._zz_36_[23]
.sym 114991 VexRiscv.CsrPlugin_mepc[11]
.sym 114992 VexRiscv.lastStagePc[11]
.sym 114993 $abc$38833$n2479
.sym 114995 VexRiscv._zz_41_[28]
.sym 114999 $abc$38833$n4175_1
.sym 115000 $abc$38833$n3623_1
.sym 115003 VexRiscv._zz_41_[6]
.sym 115007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 115011 VexRiscv._zz_36_[11]
.sym 115015 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 115019 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 115020 VexRiscv.CsrPlugin_mepc[13]
.sym 115021 $abc$38833$n3953
.sym 115022 $abc$38833$n3950
.sym 115023 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 115027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 115031 $abc$38833$n5841_1
.sym 115032 $abc$38833$n4265_1
.sym 115033 $abc$38833$n3624_1
.sym 115035 VexRiscv._zz_170_[1]
.sym 115036 VexRiscv._zz_152_
.sym 115037 VexRiscv._zz_32_[1]
.sym 115039 $abc$38833$n4153_1
.sym 115040 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115041 VexRiscv._zz_152_
.sym 115042 $abc$38833$n3916_1
.sym 115043 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 115048 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 115049 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 115052 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 115053 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 115054 $auto$alumacc.cc:474:replace_alu$3875.C[1]
.sym 115056 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 115057 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 115058 $auto$alumacc.cc:474:replace_alu$3875.C[2]
.sym 115060 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 115061 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 115062 $auto$alumacc.cc:474:replace_alu$3875.C[3]
.sym 115064 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 115065 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 115066 $auto$alumacc.cc:474:replace_alu$3875.C[4]
.sym 115068 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 115069 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 115070 $auto$alumacc.cc:474:replace_alu$3875.C[5]
.sym 115072 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 115073 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 115074 $auto$alumacc.cc:474:replace_alu$3875.C[6]
.sym 115076 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 115077 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 115078 $auto$alumacc.cc:474:replace_alu$3875.C[7]
.sym 115080 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 115081 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 115082 $auto$alumacc.cc:474:replace_alu$3875.C[8]
.sym 115084 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 115085 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 115086 $auto$alumacc.cc:474:replace_alu$3875.C[9]
.sym 115088 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 115089 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 115090 $auto$alumacc.cc:474:replace_alu$3875.C[10]
.sym 115092 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 115093 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 115094 $auto$alumacc.cc:474:replace_alu$3875.C[11]
.sym 115096 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 115097 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 115098 $auto$alumacc.cc:474:replace_alu$3875.C[12]
.sym 115100 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 115101 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 115102 $auto$alumacc.cc:474:replace_alu$3875.C[13]
.sym 115104 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 115105 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 115106 $auto$alumacc.cc:474:replace_alu$3875.C[14]
.sym 115108 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 115109 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 115110 $auto$alumacc.cc:474:replace_alu$3875.C[15]
.sym 115112 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 115113 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 115114 $auto$alumacc.cc:474:replace_alu$3875.C[16]
.sym 115116 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 115117 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 115118 $auto$alumacc.cc:474:replace_alu$3875.C[17]
.sym 115120 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 115121 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 115122 $auto$alumacc.cc:474:replace_alu$3875.C[18]
.sym 115124 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 115125 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 115126 $auto$alumacc.cc:474:replace_alu$3875.C[19]
.sym 115128 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115129 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 115130 $auto$alumacc.cc:474:replace_alu$3875.C[20]
.sym 115132 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115133 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 115134 $auto$alumacc.cc:474:replace_alu$3875.C[21]
.sym 115136 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115137 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 115138 $auto$alumacc.cc:474:replace_alu$3875.C[22]
.sym 115140 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115141 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 115142 $auto$alumacc.cc:474:replace_alu$3875.C[23]
.sym 115144 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115145 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 115146 $auto$alumacc.cc:474:replace_alu$3875.C[24]
.sym 115148 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115149 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 115150 $auto$alumacc.cc:474:replace_alu$3875.C[25]
.sym 115152 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115153 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 115154 $auto$alumacc.cc:474:replace_alu$3875.C[26]
.sym 115156 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115157 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 115158 $auto$alumacc.cc:474:replace_alu$3875.C[27]
.sym 115160 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115161 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 115162 $auto$alumacc.cc:474:replace_alu$3875.C[28]
.sym 115164 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115165 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 115166 $auto$alumacc.cc:474:replace_alu$3875.C[29]
.sym 115168 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115169 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 115170 $auto$alumacc.cc:474:replace_alu$3875.C[30]
.sym 115172 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 115173 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 115174 $auto$alumacc.cc:474:replace_alu$3875.C[31]
.sym 115175 VexRiscv._zz_41_[10]
.sym 115176 VexRiscv._zz_199_[10]
.sym 115177 $abc$38833$n3916_1
.sym 115179 VexRiscv._zz_41_[8]
.sym 115180 VexRiscv._zz_199_[8]
.sym 115181 $abc$38833$n3916_1
.sym 115183 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 115187 VexRiscv._zz_41_[31]
.sym 115188 VexRiscv._zz_199_[31]
.sym 115189 $abc$38833$n3916_1
.sym 115191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 115195 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 115199 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 115203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 115207 VexRiscv._zz_321_[18]
.sym 115211 VexRiscv._zz_321_[24]
.sym 115215 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 115219 VexRiscv._zz_41_[6]
.sym 115220 VexRiscv._zz_199_[6]
.sym 115221 $abc$38833$n3916_1
.sym 115223 VexRiscv._zz_41_[9]
.sym 115224 VexRiscv._zz_199_[9]
.sym 115225 $abc$38833$n3916_1
.sym 115227 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 115228 $abc$38833$n5562_1
.sym 115231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 115235 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 115239 VexRiscv._zz_288_[21]
.sym 115240 VexRiscv._zz_151_[21]
.sym 115241 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115243 VexRiscv._zz_36_[4]
.sym 115247 $abc$38833$n3898_1
.sym 115248 $abc$38833$n5638_1
.sym 115249 $abc$38833$n5604_1
.sym 115250 $abc$38833$n5560_1
.sym 115251 $abc$38833$n4290_1
.sym 115252 VexRiscv._zz_170_[0]
.sym 115253 VexRiscv._zz_170_[1]
.sym 115254 VexRiscv._zz_151_[31]
.sym 115255 VexRiscv._zz_41_[4]
.sym 115256 VexRiscv._zz_199_[4]
.sym 115257 $abc$38833$n3916_1
.sym 115259 VexRiscv._zz_36_[5]
.sym 115263 $abc$38833$n5623_1
.sym 115264 $abc$38833$n4200_1
.sym 115265 $abc$38833$n3624_1
.sym 115267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 115268 VexRiscv._zz_151_[5]
.sym 115269 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115271 VexRiscv._zz_36_[6]
.sym 115272 $abc$38833$n5642_1
.sym 115273 $abc$38833$n5580
.sym 115275 VexRiscv.decode_to_execute_RS2[10]
.sym 115276 VexRiscv._zz_129_[2]
.sym 115277 VexRiscv._zz_170_[1]
.sym 115278 VexRiscv._zz_170_[0]
.sym 115279 VexRiscv._zz_36_[4]
.sym 115280 $abc$38833$n5619_1
.sym 115281 $abc$38833$n5580
.sym 115283 VexRiscv._zz_41_[20]
.sym 115284 VexRiscv._zz_199_[20]
.sym 115285 $abc$38833$n3916_1
.sym 115287 $abc$38833$n3869
.sym 115288 $abc$38833$n5649
.sym 115289 $abc$38833$n5604_1
.sym 115290 $abc$38833$n5560_1
.sym 115291 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 115292 VexRiscv._zz_151_[4]
.sym 115293 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115295 VexRiscv._zz_36_[5]
.sym 115296 $abc$38833$n5631_1
.sym 115297 $abc$38833$n5580
.sym 115299 $abc$38833$n5969_1
.sym 115300 VexRiscv._zz_36_[4]
.sym 115301 $abc$38833$n5955_1
.sym 115303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 115307 $abc$38833$n5690_1
.sym 115308 $abc$38833$n5694_1
.sym 115309 $abc$38833$n4220_1
.sym 115310 $abc$38833$n3624_1
.sym 115311 $abc$38833$n5695
.sym 115312 $abc$38833$n5673_1
.sym 115313 $abc$38833$n5565_1
.sym 115314 $abc$38833$n3634_1
.sym 115315 VexRiscv._zz_199_[4]
.sym 115316 VexRiscv._zz_285_[4]
.sym 115317 VexRiscv._zz_44_[1]
.sym 115318 VexRiscv._zz_44_[0]
.sym 115319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 115320 VexRiscv._zz_151_[11]
.sym 115321 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 115327 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 115331 $abc$38833$n5562_1
.sym 115332 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 115333 $abc$38833$n3634_1
.sym 115334 $abc$38833$n5691_1
.sym 115335 VexRiscv._zz_41_[7]
.sym 115336 VexRiscv._zz_199_[7]
.sym 115337 $abc$38833$n3916_1
.sym 115339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 115343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 115347 VexRiscv._zz_41_[0]
.sym 115348 VexRiscv._zz_199_[0]
.sym 115349 $abc$38833$n3916_1
.sym 115351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 115355 $abc$38833$n5993_1
.sym 115356 VexRiscv._zz_36_[10]
.sym 115357 $abc$38833$n5955_1
.sym 115359 $abc$38833$n5973_1
.sym 115360 VexRiscv._zz_36_[5]
.sym 115361 $abc$38833$n5955_1
.sym 115363 VexRiscv._zz_36_[10]
.sym 115364 $abc$38833$n5686
.sym 115365 $abc$38833$n5580
.sym 115367 $abc$38833$n3797
.sym 115368 VexRiscv._zz_199_[8]
.sym 115371 $abc$38833$n3797
.sym 115372 VexRiscv._zz_199_[10]
.sym 115375 $abc$38833$n3902
.sym 115376 VexRiscv._zz_292_
.sym 115379 $abc$38833$n3797
.sym 115380 VexRiscv._zz_199_[6]
.sym 115383 VexRiscv._zz_41_[29]
.sym 115384 VexRiscv._zz_199_[29]
.sym 115385 $abc$38833$n3916_1
.sym 115387 VexRiscv._zz_129_[0]
.sym 115388 VexRiscv._zz_287_[0]
.sym 115389 VexRiscv._zz_42_[0]
.sym 115390 $abc$38833$n6290_1
.sym 115391 VexRiscv._zz_41_[19]
.sym 115392 VexRiscv._zz_199_[19]
.sym 115393 $abc$38833$n3916_1
.sym 115395 VexRiscv._zz_129_[1]
.sym 115396 VexRiscv._zz_287_[1]
.sym 115397 VexRiscv._zz_42_[0]
.sym 115398 $abc$38833$n6288_1
.sym 115399 VexRiscv._zz_41_[15]
.sym 115400 $abc$38833$n3640_1
.sym 115401 $abc$38833$n3832_1
.sym 115403 VexRiscv._zz_44_[0]
.sym 115404 VexRiscv._zz_44_[1]
.sym 115407 VexRiscv._zz_41_[16]
.sym 115408 $abc$38833$n3640_1
.sym 115409 $abc$38833$n3808_1
.sym 115411 $abc$38833$n3792
.sym 115412 VexRiscv._zz_151_[19]
.sym 115415 $abc$38833$n5942_1
.sym 115416 VexRiscv._zz_36_[0]
.sym 115417 $abc$38833$n5955_1
.sym 115419 $abc$38833$n5566_1
.sym 115420 VexRiscv._zz_36_[0]
.sym 115421 $abc$38833$n5580
.sym 115423 $abc$38833$n5591
.sym 115424 VexRiscv._zz_36_[1]
.sym 115425 $abc$38833$n5580
.sym 115427 VexRiscv._zz_41_[18]
.sym 115428 $abc$38833$n3640_1
.sym 115429 $abc$38833$n3906
.sym 115431 VexRiscv._zz_199_[28]
.sym 115432 VexRiscv._zz_286_[8]
.sym 115433 VexRiscv._zz_44_[1]
.sym 115434 VexRiscv._zz_44_[0]
.sym 115435 $abc$38833$n5562_1
.sym 115436 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 115437 $abc$38833$n3634_1
.sym 115438 $abc$38833$n5655_1
.sym 115439 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 115443 $abc$38833$n3792
.sym 115444 VexRiscv._zz_49_[0]
.sym 115445 VexRiscv._zz_49_[1]
.sym 115446 VexRiscv._zz_151_[19]
.sym 115447 $abc$38833$n3797
.sym 115448 VexRiscv._zz_199_[9]
.sym 115451 $abc$38833$n3792
.sym 115452 VexRiscv._zz_292_
.sym 115455 $abc$38833$n3797
.sym 115456 VexRiscv._zz_199_[7]
.sym 115459 VexRiscv._zz_41_[28]
.sym 115460 VexRiscv._zz_199_[28]
.sym 115461 $abc$38833$n3916_1
.sym 115463 basesoc_ctrl_reset_reset_r
.sym 115467 VexRiscv.decode_to_execute_IS_DIV
.sym 115468 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 115469 VexRiscv._zz_199_[31]
.sym 115470 $abc$38833$n3783_1
.sym 115471 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 115472 $abc$38833$n6291_1
.sym 115473 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115475 basesoc_dat_w[4]
.sym 115479 VexRiscv.decode_to_execute_IS_DIV
.sym 115480 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 115481 VexRiscv._zz_199_[31]
.sym 115482 $abc$38833$n3783_1
.sym 115483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 115484 VexRiscv._zz_151_[19]
.sym 115485 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115487 $abc$38833$n5954_1
.sym 115488 VexRiscv._zz_35_[21]
.sym 115489 $abc$38833$n6038_1
.sym 115491 VexRiscv._zz_41_[25]
.sym 115492 VexRiscv._zz_199_[25]
.sym 115493 $abc$38833$n3916_1
.sym 115495 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 115496 VexRiscv._zz_151_[25]
.sym 115497 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115499 VexRiscv._zz_198_
.sym 115500 VexRiscv._zz_199_[4]
.sym 115503 VexRiscv._zz_198_
.sym 115504 VexRiscv._zz_199_[6]
.sym 115507 VexRiscv._zz_198_
.sym 115508 VexRiscv._zz_199_[3]
.sym 115512 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 115514 $PACKER_VCC_NET
.sym 115515 $abc$38833$n3835
.sym 115516 VexRiscv._zz_49_[0]
.sym 115517 VexRiscv._zz_49_[1]
.sym 115518 VexRiscv._zz_151_[25]
.sym 115519 VexRiscv._zz_198_
.sym 115520 VexRiscv._zz_199_[10]
.sym 115523 $abc$38833$n3883
.sym 115524 VexRiscv._zz_49_[0]
.sym 115525 VexRiscv._zz_49_[1]
.sym 115526 VexRiscv._zz_151_[28]
.sym 115527 VexRiscv._zz_193_[12]
.sym 115528 VexRiscv._zz_321_[0]
.sym 115531 VexRiscv._zz_193_[0]
.sym 115532 VexRiscv._zz_321_[0]
.sym 115535 $abc$38833$n4639
.sym 115536 $abc$38833$n4638_1
.sym 115537 VexRiscv._zz_319_
.sym 115539 $abc$38833$n4657
.sym 115540 $abc$38833$n4656_1
.sym 115541 VexRiscv._zz_319_
.sym 115543 VexRiscv._zz_194_[32]
.sym 115544 VexRiscv._zz_313_[0]
.sym 115545 VexRiscv._zz_311_
.sym 115548 VexRiscv._zz_316_[0]
.sym 115549 VexRiscv._zz_314_[0]
.sym 115551 VexRiscv._zz_194_[26]
.sym 115552 VexRiscv._zz_194_[27]
.sym 115553 VexRiscv._zz_311_
.sym 115555 VexRiscv._zz_195_[25]
.sym 115556 VexRiscv._zz_194_[25]
.sym 115557 VexRiscv._zz_195_[32]
.sym 115559 basesoc_uart_phy_rx_busy
.sym 115560 $abc$38833$n5918
.sym 115563 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 115564 $abc$38833$n5377
.sym 115565 VexRiscv.memory_arbitration_isValid
.sym 115566 VexRiscv.execute_to_memory_IS_DIV
.sym 115567 VexRiscv._zz_316_[24]
.sym 115568 VexRiscv._zz_194_[25]
.sym 115569 $abc$38833$n5375
.sym 115571 basesoc_uart_phy_rx_busy
.sym 115572 $abc$38833$n5928
.sym 115575 VexRiscv._zz_193_[20]
.sym 115576 VexRiscv._zz_321_[0]
.sym 115579 VexRiscv._zz_193_[22]
.sym 115580 VexRiscv._zz_321_[0]
.sym 115583 basesoc_uart_phy_rx_busy
.sym 115584 $abc$38833$n5924
.sym 115587 VexRiscv._zz_193_[23]
.sym 115588 VexRiscv._zz_321_[0]
.sym 115591 VexRiscv._zz_193_[17]
.sym 115592 VexRiscv._zz_321_[0]
.sym 115595 VexRiscv._zz_198_
.sym 115596 VexRiscv._zz_199_[31]
.sym 115599 VexRiscv._zz_194_[13]
.sym 115600 VexRiscv._zz_193_[12]
.sym 115601 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115602 VexRiscv._zz_328_
.sym 115603 VexRiscv._zz_194_[21]
.sym 115604 VexRiscv._zz_193_[20]
.sym 115605 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115606 VexRiscv._zz_328_
.sym 115607 VexRiscv._zz_198_
.sym 115608 VexRiscv._zz_199_[26]
.sym 115611 basesoc_dat_w[7]
.sym 115615 VexRiscv._zz_194_[14]
.sym 115616 VexRiscv._zz_193_[13]
.sym 115617 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115618 VexRiscv._zz_328_
.sym 115619 VexRiscv._zz_194_[22]
.sym 115620 VexRiscv._zz_193_[21]
.sym 115621 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115622 VexRiscv._zz_328_
.sym 115623 $abc$38833$n4368
.sym 115624 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 115625 $abc$38833$n4340
.sym 115627 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 115628 $abc$38833$n5440_1
.sym 115629 VexRiscv.memory_arbitration_isValid
.sym 115630 VexRiscv.execute_to_memory_IS_DIV
.sym 115631 VexRiscv.CsrPlugin_mepc[14]
.sym 115632 VexRiscv.lastStagePc[14]
.sym 115633 $abc$38833$n2479
.sym 115635 $abc$38833$n4398
.sym 115636 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 115637 $abc$38833$n4340
.sym 115639 basesoc_uart_eventmanager_pending_w[1]
.sym 115640 basesoc_uart_eventmanager_storage[1]
.sym 115641 basesoc_uart_eventmanager_pending_w[0]
.sym 115642 basesoc_uart_eventmanager_storage[0]
.sym 115643 VexRiscv._zz_194_[23]
.sym 115644 VexRiscv._zz_193_[22]
.sym 115645 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115646 VexRiscv._zz_328_
.sym 115647 VexRiscv._zz_194_[24]
.sym 115648 VexRiscv._zz_193_[23]
.sym 115649 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115650 VexRiscv._zz_328_
.sym 115651 VexRiscv._zz_194_[18]
.sym 115652 VexRiscv._zz_193_[17]
.sym 115653 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115654 VexRiscv._zz_328_
.sym 115655 VexRiscv._zz_194_[23]
.sym 115656 VexRiscv._zz_194_[24]
.sym 115657 VexRiscv._zz_311_
.sym 115659 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 115660 $abc$38833$n5464
.sym 115661 VexRiscv.memory_arbitration_isValid
.sym 115662 VexRiscv.execute_to_memory_IS_DIV
.sym 115663 VexRiscv._zz_194_[26]
.sym 115664 VexRiscv._zz_193_[25]
.sym 115665 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115666 VexRiscv._zz_328_
.sym 115667 $abc$38833$n5954_1
.sym 115668 VexRiscv._zz_35_[30]
.sym 115669 $abc$38833$n6074_1
.sym 115671 basesoc_dat_w[1]
.sym 115675 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 115676 $abc$38833$n5465
.sym 115677 $abc$38833$n3386_1
.sym 115679 $abc$38833$n96
.sym 115683 VexRiscv._zz_194_[32]
.sym 115684 VexRiscv._zz_193_[31]
.sym 115685 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115686 VexRiscv._zz_328_
.sym 115688 basesoc_uart_phy_storage[0]
.sym 115689 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 115692 basesoc_uart_phy_storage[1]
.sym 115693 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 115694 $auto$alumacc.cc:474:replace_alu$3839.C[1]
.sym 115696 basesoc_uart_phy_storage[2]
.sym 115697 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 115698 $auto$alumacc.cc:474:replace_alu$3839.C[2]
.sym 115700 basesoc_uart_phy_storage[3]
.sym 115701 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 115702 $auto$alumacc.cc:474:replace_alu$3839.C[3]
.sym 115704 basesoc_uart_phy_storage[4]
.sym 115705 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 115706 $auto$alumacc.cc:474:replace_alu$3839.C[4]
.sym 115708 basesoc_uart_phy_storage[5]
.sym 115709 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 115710 $auto$alumacc.cc:474:replace_alu$3839.C[5]
.sym 115712 basesoc_uart_phy_storage[6]
.sym 115713 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 115714 $auto$alumacc.cc:474:replace_alu$3839.C[6]
.sym 115716 basesoc_uart_phy_storage[7]
.sym 115717 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 115718 $auto$alumacc.cc:474:replace_alu$3839.C[7]
.sym 115720 basesoc_uart_phy_storage[8]
.sym 115721 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 115722 $auto$alumacc.cc:474:replace_alu$3839.C[8]
.sym 115724 basesoc_uart_phy_storage[9]
.sym 115725 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 115726 $auto$alumacc.cc:474:replace_alu$3839.C[9]
.sym 115728 basesoc_uart_phy_storage[10]
.sym 115729 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 115730 $auto$alumacc.cc:474:replace_alu$3839.C[10]
.sym 115732 basesoc_uart_phy_storage[11]
.sym 115733 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 115734 $auto$alumacc.cc:474:replace_alu$3839.C[11]
.sym 115736 basesoc_uart_phy_storage[12]
.sym 115737 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 115738 $auto$alumacc.cc:474:replace_alu$3839.C[12]
.sym 115740 basesoc_uart_phy_storage[13]
.sym 115741 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 115742 $auto$alumacc.cc:474:replace_alu$3839.C[13]
.sym 115744 basesoc_uart_phy_storage[14]
.sym 115745 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 115746 $auto$alumacc.cc:474:replace_alu$3839.C[14]
.sym 115748 basesoc_uart_phy_storage[15]
.sym 115749 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 115750 $auto$alumacc.cc:474:replace_alu$3839.C[15]
.sym 115752 basesoc_uart_phy_storage[16]
.sym 115753 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 115754 $auto$alumacc.cc:474:replace_alu$3839.C[16]
.sym 115756 basesoc_uart_phy_storage[17]
.sym 115757 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 115758 $auto$alumacc.cc:474:replace_alu$3839.C[17]
.sym 115760 basesoc_uart_phy_storage[18]
.sym 115761 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 115762 $auto$alumacc.cc:474:replace_alu$3839.C[18]
.sym 115764 basesoc_uart_phy_storage[19]
.sym 115765 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 115766 $auto$alumacc.cc:474:replace_alu$3839.C[19]
.sym 115768 basesoc_uart_phy_storage[20]
.sym 115769 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 115770 $auto$alumacc.cc:474:replace_alu$3839.C[20]
.sym 115772 basesoc_uart_phy_storage[21]
.sym 115773 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 115774 $auto$alumacc.cc:474:replace_alu$3839.C[21]
.sym 115776 basesoc_uart_phy_storage[22]
.sym 115777 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 115778 $auto$alumacc.cc:474:replace_alu$3839.C[22]
.sym 115780 basesoc_uart_phy_storage[23]
.sym 115781 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 115782 $auto$alumacc.cc:474:replace_alu$3839.C[23]
.sym 115784 basesoc_uart_phy_storage[24]
.sym 115785 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 115786 $auto$alumacc.cc:474:replace_alu$3839.C[24]
.sym 115788 basesoc_uart_phy_storage[25]
.sym 115789 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 115790 $auto$alumacc.cc:474:replace_alu$3839.C[25]
.sym 115792 basesoc_uart_phy_storage[26]
.sym 115793 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 115794 $auto$alumacc.cc:474:replace_alu$3839.C[26]
.sym 115796 basesoc_uart_phy_storage[27]
.sym 115797 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 115798 $auto$alumacc.cc:474:replace_alu$3839.C[27]
.sym 115800 basesoc_uart_phy_storage[28]
.sym 115801 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 115802 $auto$alumacc.cc:474:replace_alu$3839.C[28]
.sym 115804 basesoc_uart_phy_storage[29]
.sym 115805 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 115806 $auto$alumacc.cc:474:replace_alu$3839.C[29]
.sym 115808 basesoc_uart_phy_storage[30]
.sym 115809 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 115810 $auto$alumacc.cc:474:replace_alu$3839.C[30]
.sym 115812 basesoc_uart_phy_storage[31]
.sym 115813 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 115814 $auto$alumacc.cc:474:replace_alu$3839.C[31]
.sym 115818 $auto$alumacc.cc:474:replace_alu$3839.C[32]
.sym 115819 basesoc_uart_phy_tx_busy
.sym 115820 $abc$38833$n6019
.sym 115823 basesoc_uart_phy_tx_busy
.sym 115824 $abc$38833$n6015
.sym 115827 basesoc_uart_phy_tx_busy
.sym 115828 $abc$38833$n6011
.sym 115831 basesoc_uart_phy_tx_busy
.sym 115832 $abc$38833$n6023
.sym 115835 basesoc_uart_phy_tx_busy
.sym 115836 $abc$38833$n6013
.sym 115839 basesoc_uart_phy_tx_busy
.sym 115840 $abc$38833$n6017
.sym 115843 basesoc_uart_phy_tx_busy
.sym 115844 $abc$38833$n6021
.sym 115859 basesoc_uart_tx_fifo_wrport_we
.sym 115860 basesoc_uart_tx_fifo_produce[0]
.sym 115861 sys_rst
.sym 115871 basesoc_uart_tx_fifo_produce[1]
.sym 115879 spiflash_bus_dat_r[25]
.sym 115911 VexRiscv._zz_41_[21]
.sym 115923 VexRiscv._zz_41_[23]
.sym 115931 VexRiscv._zz_41_[24]
.sym 115935 VexRiscv._zz_41_[10]
.sym 115943 VexRiscv.CsrPlugin_mepc[21]
.sym 115944 $abc$38833$n4175_1
.sym 115945 $abc$38833$n4178_1
.sym 115946 VexRiscv.CsrPlugin_mtval[21]
.sym 115947 $abc$38833$n3623_1
.sym 115948 $abc$38833$n4197_1
.sym 115951 VexRiscv.CsrPlugin_mepc[31]
.sym 115952 VexRiscv.lastStagePc[31]
.sym 115953 $abc$38833$n2479
.sym 115955 $abc$38833$n3630_1
.sym 115956 $abc$38833$n3623_1
.sym 115957 $abc$38833$n3844
.sym 115959 $abc$38833$n4402_1
.sym 115960 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 115961 $abc$38833$n4340
.sym 115963 $abc$38833$n4191_1
.sym 115964 VexRiscv._zz_200_[11]
.sym 115965 $abc$38833$n4175_1
.sym 115966 VexRiscv.CsrPlugin_mepc[11]
.sym 115971 $abc$38833$n4362
.sym 115972 VexRiscv._zz_337_
.sym 115973 $abc$38833$n4340
.sym 115975 VexRiscv._zz_321_[5]
.sym 115976 $abc$38833$n4163
.sym 115977 $abc$38833$n149
.sym 115979 VexRiscv._zz_321_[24]
.sym 115980 $abc$38833$n4220
.sym 115981 $abc$38833$n149
.sym 115983 VexRiscv._zz_321_[6]
.sym 115984 $abc$38833$n4166
.sym 115985 $abc$38833$n149
.sym 115987 VexRiscv._zz_321_[4]
.sym 115991 VexRiscv._zz_321_[5]
.sym 115995 VexRiscv._zz_321_[4]
.sym 115996 $abc$38833$n4160
.sym 115997 $abc$38833$n149
.sym 115999 $abc$38833$n5698
.sym 116000 $abc$38833$n4223_1
.sym 116001 $abc$38833$n3624_1
.sym 116003 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 116004 VexRiscv.CsrPlugin_mepc[21]
.sym 116005 $abc$38833$n3953
.sym 116006 $abc$38833$n3950
.sym 116007 $abc$38833$n4138_1
.sym 116008 VexRiscv._zz_286_[5]
.sym 116011 $abc$38833$n5705_1
.sym 116012 VexRiscv._zz_36_[11]
.sym 116013 $abc$38833$n5580
.sym 116015 $abc$38833$n3916_1
.sym 116016 VexRiscv._zz_286_[0]
.sym 116019 $abc$38833$n4138_1
.sym 116020 VexRiscv._zz_286_[6]
.sym 116023 VexRiscv._zz_41_[11]
.sym 116024 VexRiscv._zz_199_[11]
.sym 116025 $abc$38833$n3916_1
.sym 116027 $abc$38833$n4138_1
.sym 116028 VexRiscv._zz_286_[7]
.sym 116031 $abc$38833$n5842_1
.sym 116032 $abc$38833$n5845_1
.sym 116033 $abc$38833$n5846_1
.sym 116034 $abc$38833$n3634_1
.sym 116035 $abc$38833$n5997_1
.sym 116036 VexRiscv._zz_36_[11]
.sym 116037 $abc$38833$n5955_1
.sym 116039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 116040 $abc$38833$n4410
.sym 116041 $abc$38833$n4409
.sym 116042 VexRiscv._zz_192_
.sym 116043 VexRiscv._zz_152_
.sym 116044 $abc$38833$n6305_1
.sym 116045 VexRiscv._zz_32_[0]
.sym 116046 VexRiscv._zz_32_[1]
.sym 116047 VexRiscv._zz_41_[23]
.sym 116048 VexRiscv._zz_199_[23]
.sym 116049 $abc$38833$n3916_1
.sym 116051 $abc$38833$n4138_1
.sym 116052 VexRiscv._zz_286_[8]
.sym 116055 $abc$38833$n4138_1
.sym 116056 VexRiscv._zz_286_[10]
.sym 116059 $abc$38833$n4138_1
.sym 116060 VexRiscv._zz_286_[9]
.sym 116063 VexRiscv._zz_287_[0]
.sym 116064 VexRiscv._zz_286_[0]
.sym 116065 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116066 VexRiscv._zz_32_[1]
.sym 116067 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 116068 $abc$38833$n5562_1
.sym 116071 $abc$38833$n4380
.sym 116072 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 116073 $abc$38833$n4340
.sym 116075 $abc$38833$n4159_1
.sym 116076 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116077 VexRiscv._zz_152_
.sym 116078 $abc$38833$n3916_1
.sym 116079 $abc$38833$n4165_1
.sym 116080 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116081 VexRiscv._zz_152_
.sym 116082 $abc$38833$n3916_1
.sym 116083 VexRiscv._zz_285_[1]
.sym 116084 VexRiscv._zz_152_
.sym 116085 VexRiscv._zz_32_[1]
.sym 116087 $abc$38833$n4346
.sym 116088 VexRiscv._zz_335_
.sym 116089 $abc$38833$n4340
.sym 116091 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 116095 $abc$38833$n4138_1
.sym 116096 VexRiscv._zz_152_
.sym 116099 VexRiscv._zz_285_[4]
.sym 116100 VexRiscv._zz_152_
.sym 116101 VexRiscv._zz_32_[1]
.sym 116103 VexRiscv._zz_287_[2]
.sym 116104 VexRiscv._zz_286_[2]
.sym 116105 $abc$38833$n4138_1
.sym 116106 VexRiscv._zz_32_[1]
.sym 116107 VexRiscv._zz_321_[9]
.sym 116108 $abc$38833$n4175
.sym 116109 $abc$38833$n149
.sym 116111 VexRiscv.CsrPlugin_mepc[20]
.sym 116112 VexRiscv.lastStagePc[20]
.sym 116113 $abc$38833$n2479
.sym 116115 VexRiscv._zz_321_[10]
.sym 116116 $abc$38833$n4178
.sym 116117 $abc$38833$n149
.sym 116119 VexRiscv._zz_41_[26]
.sym 116120 VexRiscv._zz_199_[26]
.sym 116121 $abc$38833$n3916_1
.sym 116123 VexRiscv._zz_287_[3]
.sym 116124 VexRiscv._zz_286_[3]
.sym 116125 $abc$38833$n4138_1
.sym 116126 VexRiscv._zz_32_[1]
.sym 116127 VexRiscv._zz_321_[9]
.sym 116131 VexRiscv._zz_321_[8]
.sym 116132 $abc$38833$n4172
.sym 116133 $abc$38833$n149
.sym 116135 VexRiscv._zz_286_[1]
.sym 116136 VexRiscv._zz_286_[0]
.sym 116137 $abc$38833$n4176_1
.sym 116139 VexRiscv._zz_321_[20]
.sym 116140 $abc$38833$n4208
.sym 116141 $abc$38833$n149
.sym 116143 VexRiscv._zz_321_[8]
.sym 116147 VexRiscv._zz_321_[18]
.sym 116148 $abc$38833$n4202
.sym 116149 $abc$38833$n149
.sym 116151 VexRiscv._zz_321_[25]
.sym 116152 $abc$38833$n4223
.sym 116153 $abc$38833$n149
.sym 116155 VexRiscv._zz_321_[23]
.sym 116156 $abc$38833$n4217
.sym 116157 $abc$38833$n149
.sym 116159 VexRiscv._zz_321_[19]
.sym 116160 $abc$38833$n4205
.sym 116161 $abc$38833$n149
.sym 116163 VexRiscv._zz_321_[23]
.sym 116167 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 116171 $abc$38833$n5701
.sym 116172 $abc$38833$n5704
.sym 116173 $abc$38833$n5699_1
.sym 116174 $abc$38833$n3634_1
.sym 116175 VexRiscv._zz_321_[19]
.sym 116179 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 116180 VexRiscv.memory_arbitration_isValid
.sym 116181 VexRiscv.execute_to_memory_IS_DIV
.sym 116183 VexRiscv._zz_321_[22]
.sym 116187 $abc$38833$n5820_1
.sym 116188 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 116189 VexRiscv._zz_47_[0]
.sym 116190 VexRiscv._zz_47_[1]
.sym 116191 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 116195 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 116199 $abc$38833$n5700_1
.sym 116200 $abc$38833$n5684_1
.sym 116201 $abc$38833$n5565_1
.sym 116203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 116207 $abc$38833$n5612_1
.sym 116208 $abc$38833$n3898_1
.sym 116209 VexRiscv._zz_151_[5]
.sym 116211 $abc$38833$n3902
.sym 116212 $abc$38833$n5703_1
.sym 116213 $abc$38833$n5604_1
.sym 116214 $abc$38833$n5560_1
.sym 116215 $abc$38833$n5612_1
.sym 116216 $abc$38833$n3902
.sym 116217 VexRiscv._zz_151_[11]
.sym 116219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 116223 VexRiscv._zz_286_[10]
.sym 116224 $abc$38833$n4180_1
.sym 116227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 116231 $abc$38833$n5612_1
.sym 116232 $abc$38833$n3869
.sym 116233 VexRiscv._zz_151_[6]
.sym 116235 VexRiscv._zz_129_[5]
.sym 116236 VexRiscv._zz_286_[5]
.sym 116237 VexRiscv._zz_42_[0]
.sym 116238 VexRiscv._zz_42_[1]
.sym 116239 VexRiscv._zz_36_[10]
.sym 116243 VexRiscv._zz_41_[4]
.sym 116247 VexRiscv._zz_129_[6]
.sym 116248 VexRiscv._zz_286_[6]
.sym 116249 VexRiscv._zz_42_[0]
.sym 116250 VexRiscv._zz_42_[1]
.sym 116251 VexRiscv._zz_286_[0]
.sym 116252 VexRiscv._zz_286_[1]
.sym 116253 VexRiscv._zz_286_[7]
.sym 116254 VexRiscv._zz_152_
.sym 116255 VexRiscv._zz_41_[5]
.sym 116256 $abc$38833$n3640_1
.sym 116257 $abc$38833$n3899
.sym 116259 VexRiscv._zz_41_[6]
.sym 116260 $abc$38833$n3640_1
.sym 116261 $abc$38833$n3870
.sym 116263 VexRiscv._zz_199_[23]
.sym 116264 VexRiscv._zz_286_[3]
.sym 116265 VexRiscv._zz_44_[1]
.sym 116266 VexRiscv._zz_44_[0]
.sym 116267 VexRiscv.decode_to_execute_RS2[11]
.sym 116268 VexRiscv._zz_152_
.sym 116269 VexRiscv._zz_42_[0]
.sym 116270 VexRiscv._zz_42_[1]
.sym 116271 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116272 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 116275 $abc$38833$n3798_1
.sym 116276 $abc$38833$n5693_1
.sym 116277 $abc$38833$n5604_1
.sym 116278 $abc$38833$n5560_1
.sym 116279 VexRiscv.decode_to_execute_RS2[23]
.sym 116280 VexRiscv._zz_152_
.sym 116281 VexRiscv._zz_42_[0]
.sym 116282 VexRiscv._zz_42_[1]
.sym 116283 VexRiscv._zz_41_[10]
.sym 116284 $abc$38833$n3640_1
.sym 116285 $abc$38833$n3799
.sym 116287 VexRiscv.decode_to_execute_RS2[10]
.sym 116288 VexRiscv._zz_286_[10]
.sym 116289 VexRiscv._zz_42_[0]
.sym 116290 VexRiscv._zz_42_[1]
.sym 116291 $abc$38833$n5612_1
.sym 116292 $abc$38833$n3798_1
.sym 116293 VexRiscv._zz_151_[10]
.sym 116295 VexRiscv._zz_41_[23]
.sym 116296 $abc$38833$n3640_1
.sym 116297 $abc$38833$n3877
.sym 116299 VexRiscv._zz_286_[0]
.sym 116300 VexRiscv._zz_41_[0]
.sym 116301 VexRiscv._zz_42_[0]
.sym 116302 VexRiscv._zz_42_[1]
.sym 116303 VexRiscv._zz_135_[22]
.sym 116307 VexRiscv._zz_286_[1]
.sym 116308 VexRiscv._zz_41_[1]
.sym 116309 VexRiscv._zz_42_[0]
.sym 116310 VexRiscv._zz_42_[1]
.sym 116311 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 116312 $abc$38833$n6289_1
.sym 116313 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116315 $abc$38833$n6291_1
.sym 116316 $abc$38833$n3635_1
.sym 116317 $abc$38833$n3652_1
.sym 116319 $abc$38833$n6283_1
.sym 116320 $abc$38833$n6285_1
.sym 116321 $abc$38833$n6287_1
.sym 116322 $abc$38833$n6289_1
.sym 116323 VexRiscv._zz_41_[11]
.sym 116324 $abc$38833$n3640_1
.sym 116325 $abc$38833$n3903
.sym 116327 VexRiscv.decode_to_execute_RS2[18]
.sym 116328 VexRiscv._zz_152_
.sym 116329 VexRiscv._zz_42_[0]
.sym 116330 VexRiscv._zz_42_[1]
.sym 116331 VexRiscv._zz_41_[31]
.sym 116332 $abc$38833$n3640_1
.sym 116333 $abc$38833$n3888_1
.sym 116335 VexRiscv.decode_to_execute_RS2[19]
.sym 116336 VexRiscv._zz_152_
.sym 116337 VexRiscv._zz_42_[0]
.sym 116338 VexRiscv._zz_42_[1]
.sym 116339 VexRiscv.decode_to_execute_RS2[25]
.sym 116340 VexRiscv._zz_152_
.sym 116341 VexRiscv._zz_42_[0]
.sym 116342 VexRiscv._zz_42_[1]
.sym 116343 VexRiscv.decode_to_execute_RS2[15]
.sym 116344 VexRiscv._zz_152_
.sym 116345 VexRiscv._zz_42_[0]
.sym 116346 VexRiscv._zz_42_[1]
.sym 116347 VexRiscv.decode_to_execute_RS2[27]
.sym 116348 VexRiscv._zz_152_
.sym 116349 VexRiscv._zz_42_[0]
.sym 116350 VexRiscv._zz_42_[1]
.sym 116351 VexRiscv.decode_to_execute_RS2[16]
.sym 116352 VexRiscv._zz_152_
.sym 116353 VexRiscv._zz_42_[0]
.sym 116354 VexRiscv._zz_42_[1]
.sym 116355 $abc$38833$n3797
.sym 116356 VexRiscv._zz_199_[5]
.sym 116359 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 116360 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 116361 VexRiscv.CsrPlugin_hadException
.sym 116363 VexRiscv._zz_41_[19]
.sym 116364 $abc$38833$n3640_1
.sym 116365 $abc$38833$n3793_1
.sym 116367 $abc$38833$n3791_1
.sym 116368 $abc$38833$n3795_1
.sym 116369 $abc$38833$n3800_1
.sym 116370 $abc$38833$n3804_1
.sym 116371 VexRiscv._zz_151_[10]
.sym 116372 $abc$38833$n3798_1
.sym 116375 VexRiscv._zz_41_[27]
.sym 116376 $abc$38833$n3640_1
.sym 116377 $abc$38833$n3802_1
.sym 116379 $abc$38833$n3807
.sym 116380 VexRiscv._zz_151_[7]
.sym 116381 $abc$38833$n3810_1
.sym 116382 VexRiscv._zz_151_[16]
.sym 116383 VexRiscv._zz_41_[25]
.sym 116384 $abc$38833$n3640_1
.sym 116385 $abc$38833$n3836
.sym 116387 $abc$38833$n6291_1
.sym 116388 VexRiscv._zz_151_[0]
.sym 116391 $abc$38833$n3797
.sym 116392 VexRiscv._zz_199_[11]
.sym 116395 $abc$38833$n3801
.sym 116396 VexRiscv._zz_151_[27]
.sym 116399 $abc$38833$n4172_1
.sym 116400 $abc$38833$n6354_1
.sym 116401 $abc$38833$n3624_1
.sym 116403 $abc$38833$n3851_1
.sym 116404 VexRiscv._zz_292_
.sym 116407 $abc$38833$n3810_1
.sym 116408 VexRiscv._zz_292_
.sym 116411 $abc$38833$n3810_1
.sym 116412 $abc$38833$n5657_1
.sym 116413 $abc$38833$n5604_1
.sym 116414 $abc$38833$n5560_1
.sym 116415 $abc$38833$n3905
.sym 116416 VexRiscv._zz_151_[18]
.sym 116419 $abc$38833$n5612_1
.sym 116420 $abc$38833$n3810_1
.sym 116421 VexRiscv._zz_151_[7]
.sym 116423 VexRiscv._zz_41_[27]
.sym 116424 VexRiscv._zz_199_[27]
.sym 116425 $abc$38833$n3916_1
.sym 116427 VexRiscv._zz_199_[29]
.sym 116428 VexRiscv._zz_286_[9]
.sym 116429 VexRiscv._zz_44_[1]
.sym 116430 VexRiscv._zz_44_[0]
.sym 116431 VexRiscv._zz_316_[1]
.sym 116432 VexRiscv._zz_194_[2]
.sym 116433 $abc$38833$n5375
.sym 116435 VexRiscv._zz_199_[25]
.sym 116436 VexRiscv._zz_286_[5]
.sym 116437 VexRiscv._zz_44_[1]
.sym 116438 VexRiscv._zz_44_[0]
.sym 116439 VexRiscv._zz_36_[0]
.sym 116443 VexRiscv._zz_199_[26]
.sym 116444 VexRiscv._zz_286_[6]
.sym 116445 VexRiscv._zz_44_[1]
.sym 116446 VexRiscv._zz_44_[0]
.sym 116447 VexRiscv._zz_41_[26]
.sym 116451 VexRiscv._zz_199_[27]
.sym 116452 VexRiscv._zz_286_[7]
.sym 116453 VexRiscv._zz_44_[1]
.sym 116454 VexRiscv._zz_44_[0]
.sym 116455 $abc$38833$n5789_1
.sym 116456 $abc$38833$n5766_1
.sym 116457 $abc$38833$n5565_1
.sym 116459 $abc$38833$n3872_1
.sym 116460 VexRiscv._zz_49_[0]
.sym 116461 VexRiscv._zz_49_[1]
.sym 116462 VexRiscv._zz_151_[29]
.sym 116463 $abc$38833$n4342_1
.sym 116464 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 116465 $abc$38833$n4340
.sym 116467 VexRiscv.CsrPlugin_mepc[27]
.sym 116468 VexRiscv.lastStagePc[27]
.sym 116469 $abc$38833$n2479
.sym 116471 $abc$38833$n3801
.sym 116472 VexRiscv._zz_49_[0]
.sym 116473 VexRiscv._zz_49_[1]
.sym 116474 VexRiscv._zz_151_[27]
.sym 116475 $abc$38833$n4394
.sym 116476 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 116477 $abc$38833$n4340
.sym 116479 $abc$38833$n5812_1
.sym 116480 $abc$38833$n5789_1
.sym 116481 $abc$38833$n5565_1
.sym 116482 $abc$38833$n3634_1
.sym 116483 $abc$38833$n3842_1
.sym 116484 VexRiscv._zz_49_[0]
.sym 116485 VexRiscv._zz_49_[1]
.sym 116486 VexRiscv._zz_151_[26]
.sym 116487 $abc$38833$n94
.sym 116491 VexRiscv._zz_198_
.sym 116492 VexRiscv._zz_199_[14]
.sym 116495 $abc$38833$n5
.sym 116499 VexRiscv._zz_198_
.sym 116500 VexRiscv._zz_199_[11]
.sym 116503 VexRiscv.CsrPlugin_mepc[1]
.sym 116504 VexRiscv.lastStagePc[1]
.sym 116505 $abc$38833$n2479
.sym 116507 VexRiscv._zz_316_[13]
.sym 116508 VexRiscv._zz_194_[14]
.sym 116509 $abc$38833$n5375
.sym 116511 $abc$38833$n4175_1
.sym 116512 VexRiscv.CsrPlugin_mepc[1]
.sym 116515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 116516 $abc$38833$n5378
.sym 116517 $abc$38833$n3386_1
.sym 116519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 116520 $abc$38833$n5447_1
.sym 116521 $abc$38833$n3386_1
.sym 116523 basesoc_dat_w[7]
.sym 116527 basesoc_dat_w[2]
.sym 116531 VexRiscv._zz_198_
.sym 116532 VexRiscv._zz_199_[23]
.sym 116535 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 116536 $abc$38833$n5411
.sym 116537 $abc$38833$n3386_1
.sym 116539 VexRiscv._zz_316_[12]
.sym 116540 VexRiscv._zz_194_[13]
.sym 116541 $abc$38833$n5375
.sym 116543 basesoc_dat_w[3]
.sym 116547 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 116548 $abc$38833$n5414
.sym 116549 $abc$38833$n3386_1
.sym 116551 VexRiscv._zz_35_[12]
.sym 116552 $abc$38833$n5718_1
.sym 116553 $abc$38833$n5578
.sym 116555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 116556 $abc$38833$n5441_1
.sym 116557 $abc$38833$n3386_1
.sym 116559 VexRiscv._zz_35_[13]
.sym 116560 $abc$38833$n5722
.sym 116561 $abc$38833$n5578
.sym 116563 VexRiscv._zz_198_
.sym 116564 VexRiscv._zz_199_[30]
.sym 116567 VexRiscv._zz_316_[22]
.sym 116568 VexRiscv._zz_194_[23]
.sym 116569 $abc$38833$n5375
.sym 116571 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 116572 $abc$38833$n5410
.sym 116573 VexRiscv.memory_arbitration_isValid
.sym 116574 VexRiscv.execute_to_memory_IS_DIV
.sym 116575 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 116576 $abc$38833$n5413
.sym 116577 VexRiscv.memory_arbitration_isValid
.sym 116578 VexRiscv.execute_to_memory_IS_DIV
.sym 116579 basesoc_uart_rx_fifo_level0[1]
.sym 116583 VexRiscv._zz_35_[13]
.sym 116584 $abc$38833$n6006_1
.sym 116585 $abc$38833$n5954_1
.sym 116587 VexRiscv._zz_79_[4]
.sym 116591 basesoc_uart_phy_storage[27]
.sym 116592 basesoc_uart_phy_storage[11]
.sym 116593 basesoc_adr[0]
.sym 116594 basesoc_adr[1]
.sym 116595 VexRiscv.CsrPlugin_mepc[29]
.sym 116596 VexRiscv.lastStagePc[29]
.sym 116597 $abc$38833$n2479
.sym 116603 VexRiscv._zz_79_[1]
.sym 116607 VexRiscv._zz_35_[12]
.sym 116608 $abc$38833$n6002_1
.sym 116609 $abc$38833$n5954_1
.sym 116611 basesoc_uart_phy_storage[4]
.sym 116612 $abc$38833$n96
.sym 116613 basesoc_adr[1]
.sym 116614 basesoc_adr[0]
.sym 116619 basesoc_dat_w[4]
.sym 116623 $abc$38833$n5954_1
.sym 116624 VexRiscv._zz_35_[24]
.sym 116625 $abc$38833$n6050_1
.sym 116627 VexRiscv._zz_35_[24]
.sym 116628 $abc$38833$n5850_1
.sym 116629 $abc$38833$n5578
.sym 116631 basesoc_ctrl_reset_reset_r
.sym 116635 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 116636 $abc$38833$n5446_1
.sym 116637 VexRiscv.memory_arbitration_isValid
.sym 116638 VexRiscv.execute_to_memory_IS_DIV
.sym 116639 basesoc_dat_w[3]
.sym 116647 basesoc_dat_w[2]
.sym 116651 basesoc_dat_w[6]
.sym 116655 basesoc_dat_w[1]
.sym 116659 basesoc_ctrl_reset_reset_r
.sym 116663 $abc$38833$n88
.sym 116671 basesoc_uart_phy_storage[23]
.sym 116672 basesoc_uart_phy_storage[7]
.sym 116673 basesoc_adr[1]
.sym 116674 basesoc_adr[0]
.sym 116675 basesoc_dat_w[3]
.sym 116679 basesoc_uart_phy_tx_busy
.sym 116680 $abc$38833$n5981
.sym 116683 $abc$38833$n4893_1
.sym 116684 $abc$38833$n4892_1
.sym 116685 $abc$38833$n3497
.sym 116687 basesoc_uart_phy_tx_busy
.sym 116688 $abc$38833$n5983
.sym 116691 basesoc_uart_phy_tx_busy
.sym 116692 $abc$38833$n5971
.sym 116695 basesoc_uart_phy_tx_busy
.sym 116696 $abc$38833$n5985
.sym 116699 basesoc_uart_phy_tx_busy
.sym 116700 $abc$38833$n5987
.sym 116703 basesoc_uart_phy_tx_busy
.sym 116704 $abc$38833$n5993
.sym 116707 basesoc_uart_phy_tx_busy
.sym 116708 $abc$38833$n5977
.sym 116711 basesoc_uart_phy_tx_busy
.sym 116712 $abc$38833$n6003
.sym 116715 basesoc_uart_phy_tx_busy
.sym 116716 $abc$38833$n6007
.sym 116719 basesoc_uart_phy_tx_busy
.sym 116720 $abc$38833$n5989
.sym 116723 basesoc_uart_phy_tx_busy
.sym 116724 $abc$38833$n5997
.sym 116727 basesoc_uart_phy_tx_busy
.sym 116728 $abc$38833$n6005
.sym 116731 basesoc_uart_phy_tx_busy
.sym 116732 $abc$38833$n6009
.sym 116735 basesoc_uart_phy_tx_busy
.sym 116736 $abc$38833$n6001
.sym 116739 basesoc_uart_phy_tx_busy
.sym 116740 $abc$38833$n5991
.sym 116743 basesoc_uart_phy_tx_busy
.sym 116744 $abc$38833$n5999
.sym 116755 basesoc_uart_phy_tx_busy
.sym 116756 $abc$38833$n5995
.sym 116759 basesoc_uart_eventmanager_status_w[0]
.sym 116763 basesoc_uart_rx_fifo_readable
.sym 116767 basesoc_uart_phy_tx_busy
.sym 116768 $abc$38833$n6025
.sym 116771 basesoc_uart_eventmanager_status_w[0]
.sym 116772 basesoc_uart_tx_old_trigger
.sym 116791 $abc$38833$n3506
.sym 116792 $abc$38833$n3503
.sym 116793 $abc$38833$n2170
.sym 116795 $abc$38833$n7
.sym 116799 $abc$38833$n5
.sym 116823 basesoc_uart_phy_tx_reg[0]
.sym 116824 $abc$38833$n3506
.sym 116825 $abc$38833$n2176
.sym 116839 spiflash_bus_dat_r[18]
.sym 116840 array_muxed0[1]
.sym 116841 $abc$38833$n3612_1
.sym 116843 $abc$38833$n3612_1
.sym 116844 spiflash_bus_dat_r[16]
.sym 116859 spiflash_bus_dat_r[17]
.sym 116860 array_muxed0[0]
.sym 116861 $abc$38833$n3612_1
.sym 116863 $abc$38833$n3612_1
.sym 116864 spiflash_bus_dat_r[31]
.sym 116871 VexRiscv.CsrPlugin_mepc[23]
.sym 116872 $abc$38833$n4175_1
.sym 116873 $abc$38833$n4178_1
.sym 116874 VexRiscv.CsrPlugin_mtval[23]
.sym 116875 VexRiscv._zz_335_
.sym 116879 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 116883 VexRiscv._zz_200_[23]
.sym 116884 $abc$38833$n4191_1
.sym 116885 $abc$38833$n4266_1
.sym 116887 sys_rst
.sym 116888 spiflash_i
.sym 116891 VexRiscv._zz_337_
.sym 116895 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 116899 VexRiscv.CsrPlugin_mepc[13]
.sym 116900 VexRiscv.lastStagePc[13]
.sym 116901 $abc$38833$n2479
.sym 116903 $abc$38833$n4224_1
.sym 116904 $abc$38833$n4227_1
.sym 116907 $abc$38833$n4265_1
.sym 116908 VexRiscv._zz_170_[0]
.sym 116909 VexRiscv._zz_170_[1]
.sym 116910 VexRiscv._zz_151_[23]
.sym 116911 VexRiscv._zz_337_
.sym 116915 $abc$38833$n4259_1
.sym 116916 VexRiscv._zz_170_[0]
.sym 116917 VexRiscv._zz_170_[1]
.sym 116918 VexRiscv._zz_151_[21]
.sym 116919 VexRiscv._zz_200_[21]
.sym 116920 $abc$38833$n4235_1
.sym 116921 $abc$38833$n4260_1
.sym 116923 $abc$38833$n4223_1
.sym 116924 VexRiscv._zz_170_[0]
.sym 116925 VexRiscv._zz_170_[1]
.sym 116926 VexRiscv._zz_151_[11]
.sym 116927 VexRiscv.CsrPlugin_mepc[17]
.sym 116928 $abc$38833$n4175_1
.sym 116929 $abc$38833$n4178_1
.sym 116930 VexRiscv.CsrPlugin_mtval[17]
.sym 116931 $abc$38833$n4178_1
.sym 116932 VexRiscv.CsrPlugin_mtval[11]
.sym 116933 $abc$38833$n3630_1
.sym 116934 VexRiscv.CsrPlugin_mie_MEIE
.sym 116935 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 116936 VexRiscv.CsrPlugin_mepc[23]
.sym 116937 $abc$38833$n3953
.sym 116938 $abc$38833$n3950
.sym 116939 VexRiscv._zz_337_
.sym 116943 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 116947 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 116951 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 116952 $abc$38833$n4197_1
.sym 116953 $abc$38833$n4225_1
.sym 116954 $abc$38833$n4226_1
.sym 116955 VexRiscv.CsrPlugin_mstatus_MIE
.sym 116956 $abc$38833$n4197_1
.sym 116957 $abc$38833$n4178_1
.sym 116958 VexRiscv.CsrPlugin_mtval[3]
.sym 116959 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 116963 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 116967 VexRiscv._zz_41_[1]
.sym 116968 VexRiscv._zz_199_[1]
.sym 116969 $abc$38833$n3916_1
.sym 116971 VexRiscv.decode_to_execute_RS2[16]
.sym 116972 VexRiscv._zz_129_[0]
.sym 116973 VexRiscv._zz_170_[1]
.sym 116975 $abc$38833$n3394_1
.sym 116976 $abc$38833$n3397_1
.sym 116977 $abc$38833$n3631_1
.sym 116979 $abc$38833$n3916_1
.sym 116980 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116983 VexRiscv._zz_286_[1]
.sym 116984 $abc$38833$n3631_1
.sym 116985 VexRiscv._zz_286_[0]
.sym 116986 $abc$38833$n3394_1
.sym 116987 $abc$38833$n3753_1
.sym 116988 $abc$38833$n3623_1
.sym 116991 basesoc_vexriscv_dbus_adr[6]
.sym 116992 basesoc_vexriscv_ibus_adr[6]
.sym 116993 grant
.sym 116995 VexRiscv.CsrPlugin_mie_MSIE
.sym 116996 $abc$38833$n3630_1
.sym 116997 $abc$38833$n4195_1
.sym 116998 $abc$38833$n4196_1
.sym 116999 basesoc_counter[0]
.sym 117000 basesoc_counter[1]
.sym 117003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 117004 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 117005 VexRiscv._zz_190_
.sym 117006 $abc$38833$n151
.sym 117007 $abc$38833$n4193_1
.sym 117008 VexRiscv._zz_170_[0]
.sym 117009 VexRiscv._zz_170_[1]
.sym 117010 VexRiscv._zz_151_[3]
.sym 117011 basesoc_counter[0]
.sym 117015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117016 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 117017 VexRiscv._zz_190_
.sym 117018 $abc$38833$n151
.sym 117019 $abc$38833$n3394_1
.sym 117020 $abc$38833$n3396_1
.sym 117021 $abc$38833$n3397_1
.sym 117023 VexRiscv.CsrPlugin_mepc[3]
.sym 117024 $abc$38833$n4175_1
.sym 117025 $abc$38833$n4194_1
.sym 117026 $abc$38833$n4198_1
.sym 117027 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 117028 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 117029 $abc$38833$n151
.sym 117030 VexRiscv._zz_192_
.sym 117031 VexRiscv.CsrPlugin_mepc[3]
.sym 117032 VexRiscv.lastStagePc[3]
.sym 117033 $abc$38833$n2479
.sym 117036 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 117039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 117043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 117047 VexRiscv._zz_135_[22]
.sym 117048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 117051 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 117052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 117053 $abc$38833$n151
.sym 117054 VexRiscv._zz_192_
.sym 117055 VexRiscv._zz_41_[21]
.sym 117056 VexRiscv._zz_199_[21]
.sym 117057 $abc$38833$n3916_1
.sym 117059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 117060 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 117061 VexRiscv._zz_190_
.sym 117062 $abc$38833$n151
.sym 117063 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 117067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 117071 VexRiscv._zz_41_[14]
.sym 117072 VexRiscv._zz_199_[14]
.sym 117073 $abc$38833$n3916_1
.sym 117075 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 117079 VexRiscv._zz_36_[21]
.sym 117080 $abc$38833$n6037_1
.sym 117081 $abc$38833$n5955_1
.sym 117083 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 117087 VexRiscv._zz_37_[1]
.sym 117088 VexRiscv._zz_37_[0]
.sym 117089 VexRiscv.execute_arbitration_isValid
.sym 117091 VexRiscv._zz_287_[4]
.sym 117092 VexRiscv._zz_286_[4]
.sym 117093 $abc$38833$n4138_1
.sym 117094 VexRiscv._zz_32_[1]
.sym 117095 VexRiscv._zz_286_[0]
.sym 117096 $abc$38833$n4176_1
.sym 117097 VexRiscv._zz_286_[1]
.sym 117099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 117103 VexRiscv._zz_286_[3]
.sym 117104 VexRiscv._zz_286_[2]
.sym 117105 $abc$38833$n3395_1
.sym 117107 $abc$38833$n4259_1
.sym 117108 $abc$38833$n6388
.sym 117109 $abc$38833$n3624_1
.sym 117111 VexRiscv._zz_286_[0]
.sym 117112 VexRiscv._zz_286_[1]
.sym 117115 VexRiscv._zz_200_[3]
.sym 117116 $abc$38833$n4191_1
.sym 117117 $abc$38833$n4181_1
.sym 117118 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 117119 $abc$38833$n3397_1
.sym 117120 $abc$38833$n3395_1
.sym 117121 $abc$38833$n4177_1
.sym 117122 $abc$38833$n3631_1
.sym 117123 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 117127 VexRiscv._zz_321_[26]
.sym 117131 $abc$38833$n3396_1
.sym 117132 $abc$38833$n3395_1
.sym 117133 $abc$38833$n4177_1
.sym 117135 $abc$38833$n5821_1
.sym 117136 $abc$38833$n6387
.sym 117137 $abc$38833$n3634_1
.sym 117139 VexRiscv._zz_321_[29]
.sym 117143 VexRiscv._zz_286_[6]
.sym 117144 VexRiscv._zz_286_[7]
.sym 117145 VexRiscv._zz_286_[4]
.sym 117146 VexRiscv._zz_286_[5]
.sym 117147 VexRiscv._zz_286_[10]
.sym 117148 VexRiscv._zz_152_
.sym 117149 VexRiscv._zz_286_[8]
.sym 117150 VexRiscv._zz_286_[9]
.sym 117151 VexRiscv.execute_arbitration_isStuckByOthers
.sym 117155 VexRiscv._zz_321_[21]
.sym 117159 VexRiscv._zz_41_[3]
.sym 117160 VexRiscv._zz_199_[3]
.sym 117161 $abc$38833$n3916_1
.sym 117163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 117167 VexRiscv._zz_286_[2]
.sym 117168 VexRiscv._zz_286_[3]
.sym 117171 $abc$38833$n5562_1
.sym 117172 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 117173 $abc$38833$n3634_1
.sym 117174 $abc$38833$n5669_1
.sym 117175 VexRiscv._zz_286_[7]
.sym 117176 VexRiscv._zz_286_[4]
.sym 117177 VexRiscv._zz_286_[5]
.sym 117178 VexRiscv._zz_286_[6]
.sym 117179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117183 $abc$38833$n3837
.sym 117184 VexRiscv._zz_49_[0]
.sym 117185 VexRiscv._zz_49_[1]
.sym 117186 VexRiscv._zz_151_[21]
.sym 117187 $abc$38833$n5822_1
.sym 117188 $abc$38833$n5800_1
.sym 117189 $abc$38833$n5565_1
.sym 117191 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 117195 VexRiscv._zz_41_[8]
.sym 117196 $abc$38833$n3640_1
.sym 117197 $abc$38833$n3861
.sym 117199 VexRiscv._zz_286_[2]
.sym 117200 VexRiscv._zz_286_[3]
.sym 117201 VexRiscv._zz_286_[8]
.sym 117202 VexRiscv._zz_286_[9]
.sym 117203 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 117207 $abc$38833$n3626_1
.sym 117208 $abc$38833$n3627_1
.sym 117209 $abc$38833$n3628_1
.sym 117211 VexRiscv._zz_288_[8]
.sym 117212 VexRiscv._zz_151_[8]
.sym 117213 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117215 VexRiscv._zz_286_[4]
.sym 117216 VexRiscv._zz_286_[5]
.sym 117217 VexRiscv._zz_286_[6]
.sym 117219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117223 VexRiscv.decode_to_execute_RS2[8]
.sym 117224 VexRiscv._zz_286_[8]
.sym 117225 VexRiscv._zz_42_[0]
.sym 117226 VexRiscv._zz_42_[1]
.sym 117227 VexRiscv._zz_129_[2]
.sym 117228 VexRiscv._zz_287_[2]
.sym 117229 VexRiscv._zz_42_[0]
.sym 117230 $abc$38833$n6282_1
.sym 117231 VexRiscv._zz_129_[4]
.sym 117232 VexRiscv._zz_287_[4]
.sym 117233 VexRiscv._zz_42_[0]
.sym 117234 $abc$38833$n6286_1
.sym 117235 VexRiscv._zz_129_[3]
.sym 117236 VexRiscv._zz_287_[3]
.sym 117237 VexRiscv._zz_42_[0]
.sym 117238 $abc$38833$n6284_1
.sym 117239 VexRiscv._zz_286_[3]
.sym 117240 VexRiscv._zz_41_[3]
.sym 117241 VexRiscv._zz_42_[0]
.sym 117242 VexRiscv._zz_42_[1]
.sym 117243 VexRiscv._zz_286_[4]
.sym 117244 VexRiscv._zz_41_[4]
.sym 117245 VexRiscv._zz_42_[0]
.sym 117246 VexRiscv._zz_42_[1]
.sym 117247 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 117248 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 117249 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 117250 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 117251 VexRiscv._zz_286_[2]
.sym 117252 VexRiscv._zz_41_[2]
.sym 117253 VexRiscv._zz_42_[0]
.sym 117254 VexRiscv._zz_42_[1]
.sym 117255 VexRiscv.decode_to_execute_RS2[31]
.sym 117256 VexRiscv._zz_152_
.sym 117257 VexRiscv._zz_42_[0]
.sym 117258 VexRiscv._zz_42_[1]
.sym 117259 VexRiscv.decode_to_execute_RS2[21]
.sym 117260 VexRiscv._zz_152_
.sym 117261 VexRiscv._zz_42_[0]
.sym 117262 VexRiscv._zz_42_[1]
.sym 117263 VexRiscv._zz_41_[21]
.sym 117264 $abc$38833$n3640_1
.sym 117265 $abc$38833$n3838
.sym 117267 VexRiscv.decode_to_execute_RS2[24]
.sym 117268 VexRiscv._zz_152_
.sym 117269 VexRiscv._zz_42_[0]
.sym 117270 VexRiscv._zz_42_[1]
.sym 117271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117276 $abc$38833$n3443_1
.sym 117277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 117279 VexRiscv.decode_to_execute_RS2[22]
.sym 117280 VexRiscv._zz_152_
.sym 117281 VexRiscv._zz_42_[0]
.sym 117282 VexRiscv._zz_42_[1]
.sym 117283 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 117287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 117291 VexRiscv._zz_42_[0]
.sym 117292 VexRiscv._zz_42_[1]
.sym 117295 VexRiscv.decode_to_execute_RS2[28]
.sym 117296 VexRiscv._zz_152_
.sym 117297 VexRiscv._zz_42_[0]
.sym 117298 VexRiscv._zz_42_[1]
.sym 117299 VexRiscv.decode_to_execute_RS2[20]
.sym 117300 VexRiscv._zz_152_
.sym 117301 VexRiscv._zz_42_[0]
.sym 117302 VexRiscv._zz_42_[1]
.sym 117303 VexRiscv.decode_to_execute_RS2[14]
.sym 117304 VexRiscv._zz_152_
.sym 117305 VexRiscv._zz_42_[0]
.sym 117306 VexRiscv._zz_42_[1]
.sym 117307 VexRiscv.decode_to_execute_RS2[29]
.sym 117308 VexRiscv._zz_152_
.sym 117309 VexRiscv._zz_42_[0]
.sym 117310 VexRiscv._zz_42_[1]
.sym 117311 VexRiscv._zz_129_[7]
.sym 117312 VexRiscv._zz_286_[7]
.sym 117313 VexRiscv._zz_42_[0]
.sym 117314 VexRiscv._zz_42_[1]
.sym 117315 VexRiscv.decode_to_execute_RS2[26]
.sym 117316 VexRiscv._zz_152_
.sym 117317 VexRiscv._zz_42_[0]
.sym 117318 VexRiscv._zz_42_[1]
.sym 117319 VexRiscv._zz_192_
.sym 117323 VexRiscv._zz_151_[5]
.sym 117324 $abc$38833$n3898_1
.sym 117327 VexRiscv._zz_41_[29]
.sym 117328 $abc$38833$n3640_1
.sym 117329 $abc$38833$n3873
.sym 117331 VexRiscv._zz_41_[28]
.sym 117332 $abc$38833$n3640_1
.sym 117333 $abc$38833$n3884_1
.sym 117335 VexRiscv._zz_41_[26]
.sym 117336 $abc$38833$n3640_1
.sym 117337 $abc$38833$n3843_1
.sym 117339 VexRiscv._zz_41_[7]
.sym 117340 $abc$38833$n3640_1
.sym 117341 $abc$38833$n3811_1
.sym 117343 VexRiscv._zz_41_[14]
.sym 117344 $abc$38833$n3640_1
.sym 117345 $abc$38833$n3852_1
.sym 117347 VexRiscv._zz_151_[11]
.sym 117348 $abc$38833$n3902
.sym 117351 $abc$38833$n3823_1
.sym 117352 VexRiscv._zz_292_
.sym 117355 $abc$38833$n3835
.sym 117356 $abc$38833$n3837
.sym 117357 VexRiscv._zz_151_[21]
.sym 117358 VexRiscv._zz_151_[25]
.sym 117359 $abc$38833$n3892_1
.sym 117360 $abc$38833$n3896
.sym 117361 $abc$38833$n3900
.sym 117362 $abc$38833$n3904_1
.sym 117363 $abc$38833$n3864
.sym 117364 VexRiscv._zz_292_
.sym 117367 $abc$38833$n3872_1
.sym 117368 VexRiscv._zz_151_[29]
.sym 117371 VexRiscv._zz_41_[20]
.sym 117372 $abc$38833$n3640_1
.sym 117373 $abc$38833$n3894
.sym 117375 $abc$38833$n6352
.sym 117376 $abc$38833$n3634_1
.sym 117377 $abc$38833$n6353_1
.sym 117379 $abc$38833$n3857
.sym 117380 VexRiscv._zz_292_
.sym 117383 $abc$38833$n7
.sym 117387 $abc$38833$n3837
.sym 117388 VexRiscv._zz_292_
.sym 117391 $abc$38833$n3893
.sym 117392 $abc$38833$n5810_1
.sym 117393 $abc$38833$n5604_1
.sym 117394 $abc$38833$n5560_1
.sym 117395 $abc$38833$n5612_1
.sym 117396 $abc$38833$n3893
.sym 117397 VexRiscv._zz_151_[20]
.sym 117399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 117400 VexRiscv._zz_151_[21]
.sym 117401 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117403 $abc$38833$n3893
.sym 117404 VexRiscv._zz_151_[20]
.sym 117407 $abc$38833$n3893
.sym 117408 VexRiscv._zz_292_
.sym 117411 VexRiscv._zz_199_[21]
.sym 117412 VexRiscv._zz_286_[1]
.sym 117413 VexRiscv._zz_44_[1]
.sym 117414 VexRiscv._zz_44_[0]
.sym 117415 VexRiscv._zz_41_[29]
.sym 117419 VexRiscv._zz_170_[2]
.sym 117423 VexRiscv._zz_36_[1]
.sym 117427 $abc$38833$n4183_1
.sym 117428 $abc$38833$n6362_1
.sym 117429 $abc$38833$n3624_1
.sym 117431 VexRiscv._zz_41_[1]
.sym 117435 $abc$38833$n4183_1
.sym 117436 VexRiscv._zz_170_[0]
.sym 117437 VexRiscv._zz_170_[1]
.sym 117438 VexRiscv._zz_151_[1]
.sym 117439 VexRiscv._zz_41_[14]
.sym 117443 VexRiscv._zz_41_[27]
.sym 117448 basesoc_vexriscv_ibus_adr[0]
.sym 117453 basesoc_vexriscv_ibus_adr[1]
.sym 117457 basesoc_vexriscv_ibus_adr[2]
.sym 117458 $auto$alumacc.cc:474:replace_alu$3884.C[2]
.sym 117459 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 117460 $abc$38833$n4181_1
.sym 117461 $abc$38833$n4173_1
.sym 117463 VexRiscv.CsrPlugin_mtval[1]
.sym 117464 $abc$38833$n4178_1
.sym 117465 $abc$38833$n4186_1
.sym 117466 $abc$38833$n4185_1
.sym 117468 $PACKER_VCC_NET
.sym 117469 basesoc_vexriscv_ibus_adr[0]
.sym 117471 $abc$38833$n3028
.sym 117472 $abc$38833$n3844
.sym 117475 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 117476 $abc$38833$n4181_1
.sym 117477 $abc$38833$n4184_1
.sym 117479 VexRiscv._zz_198_
.sym 117480 VexRiscv._zz_199_[17]
.sym 117483 $abc$38833$n5831
.sym 117484 $abc$38833$n5832
.sym 117485 basesoc_uart_rx_fifo_wrport_we
.sym 117487 $abc$38833$n5828
.sym 117488 $abc$38833$n5829
.sym 117489 basesoc_uart_rx_fifo_wrport_we
.sym 117491 $abc$38833$n5837
.sym 117492 $abc$38833$n5838
.sym 117493 basesoc_uart_rx_fifo_wrport_we
.sym 117496 basesoc_uart_rx_fifo_level0[0]
.sym 117498 $PACKER_VCC_NET
.sym 117499 $abc$38833$n5834
.sym 117500 $abc$38833$n5835
.sym 117501 basesoc_uart_rx_fifo_wrport_we
.sym 117503 VexRiscv._zz_198_
.sym 117504 VexRiscv._zz_199_[21]
.sym 117508 $PACKER_VCC_NET
.sym 117509 basesoc_uart_rx_fifo_level0[0]
.sym 117512 basesoc_uart_rx_fifo_level0[0]
.sym 117517 basesoc_uart_rx_fifo_level0[1]
.sym 117521 basesoc_uart_rx_fifo_level0[2]
.sym 117522 $auto$alumacc.cc:474:replace_alu$3860.C[2]
.sym 117525 basesoc_uart_rx_fifo_level0[3]
.sym 117526 $auto$alumacc.cc:474:replace_alu$3860.C[3]
.sym 117529 basesoc_uart_rx_fifo_level0[4]
.sym 117530 $auto$alumacc.cc:474:replace_alu$3860.C[4]
.sym 117531 basesoc_uart_rx_fifo_consume[1]
.sym 117535 sys_rst
.sym 117536 basesoc_uart_rx_fifo_do_read
.sym 117537 basesoc_uart_rx_fifo_wrport_we
.sym 117538 basesoc_uart_rx_fifo_level0[0]
.sym 117539 basesoc_uart_rx_fifo_level0[0]
.sym 117540 basesoc_uart_rx_fifo_level0[1]
.sym 117541 basesoc_uart_rx_fifo_level0[2]
.sym 117542 basesoc_uart_rx_fifo_level0[3]
.sym 117543 basesoc_uart_rx_fifo_level0[4]
.sym 117544 $abc$38833$n3540
.sym 117545 basesoc_uart_phy_source_valid
.sym 117547 $abc$38833$n4902_1
.sym 117548 $abc$38833$n4901_1
.sym 117549 $abc$38833$n3497
.sym 117551 basesoc_uart_rx_fifo_level0[4]
.sym 117552 $abc$38833$n3540
.sym 117553 $abc$38833$n3528
.sym 117554 basesoc_uart_rx_fifo_readable
.sym 117555 basesoc_uart_rx_fifo_readable
.sym 117556 basesoc_uart_eventmanager_storage[1]
.sym 117557 basesoc_adr[2]
.sym 117558 basesoc_adr[1]
.sym 117559 basesoc_uart_rx_fifo_readable
.sym 117560 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 117561 basesoc_adr[2]
.sym 117562 basesoc_adr[1]
.sym 117563 basesoc_timer0_load_storage[7]
.sym 117564 $abc$38833$n5120
.sym 117565 basesoc_timer0_en_storage
.sym 117567 basesoc_uart_phy_storage[19]
.sym 117568 basesoc_uart_phy_storage[3]
.sym 117569 basesoc_adr[1]
.sym 117570 basesoc_adr[0]
.sym 117571 $abc$38833$n5587
.sym 117575 basesoc_dat_w[5]
.sym 117579 basesoc_dat_w[3]
.sym 117583 basesoc_dat_w[4]
.sym 117587 basesoc_ctrl_reset_reset_r
.sym 117591 basesoc_dat_w[1]
.sym 117595 basesoc_dat_w[2]
.sym 117599 basesoc_dat_w[6]
.sym 117607 basesoc_uart_phy_tx_busy
.sym 117608 $abc$38833$n5965
.sym 117611 basesoc_uart_phy_storage[31]
.sym 117612 basesoc_uart_phy_storage[15]
.sym 117613 basesoc_adr[0]
.sym 117614 basesoc_adr[1]
.sym 117616 basesoc_timer0_value[0]
.sym 117618 $PACKER_VCC_NET
.sym 117619 basesoc_timer0_reload_storage[0]
.sym 117620 $abc$38833$n5667
.sym 117621 basesoc_timer0_eventmanager_status_w
.sym 117623 basesoc_uart_phy_tx_busy
.sym 117624 $abc$38833$n5967
.sym 117627 basesoc_uart_phy_tx_busy
.sym 117628 $abc$38833$n5969
.sym 117631 basesoc_timer0_load_storage[0]
.sym 117632 $abc$38833$n5106
.sym 117633 basesoc_timer0_en_storage
.sym 117635 $abc$38833$n4914_1
.sym 117636 $abc$38833$n4913_1
.sym 117637 $abc$38833$n3497
.sym 117639 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 117643 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 117647 basesoc_uart_eventmanager_status_w[0]
.sym 117648 $abc$38833$n6309_1
.sym 117649 basesoc_adr[2]
.sym 117650 $abc$38833$n6310
.sym 117655 basesoc_uart_eventmanager_pending_w[0]
.sym 117656 basesoc_uart_eventmanager_storage[0]
.sym 117657 basesoc_adr[2]
.sym 117658 basesoc_adr[0]
.sym 117659 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 117663 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 117667 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 117671 basesoc_uart_rx_fifo_do_read
.sym 117675 $abc$38833$n3523
.sym 117676 basesoc_dat_w[1]
.sym 117679 $abc$38833$n2325
.sym 117680 $abc$38833$n3586_1
.sym 117695 basesoc_uart_rx_fifo_do_read
.sym 117696 $abc$38833$n3528
.sym 117697 sys_rst
.sym 117703 basesoc_ctrl_reset_reset_r
.sym 117704 $abc$38833$n3523
.sym 117705 sys_rst
.sym 117706 $abc$38833$n2232
.sym 117711 $abc$38833$n2232
.sym 117719 $abc$38833$n3528
.sym 117720 sys_rst
.sym 117721 $abc$38833$n2236
.sym 117727 basesoc_uart_rx_fifo_readable
.sym 117728 basesoc_uart_rx_old_trigger
.sym 117759 $abc$38833$n2236
.sym 117767 $abc$38833$n5
.sym 117815 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 117819 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 117835 $abc$38833$n4386
.sym 117836 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 117837 $abc$38833$n4340
.sym 117839 $abc$38833$n4382
.sym 117840 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 117841 $abc$38833$n4340
.sym 117843 $abc$38833$n4366_1
.sym 117844 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 117845 $abc$38833$n4340
.sym 117847 VexRiscv.CsrPlugin_mepc[21]
.sym 117848 VexRiscv.lastStagePc[21]
.sym 117849 $abc$38833$n2479
.sym 117855 $abc$38833$n3612_1
.sym 117856 $abc$38833$n2349
.sym 117859 VexRiscv.CsrPlugin_mepc[23]
.sym 117860 VexRiscv.lastStagePc[23]
.sym 117861 $abc$38833$n2479
.sym 117863 $abc$38833$n4235_1
.sym 117864 VexRiscv._zz_200_[13]
.sym 117865 $abc$38833$n4175_1
.sym 117866 VexRiscv.CsrPlugin_mepc[13]
.sym 117867 VexRiscv.CsrPlugin_mepc[24]
.sym 117868 $abc$38833$n4175_1
.sym 117869 $abc$38833$n4178_1
.sym 117870 VexRiscv.CsrPlugin_mtval[24]
.sym 117871 VexRiscv.CsrPlugin_mtval[13]
.sym 117872 $abc$38833$n4178_1
.sym 117873 $abc$38833$n4234_1
.sym 117875 VexRiscv._zz_200_[24]
.sym 117876 $abc$38833$n4191_1
.sym 117877 $abc$38833$n4269_1
.sym 117879 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 117883 VexRiscv._zz_200_[17]
.sym 117884 $abc$38833$n4191_1
.sym 117885 $abc$38833$n4248_1
.sym 117887 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 117891 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 117895 $abc$38833$n4323_1
.sym 117896 VexRiscv._zz_335_
.sym 117897 $abc$38833$n4324_1
.sym 117899 VexRiscv.CsrPlugin_mip_MEIP
.sym 117900 VexRiscv.CsrPlugin_mie_MEIE
.sym 117903 $abc$38833$n4329_1
.sym 117904 $abc$38833$n3953
.sym 117905 VexRiscv._zz_337_
.sym 117906 $abc$38833$n4324_1
.sym 117907 $abc$38833$n2479
.sym 117908 VexRiscv.CsrPlugin_mstatus_MIE
.sym 117909 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 117910 $abc$38833$n3953
.sym 117911 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 117912 VexRiscv.CsrPlugin_mstatus_MIE
.sym 117913 $abc$38833$n2479
.sym 117915 $abc$38833$n4233_1
.sym 117916 VexRiscv._zz_170_[0]
.sym 117917 VexRiscv._zz_170_[1]
.sym 117918 VexRiscv._zz_151_[13]
.sym 117919 $abc$38833$n2479
.sym 117920 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 117923 $abc$38833$n3953
.sym 117924 $abc$38833$n4327_1
.sym 117925 VexRiscv._zz_334_
.sym 117926 $abc$38833$n4324_1
.sym 117927 $abc$38833$n213
.sym 117928 VexRiscv.CsrPlugin_mip_MSIP
.sym 117931 VexRiscv._zz_335_
.sym 117932 $abc$38833$n3623_1
.sym 117935 $abc$38833$n213
.sym 117936 VexRiscv.CsrPlugin_mip_MEIP
.sym 117939 VexRiscv._zz_286_[1]
.sym 117940 VexRiscv._zz_287_[1]
.sym 117941 VexRiscv._zz_32_[1]
.sym 117943 VexRiscv._zz_32_[0]
.sym 117944 VexRiscv._zz_199_[1]
.sym 117945 VexRiscv._zz_286_[1]
.sym 117947 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 117948 VexRiscv.CsrPlugin_mepc[24]
.sym 117949 $abc$38833$n3953
.sym 117950 $abc$38833$n3950
.sym 117951 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117952 $abc$38833$n3916_1
.sym 117953 $abc$38833$n4136
.sym 117955 VexRiscv.CsrPlugin_mip_MSIP
.sym 117956 VexRiscv.CsrPlugin_mie_MSIE
.sym 117957 VexRiscv._zz_188_
.sym 117958 VexRiscv.CsrPlugin_mstatus_MIE
.sym 117959 VexRiscv._zz_41_[13]
.sym 117960 VexRiscv._zz_199_[13]
.sym 117961 $abc$38833$n3916_1
.sym 117963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117964 $abc$38833$n3441_1
.sym 117965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117966 $abc$38833$n3427_1
.sym 117967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 117968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 117971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 117972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117973 $abc$38833$n3440_1
.sym 117975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 117976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 117979 $abc$38833$n4161_1
.sym 117980 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117981 VexRiscv._zz_152_
.sym 117982 $abc$38833$n3916_1
.sym 117983 $abc$38833$n4487
.sym 117984 $abc$38833$n4488_1
.sym 117987 $abc$38833$n4475
.sym 117988 $abc$38833$n4476_1
.sym 117991 $abc$38833$n3426_1
.sym 117992 $abc$38833$n3428_1
.sym 117995 $abc$38833$n3435_1
.sym 117996 $abc$38833$n3427_1
.sym 117997 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 118002 $abc$38833$n3429_1
.sym 118003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118004 $abc$38833$n3427_1
.sym 118005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118007 $abc$38833$n3432_1
.sym 118008 $abc$38833$n3426_1
.sym 118009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118011 $abc$38833$n3425_1
.sym 118012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118013 $abc$38833$n3430_1
.sym 118014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118017 $abc$38833$n3429_1
.sym 118018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118020 $abc$38833$n3427_1
.sym 118021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118023 VexRiscv._zz_41_[17]
.sym 118024 VexRiscv._zz_199_[17]
.sym 118025 $abc$38833$n3916_1
.sym 118027 VexRiscv._zz_41_[24]
.sym 118028 VexRiscv._zz_199_[24]
.sym 118029 $abc$38833$n3916_1
.sym 118031 VexRiscv._zz_36_[3]
.sym 118035 VexRiscv._zz_41_[22]
.sym 118036 VexRiscv._zz_199_[22]
.sym 118037 $abc$38833$n3916_1
.sym 118039 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 118040 VexRiscv.CsrPlugin_mepc[28]
.sym 118041 $abc$38833$n3953
.sym 118042 $abc$38833$n3950
.sym 118043 VexRiscv._zz_41_[5]
.sym 118047 VexRiscv._zz_36_[21]
.sym 118051 VexRiscv.CsrPlugin_mepc[28]
.sym 118052 $abc$38833$n4175_1
.sym 118053 $abc$38833$n4178_1
.sym 118054 VexRiscv.CsrPlugin_mtval[28]
.sym 118055 $abc$38833$n149
.sym 118059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 118067 VexRiscv._zz_36_[21]
.sym 118068 $abc$38833$n5814_1
.sym 118069 $abc$38833$n5580
.sym 118071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118072 $abc$38833$n3758
.sym 118073 $abc$38833$n3427_1
.sym 118075 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 118079 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 118083 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 118087 VexRiscv._zz_321_[26]
.sym 118088 $abc$38833$n4226
.sym 118089 $abc$38833$n149
.sym 118091 VexRiscv._zz_321_[30]
.sym 118092 $abc$38833$n4238
.sym 118093 $abc$38833$n149
.sym 118095 VexRiscv._zz_321_[31]
.sym 118096 $abc$38833$n4241
.sym 118097 $abc$38833$n149
.sym 118099 VexRiscv._zz_321_[29]
.sym 118100 $abc$38833$n4235
.sym 118101 $abc$38833$n149
.sym 118103 VexRiscv._zz_321_[21]
.sym 118104 $abc$38833$n4211
.sym 118105 $abc$38833$n149
.sym 118107 VexRiscv._zz_321_[28]
.sym 118108 $abc$38833$n4232
.sym 118109 $abc$38833$n149
.sym 118111 VexRiscv._zz_321_[27]
.sym 118112 $abc$38833$n4229
.sym 118113 $abc$38833$n149
.sym 118115 VexRiscv._zz_321_[22]
.sym 118116 $abc$38833$n4214
.sym 118117 $abc$38833$n149
.sym 118119 $abc$38833$n5847_1
.sym 118120 $abc$38833$n5822_1
.sym 118121 $abc$38833$n5565_1
.sym 118123 $abc$38833$n3860
.sym 118124 $abc$38833$n5671
.sym 118125 $abc$38833$n5604_1
.sym 118126 $abc$38833$n5560_1
.sym 118127 $abc$38833$n3876
.sym 118128 $abc$38833$n5844_1
.sym 118129 $abc$38833$n5604_1
.sym 118130 $abc$38833$n5560_1
.sym 118131 $abc$38833$n5612_1
.sym 118132 $abc$38833$n3860
.sym 118133 VexRiscv._zz_151_[8]
.sym 118135 $abc$38833$n5612_1
.sym 118136 $abc$38833$n3876
.sym 118137 VexRiscv._zz_151_[23]
.sym 118139 VexRiscv._zz_41_[3]
.sym 118143 VexRiscv._zz_36_[6]
.sym 118147 VexRiscv._zz_286_[10]
.sym 118148 $abc$38833$n4180_1
.sym 118151 $abc$38833$n5614
.sym 118152 $abc$38833$n5590_1
.sym 118153 $abc$38833$n5565_1
.sym 118154 $abc$38833$n3634_1
.sym 118155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 118159 $abc$38833$n5608
.sym 118160 $abc$38833$n5613_1
.sym 118161 $abc$38833$n4193_1
.sym 118162 $abc$38833$n3624_1
.sym 118163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 118167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 118171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 118172 VexRiscv._zz_151_[2]
.sym 118173 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118175 VexRiscv._zz_41_[30]
.sym 118176 VexRiscv._zz_199_[30]
.sym 118177 $abc$38833$n3916_1
.sym 118179 VexRiscv._zz_197_
.sym 118180 VexRiscv.decode_to_execute_IS_MUL
.sym 118183 VexRiscv._zz_199_[24]
.sym 118184 VexRiscv._zz_286_[4]
.sym 118185 VexRiscv._zz_44_[1]
.sym 118186 VexRiscv._zz_44_[0]
.sym 118187 $abc$38833$n5965_1
.sym 118188 VexRiscv._zz_36_[3]
.sym 118189 $abc$38833$n5955_1
.sym 118191 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 118192 $abc$38833$n6283_1
.sym 118193 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118195 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 118196 $abc$38833$n6287_1
.sym 118197 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118199 $abc$38833$n5615_1
.sym 118200 VexRiscv._zz_36_[3]
.sym 118201 $abc$38833$n5580
.sym 118203 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 118204 $abc$38833$n6285_1
.sym 118205 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118207 VexRiscv._zz_135_[21]
.sym 118208 $abc$38833$n3425_1
.sym 118209 $abc$38833$n3919_1
.sym 118211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118215 basesoc_counter[1]
.sym 118216 basesoc_counter[0]
.sym 118217 $abc$38833$n5080_1
.sym 118219 VexRiscv._zz_41_[24]
.sym 118220 $abc$38833$n3640_1
.sym 118221 $abc$38833$n3822
.sym 118223 VexRiscv._zz_41_[13]
.sym 118224 $abc$38833$n3640_1
.sym 118225 $abc$38833$n3829_1
.sym 118227 VexRiscv._zz_41_[22]
.sym 118228 $abc$38833$n3640_1
.sym 118229 $abc$38833$n3845_1
.sym 118231 VexRiscv._zz_41_[17]
.sym 118232 $abc$38833$n3640_1
.sym 118233 $abc$38833$n3815_1
.sym 118235 VexRiscv._zz_321_[30]
.sym 118239 VexRiscv.decode_to_execute_RS2[13]
.sym 118240 VexRiscv._zz_152_
.sym 118241 VexRiscv._zz_42_[0]
.sym 118242 VexRiscv._zz_42_[1]
.sym 118243 VexRiscv.decode_to_execute_RS2[17]
.sym 118244 VexRiscv._zz_152_
.sym 118245 VexRiscv._zz_42_[0]
.sym 118246 VexRiscv._zz_42_[1]
.sym 118247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 118251 VexRiscv.decode_to_execute_RS2[30]
.sym 118252 VexRiscv._zz_152_
.sym 118253 VexRiscv._zz_42_[0]
.sym 118254 VexRiscv._zz_42_[1]
.sym 118255 VexRiscv.decode_to_execute_RS2[12]
.sym 118256 VexRiscv._zz_152_
.sym 118257 VexRiscv._zz_42_[0]
.sym 118258 VexRiscv._zz_42_[1]
.sym 118259 $abc$38833$n3828_1
.sym 118260 VexRiscv._zz_292_
.sym 118263 $abc$38833$n3821_1
.sym 118264 VexRiscv._zz_292_
.sym 118267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 118268 VexRiscv._zz_151_[16]
.sym 118269 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118271 VexRiscv.decode_to_execute_RS2[9]
.sym 118272 VexRiscv._zz_286_[9]
.sym 118273 VexRiscv._zz_42_[0]
.sym 118274 VexRiscv._zz_42_[1]
.sym 118275 VexRiscv._zz_199_[31]
.sym 118276 VexRiscv._zz_152_
.sym 118277 VexRiscv._zz_44_[1]
.sym 118278 VexRiscv._zz_44_[0]
.sym 118279 VexRiscv._zz_41_[9]
.sym 118280 $abc$38833$n3640_1
.sym 118281 $abc$38833$n3858
.sym 118283 $abc$38833$n6287_1
.sym 118284 $abc$38833$n3851_1
.sym 118285 VexRiscv._zz_151_[14]
.sym 118286 VexRiscv._zz_151_[4]
.sym 118287 VexRiscv._zz_41_[30]
.sym 118288 $abc$38833$n3640_1
.sym 118289 $abc$38833$n3824
.sym 118291 VexRiscv._zz_151_[9]
.sym 118292 $abc$38833$n3857
.sym 118295 VexRiscv._zz_151_[6]
.sym 118296 $abc$38833$n3869
.sym 118299 $abc$38833$n3912
.sym 118300 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 118301 VexRiscv._zz_47_[1]
.sym 118302 VexRiscv._zz_47_[0]
.sym 118303 VexRiscv._zz_41_[12]
.sym 118304 $abc$38833$n3640_1
.sym 118305 $abc$38833$n3865
.sym 118307 $abc$38833$n3855_1
.sym 118308 VexRiscv._zz_151_[8]
.sym 118309 $abc$38833$n3860
.sym 118310 $abc$38833$n3850_1
.sym 118311 $abc$38833$n3863
.sym 118312 $abc$38833$n3867
.sym 118313 $abc$38833$n3871
.sym 118314 $abc$38833$n3875_1
.sym 118315 $abc$38833$n3883
.sym 118316 VexRiscv._zz_151_[28]
.sym 118319 $abc$38833$n3842_1
.sym 118320 $abc$38833$n3844_1
.sym 118321 VexRiscv._zz_151_[22]
.sym 118322 VexRiscv._zz_151_[26]
.sym 118323 $abc$38833$n3857
.sym 118324 $abc$38833$n5682_1
.sym 118325 $abc$38833$n5604_1
.sym 118326 $abc$38833$n5560_1
.sym 118327 $abc$38833$n11
.sym 118331 $abc$38833$n3849_1
.sym 118332 $abc$38833$n3862_1
.sym 118333 $abc$38833$n3879
.sym 118334 $abc$38833$n3891
.sym 118335 VexRiscv._zz_288_[31]
.sym 118336 VexRiscv._zz_151_[31]
.sym 118337 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118339 $abc$38833$n5612_1
.sym 118340 $abc$38833$n3857
.sym 118341 VexRiscv._zz_151_[9]
.sym 118343 $abc$38833$n6291_1
.sym 118344 VexRiscv._zz_49_[0]
.sym 118345 VexRiscv._zz_49_[1]
.sym 118346 VexRiscv._zz_151_[0]
.sym 118347 $abc$38833$n5766_1
.sym 118348 $abc$38833$n5740
.sym 118349 $abc$38833$n5565_1
.sym 118351 $abc$38833$n3876
.sym 118352 VexRiscv._zz_151_[23]
.sym 118355 basesoc_dat_w[1]
.sym 118359 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 118360 VexRiscv._zz_151_[15]
.sym 118361 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118363 VexRiscv._zz_199_[30]
.sym 118364 VexRiscv._zz_286_[10]
.sym 118365 VexRiscv._zz_44_[1]
.sym 118366 VexRiscv._zz_44_[0]
.sym 118367 VexRiscv._zz_151_[2]
.sym 118368 VexRiscv._zz_151_[0]
.sym 118369 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118370 $abc$38833$n6359_1
.sym 118371 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 118372 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 118373 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118374 $abc$38833$n5565_1
.sym 118375 VexRiscv._zz_200_[28]
.sym 118376 $abc$38833$n4191_1
.sym 118377 $abc$38833$n4281_1
.sym 118379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 118380 VexRiscv._zz_151_[24]
.sym 118381 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118383 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 118387 $abc$38833$n4280_1
.sym 118388 VexRiscv._zz_170_[0]
.sym 118389 VexRiscv._zz_170_[1]
.sym 118390 VexRiscv._zz_151_[28]
.sym 118391 $abc$38833$n4172_1
.sym 118392 VexRiscv._zz_170_[0]
.sym 118393 VexRiscv._zz_170_[1]
.sym 118394 VexRiscv._zz_151_[0]
.sym 118395 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 118399 $abc$38833$n6361_1
.sym 118400 $abc$38833$n6360_1
.sym 118401 $abc$38833$n3634_1
.sym 118403 VexRiscv._zz_198_
.sym 118404 VexRiscv._zz_199_[13]
.sym 118407 $abc$38833$n2176
.sym 118408 basesoc_uart_phy_sink_payload_data[7]
.sym 118411 VexRiscv.externalInterruptArray_regNext[1]
.sym 118412 VexRiscv._zz_286_[10]
.sym 118413 VexRiscv._zz_200_[1]
.sym 118414 $abc$38833$n4180_1
.sym 118415 VexRiscv.externalInterruptArray_regNext[0]
.sym 118416 VexRiscv._zz_286_[10]
.sym 118417 VexRiscv._zz_200_[0]
.sym 118418 $abc$38833$n4180_1
.sym 118419 basesoc_uart_phy_tx_reg[7]
.sym 118420 basesoc_uart_phy_sink_payload_data[6]
.sym 118421 $abc$38833$n2176
.sym 118423 basesoc_uart_phy_tx_reg[6]
.sym 118424 basesoc_uart_phy_sink_payload_data[5]
.sym 118425 $abc$38833$n2176
.sym 118427 basesoc_uart_phy_tx_reg[5]
.sym 118428 basesoc_uart_phy_sink_payload_data[4]
.sym 118429 $abc$38833$n2176
.sym 118431 VexRiscv.CsrPlugin_mtval[0]
.sym 118432 $abc$38833$n4178_1
.sym 118433 $abc$38833$n4179_1
.sym 118434 $abc$38833$n4174_1
.sym 118435 $abc$38833$n4175_1
.sym 118436 VexRiscv.CsrPlugin_mepc[0]
.sym 118440 basesoc_uart_rx_fifo_level0[0]
.sym 118444 basesoc_uart_rx_fifo_level0[1]
.sym 118445 $PACKER_VCC_NET
.sym 118448 basesoc_uart_rx_fifo_level0[2]
.sym 118449 $PACKER_VCC_NET
.sym 118450 $auto$alumacc.cc:474:replace_alu$3851.C[2]
.sym 118452 basesoc_uart_rx_fifo_level0[3]
.sym 118453 $PACKER_VCC_NET
.sym 118454 $auto$alumacc.cc:474:replace_alu$3851.C[3]
.sym 118456 basesoc_uart_rx_fifo_level0[4]
.sym 118457 $PACKER_VCC_NET
.sym 118458 $auto$alumacc.cc:474:replace_alu$3851.C[4]
.sym 118459 regs0
.sym 118463 VexRiscv._zz_200_[1]
.sym 118464 VexRiscv.externalInterruptArray_regNext[1]
.sym 118465 VexRiscv._zz_200_[0]
.sym 118466 VexRiscv.externalInterruptArray_regNext[0]
.sym 118467 VexRiscv._zz_198_
.sym 118468 VexRiscv._zz_199_[22]
.sym 118471 sys_rst
.sym 118472 basesoc_timer0_value[0]
.sym 118473 basesoc_timer0_en_storage
.sym 118475 sys_rst
.sym 118476 basesoc_uart_rx_fifo_do_read
.sym 118477 basesoc_uart_rx_fifo_wrport_we
.sym 118479 sys_rst
.sym 118480 basesoc_dat_w[2]
.sym 118483 basesoc_timer0_reload_storage[1]
.sym 118484 basesoc_timer0_value[1]
.sym 118485 basesoc_timer0_eventmanager_status_w
.sym 118487 VexRiscv._zz_198_
.sym 118488 VexRiscv._zz_199_[24]
.sym 118491 basesoc_uart_rx_fifo_do_read
.sym 118492 basesoc_uart_rx_fifo_consume[0]
.sym 118493 sys_rst
.sym 118495 basesoc_timer0_load_storage[1]
.sym 118496 $abc$38833$n5108_1
.sym 118497 basesoc_timer0_en_storage
.sym 118499 $abc$38833$n3468
.sym 118500 basesoc_ctrl_storage[22]
.sym 118503 basesoc_timer0_reload_storage[7]
.sym 118504 $abc$38833$n5688
.sym 118505 basesoc_timer0_eventmanager_status_w
.sym 118507 basesoc_timer0_value_status[31]
.sym 118508 $abc$38833$n4945
.sym 118509 $abc$38833$n5017
.sym 118511 basesoc_uart_rx_fifo_do_read
.sym 118512 sys_rst
.sym 118515 basesoc_timer0_value[16]
.sym 118519 basesoc_timer0_value[28]
.sym 118523 basesoc_timer0_reload_storage[7]
.sym 118524 $abc$38833$n3560_1
.sym 118525 $abc$38833$n3552_1
.sym 118526 basesoc_timer0_load_storage[7]
.sym 118527 $abc$38833$n3552_1
.sym 118528 $abc$38833$n3550_1
.sym 118529 sys_rst
.sym 118531 basesoc_timer0_value[4]
.sym 118535 sys_rst
.sym 118536 $abc$38833$n5587
.sym 118539 basesoc_dat_w[6]
.sym 118543 $abc$38833$n3465
.sym 118544 basesoc_ctrl_storage[13]
.sym 118547 $abc$38833$n66
.sym 118548 $abc$38833$n3465
.sym 118549 $abc$38833$n3463
.sym 118550 basesoc_ctrl_storage[1]
.sym 118551 basesoc_ctrl_reset_reset_r
.sym 118555 $abc$38833$n3512
.sym 118556 basesoc_uart_phy_rx
.sym 118557 basesoc_uart_phy_uart_clk_rxen
.sym 118558 basesoc_uart_phy_rx_busy
.sym 118559 $abc$38833$n3468
.sym 118560 basesoc_ctrl_storage[16]
.sym 118561 $abc$38833$n3465
.sym 118562 basesoc_ctrl_storage[8]
.sym 118563 $abc$38833$n3563_1
.sym 118564 basesoc_timer0_reload_storage[8]
.sym 118565 $abc$38833$n3560_1
.sym 118566 basesoc_timer0_reload_storage[0]
.sym 118567 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 118571 basesoc_we
.sym 118572 $abc$38833$n3497
.sym 118573 $abc$38833$n3448_1
.sym 118574 sys_rst
.sym 118575 basesoc_uart_phy_storage[26]
.sym 118576 $abc$38833$n88
.sym 118577 basesoc_adr[0]
.sym 118578 basesoc_adr[1]
.sym 118579 $abc$38833$n3552_1
.sym 118580 basesoc_timer0_load_storage[0]
.sym 118583 basesoc_uart_phy_storage[29]
.sym 118584 $abc$38833$n90
.sym 118585 basesoc_adr[0]
.sym 118586 basesoc_adr[1]
.sym 118587 basesoc_timer0_reload_storage[9]
.sym 118588 $abc$38833$n3563_1
.sym 118589 $abc$38833$n3552_1
.sym 118590 basesoc_timer0_load_storage[1]
.sym 118599 VexRiscv._zz_79_[25]
.sym 118603 VexRiscv._zz_79_[11]
.sym 118611 VexRiscv._zz_50_[10]
.sym 118619 VexRiscv._zz_79_[15]
.sym 118623 VexRiscv._zz_79_[20]
.sym 118627 VexRiscv._zz_79_[9]
.sym 118631 basesoc_uart_eventmanager_status_w[0]
.sym 118632 $abc$38833$n3447_1
.sym 118633 $abc$38833$n3524
.sym 118635 basesoc_ctrl_reset_reset_r
.sym 118636 $abc$38833$n3550_1
.sym 118637 $abc$38833$n3587_1
.sym 118638 sys_rst
.sym 118639 $abc$38833$n3524
.sym 118640 $abc$38833$n3448_1
.sym 118641 basesoc_adr[2]
.sym 118644 $PACKER_VCC_NET
.sym 118645 basesoc_uart_phy_rx_bitcount[0]
.sym 118647 basesoc_uart_phy_rx_busy
.sym 118648 $abc$38833$n5857
.sym 118651 basesoc_timer0_eventmanager_status_w
.sym 118652 basesoc_timer0_zero_old_trigger
.sym 118655 basesoc_adr[2]
.sym 118656 $abc$38833$n3524
.sym 118657 $abc$38833$n3472
.sym 118658 sys_rst
.sym 118659 VexRiscv.CsrPlugin_mepc[0]
.sym 118660 VexRiscv.lastStagePc[0]
.sym 118661 $abc$38833$n2479
.sym 118671 basesoc_timer0_eventmanager_storage
.sym 118672 basesoc_timer0_eventmanager_pending_w
.sym 118683 serial_rx
.sym 118687 $abc$38833$n4339_1
.sym 118688 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 118689 $abc$38833$n4340
.sym 118707 basesoc_dat_w[7]
.sym 118719 basesoc_dat_w[3]
.sym 118728 basesoc_uart_tx_fifo_produce[0]
.sym 118733 basesoc_uart_tx_fifo_produce[1]
.sym 118737 basesoc_uart_tx_fifo_produce[2]
.sym 118738 $auto$alumacc.cc:474:replace_alu$3905.C[2]
.sym 118741 basesoc_uart_tx_fifo_produce[3]
.sym 118742 $auto$alumacc.cc:474:replace_alu$3905.C[3]
.sym 118751 basesoc_uart_tx_fifo_wrport_we
.sym 118752 sys_rst
.sym 118755 sys_rst
.sym 118756 basesoc_uart_tx_fifo_do_read
.sym 118767 spiflash_bus_dat_r[28]
.sym 118795 spiflash_bus_dat_r[14]
.sym 118796 array_muxed0[13]
.sym 118797 $abc$38833$n3612_1
.sym 118803 spiflash_bus_dat_r[20]
.sym 118804 array_muxed0[3]
.sym 118805 $abc$38833$n3612_1
.sym 118807 spiflash_bus_dat_r[19]
.sym 118808 array_muxed0[2]
.sym 118809 $abc$38833$n3612_1
.sym 118811 spiflash_bus_dat_r[23]
.sym 118812 array_muxed0[6]
.sym 118813 $abc$38833$n3612_1
.sym 118815 spiflash_bus_dat_r[22]
.sym 118816 array_muxed0[5]
.sym 118817 $abc$38833$n3612_1
.sym 118819 spiflash_bus_dat_r[13]
.sym 118820 array_muxed0[12]
.sym 118821 $abc$38833$n3612_1
.sym 118827 VexRiscv.CsrPlugin_mepc[17]
.sym 118828 VexRiscv.lastStagePc[17]
.sym 118829 $abc$38833$n2479
.sym 118831 VexRiscv.CsrPlugin_mepc[24]
.sym 118832 VexRiscv.lastStagePc[24]
.sym 118833 $abc$38833$n2479
.sym 118847 $abc$38833$n4374
.sym 118848 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 118849 $abc$38833$n4340
.sym 118851 $abc$38833$n4388
.sym 118852 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 118853 $abc$38833$n4340
.sym 118855 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 118859 $abc$38833$n4268_1
.sym 118860 VexRiscv._zz_170_[0]
.sym 118861 VexRiscv._zz_170_[1]
.sym 118862 VexRiscv._zz_151_[24]
.sym 118867 $abc$38833$n4247_1
.sym 118868 VexRiscv._zz_170_[0]
.sym 118869 VexRiscv._zz_170_[1]
.sym 118870 VexRiscv._zz_151_[17]
.sym 118891 VexRiscv._zz_170_[0]
.sym 118892 VexRiscv._zz_152_
.sym 118893 VexRiscv._zz_32_[1]
.sym 118895 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 118899 basesoc_vexriscv_dbus_adr[5]
.sym 118900 basesoc_vexriscv_ibus_adr[5]
.sym 118901 grant
.sym 118903 VexRiscv._zz_32_[0]
.sym 118904 VexRiscv._zz_32_[1]
.sym 118907 $abc$38833$n6292_1
.sym 118908 VexRiscv._zz_32_[1]
.sym 118909 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 118915 $abc$38833$n4151_1
.sym 118916 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 118917 VexRiscv._zz_152_
.sym 118918 $abc$38833$n3916_1
.sym 118919 VexRiscv._zz_170_[2]
.sym 118920 VexRiscv._zz_152_
.sym 118921 VexRiscv._zz_32_[1]
.sym 118923 VexRiscv._zz_285_[2]
.sym 118924 VexRiscv._zz_152_
.sym 118925 VexRiscv._zz_32_[1]
.sym 118927 VexRiscv._zz_197_
.sym 118928 VexRiscv.decode_to_execute_RS2[11]
.sym 118931 VexRiscv._zz_135_[9]
.sym 118932 VexRiscv._zz_135_[24]
.sym 118935 VexRiscv._zz_197_
.sym 118936 VexRiscv._zz_129_[3]
.sym 118939 VexRiscv._zz_197_
.sym 118940 VexRiscv.decode_to_execute_RS2[10]
.sym 118943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118947 $abc$38833$n4155_1
.sym 118948 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 118949 VexRiscv._zz_152_
.sym 118950 $abc$38833$n3916_1
.sym 118952 VexRiscv._zz_197_
.sym 118953 $abc$38833$n4534
.sym 118957 $abc$38833$n4536
.sym 118958 $auto$alumacc.cc:474:replace_alu$3890.C[1]
.sym 118961 $abc$38833$n4538
.sym 118962 $auto$alumacc.cc:474:replace_alu$3890.C[2]
.sym 118965 $abc$38833$n4540
.sym 118966 $auto$alumacc.cc:474:replace_alu$3890.C[3]
.sym 118969 $abc$38833$n4542
.sym 118970 $auto$alumacc.cc:474:replace_alu$3890.C[4]
.sym 118973 $abc$38833$n4544
.sym 118974 $auto$alumacc.cc:474:replace_alu$3890.C[5]
.sym 118977 $abc$38833$n4546
.sym 118978 $auto$alumacc.cc:474:replace_alu$3890.C[6]
.sym 118981 $abc$38833$n4548
.sym 118982 $auto$alumacc.cc:474:replace_alu$3890.C[7]
.sym 118985 $abc$38833$n4550
.sym 118986 $auto$alumacc.cc:474:replace_alu$3890.C[8]
.sym 118989 $abc$38833$n4552
.sym 118990 $auto$alumacc.cc:474:replace_alu$3890.C[9]
.sym 118993 $abc$38833$n4554
.sym 118994 $auto$alumacc.cc:474:replace_alu$3890.C[10]
.sym 118997 $abc$38833$n4556
.sym 118998 $auto$alumacc.cc:474:replace_alu$3890.C[11]
.sym 119001 $abc$38833$n4558
.sym 119002 $auto$alumacc.cc:474:replace_alu$3890.C[12]
.sym 119005 $abc$38833$n4560
.sym 119006 $auto$alumacc.cc:474:replace_alu$3890.C[13]
.sym 119009 $abc$38833$n4562
.sym 119010 $auto$alumacc.cc:474:replace_alu$3890.C[14]
.sym 119013 $abc$38833$n4564
.sym 119014 $auto$alumacc.cc:474:replace_alu$3890.C[15]
.sym 119017 $abc$38833$n4566
.sym 119018 $auto$alumacc.cc:474:replace_alu$3890.C[16]
.sym 119021 $abc$38833$n4568
.sym 119022 $auto$alumacc.cc:474:replace_alu$3890.C[17]
.sym 119025 $abc$38833$n4570
.sym 119026 $auto$alumacc.cc:474:replace_alu$3890.C[18]
.sym 119029 $abc$38833$n4572
.sym 119030 $auto$alumacc.cc:474:replace_alu$3890.C[19]
.sym 119033 $abc$38833$n4574
.sym 119034 $auto$alumacc.cc:474:replace_alu$3890.C[20]
.sym 119037 $abc$38833$n4576
.sym 119038 $auto$alumacc.cc:474:replace_alu$3890.C[21]
.sym 119041 $abc$38833$n4578
.sym 119042 $auto$alumacc.cc:474:replace_alu$3890.C[22]
.sym 119045 $abc$38833$n4580
.sym 119046 $auto$alumacc.cc:474:replace_alu$3890.C[23]
.sym 119049 $abc$38833$n4582
.sym 119050 $auto$alumacc.cc:474:replace_alu$3890.C[24]
.sym 119053 $abc$38833$n4584
.sym 119054 $auto$alumacc.cc:474:replace_alu$3890.C[25]
.sym 119057 $abc$38833$n4586
.sym 119058 $auto$alumacc.cc:474:replace_alu$3890.C[26]
.sym 119061 $abc$38833$n4588
.sym 119062 $auto$alumacc.cc:474:replace_alu$3890.C[27]
.sym 119065 $abc$38833$n4590
.sym 119066 $auto$alumacc.cc:474:replace_alu$3890.C[28]
.sym 119069 $abc$38833$n4592
.sym 119070 $auto$alumacc.cc:474:replace_alu$3890.C[29]
.sym 119073 $abc$38833$n4594
.sym 119074 $auto$alumacc.cc:474:replace_alu$3890.C[30]
.sym 119077 $abc$38833$n4596
.sym 119078 $auto$alumacc.cc:474:replace_alu$3890.C[31]
.sym 119079 VexRiscv._zz_197_
.sym 119080 VexRiscv.decode_to_execute_RS2[24]
.sym 119083 VexRiscv._zz_135_[9]
.sym 119087 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 119088 VexRiscv._zz_151_[3]
.sym 119089 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119091 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 119092 VexRiscv._zz_151_[22]
.sym 119093 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119095 VexRiscv._zz_197_
.sym 119096 VexRiscv.decode_to_execute_RS2[28]
.sym 119099 VexRiscv._zz_321_[31]
.sym 119103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 119104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 119107 VexRiscv._zz_41_[12]
.sym 119108 VexRiscv._zz_199_[12]
.sym 119109 $abc$38833$n3916_1
.sym 119111 $abc$38833$n5562_1
.sym 119112 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 119113 $abc$38833$n3634_1
.sym 119114 $abc$38833$n5609_1
.sym 119115 $abc$38833$n5612_1
.sym 119116 $abc$38833$n6285_1
.sym 119117 VexRiscv._zz_151_[3]
.sym 119119 VexRiscv._zz_195_[2]
.sym 119120 VexRiscv._zz_194_[2]
.sym 119121 VexRiscv._zz_195_[32]
.sym 119123 $abc$38833$n6285_1
.sym 119124 $abc$38833$n5611_1
.sym 119125 $abc$38833$n5604_1
.sym 119126 $abc$38833$n5560_1
.sym 119127 VexRiscv._zz_49_[1]
.sym 119128 VexRiscv._zz_49_[0]
.sym 119131 VexRiscv.decode_to_execute_RS2[13]
.sym 119132 VexRiscv._zz_129_[5]
.sym 119133 VexRiscv._zz_170_[1]
.sym 119134 VexRiscv._zz_170_[0]
.sym 119135 VexRiscv._zz_321_[0]
.sym 119139 $abc$38833$n3700
.sym 119140 $abc$38833$n3653
.sym 119144 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 119148 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 119149 $PACKER_VCC_NET
.sym 119152 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 119153 $PACKER_VCC_NET
.sym 119154 $auto$alumacc.cc:474:replace_alu$3923.C[2]
.sym 119156 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 119157 $PACKER_VCC_NET
.sym 119158 $auto$alumacc.cc:474:replace_alu$3923.C[3]
.sym 119160 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 119161 $PACKER_VCC_NET
.sym 119162 $auto$alumacc.cc:474:replace_alu$3923.C[4]
.sym 119163 VexRiscv._zz_199_[22]
.sym 119164 VexRiscv._zz_286_[2]
.sym 119165 VexRiscv._zz_44_[1]
.sym 119166 VexRiscv._zz_44_[0]
.sym 119167 VexRiscv.decode_to_execute_RS2[12]
.sym 119168 VexRiscv._zz_129_[4]
.sym 119169 VexRiscv._zz_170_[1]
.sym 119170 VexRiscv._zz_170_[0]
.sym 119171 $abc$38833$n2484
.sym 119172 $abc$38833$n3653
.sym 119173 $abc$38833$n3844
.sym 119175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 119176 VexRiscv._zz_151_[31]
.sym 119177 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119179 $abc$38833$n5612_1
.sym 119180 $abc$38833$n3821_1
.sym 119181 VexRiscv._zz_151_[24]
.sym 119183 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 119184 VexRiscv._zz_151_[23]
.sym 119185 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119187 VexRiscv._zz_37_[1]
.sym 119188 VexRiscv._zz_37_[0]
.sym 119191 $abc$38833$n5930_1
.sym 119192 $abc$38833$n5917_1
.sym 119193 VexRiscv._zz_37_[1]
.sym 119194 VexRiscv._zz_37_[0]
.sym 119195 $abc$38833$n149
.sym 119196 $abc$38833$n3634_1
.sym 119199 $abc$38833$n5600_1
.sym 119200 $abc$38833$n5564_1
.sym 119201 $abc$38833$n5565_1
.sym 119202 $abc$38833$n3634_1
.sym 119203 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 119207 slave_sel[0]
.sym 119211 $abc$38833$n3828_1
.sym 119212 VexRiscv._zz_151_[13]
.sym 119215 $abc$38833$n3813_1
.sym 119216 $abc$38833$n6283_1
.sym 119217 VexRiscv._zz_151_[2]
.sym 119218 $abc$38833$n3806_1
.sym 119219 $abc$38833$n5937_1
.sym 119220 $abc$38833$n6418_1
.sym 119221 $abc$38833$n3634_1
.sym 119223 $abc$38833$n3814
.sym 119224 VexRiscv._zz_151_[17]
.sym 119227 VexRiscv._zz_199_[13]
.sym 119228 VexRiscv._zz_170_[1]
.sym 119229 VexRiscv._zz_44_[1]
.sym 119230 VexRiscv._zz_44_[0]
.sym 119231 VexRiscv._zz_199_[17]
.sym 119232 VexRiscv._zz_285_[2]
.sym 119233 VexRiscv._zz_44_[1]
.sym 119234 VexRiscv._zz_44_[0]
.sym 119235 $abc$38833$n3821_1
.sym 119236 $abc$38833$n3823_1
.sym 119237 VexRiscv._zz_151_[30]
.sym 119238 VexRiscv._zz_151_[24]
.sym 119239 $abc$38833$n6285_1
.sym 119240 VexRiscv._zz_151_[3]
.sym 119243 VexRiscv._zz_129_[7]
.sym 119247 $abc$38833$n3789_1
.sym 119248 $abc$38833$n3818
.sym 119249 $abc$38833$n3848_1
.sym 119250 VexRiscv._zz_170_[2]
.sym 119251 $abc$38833$n3887_1
.sym 119252 VexRiscv._zz_151_[31]
.sym 119253 $abc$38833$n3913_1
.sym 119254 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 119255 $abc$38833$n3913_1
.sym 119256 $abc$38833$n5562_1
.sym 119257 $abc$38833$n6417_1
.sym 119258 $abc$38833$n5560_1
.sym 119259 $abc$38833$n3827_1
.sym 119260 $abc$38833$n3831_1
.sym 119261 VexRiscv._zz_151_[15]
.sym 119262 $abc$38833$n3820
.sym 119263 $abc$38833$n3790
.sym 119264 $abc$38833$n3805
.sym 119267 $abc$38833$n3887_1
.sym 119268 VexRiscv._zz_49_[0]
.sym 119269 VexRiscv._zz_49_[1]
.sym 119270 VexRiscv._zz_151_[31]
.sym 119271 $abc$38833$n3819_1
.sym 119272 $abc$38833$n3834
.sym 119273 $abc$38833$n3841_1
.sym 119275 $abc$38833$n5564_1
.sym 119276 $abc$38833$n5565_1
.sym 119277 $abc$38833$n5558_1
.sym 119278 $abc$38833$n3634_1
.sym 119279 $abc$38833$n3887_1
.sym 119280 VexRiscv._zz_151_[31]
.sym 119283 $abc$38833$n6289_1
.sym 119284 VexRiscv._zz_151_[1]
.sym 119287 $abc$38833$n3880_1
.sym 119288 $abc$38833$n3882_1
.sym 119289 $abc$38833$n3886_1
.sym 119290 $abc$38833$n3890
.sym 119291 basesoc_uart_phy_rx_reg[3]
.sym 119295 $abc$38833$n3864
.sym 119296 VexRiscv._zz_151_[12]
.sym 119299 basesoc_uart_phy_rx_reg[4]
.sym 119303 $abc$38833$n5586
.sym 119304 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 119305 VexRiscv._zz_47_[0]
.sym 119306 VexRiscv._zz_47_[1]
.sym 119307 $abc$38833$n6289_1
.sym 119308 VexRiscv._zz_49_[0]
.sym 119309 VexRiscv._zz_49_[1]
.sym 119310 VexRiscv._zz_151_[1]
.sym 119311 $abc$38833$n5930_1
.sym 119312 $abc$38833$n5907_1
.sym 119313 $abc$38833$n5565_1
.sym 119315 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 119316 VexRiscv._zz_151_[1]
.sym 119317 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 119320 VexRiscv._zz_151_[30]
.sym 119321 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119323 $abc$38833$n5559_1
.sym 119324 $abc$38833$n5560_1
.sym 119327 basesoc_ctrl_reset_reset_r
.sym 119331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 119332 VexRiscv._zz_151_[17]
.sym 119333 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119335 basesoc_adr[0]
.sym 119347 VexRiscv._zz_198_
.sym 119348 VexRiscv._zz_199_[12]
.sym 119351 basesoc_adr[1]
.sym 119355 $abc$38833$n82
.sym 119359 $abc$38833$n86
.sym 119363 basesoc_adr[2]
.sym 119367 basesoc_we
.sym 119368 $abc$38833$n3449_1
.sym 119369 $abc$38833$n3465
.sym 119370 sys_rst
.sym 119379 basesoc_dat_w[1]
.sym 119383 basesoc_we
.sym 119384 $abc$38833$n3449_1
.sym 119385 $abc$38833$n3463
.sym 119386 sys_rst
.sym 119387 $abc$38833$n100
.sym 119391 basesoc_dat_w[7]
.sym 119395 basesoc_dat_w[5]
.sym 119399 por_rst
.sym 119400 $abc$38833$n6092
.sym 119403 $abc$38833$n136
.sym 119407 $abc$38833$n136
.sym 119408 $abc$38833$n138
.sym 119409 $abc$38833$n140
.sym 119410 $abc$38833$n142
.sym 119411 $abc$38833$n142
.sym 119415 por_rst
.sym 119416 $abc$38833$n6089
.sym 119419 $abc$38833$n138
.sym 119423 $abc$38833$n3335_1
.sym 119424 $abc$38833$n3336
.sym 119425 $abc$38833$n3337_1
.sym 119427 por_rst
.sym 119428 $abc$38833$n6090
.sym 119431 basesoc_adr[3]
.sym 119432 basesoc_adr[2]
.sym 119433 $abc$38833$n3469
.sym 119435 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 119436 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 119437 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 119438 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 119439 basesoc_adr[3]
.sym 119440 $abc$38833$n3447_1
.sym 119443 basesoc_we
.sym 119444 $abc$38833$n3446_1
.sym 119445 $abc$38833$n3449_1
.sym 119446 sys_rst
.sym 119447 $abc$38833$n6334
.sym 119448 $abc$38833$n5016_1
.sym 119449 $abc$38833$n5018_1
.sym 119450 $abc$38833$n3551_1
.sym 119451 array_muxed1[7]
.sym 119455 $abc$38833$n3447_1
.sym 119456 $abc$38833$n3525
.sym 119457 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 119459 basesoc_uart_phy_storage[5]
.sym 119460 $abc$38833$n100
.sym 119461 basesoc_adr[1]
.sym 119462 basesoc_adr[0]
.sym 119464 basesoc_uart_rx_fifo_consume[0]
.sym 119469 basesoc_uart_rx_fifo_consume[1]
.sym 119473 basesoc_uart_rx_fifo_consume[2]
.sym 119474 $auto$alumacc.cc:474:replace_alu$3893.C[2]
.sym 119477 basesoc_uart_rx_fifo_consume[3]
.sym 119478 $auto$alumacc.cc:474:replace_alu$3893.C[3]
.sym 119479 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 119480 basesoc_uart_eventmanager_pending_w[1]
.sym 119481 basesoc_adr[2]
.sym 119482 $abc$38833$n3448_1
.sym 119484 $PACKER_VCC_NET
.sym 119485 basesoc_uart_rx_fifo_consume[0]
.sym 119487 basesoc_adr[3]
.sym 119488 $abc$38833$n3448_1
.sym 119489 basesoc_adr[2]
.sym 119491 $abc$38833$n3844
.sym 119495 $abc$38833$n3469
.sym 119496 basesoc_timer0_eventmanager_status_w
.sym 119497 basesoc_adr[4]
.sym 119498 basesoc_adr[3]
.sym 119499 basesoc_uart_phy_rx_reg[7]
.sym 119503 basesoc_adr[4]
.sym 119504 basesoc_adr[2]
.sym 119505 basesoc_adr[3]
.sym 119506 $abc$38833$n3472
.sym 119507 $abc$38833$n3550_1
.sym 119508 $abc$38833$n3572_1
.sym 119509 sys_rst
.sym 119511 $abc$38833$n3554_1
.sym 119512 basesoc_timer0_load_storage[8]
.sym 119513 $abc$38833$n4936_1
.sym 119514 $abc$38833$n4939_1
.sym 119515 basesoc_uart_phy_rx_reg[1]
.sym 119519 basesoc_timer0_value_status[8]
.sym 119520 $abc$38833$n4941_1
.sym 119521 $abc$38833$n4940_1
.sym 119522 basesoc_timer0_value_status[16]
.sym 119523 basesoc_timer0_value_status[10]
.sym 119524 $abc$38833$n4941_1
.sym 119525 $abc$38833$n4945
.sym 119526 basesoc_timer0_value_status[26]
.sym 119527 $abc$38833$n3591_1
.sym 119528 csrbankarray_csrbank0_leds_out0_w[0]
.sym 119531 $abc$38833$n6434_1
.sym 119532 $abc$38833$n6433_1
.sym 119533 $abc$38833$n6317_1
.sym 119534 $abc$38833$n3551_1
.sym 119535 array_muxed0[3]
.sym 119539 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 119540 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 119541 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 119542 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 119543 $abc$38833$n6316
.sym 119544 basesoc_adr[3]
.sym 119545 $abc$38833$n6315_1
.sym 119546 basesoc_adr[2]
.sym 119547 $abc$38833$n4908
.sym 119548 $abc$38833$n4907
.sym 119549 $abc$38833$n3497
.sym 119551 basesoc_timer0_reload_storage[24]
.sym 119552 basesoc_timer0_eventmanager_storage
.sym 119553 $abc$38833$n6315_1
.sym 119554 $abc$38833$n3448_1
.sym 119555 $abc$38833$n3591_1
.sym 119556 csrbankarray_csrbank0_leds_out0_w[1]
.sym 119559 basesoc_timer0_load_storage[26]
.sym 119560 $abc$38833$n5158_1
.sym 119561 basesoc_timer0_en_storage
.sym 119563 basesoc_timer0_reload_storage[26]
.sym 119564 $abc$38833$n5745
.sym 119565 basesoc_timer0_eventmanager_status_w
.sym 119567 sys_rst
.sym 119568 por_rst
.sym 119571 $abc$38833$n3525
.sym 119572 basesoc_we
.sym 119575 $abc$38833$n3446_1
.sym 119576 basesoc_timer0_load_storage[26]
.sym 119577 basesoc_timer0_reload_storage[26]
.sym 119578 $abc$38833$n3463
.sym 119579 $abc$38833$n6311_1
.sym 119580 $abc$38833$n3525
.sym 119583 $abc$38833$n4945
.sym 119584 basesoc_timer0_value_status[25]
.sym 119585 $abc$38833$n3560_1
.sym 119586 basesoc_timer0_reload_storage[1]
.sym 119587 $abc$38833$n124
.sym 119591 basesoc_uart_phy_rx
.sym 119595 basesoc_uart_phy_rx
.sym 119596 $abc$38833$n3512
.sym 119597 $abc$38833$n3515
.sym 119598 basesoc_uart_phy_uart_clk_rxen
.sym 119599 basesoc_timer0_eventmanager_status_w
.sym 119603 basesoc_adr[4]
.sym 119604 $abc$38833$n3550_1
.sym 119605 $abc$38833$n3446_1
.sym 119606 sys_rst
.sym 119607 basesoc_uart_phy_rx
.sym 119608 basesoc_uart_phy_rx_busy
.sym 119609 basesoc_uart_phy_rx_r
.sym 119610 sys_rst
.sym 119611 basesoc_uart_phy_uart_clk_rxen
.sym 119612 basesoc_uart_phy_rx_busy
.sym 119613 $abc$38833$n3517
.sym 119615 basesoc_timer0_load_storage[28]
.sym 119616 $abc$38833$n5162
.sym 119617 basesoc_timer0_en_storage
.sym 119619 basesoc_uart_phy_rx
.sym 119620 basesoc_uart_phy_rx_r
.sym 119621 $abc$38833$n5178
.sym 119622 basesoc_uart_phy_rx_busy
.sym 119623 basesoc_uart_phy_rx_busy
.sym 119624 $abc$38833$n3514
.sym 119625 basesoc_uart_phy_uart_clk_rxen
.sym 119626 sys_rst
.sym 119627 basesoc_uart_phy_rx_bitcount[0]
.sym 119628 basesoc_uart_phy_rx_bitcount[1]
.sym 119629 basesoc_uart_phy_rx_bitcount[2]
.sym 119630 basesoc_uart_phy_rx_bitcount[3]
.sym 119635 basesoc_uart_phy_rx_busy
.sym 119636 basesoc_uart_phy_rx_bitcount[0]
.sym 119637 basesoc_uart_phy_uart_clk_rxen
.sym 119638 $abc$38833$n3517
.sym 119639 $abc$38833$n3512
.sym 119640 $abc$38833$n3515
.sym 119643 basesoc_uart_phy_rx_bitcount[1]
.sym 119644 basesoc_uart_phy_rx_busy
.sym 119651 basesoc_uart_phy_rx_bitcount[1]
.sym 119652 basesoc_uart_phy_rx_bitcount[2]
.sym 119653 basesoc_uart_phy_rx_bitcount[0]
.sym 119654 basesoc_uart_phy_rx_bitcount[3]
.sym 119663 basesoc_ctrl_reset_reset_r
.sym 119671 basesoc_uart_tx_fifo_wrport_we
.sym 119688 basesoc_uart_tx_fifo_consume[0]
.sym 119693 basesoc_uart_tx_fifo_consume[1]
.sym 119697 basesoc_uart_tx_fifo_consume[2]
.sym 119698 $auto$alumacc.cc:474:replace_alu$3902.C[2]
.sym 119701 basesoc_uart_tx_fifo_consume[3]
.sym 119702 $auto$alumacc.cc:474:replace_alu$3902.C[3]
.sym 119708 $PACKER_VCC_NET
.sym 119709 basesoc_uart_tx_fifo_consume[0]
.sym 119739 spiflash_bus_dat_r[16]
.sym 119740 slave_sel_r[1]
.sym 119741 $abc$38833$n6148_1
.sym 119755 spiflash_bus_dat_r[12]
.sym 119756 slave_sel_r[1]
.sym 119757 $abc$38833$n6140_1
.sym 119759 spiflash_bus_dat_r[22]
.sym 119760 slave_sel_r[1]
.sym 119761 $abc$38833$n6160_1
.sym 119763 spiflash_bus_dat_r[21]
.sym 119764 slave_sel_r[1]
.sym 119765 $abc$38833$n6158_1
.sym 119767 spiflash_bus_dat_r[13]
.sym 119768 slave_sel_r[1]
.sym 119769 $abc$38833$n6142_1
.sym 119783 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 119791 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 119795 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 119803 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 119827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 119835 VexRiscv.decode_to_execute_RS2[21]
.sym 119836 VexRiscv._zz_129_[5]
.sym 119837 VexRiscv._zz_170_[1]
.sym 119847 VexRiscv._zz_41_[17]
.sym 119855 VexRiscv._zz_287_[1]
.sym 119856 VexRiscv._zz_32_[1]
.sym 119857 $abc$38833$n6297_1
.sym 119858 $abc$38833$n6293_1
.sym 119859 VexRiscv._zz_41_[31]
.sym 119875 VexRiscv._zz_41_[8]
.sym 119891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 119895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 119896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119899 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 119903 $abc$38833$n3911
.sym 119904 VexRiscv._zz_170_[0]
.sym 119905 VexRiscv._zz_170_[1]
.sym 119906 VexRiscv._zz_32_[0]
.sym 119907 $abc$38833$n3911
.sym 119908 VexRiscv._zz_32_[0]
.sym 119909 $abc$38833$n6295_1
.sym 119910 $abc$38833$n6296_1
.sym 119911 VexRiscv._zz_170_[1]
.sym 119912 $abc$38833$n3912
.sym 119913 VexRiscv._zz_170_[0]
.sym 119914 VexRiscv._zz_170_[2]
.sym 119915 VexRiscv._zz_321_[1]
.sym 119916 $abc$38833$n4151
.sym 119917 $abc$38833$n149
.sym 119919 VexRiscv._zz_321_[2]
.sym 119920 $abc$38833$n4154
.sym 119921 $abc$38833$n149
.sym 119924 VexRiscv._zz_197_
.sym 119925 $abc$38833$n4534
.sym 119927 VexRiscv._zz_197_
.sym 119928 VexRiscv._zz_129_[5]
.sym 119931 VexRiscv._zz_197_
.sym 119932 VexRiscv._zz_129_[0]
.sym 119935 VexRiscv._zz_321_[1]
.sym 119939 VexRiscv._zz_197_
.sym 119940 VexRiscv._zz_129_[6]
.sym 119943 VexRiscv._zz_197_
.sym 119944 VexRiscv.decode_to_execute_RS2[13]
.sym 119947 VexRiscv._zz_197_
.sym 119948 VexRiscv.decode_to_execute_RS2[9]
.sym 119951 $abc$38833$n4396_1
.sym 119952 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 119953 $abc$38833$n4340
.sym 119955 VexRiscv._zz_197_
.sym 119956 VexRiscv.decode_to_execute_RS2[14]
.sym 119959 VexRiscv.CsrPlugin_mepc[28]
.sym 119960 VexRiscv.lastStagePc[28]
.sym 119961 $abc$38833$n2479
.sym 119963 VexRiscv._zz_197_
.sym 119964 VexRiscv.decode_to_execute_RS2[21]
.sym 119967 VexRiscv._zz_197_
.sym 119968 VexRiscv.decode_to_execute_RS2[8]
.sym 119971 VexRiscv._zz_197_
.sym 119972 VexRiscv.decode_to_execute_RS2[15]
.sym 119975 VexRiscv.decode_to_execute_RS2[17]
.sym 119976 VexRiscv._zz_129_[1]
.sym 119977 VexRiscv._zz_170_[1]
.sym 119979 VexRiscv.decode_to_execute_RS2[31]
.sym 119980 VexRiscv._zz_170_[1]
.sym 119981 $abc$38833$n4881
.sym 119983 VexRiscv._zz_197_
.sym 119984 VexRiscv.decode_to_execute_RS2[16]
.sym 119987 VexRiscv._zz_197_
.sym 119988 VexRiscv.decode_to_execute_RS2[22]
.sym 119991 VexRiscv._zz_197_
.sym 119992 VexRiscv.decode_to_execute_RS2[19]
.sym 119995 VexRiscv._zz_197_
.sym 119996 VexRiscv.decode_to_execute_RS2[20]
.sym 119999 VexRiscv._zz_197_
.sym 120000 VexRiscv.decode_to_execute_RS2[18]
.sym 120003 VexRiscv._zz_197_
.sym 120004 VexRiscv.decode_to_execute_RS2[23]
.sym 120007 VexRiscv.decode_to_execute_RS2[18]
.sym 120008 VexRiscv.decode_to_execute_RS2[19]
.sym 120009 VexRiscv.decode_to_execute_RS2[20]
.sym 120010 VexRiscv.decode_to_execute_RS2[21]
.sym 120011 VexRiscv._zz_197_
.sym 120012 VexRiscv.decode_to_execute_RS2[29]
.sym 120015 VexRiscv._zz_197_
.sym 120016 VexRiscv.decode_to_execute_RS2[25]
.sym 120019 $abc$38833$n149
.sym 120020 $abc$38833$n3796
.sym 120024 VexRiscv._zz_311_
.sym 120025 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 120027 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 120028 VexRiscv.decode_to_execute_RS2[31]
.sym 120031 $abc$38833$n149
.sym 120032 $abc$38833$n3798
.sym 120035 VexRiscv._zz_197_
.sym 120036 VexRiscv.decode_to_execute_RS2[30]
.sym 120039 $abc$38833$n5600_1
.sym 120040 $abc$38833$n5625_1
.sym 120041 $abc$38833$n5565_1
.sym 120043 $abc$38833$n6287_1
.sym 120044 $abc$38833$n5628
.sym 120045 $abc$38833$n5604_1
.sym 120046 $abc$38833$n5560_1
.sym 120047 VexRiscv._zz_197_
.sym 120048 VexRiscv.decode_to_execute_RS2[26]
.sym 120051 $abc$38833$n5612_1
.sym 120052 $abc$38833$n6287_1
.sym 120053 VexRiscv._zz_151_[4]
.sym 120055 $abc$38833$n5626_1
.sym 120056 $abc$38833$n5629_1
.sym 120057 $abc$38833$n5624
.sym 120058 $abc$38833$n3634_1
.sym 120059 VexRiscv._zz_36_[13]
.sym 120063 VexRiscv._zz_41_[22]
.sym 120067 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 120068 VexRiscv._zz_151_[12]
.sym 120069 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120071 $abc$38833$n3772
.sym 120072 $abc$38833$n3779_1
.sym 120073 $abc$38833$n3780
.sym 120074 $abc$38833$n3781_1
.sym 120075 VexRiscv.decode_to_execute_RS2[26]
.sym 120076 VexRiscv.decode_to_execute_RS2[27]
.sym 120077 VexRiscv.decode_to_execute_RS2[28]
.sym 120078 VexRiscv.decode_to_execute_RS2[29]
.sym 120079 VexRiscv.decode_to_execute_RS2[31]
.sym 120080 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 120083 VexRiscv.decode_to_execute_RS2[22]
.sym 120084 VexRiscv.decode_to_execute_RS2[23]
.sym 120085 VexRiscv.decode_to_execute_RS2[24]
.sym 120086 VexRiscv.decode_to_execute_RS2[25]
.sym 120087 VexRiscv._zz_36_[24]
.sym 120091 VexRiscv._zz_36_[22]
.sym 120095 VexRiscv._zz_36_[12]
.sym 120099 VexRiscv.decode_to_execute_RS2[30]
.sym 120100 VexRiscv.decode_to_execute_RS2[31]
.sym 120101 VexRiscv._zz_170_[1]
.sym 120102 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 120103 $abc$38833$n5710
.sym 120104 $abc$38833$n4229_1
.sym 120105 $abc$38833$n3624_1
.sym 120107 VexRiscv._zz_36_[22]
.sym 120108 $abc$38833$n6041_1
.sym 120109 $abc$38833$n5955_1
.sym 120111 VexRiscv._zz_321_[27]
.sym 120115 $abc$38833$n5853
.sym 120116 $abc$38833$n4268_1
.sym 120117 $abc$38833$n3624_1
.sym 120119 VexRiscv._zz_288_[13]
.sym 120120 VexRiscv._zz_151_[13]
.sym 120121 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 120127 VexRiscv._zz_288_[4]
.sym 120128 VexRiscv._zz_151_[4]
.sym 120129 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120131 $abc$38833$n4262_1
.sym 120132 $abc$38833$n6392
.sym 120133 $abc$38833$n3624_1
.sym 120135 VexRiscv._zz_36_[24]
.sym 120136 $abc$38833$n6049_1
.sym 120137 $abc$38833$n5955_1
.sym 120139 $abc$38833$n3821_1
.sym 120140 $abc$38833$n5856_1
.sym 120141 $abc$38833$n5604_1
.sym 120142 $abc$38833$n5560_1
.sym 120143 VexRiscv._zz_36_[31]
.sym 120144 $abc$38833$n5932_1
.sym 120145 $abc$38833$n5580
.sym 120147 VexRiscv._zz_36_[22]
.sym 120148 $abc$38833$n5825_1
.sym 120149 $abc$38833$n5580
.sym 120151 $abc$38833$n6001_1
.sym 120152 VexRiscv._zz_36_[12]
.sym 120153 $abc$38833$n5955_1
.sym 120155 VexRiscv._zz_36_[24]
.sym 120156 $abc$38833$n5849_1
.sym 120157 $abc$38833$n5580
.sym 120159 $abc$38833$n5717_1
.sym 120160 VexRiscv._zz_36_[12]
.sym 120161 $abc$38833$n5580
.sym 120163 $abc$38833$n5854
.sym 120164 $abc$38833$n5857_1
.sym 120165 $abc$38833$n5858_1
.sym 120166 $abc$38833$n3634_1
.sym 120167 $abc$38833$n4290_1
.sym 120168 $abc$38833$n6419_1
.sym 120169 $abc$38833$n3624_1
.sym 120171 VexRiscv._zz_199_[12]
.sym 120172 VexRiscv._zz_170_[0]
.sym 120173 VexRiscv._zz_44_[1]
.sym 120174 VexRiscv._zz_44_[0]
.sym 120175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 120176 $abc$38833$n5562_1
.sym 120179 VexRiscv._zz_36_[17]
.sym 120180 $abc$38833$n6021_1
.sym 120181 $abc$38833$n5955_1
.sym 120183 $abc$38833$n5741_1
.sym 120184 VexRiscv._zz_36_[14]
.sym 120185 $abc$38833$n5580
.sym 120187 VexRiscv._zz_36_[31]
.sym 120188 $abc$38833$n6077_1
.sym 120189 $abc$38833$n5955_1
.sym 120191 VexRiscv._zz_288_[22]
.sym 120192 VexRiscv._zz_151_[22]
.sym 120193 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120195 VexRiscv._zz_36_[17]
.sym 120196 $abc$38833$n5769_1
.sym 120197 $abc$38833$n5580
.sym 120199 VexRiscv._zz_36_[31]
.sym 120203 VexRiscv._zz_36_[30]
.sym 120207 VexRiscv._zz_199_[14]
.sym 120208 VexRiscv._zz_170_[2]
.sym 120209 VexRiscv._zz_44_[1]
.sym 120210 VexRiscv._zz_44_[0]
.sym 120211 $abc$38833$n5773_1
.sym 120212 $abc$38833$n4247_1
.sym 120213 $abc$38833$n3624_1
.sym 120215 VexRiscv._zz_288_[12]
.sym 120216 VexRiscv._zz_151_[12]
.sym 120217 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120219 VexRiscv._zz_195_[21]
.sym 120220 VexRiscv._zz_194_[21]
.sym 120221 VexRiscv._zz_195_[32]
.sym 120223 VexRiscv._zz_36_[14]
.sym 120227 VexRiscv._zz_36_[17]
.sym 120231 $abc$38833$n4573
.sym 120232 $abc$38833$n4572_1
.sym 120233 VexRiscv._zz_319_
.sym 120235 $abc$38833$n4627
.sym 120236 $abc$38833$n4626_1
.sym 120237 VexRiscv._zz_319_
.sym 120239 VexRiscv._zz_194_[6]
.sym 120240 VexRiscv._zz_194_[7]
.sym 120241 VexRiscv._zz_311_
.sym 120243 VexRiscv._zz_194_[22]
.sym 120244 VexRiscv._zz_194_[23]
.sym 120245 VexRiscv._zz_311_
.sym 120247 VexRiscv._zz_195_[5]
.sym 120248 VexRiscv._zz_194_[5]
.sym 120249 VexRiscv._zz_195_[32]
.sym 120251 $abc$38833$n4579
.sym 120252 $abc$38833$n4578_1
.sym 120253 VexRiscv._zz_319_
.sym 120255 VexRiscv._zz_195_[3]
.sym 120256 VexRiscv._zz_194_[3]
.sym 120257 VexRiscv._zz_195_[32]
.sym 120259 $abc$38833$n4624_1
.sym 120260 $abc$38833$n4623
.sym 120261 VexRiscv._zz_319_
.sym 120263 basesoc_uart_phy_rx_reg[3]
.sym 120267 $abc$38833$n3823_1
.sym 120268 VexRiscv._zz_49_[0]
.sym 120269 VexRiscv._zz_49_[1]
.sym 120270 VexRiscv._zz_151_[30]
.sym 120271 VexRiscv._zz_288_[17]
.sym 120272 VexRiscv._zz_151_[17]
.sym 120273 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120275 VexRiscv._zz_194_[21]
.sym 120276 VexRiscv._zz_194_[22]
.sym 120277 VexRiscv._zz_311_
.sym 120279 basesoc_uart_phy_rx_reg[4]
.sym 120283 basesoc_uart_phy_rx_reg[2]
.sym 120287 $abc$38833$n130
.sym 120291 $abc$38833$n134
.sym 120295 por_rst
.sym 120296 $abc$38833$n6087
.sym 120299 por_rst
.sym 120300 $abc$38833$n6088
.sym 120303 por_rst
.sym 120304 $abc$38833$n6086
.sym 120307 VexRiscv._zz_288_[30]
.sym 120308 VexRiscv._zz_151_[30]
.sym 120309 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120311 por_rst
.sym 120312 $abc$38833$n6084
.sym 120315 $abc$38833$n128
.sym 120316 $abc$38833$n130
.sym 120317 $abc$38833$n132
.sym 120318 $abc$38833$n134
.sym 120319 $abc$38833$n132
.sym 120323 por_rst
.sym 120324 $abc$38833$n6085
.sym 120328 reset_delay[0]
.sym 120332 reset_delay[1]
.sym 120333 $PACKER_VCC_NET
.sym 120336 reset_delay[2]
.sym 120337 $PACKER_VCC_NET
.sym 120338 $auto$alumacc.cc:474:replace_alu$3845.C[2]
.sym 120340 reset_delay[3]
.sym 120341 $PACKER_VCC_NET
.sym 120342 $auto$alumacc.cc:474:replace_alu$3845.C[3]
.sym 120344 reset_delay[4]
.sym 120345 $PACKER_VCC_NET
.sym 120346 $auto$alumacc.cc:474:replace_alu$3845.C[4]
.sym 120348 reset_delay[5]
.sym 120349 $PACKER_VCC_NET
.sym 120350 $auto$alumacc.cc:474:replace_alu$3845.C[5]
.sym 120352 reset_delay[6]
.sym 120353 $PACKER_VCC_NET
.sym 120354 $auto$alumacc.cc:474:replace_alu$3845.C[6]
.sym 120356 reset_delay[7]
.sym 120357 $PACKER_VCC_NET
.sym 120358 $auto$alumacc.cc:474:replace_alu$3845.C[7]
.sym 120360 reset_delay[8]
.sym 120361 $PACKER_VCC_NET
.sym 120362 $auto$alumacc.cc:474:replace_alu$3845.C[8]
.sym 120364 reset_delay[9]
.sym 120365 $PACKER_VCC_NET
.sym 120366 $auto$alumacc.cc:474:replace_alu$3845.C[9]
.sym 120368 reset_delay[10]
.sym 120369 $PACKER_VCC_NET
.sym 120370 $auto$alumacc.cc:474:replace_alu$3845.C[10]
.sym 120372 reset_delay[11]
.sym 120373 $PACKER_VCC_NET
.sym 120374 $auto$alumacc.cc:474:replace_alu$3845.C[11]
.sym 120375 $abc$38833$n126
.sym 120379 $abc$38833$n140
.sym 120383 basesoc_uart_phy_rx_busy
.sym 120384 $abc$38833$n5861
.sym 120387 basesoc_uart_phy_rx_busy
.sym 120388 $abc$38833$n5863
.sym 120391 basesoc_uart_phy_storage[28]
.sym 120392 basesoc_uart_phy_storage[12]
.sym 120393 basesoc_adr[0]
.sym 120394 basesoc_adr[1]
.sym 120395 $abc$38833$n120
.sym 120399 $abc$38833$n122
.sym 120403 $abc$38833$n3471
.sym 120404 basesoc_ctrl_storage[31]
.sym 120405 $abc$38833$n3468
.sym 120406 basesoc_ctrl_storage[23]
.sym 120407 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 120408 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 120409 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 120410 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 120411 basesoc_dat_w[3]
.sym 120415 basesoc_dat_w[7]
.sym 120419 basesoc_timer0_load_storage[15]
.sym 120420 $abc$38833$n3554_1
.sym 120421 $abc$38833$n5019
.sym 120423 basesoc_uart_rx_fifo_wrport_we
.sym 120427 $abc$38833$n4945
.sym 120428 basesoc_timer0_value_status[28]
.sym 120431 $abc$38833$n4947
.sym 120432 basesoc_timer0_value_status[4]
.sym 120435 basesoc_adr[3]
.sym 120436 basesoc_adr[2]
.sym 120437 $abc$38833$n3466
.sym 120439 basesoc_uart_phy_rx_reg[7]
.sym 120443 basesoc_uart_phy_rx_reg[1]
.sym 120447 $abc$38833$n4947
.sym 120448 basesoc_timer0_value_status[7]
.sym 120449 $abc$38833$n3556_1
.sym 120450 basesoc_timer0_load_storage[23]
.sym 120451 basesoc_uart_phy_rx_reg[0]
.sym 120455 basesoc_we
.sym 120456 $abc$38833$n3497
.sym 120457 $abc$38833$n3472
.sym 120458 sys_rst
.sym 120459 basesoc_adr[4]
.sym 120460 $abc$38833$n3465
.sym 120463 VexRiscv._zz_35_[12]
.sym 120467 VexRiscv._zz_35_[13]
.sym 120471 basesoc_timer0_reload_storage[3]
.sym 120472 $abc$38833$n5676
.sym 120473 basesoc_timer0_eventmanager_status_w
.sym 120475 basesoc_timer0_reload_storage[3]
.sym 120476 $abc$38833$n3560_1
.sym 120477 $abc$38833$n4973
.sym 120478 $abc$38833$n4974_1
.sym 120479 basesoc_timer0_load_storage[13]
.sym 120480 $abc$38833$n3468
.sym 120481 basesoc_timer0_load_storage[5]
.sym 120482 $abc$38833$n3465
.sym 120483 $abc$38833$n4940_1
.sym 120484 basesoc_timer0_value_status[19]
.sym 120485 $abc$38833$n3552_1
.sym 120486 basesoc_timer0_load_storage[3]
.sym 120487 $abc$38833$n6320_1
.sym 120488 basesoc_adr[4]
.sym 120489 $abc$38833$n4966_1
.sym 120490 $abc$38833$n4967
.sym 120491 $abc$38833$n120
.sym 120492 por_rst
.sym 120495 basesoc_adr[4]
.sym 120496 basesoc_adr[2]
.sym 120497 basesoc_adr[3]
.sym 120498 $abc$38833$n3466
.sym 120499 $abc$38833$n3563_1
.sym 120500 $abc$38833$n3550_1
.sym 120501 sys_rst
.sym 120503 $abc$38833$n120
.sym 120504 $abc$38833$n122
.sym 120505 $abc$38833$n124
.sym 120506 $abc$38833$n126
.sym 120507 $abc$38833$n4945
.sym 120508 basesoc_timer0_value_status[27]
.sym 120509 $abc$38833$n3563_1
.sym 120510 basesoc_timer0_reload_storage[11]
.sym 120511 $abc$38833$n124
.sym 120512 sys_rst
.sym 120513 por_rst
.sym 120515 $abc$38833$n4940_1
.sym 120516 basesoc_timer0_value_status[18]
.sym 120517 $abc$38833$n3560_1
.sym 120518 basesoc_timer0_reload_storage[2]
.sym 120519 basesoc_timer0_value_status[17]
.sym 120520 $abc$38833$n4940_1
.sym 120521 $abc$38833$n4957
.sym 120522 $abc$38833$n4958_1
.sym 120523 basesoc_timer0_value[18]
.sym 120527 basesoc_timer0_value[25]
.sym 120531 basesoc_timer0_value_status[0]
.sym 120532 $abc$38833$n4947
.sym 120533 $abc$38833$n4946_1
.sym 120534 $abc$38833$n4944_1
.sym 120535 $abc$38833$n6432_1
.sym 120536 basesoc_adr[4]
.sym 120537 $abc$38833$n4938_1
.sym 120538 $abc$38833$n4943
.sym 120539 basesoc_timer0_value[17]
.sym 120543 basesoc_timer0_value[0]
.sym 120548 reset_delay[0]
.sym 120550 $PACKER_VCC_NET
.sym 120551 $abc$38833$n4945
.sym 120552 basesoc_timer0_value_status[24]
.sym 120553 $abc$38833$n3556_1
.sym 120554 basesoc_timer0_load_storage[16]
.sym 120555 basesoc_adr[4]
.sym 120556 $abc$38833$n3466
.sym 120557 basesoc_adr[3]
.sym 120558 basesoc_adr[2]
.sym 120559 basesoc_uart_phy_rx_reg[6]
.sym 120563 basesoc_adr[4]
.sym 120564 $abc$38833$n3472
.sym 120565 basesoc_adr[3]
.sym 120566 basesoc_adr[2]
.sym 120567 basesoc_uart_phy_rx_reg[5]
.sym 120579 $abc$38833$n3587_1
.sym 120580 basesoc_timer0_eventmanager_pending_w
.sym 120581 $abc$38833$n3558_1
.sym 120582 basesoc_timer0_load_storage[24]
.sym 120584 basesoc_uart_phy_rx_bitcount[0]
.sym 120589 basesoc_uart_phy_rx_bitcount[1]
.sym 120593 basesoc_uart_phy_rx_bitcount[2]
.sym 120594 $auto$alumacc.cc:474:replace_alu$3842.C[2]
.sym 120597 basesoc_uart_phy_rx_bitcount[3]
.sym 120598 $auto$alumacc.cc:474:replace_alu$3842.C[3]
.sym 120599 basesoc_uart_phy_tx_reg[2]
.sym 120600 basesoc_uart_phy_sink_payload_data[1]
.sym 120601 $abc$38833$n2176
.sym 120603 basesoc_uart_phy_tx_reg[4]
.sym 120604 basesoc_uart_phy_sink_payload_data[3]
.sym 120605 $abc$38833$n2176
.sym 120607 basesoc_uart_phy_tx_reg[3]
.sym 120608 basesoc_uart_phy_sink_payload_data[2]
.sym 120609 $abc$38833$n2176
.sym 120611 basesoc_uart_phy_tx_reg[1]
.sym 120612 basesoc_uart_phy_sink_payload_data[0]
.sym 120613 $abc$38833$n2176
.sym 120631 basesoc_dat_w[2]
.sym 120643 basesoc_dat_w[5]
.sym 120647 basesoc_uart_tx_fifo_do_read
.sym 120648 basesoc_uart_tx_fifo_consume[0]
.sym 120649 sys_rst
.sym 120671 basesoc_uart_tx_fifo_consume[1]
.sym 120679 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 120680 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 120681 $abc$38833$n5298
.sym 120682 $abc$38833$n5080_1
.sym 120683 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 120684 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 120685 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 120687 $abc$38833$n4883
.sym 120688 array_muxed1[10]
.sym 120699 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 120700 $abc$38833$n5295
.sym 120701 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 120702 $abc$38833$n5080_1
.sym 120703 $abc$38833$n4883
.sym 120704 array_muxed1[10]
.sym 120707 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 120708 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 120709 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 120711 spiflash_bus_dat_r[11]
.sym 120712 array_muxed0[10]
.sym 120713 $abc$38833$n3612_1
.sym 120715 spiflash_bus_dat_r[8]
.sym 120716 array_muxed0[7]
.sym 120717 $abc$38833$n3612_1
.sym 120719 spiflash_bus_dat_r[12]
.sym 120720 array_muxed0[11]
.sym 120721 $abc$38833$n3612_1
.sym 120723 spiflash_bus_dat_r[10]
.sym 120724 array_muxed0[9]
.sym 120725 $abc$38833$n3612_1
.sym 120727 spiflash_bus_dat_r[9]
.sym 120728 array_muxed0[8]
.sym 120729 $abc$38833$n3612_1
.sym 120731 spiflash_bus_dat_r[21]
.sym 120732 array_muxed0[4]
.sym 120733 $abc$38833$n3612_1
.sym 120743 spiflash_bus_dat_r[11]
.sym 120744 slave_sel_r[1]
.sym 120745 $abc$38833$n6138_1
.sym 120759 spiflash_bus_dat_r[9]
.sym 120760 slave_sel_r[1]
.sym 120761 $abc$38833$n6134_1
.sym 120771 spiflash_bus_dat_r[10]
.sym 120772 slave_sel_r[1]
.sym 120773 $abc$38833$n6136_1
.sym 120799 $abc$38833$n6114_1
.sym 120800 $abc$38833$n6115_1
.sym 120807 VexRiscv._zz_129_[3]
.sym 120808 VexRiscv.decode_to_execute_RS2[11]
.sym 120809 VexRiscv._zz_170_[0]
.sym 120810 VexRiscv._zz_170_[1]
.sym 120811 VexRiscv._zz_129_[5]
.sym 120815 VexRiscv._zz_129_[6]
.sym 120819 VexRiscv._zz_129_[5]
.sym 120820 VexRiscv.decode_to_execute_RS2[13]
.sym 120821 VexRiscv._zz_170_[0]
.sym 120822 VexRiscv._zz_170_[1]
.sym 120823 VexRiscv.decode_to_execute_RS2[14]
.sym 120824 VexRiscv._zz_129_[6]
.sym 120825 VexRiscv._zz_170_[1]
.sym 120826 VexRiscv._zz_170_[0]
.sym 120827 VexRiscv.decode_to_execute_RS2[30]
.sym 120828 VexRiscv._zz_170_[1]
.sym 120829 $abc$38833$n4879
.sym 120831 VexRiscv._zz_129_[6]
.sym 120832 VexRiscv.decode_to_execute_RS2[14]
.sym 120833 VexRiscv._zz_170_[0]
.sym 120834 VexRiscv._zz_170_[1]
.sym 120835 VexRiscv._zz_129_[0]
.sym 120839 VexRiscv._zz_129_[0]
.sym 120840 VexRiscv.decode_to_execute_RS2[8]
.sym 120841 VexRiscv._zz_170_[0]
.sym 120842 VexRiscv._zz_170_[1]
.sym 120851 VexRiscv._zz_129_[2]
.sym 120852 VexRiscv.decode_to_execute_RS2[10]
.sym 120853 VexRiscv._zz_170_[0]
.sym 120854 VexRiscv._zz_170_[1]
.sym 120855 VexRiscv._zz_129_[7]
.sym 120856 VexRiscv.decode_to_execute_RS2[15]
.sym 120857 VexRiscv._zz_170_[0]
.sym 120858 VexRiscv._zz_170_[1]
.sym 120859 VexRiscv._zz_129_[2]
.sym 120867 VexRiscv._zz_129_[4]
.sym 120868 VexRiscv.decode_to_execute_RS2[12]
.sym 120869 VexRiscv._zz_170_[0]
.sym 120870 VexRiscv._zz_170_[1]
.sym 120875 VexRiscv._zz_197_
.sym 120876 VexRiscv._zz_129_[1]
.sym 120883 VexRiscv._zz_197_
.sym 120884 VexRiscv._zz_129_[4]
.sym 120887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120895 VexRiscv._zz_197_
.sym 120896 VexRiscv._zz_129_[2]
.sym 120899 VexRiscv._zz_197_
.sym 120900 VexRiscv._zz_129_[7]
.sym 120903 $abc$38833$n3600_1
.sym 120904 spiflash_bus_dat_r[0]
.sym 120905 $abc$38833$n3764
.sym 120906 $abc$38833$n3612_1
.sym 120907 $abc$38833$n3600_1
.sym 120908 spiflash_bus_dat_r[2]
.sym 120909 $abc$38833$n3765_1
.sym 120910 $abc$38833$n3612_1
.sym 120911 $abc$38833$n3600_1
.sym 120912 spiflash_bus_dat_r[15]
.sym 120913 $abc$38833$n4883
.sym 120914 $abc$38833$n3612_1
.sym 120915 $abc$38833$n3600_1
.sym 120916 spiflash_bus_dat_r[1]
.sym 120917 $abc$38833$n3768
.sym 120918 $abc$38833$n3612_1
.sym 120919 VexRiscv._zz_197_
.sym 120920 VexRiscv.decode_to_execute_RS2[12]
.sym 120923 $abc$38833$n3600_1
.sym 120924 spiflash_bus_dat_r[3]
.sym 120925 $abc$38833$n3766
.sym 120926 $abc$38833$n3612_1
.sym 120927 basesoc_bus_wishbone_dat_r[1]
.sym 120928 slave_sel_r[0]
.sym 120929 spiflash_bus_dat_r[1]
.sym 120930 slave_sel_r[1]
.sym 120931 basesoc_bus_wishbone_dat_r[2]
.sym 120932 slave_sel_r[0]
.sym 120933 spiflash_bus_dat_r[2]
.sym 120934 slave_sel_r[1]
.sym 120935 VexRiscv.decode_to_execute_RS2[9]
.sym 120936 VexRiscv._zz_129_[1]
.sym 120937 VexRiscv._zz_170_[1]
.sym 120938 VexRiscv._zz_170_[0]
.sym 120939 VexRiscv._zz_129_[6]
.sym 120940 VexRiscv._zz_129_[7]
.sym 120941 VexRiscv.decode_to_execute_RS2[8]
.sym 120942 VexRiscv.decode_to_execute_RS2[9]
.sym 120943 VexRiscv.decode_to_execute_RS2[14]
.sym 120944 VexRiscv.decode_to_execute_RS2[15]
.sym 120945 VexRiscv.decode_to_execute_RS2[16]
.sym 120946 VexRiscv.decode_to_execute_RS2[17]
.sym 120947 VexRiscv.decode_to_execute_RS2[10]
.sym 120948 VexRiscv.decode_to_execute_RS2[11]
.sym 120949 VexRiscv.decode_to_execute_RS2[12]
.sym 120950 VexRiscv.decode_to_execute_RS2[13]
.sym 120951 VexRiscv._zz_197_
.sym 120952 VexRiscv.decode_to_execute_RS2[17]
.sym 120955 $abc$38833$n3600_1
.sym 120956 spiflash_bus_dat_r[4]
.sym 120957 $abc$38833$n3767_1
.sym 120958 $abc$38833$n3612_1
.sym 120959 VexRiscv.decode_to_execute_RS2[15]
.sym 120960 VexRiscv._zz_129_[7]
.sym 120961 VexRiscv._zz_170_[1]
.sym 120962 VexRiscv._zz_170_[0]
.sym 120963 $abc$38833$n3774
.sym 120964 $abc$38833$n3775_1
.sym 120965 $abc$38833$n3776
.sym 120966 $abc$38833$n3777_1
.sym 120967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 120971 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 120975 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 120979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 120983 basesoc_vexriscv_ibus_adr[12]
.sym 120984 basesoc_vexriscv_dbus_adr[12]
.sym 120985 grant
.sym 120987 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 120991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 120995 basesoc_vexriscv_ibus_adr[11]
.sym 120996 basesoc_vexriscv_dbus_adr[11]
.sym 120997 grant
.sym 120999 VexRiscv._zz_129_[2]
.sym 121000 VexRiscv._zz_129_[3]
.sym 121001 VexRiscv._zz_129_[4]
.sym 121002 VexRiscv._zz_129_[5]
.sym 121003 $abc$38833$n4233_1
.sym 121004 $abc$38833$n6368_1
.sym 121005 $abc$38833$n3624_1
.sym 121007 VexRiscv._zz_135_[24]
.sym 121011 VexRiscv._zz_36_[13]
.sym 121012 $abc$38833$n5721_1
.sym 121013 $abc$38833$n5580
.sym 121015 VexRiscv._zz_129_[0]
.sym 121016 VexRiscv._zz_129_[1]
.sym 121017 $abc$38833$n3773_1
.sym 121018 $abc$38833$n3778
.sym 121019 $abc$38833$n6005_1
.sym 121020 VexRiscv._zz_36_[13]
.sym 121021 $abc$38833$n5955_1
.sym 121023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121027 VexRiscv._zz_197_
.sym 121028 VexRiscv.decode_to_execute_RS2[27]
.sym 121031 $abc$38833$n5727_1
.sym 121032 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 121033 VexRiscv._zz_47_[0]
.sym 121034 VexRiscv._zz_47_[1]
.sym 121035 $abc$38833$n5729_1
.sym 121036 $abc$38833$n5700_1
.sym 121037 $abc$38833$n5565_1
.sym 121039 $abc$38833$n5728
.sym 121040 $abc$38833$n6367_1
.sym 121041 $abc$38833$n3634_1
.sym 121043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 121044 $abc$38833$n5562_1
.sym 121047 basesoc_timer0_value[15]
.sym 121051 basesoc_timer0_value[6]
.sym 121055 basesoc_timer0_value[19]
.sym 121059 basesoc_timer0_value[22]
.sym 121063 $abc$38833$n6283_1
.sym 121064 VexRiscv._zz_49_[0]
.sym 121065 VexRiscv._zz_49_[1]
.sym 121066 VexRiscv._zz_151_[2]
.sym 121067 $abc$38833$n3828_1
.sym 121068 VexRiscv._zz_49_[0]
.sym 121069 VexRiscv._zz_49_[1]
.sym 121070 VexRiscv._zz_151_[13]
.sym 121071 VexRiscv._zz_129_[1]
.sym 121072 VexRiscv.decode_to_execute_RS2[9]
.sym 121073 VexRiscv._zz_170_[0]
.sym 121074 VexRiscv._zz_170_[1]
.sym 121075 VexRiscv._zz_129_[4]
.sym 121079 VexRiscv.decode_to_execute_RS2[11]
.sym 121080 VexRiscv._zz_129_[3]
.sym 121081 VexRiscv._zz_170_[1]
.sym 121082 VexRiscv._zz_170_[0]
.sym 121083 VexRiscv.decode_to_execute_RS2[27]
.sym 121084 VexRiscv._zz_170_[1]
.sym 121085 $abc$38833$n4873
.sym 121087 VexRiscv._zz_170_[1]
.sym 121091 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 121095 $abc$38833$n6390
.sym 121096 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 121097 VexRiscv._zz_47_[0]
.sym 121098 VexRiscv._zz_47_[1]
.sym 121099 $abc$38833$n3844_1
.sym 121100 VexRiscv._zz_49_[0]
.sym 121101 VexRiscv._zz_49_[1]
.sym 121102 VexRiscv._zz_151_[22]
.sym 121103 $abc$38833$n5715_1
.sym 121104 $abc$38833$n5695
.sym 121105 $abc$38833$n5565_1
.sym 121107 $abc$38833$n5711_1
.sym 121108 $abc$38833$n5716
.sym 121109 $abc$38833$n5714_1
.sym 121110 $abc$38833$n3634_1
.sym 121111 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 121115 $abc$38833$n5859
.sym 121116 $abc$38833$n5835_1
.sym 121117 $abc$38833$n5565_1
.sym 121119 $abc$38833$n5834_1
.sym 121120 $abc$38833$n6436_1
.sym 121121 $abc$38833$n3634_1
.sym 121123 $abc$38833$n5835_1
.sym 121124 $abc$38833$n5812_1
.sym 121125 $abc$38833$n5565_1
.sym 121127 $abc$38833$n3600_1
.sym 121128 spiflash_bus_dat_r[5]
.sym 121129 $abc$38833$n3605_1
.sym 121130 $abc$38833$n3612_1
.sym 121131 $abc$38833$n5778_1
.sym 121132 $abc$38833$n5753_1
.sym 121133 $abc$38833$n5565_1
.sym 121135 $abc$38833$n3600_1
.sym 121136 spiflash_bus_dat_r[6]
.sym 121137 $abc$38833$n3606_1
.sym 121138 $abc$38833$n3612_1
.sym 121139 $abc$38833$n3864
.sym 121140 $abc$38833$n5713
.sym 121141 $abc$38833$n5604_1
.sym 121142 $abc$38833$n5560_1
.sym 121143 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 121144 $abc$38833$n5562_1
.sym 121147 $abc$38833$n5753_1
.sym 121148 $abc$38833$n5729_1
.sym 121149 $abc$38833$n5565_1
.sym 121150 $abc$38833$n3634_1
.sym 121151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 121152 VexRiscv._zz_151_[13]
.sym 121153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121155 $abc$38833$n5612_1
.sym 121156 $abc$38833$n3864
.sym 121157 VexRiscv._zz_151_[12]
.sym 121159 VexRiscv._zz_36_[30]
.sym 121160 $abc$38833$n5920_1
.sym 121161 $abc$38833$n5580
.sym 121163 $abc$38833$n6373
.sym 121164 $abc$38833$n6370
.sym 121165 $abc$38833$n4238_1
.sym 121166 $abc$38833$n3624_1
.sym 121167 VexRiscv._zz_288_[2]
.sym 121168 VexRiscv._zz_151_[2]
.sym 121169 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 121172 VexRiscv._zz_151_[14]
.sym 121173 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121175 $abc$38833$n6009_1
.sym 121176 VexRiscv._zz_36_[14]
.sym 121177 $abc$38833$n5955_1
.sym 121179 $abc$38833$n5740
.sym 121180 $abc$38833$n5715_1
.sym 121181 $abc$38833$n5565_1
.sym 121182 $abc$38833$n3634_1
.sym 121183 $abc$38833$n3851_1
.sym 121184 VexRiscv._zz_49_[0]
.sym 121185 VexRiscv._zz_49_[1]
.sym 121186 VexRiscv._zz_151_[14]
.sym 121187 $abc$38833$n6073_1
.sym 121188 VexRiscv._zz_36_[30]
.sym 121189 $abc$38833$n5955_1
.sym 121191 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 121192 $abc$38833$n5562_1
.sym 121195 $abc$38833$n6308_1
.sym 121196 $abc$38833$n6415_1
.sym 121197 $abc$38833$n3624_1
.sym 121199 $abc$38833$n5612_1
.sym 121200 $abc$38833$n3814
.sym 121201 VexRiscv._zz_151_[17]
.sym 121203 VexRiscv._zz_194_[4]
.sym 121204 VexRiscv._zz_194_[5]
.sym 121205 VexRiscv._zz_311_
.sym 121207 $abc$38833$n3814
.sym 121208 $abc$38833$n5776_1
.sym 121209 $abc$38833$n5604_1
.sym 121210 $abc$38833$n5560_1
.sym 121211 $abc$38833$n5774_1
.sym 121212 $abc$38833$n5779_1
.sym 121213 $abc$38833$n5777_1
.sym 121214 $abc$38833$n3634_1
.sym 121215 VexRiscv._zz_288_[14]
.sym 121216 VexRiscv._zz_151_[14]
.sym 121217 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121219 sys_rst
.sym 121220 basesoc_dat_w[3]
.sym 121223 basesoc_adr[4]
.sym 121224 $abc$38833$n3550_1
.sym 121225 $abc$38833$n3570_1
.sym 121226 sys_rst
.sym 121227 $abc$38833$n5929_1
.sym 121228 $abc$38833$n6441_1
.sym 121229 $abc$38833$n3634_1
.sym 121231 $abc$38833$n6413_1
.sym 121232 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 121233 VexRiscv._zz_47_[0]
.sym 121234 VexRiscv._zz_47_[1]
.sym 121235 VexRiscv._zz_49_[0]
.sym 121236 VexRiscv._zz_49_[1]
.sym 121239 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 121240 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 121241 $abc$38833$n6091_1
.sym 121242 $abc$38833$n6092_1
.sym 121243 array_muxed1[5]
.sym 121247 array_muxed0[4]
.sym 121251 array_muxed1[6]
.sym 121255 $abc$38833$n3716
.sym 121256 $abc$38833$n3724
.sym 121257 $abc$38833$n3718
.sym 121258 csrbankarray_sel_r
.sym 121259 $abc$38833$n3716
.sym 121260 $abc$38833$n3718
.sym 121261 $abc$38833$n3724
.sym 121262 csrbankarray_sel_r
.sym 121263 $abc$38833$n3718
.sym 121264 $abc$38833$n3716
.sym 121265 $abc$38833$n3724
.sym 121266 csrbankarray_sel_r
.sym 121267 $abc$38833$n3724
.sym 121268 $abc$38833$n3718
.sym 121269 $abc$38833$n6086_1
.sym 121271 basesoc_dat_w[1]
.sym 121275 basesoc_dat_w[7]
.sym 121279 $abc$38833$n3718
.sym 121280 $abc$38833$n3716
.sym 121281 csrbankarray_sel_r
.sym 121283 $abc$38833$n3718
.sym 121284 $abc$38833$n3716
.sym 121285 $abc$38833$n3724
.sym 121286 csrbankarray_sel_r
.sym 121287 $abc$38833$n6084_1
.sym 121288 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 121289 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 121290 $abc$38833$n6085_1
.sym 121291 basesoc_uart_phy_rx
.sym 121295 $abc$38833$n94
.sym 121296 $abc$38833$n82
.sym 121297 basesoc_adr[1]
.sym 121298 basesoc_adr[0]
.sym 121299 $abc$38833$n98
.sym 121303 basesoc_uart_phy_rx_reg[6]
.sym 121307 basesoc_uart_phy_rx_reg[5]
.sym 121311 basesoc_uart_phy_rx_reg[2]
.sym 121315 $abc$38833$n128
.sym 121319 basesoc_adr[2]
.sym 121320 $abc$38833$n3448_1
.sym 121323 basesoc_adr[3]
.sym 121324 basesoc_adr[2]
.sym 121325 $abc$38833$n3472
.sym 121327 basesoc_dat_w[6]
.sym 121331 basesoc_ctrl_storage[17]
.sym 121332 $abc$38833$n3468
.sym 121333 basesoc_adr[3]
.sym 121334 $abc$38833$n6337
.sym 121335 $abc$38833$n3447_1
.sym 121336 basesoc_adr[3]
.sym 121339 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 121340 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 121341 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 121342 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 121343 basesoc_dat_w[7]
.sym 121347 basesoc_we
.sym 121348 $abc$38833$n3449_1
.sym 121349 $abc$38833$n3468
.sym 121350 sys_rst
.sym 121351 $abc$38833$n76
.sym 121352 $abc$38833$n3471
.sym 121353 $abc$38833$n3570_1
.sym 121354 basesoc_ctrl_bus_errors[1]
.sym 121355 $abc$38833$n3471
.sym 121356 basesoc_ctrl_storage[27]
.sym 121357 $abc$38833$n3468
.sym 121358 basesoc_ctrl_storage[19]
.sym 121359 $abc$38833$n5062_1
.sym 121360 $abc$38833$n5059
.sym 121361 $abc$38833$n5058_1
.sym 121362 $abc$38833$n3449_1
.sym 121363 $abc$38833$n6338_1
.sym 121364 $abc$38833$n5037
.sym 121365 $abc$38833$n5038_1
.sym 121366 $abc$38833$n3449_1
.sym 121367 $abc$38833$n4905_1
.sym 121368 $abc$38833$n4904_1
.sym 121369 $abc$38833$n3497
.sym 121371 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 121372 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 121373 $abc$38833$n6088_1
.sym 121374 $abc$38833$n6089_1
.sym 121375 $abc$38833$n3447_1
.sym 121376 $abc$38833$n3525
.sym 121377 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 121379 $abc$38833$n4899_1
.sym 121380 $abc$38833$n4898_1
.sym 121381 $abc$38833$n3497
.sym 121383 $abc$38833$n3447_1
.sym 121384 $abc$38833$n3525
.sym 121385 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 121387 $abc$38833$n3447_1
.sym 121388 $abc$38833$n3525
.sym 121389 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 121391 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 121392 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 121393 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 121395 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 121396 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 121397 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 121398 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 121399 basesoc_adr[0]
.sym 121400 $abc$38833$n6313
.sym 121401 $abc$38833$n4925_1
.sym 121402 $abc$38833$n3525
.sym 121403 $abc$38833$n3447_1
.sym 121404 $abc$38833$n3525
.sym 121405 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 121407 $abc$38833$n6324_1
.sym 121408 $abc$38833$n4972_1
.sym 121409 $abc$38833$n4977
.sym 121410 $abc$38833$n3551_1
.sym 121411 $abc$38833$n3447_1
.sym 121412 $abc$38833$n3525
.sym 121413 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 121415 basesoc_timer0_load_storage[6]
.sym 121416 $abc$38833$n5118
.sym 121417 basesoc_timer0_en_storage
.sym 121419 basesoc_timer0_reload_storage[6]
.sym 121420 $abc$38833$n3560_1
.sym 121421 $abc$38833$n3552_1
.sym 121422 basesoc_timer0_load_storage[6]
.sym 121423 basesoc_timer0_load_storage[2]
.sym 121424 $abc$38833$n5110_1
.sym 121425 basesoc_timer0_en_storage
.sym 121427 basesoc_timer0_reload_storage[6]
.sym 121428 $abc$38833$n5685
.sym 121429 basesoc_timer0_eventmanager_status_w
.sym 121431 basesoc_timer0_load_storage[10]
.sym 121432 $abc$38833$n3554_1
.sym 121433 $abc$38833$n4963
.sym 121435 basesoc_timer0_load_storage[13]
.sym 121436 $abc$38833$n5132
.sym 121437 basesoc_timer0_en_storage
.sym 121439 basesoc_timer0_reload_storage[2]
.sym 121440 $abc$38833$n5673
.sym 121441 basesoc_timer0_eventmanager_status_w
.sym 121443 basesoc_timer0_load_storage[3]
.sym 121444 $abc$38833$n5112_1
.sym 121445 basesoc_timer0_en_storage
.sym 121447 basesoc_timer0_load_storage[17]
.sym 121448 $abc$38833$n5140_1
.sym 121449 basesoc_timer0_en_storage
.sym 121451 basesoc_timer0_reload_storage[10]
.sym 121452 $abc$38833$n3563_1
.sym 121453 $abc$38833$n4969
.sym 121455 basesoc_timer0_load_storage[10]
.sym 121456 $abc$38833$n5126
.sym 121457 basesoc_timer0_en_storage
.sym 121459 $abc$38833$n6321_1
.sym 121460 $abc$38833$n4962_1
.sym 121461 $abc$38833$n4968_1
.sym 121462 $abc$38833$n3551_1
.sym 121463 $abc$38833$n6331
.sym 121464 $abc$38833$n6330_1
.sym 121465 $abc$38833$n4993
.sym 121466 $abc$38833$n3551_1
.sym 121467 $abc$38833$n3556_1
.sym 121468 basesoc_timer0_load_storage[18]
.sym 121469 $abc$38833$n3552_1
.sym 121470 basesoc_timer0_load_storage[2]
.sym 121471 basesoc_timer0_reload_storage[29]
.sym 121472 $abc$38833$n3463
.sym 121473 $abc$38833$n6329_1
.sym 121474 basesoc_adr[4]
.sym 121475 $abc$38833$n4955
.sym 121476 $abc$38833$n4952_1
.sym 121477 $abc$38833$n3551_1
.sym 121479 basesoc_adr[4]
.sym 121480 basesoc_adr[2]
.sym 121481 basesoc_adr[3]
.sym 121482 $abc$38833$n3469
.sym 121483 basesoc_we
.sym 121484 $abc$38833$n3497
.sym 121485 $abc$38833$n3469
.sym 121486 sys_rst
.sym 121487 $abc$38833$n4940_1
.sym 121488 basesoc_timer0_value_status[21]
.sym 121491 por_rst
.sym 121492 $abc$38833$n6091
.sym 121495 por_rst
.sym 121496 $abc$38833$n6082
.sym 121499 basesoc_timer0_value_status[9]
.sym 121500 $abc$38833$n4941_1
.sym 121501 $abc$38833$n4959
.sym 121502 $abc$38833$n4956_1
.sym 121503 basesoc_timer0_load_storage[29]
.sym 121504 $abc$38833$n3558_1
.sym 121505 $abc$38833$n4995
.sym 121506 $abc$38833$n4994_1
.sym 121507 por_rst
.sym 121508 $abc$38833$n6083
.sym 121511 basesoc_timer0_value[13]
.sym 121515 basesoc_adr[4]
.sym 121516 $abc$38833$n3446_1
.sym 121519 basesoc_timer0_value[24]
.sym 121523 basesoc_timer0_value[21]
.sym 121527 basesoc_timer0_value[29]
.sym 121531 basesoc_timer0_value[3]
.sym 121535 basesoc_timer0_value_status[13]
.sym 121536 $abc$38833$n4941_1
.sym 121537 $abc$38833$n4945
.sym 121538 basesoc_timer0_value_status[29]
.sym 121539 basesoc_timer0_value[20]
.sym 121543 basesoc_dat_w[5]
.sym 121547 $abc$38833$n3556_1
.sym 121548 $abc$38833$n3550_1
.sym 121549 sys_rst
.sym 121551 $abc$38833$n3550_1
.sym 121552 $abc$38833$n3558_1
.sym 121553 sys_rst
.sym 121555 basesoc_ctrl_reset_reset_r
.sym 121559 basesoc_dat_w[4]
.sym 121563 basesoc_dat_w[3]
.sym 121567 basesoc_dat_w[6]
.sym 121571 basesoc_dat_w[2]
.sym 121575 basesoc_dat_w[3]
.sym 121639 $abc$38833$n5298
.sym 121640 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121641 $abc$38833$n5080_1
.sym 121642 $abc$38833$n4883
.sym 121643 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121644 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121645 $abc$38833$n5080_1
.sym 121646 $abc$38833$n4883
.sym 121647 $abc$38833$n4883
.sym 121648 array_muxed1[3]
.sym 121651 $abc$38833$n4883
.sym 121652 array_muxed1[3]
.sym 121655 $abc$38833$n5298
.sym 121656 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121657 $abc$38833$n5080_1
.sym 121658 $abc$38833$n4883
.sym 121659 $abc$38833$n4883
.sym 121660 array_muxed1[6]
.sym 121663 $abc$38833$n4883
.sym 121664 array_muxed1[6]
.sym 121667 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121668 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121669 $abc$38833$n5080_1
.sym 121670 $abc$38833$n4883
.sym 121675 $abc$38833$n4883
.sym 121676 array_muxed1[13]
.sym 121679 sys_rst
.sym 121680 spiflash_i
.sym 121691 $abc$38833$n4883
.sym 121692 array_muxed1[13]
.sym 121699 spiflash_miso
.sym 121715 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 121747 $abc$38833$n6123_1
.sym 121748 $abc$38833$n6124_1
.sym 121763 $abc$38833$n6129_1
.sym 121764 $abc$38833$n6130_1
.sym 121779 $abc$38833$n6120_1
.sym 121780 $abc$38833$n6121_1
.sym 121783 $abc$38833$n6117_1
.sym 121784 $abc$38833$n6118_1
.sym 121799 $abc$38833$n6108_1
.sym 121800 $abc$38833$n6109_1
.sym 121819 $abc$38833$n6111_1
.sym 121820 $abc$38833$n6112_1
.sym 121827 $abc$38833$n6126_1
.sym 121828 $abc$38833$n6127_1
.sym 121839 VexRiscv._zz_286_[9]
.sym 121871 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 121887 basesoc_bus_wishbone_dat_r[0]
.sym 121888 slave_sel_r[0]
.sym 121889 spiflash_bus_dat_r[0]
.sym 121890 slave_sel_r[1]
.sym 121891 basesoc_bus_wishbone_dat_r[3]
.sym 121892 slave_sel_r[0]
.sym 121893 spiflash_bus_dat_r[3]
.sym 121894 slave_sel_r[1]
.sym 121899 basesoc_bus_wishbone_dat_r[4]
.sym 121900 slave_sel_r[0]
.sym 121901 spiflash_bus_dat_r[4]
.sym 121902 slave_sel_r[1]
.sym 121907 basesoc_dat_w[6]
.sym 121935 basesoc_vexriscv_dbus_adr[2]
.sym 121936 basesoc_vexriscv_ibus_adr[2]
.sym 121937 grant
.sym 121947 basesoc_vexriscv_ibus_adr[10]
.sym 121948 basesoc_vexriscv_dbus_adr[10]
.sym 121949 grant
.sym 121955 $abc$38833$n9
.sym 121971 $abc$38833$n9
.sym 121979 sys_rst
.sym 121980 basesoc_dat_w[6]
.sym 121987 $abc$38833$n5
.sym 121995 $abc$38833$n106
.sym 121999 $abc$38833$n108
.sym 122003 $abc$38833$n9
.sym 122011 $abc$38833$n110
.sym 122015 $abc$38833$n11
.sym 122019 basesoc_bus_wishbone_dat_r[7]
.sym 122020 slave_sel_r[0]
.sym 122021 spiflash_bus_dat_r[7]
.sym 122022 slave_sel_r[1]
.sym 122027 VexRiscv._zz_195_[4]
.sym 122028 VexRiscv._zz_194_[4]
.sym 122029 VexRiscv._zz_195_[32]
.sym 122031 $abc$38833$n5627
.sym 122032 $abc$38833$n3349
.sym 122035 $abc$38833$n5623
.sym 122036 $abc$38833$n3349
.sym 122039 $abc$38833$n106
.sym 122040 $abc$38833$n108
.sym 122041 $abc$38833$n110
.sym 122042 $abc$38833$n112
.sym 122043 $abc$38833$n5607
.sym 122044 $abc$38833$n3349
.sym 122047 $abc$38833$n5613
.sym 122048 $abc$38833$n3349
.sym 122051 $abc$38833$n5629
.sym 122052 $abc$38833$n3349
.sym 122055 VexRiscv._zz_195_[1]
.sym 122056 VexRiscv._zz_194_[1]
.sym 122057 VexRiscv._zz_195_[32]
.sym 122059 VexRiscv._zz_195_[0]
.sym 122060 VexRiscv._zz_193_[31]
.sym 122061 VexRiscv._zz_195_[32]
.sym 122063 basesoc_ctrl_reset_reset_r
.sym 122067 basesoc_dat_w[2]
.sym 122071 $abc$38833$n5560_1
.sym 122072 $abc$38833$n6364
.sym 122073 $abc$38833$n3634_1
.sym 122074 $abc$38833$n5605_1
.sym 122075 VexRiscv._zz_47_[0]
.sym 122076 VexRiscv._zz_47_[1]
.sym 122079 VexRiscv._zz_47_[0]
.sym 122080 VexRiscv._zz_47_[1]
.sym 122084 VexRiscv._zz_193_[31]
.sym 122085 $abc$38833$n7471
.sym 122086 $PACKER_VCC_NET
.sym 122091 basesoc_vexriscv_dbus_adr[0]
.sym 122092 basesoc_vexriscv_ibus_adr[0]
.sym 122093 grant
.sym 122095 basesoc_bus_wishbone_dat_r[6]
.sym 122096 slave_sel_r[0]
.sym 122097 spiflash_bus_dat_r[6]
.sym 122098 slave_sel_r[1]
.sym 122099 VexRiscv._zz_129_[3]
.sym 122103 VexRiscv._zz_129_[1]
.sym 122107 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 122108 $abc$38833$n5562_1
.sym 122111 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 122115 basesoc_bus_wishbone_dat_r[5]
.sym 122116 slave_sel_r[0]
.sym 122117 spiflash_bus_dat_r[5]
.sym 122118 slave_sel_r[1]
.sym 122119 $abc$38833$n5560_1
.sym 122120 $abc$38833$n6372
.sym 122121 $abc$38833$n3634_1
.sym 122122 $abc$38833$n5737
.sym 122127 $abc$38833$n3561_1
.sym 122128 basesoc_ctrl_bus_errors[15]
.sym 122131 $abc$38833$n3564_1
.sym 122132 basesoc_ctrl_bus_errors[22]
.sym 122133 $abc$38833$n68
.sym 122134 $abc$38833$n3465
.sym 122139 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 122140 $abc$38833$n5562_1
.sym 122143 $abc$38833$n9
.sym 122151 basesoc_dat_w[5]
.sym 122155 $abc$38833$n60
.sym 122156 $abc$38833$n3463
.sym 122157 $abc$38833$n5065
.sym 122158 $abc$38833$n5066_1
.sym 122159 basesoc_dat_w[3]
.sym 122163 $abc$38833$n58
.sym 122164 $abc$38833$n3463
.sym 122165 $abc$38833$n3570_1
.sym 122166 basesoc_ctrl_bus_errors[3]
.sym 122167 $abc$38833$n56
.sym 122168 $abc$38833$n3463
.sym 122169 $abc$38833$n5060_1
.sym 122170 $abc$38833$n5061
.sym 122171 $abc$38833$n3564_1
.sym 122172 basesoc_ctrl_bus_errors[16]
.sym 122173 $abc$38833$n3570_1
.sym 122174 basesoc_ctrl_bus_errors[0]
.sym 122175 basesoc_ctrl_storage[0]
.sym 122176 $abc$38833$n3463
.sym 122177 $abc$38833$n5028_1
.sym 122178 $abc$38833$n5029
.sym 122179 $abc$38833$n3570_1
.sym 122180 basesoc_ctrl_bus_errors[2]
.sym 122183 $abc$38833$n5040_1
.sym 122184 $abc$38833$n5044_1
.sym 122185 $abc$38833$n5041
.sym 122186 $abc$38833$n3449_1
.sym 122187 array_muxed1[3]
.sym 122191 $abc$38833$n6094
.sym 122192 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 122193 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 122194 $abc$38833$n6095
.sym 122195 basesoc_ctrl_storage[2]
.sym 122196 $abc$38833$n3463
.sym 122197 $abc$38833$n5042_1
.sym 122198 $abc$38833$n5043
.sym 122199 $abc$38833$n3597_1
.sym 122200 $abc$38833$n3448_1
.sym 122201 csrbankarray_csrbank2_bitbang0_w[3]
.sym 122203 $abc$38833$n5050_1
.sym 122204 $abc$38833$n5046_1
.sym 122205 $abc$38833$n3449_1
.sym 122207 $abc$38833$n5067
.sym 122208 $abc$38833$n5068_1
.sym 122209 $abc$38833$n5064_1
.sym 122210 $abc$38833$n3449_1
.sym 122211 array_muxed1[1]
.sym 122215 $abc$38833$n5070_1
.sym 122216 $abc$38833$n5072_1
.sym 122217 $abc$38833$n5075_1
.sym 122218 $abc$38833$n3449_1
.sym 122219 basesoc_ctrl_storage[15]
.sym 122220 $abc$38833$n3465
.sym 122221 $abc$38833$n5073_1
.sym 122222 $abc$38833$n5074_1
.sym 122223 $abc$38833$n6097
.sym 122224 $abc$38833$n6098
.sym 122227 csrbankarray_sel_r
.sym 122228 $abc$38833$n3724
.sym 122229 $abc$38833$n6086_1
.sym 122230 $abc$38833$n6102_1
.sym 122231 $abc$38833$n6084_1
.sym 122232 $abc$38833$n6094
.sym 122233 $abc$38833$n6100_1
.sym 122235 $abc$38833$n6086_1
.sym 122236 $abc$38833$n3724
.sym 122237 $abc$38833$n6083_1
.sym 122239 basesoc_ctrl_bus_errors[7]
.sym 122240 $abc$38833$n3570_1
.sym 122241 $abc$38833$n5071_1
.sym 122243 array_muxed0[1]
.sym 122247 basesoc_adr[1]
.sym 122248 basesoc_adr[0]
.sym 122251 $abc$38833$n98
.sym 122252 $abc$38833$n86
.sym 122253 basesoc_adr[1]
.sym 122254 basesoc_adr[0]
.sym 122259 basesoc_adr[1]
.sym 122260 basesoc_adr[0]
.sym 122263 basesoc_adr[0]
.sym 122264 basesoc_adr[1]
.sym 122267 basesoc_adr[1]
.sym 122268 basesoc_adr[0]
.sym 122271 $abc$38833$n5030_1
.sym 122272 $abc$38833$n5031
.sym 122273 $abc$38833$n5027
.sym 122274 $abc$38833$n3449_1
.sym 122275 array_muxed0[2]
.sym 122279 $abc$38833$n3560_1
.sym 122280 $abc$38833$n3550_1
.sym 122281 sys_rst
.sym 122283 $abc$38833$n3554_1
.sym 122284 $abc$38833$n3550_1
.sym 122285 sys_rst
.sym 122287 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 122288 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 122289 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 122290 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 122291 $abc$38833$n4911_1
.sym 122292 $abc$38833$n4910_1
.sym 122293 $abc$38833$n3497
.sym 122295 basesoc_uart_phy_storage[30]
.sym 122296 basesoc_uart_phy_storage[14]
.sym 122297 basesoc_adr[0]
.sym 122298 basesoc_adr[1]
.sym 122299 basesoc_adr[3]
.sym 122300 $abc$38833$n3469
.sym 122301 basesoc_adr[2]
.sym 122303 sys_rst
.sym 122304 basesoc_dat_w[5]
.sym 122307 basesoc_adr[4]
.sym 122308 $abc$38833$n3561_1
.sym 122311 $abc$38833$n5
.sym 122315 basesoc_adr[4]
.sym 122316 $abc$38833$n3468
.sym 122319 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 122320 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 122321 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 122322 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 122323 $abc$38833$n70
.sym 122324 $abc$38833$n3468
.sym 122325 $abc$38833$n62
.sym 122326 $abc$38833$n3465
.sym 122327 basesoc_adr[4]
.sym 122328 $abc$38833$n3471
.sym 122331 $abc$38833$n74
.sym 122332 $abc$38833$n3468
.sym 122333 $abc$38833$n3570_1
.sym 122334 basesoc_ctrl_bus_errors[5]
.sym 122335 $abc$38833$n6333_1
.sym 122336 basesoc_adr[4]
.sym 122337 $abc$38833$n5013
.sym 122338 $abc$38833$n5015
.sym 122339 $abc$38833$n11
.sym 122343 basesoc_timer0_load_storage[4]
.sym 122344 $abc$38833$n5114_1
.sym 122345 basesoc_timer0_en_storage
.sym 122347 $abc$38833$n6327_1
.sym 122348 $abc$38833$n4981
.sym 122349 $abc$38833$n4988_1
.sym 122350 $abc$38833$n3551_1
.sym 122351 basesoc_timer0_load_storage[23]
.sym 122352 $abc$38833$n5152_1
.sym 122353 basesoc_timer0_en_storage
.sym 122355 $abc$38833$n4947
.sym 122356 basesoc_timer0_value_status[5]
.sym 122357 $abc$38833$n3560_1
.sym 122358 basesoc_timer0_reload_storage[5]
.sym 122359 basesoc_timer0_load_storage[5]
.sym 122360 $abc$38833$n5116_1
.sym 122361 basesoc_timer0_en_storage
.sym 122363 basesoc_timer0_reload_storage[5]
.sym 122364 $abc$38833$n5682
.sym 122365 basesoc_timer0_eventmanager_status_w
.sym 122367 basesoc_timer0_value_status[15]
.sym 122368 $abc$38833$n4941_1
.sym 122369 $abc$38833$n4940_1
.sym 122370 basesoc_timer0_value_status[23]
.sym 122371 basesoc_timer0_load_storage[8]
.sym 122372 $abc$38833$n5122_1
.sym 122373 basesoc_timer0_en_storage
.sym 122375 $abc$38833$n4947
.sym 122376 basesoc_timer0_value_status[1]
.sym 122377 $abc$38833$n3556_1
.sym 122378 basesoc_timer0_load_storage[17]
.sym 122379 basesoc_timer0_value[30]
.sym 122383 basesoc_timer0_value_status[22]
.sym 122384 $abc$38833$n4940_1
.sym 122385 $abc$38833$n5004_1
.sym 122386 $abc$38833$n5005
.sym 122387 $abc$38833$n4947
.sym 122388 basesoc_timer0_value_status[2]
.sym 122389 $abc$38833$n3566_1
.sym 122390 basesoc_timer0_reload_storage[18]
.sym 122391 basesoc_timer0_value[2]
.sym 122395 $abc$38833$n4945
.sym 122396 basesoc_timer0_value_status[30]
.sym 122397 $abc$38833$n3563_1
.sym 122398 basesoc_timer0_reload_storage[14]
.sym 122399 basesoc_timer0_reload_storage[8]
.sym 122400 $abc$38833$n5691
.sym 122401 basesoc_timer0_eventmanager_status_w
.sym 122403 basesoc_timer0_value[8]
.sym 122407 basesoc_timer0_reload_storage[13]
.sym 122408 $abc$38833$n5706
.sym 122409 basesoc_timer0_eventmanager_status_w
.sym 122411 basesoc_timer0_reload_storage[17]
.sym 122412 $abc$38833$n5718
.sym 122413 basesoc_timer0_eventmanager_status_w
.sym 122415 basesoc_timer0_reload_storage[17]
.sym 122416 $abc$38833$n3566_1
.sym 122417 $abc$38833$n4953
.sym 122418 $abc$38833$n4954_1
.sym 122419 basesoc_dat_w[4]
.sym 122423 basesoc_dat_w[7]
.sym 122427 basesoc_timer0_reload_storage[10]
.sym 122428 $abc$38833$n5697
.sym 122429 basesoc_timer0_eventmanager_status_w
.sym 122431 basesoc_dat_w[6]
.sym 122435 $abc$38833$n3563_1
.sym 122436 basesoc_timer0_reload_storage[13]
.sym 122437 $abc$38833$n4997
.sym 122438 $abc$38833$n4999
.sym 122439 basesoc_timer0_value_status[20]
.sym 122440 $abc$38833$n4940_1
.sym 122441 $abc$38833$n4982_1
.sym 122443 basesoc_adr[4]
.sym 122444 $abc$38833$n3448_1
.sym 122445 basesoc_adr[3]
.sym 122446 basesoc_adr[2]
.sym 122447 basesoc_adr[4]
.sym 122448 $abc$38833$n3463
.sym 122449 basesoc_timer0_reload_storage[25]
.sym 122451 basesoc_dat_w[5]
.sym 122455 $abc$38833$n3446_1
.sym 122456 basesoc_timer0_load_storage[31]
.sym 122457 basesoc_timer0_reload_storage[31]
.sym 122458 $abc$38833$n3463
.sym 122459 $abc$38833$n3554_1
.sym 122460 basesoc_timer0_load_storage[11]
.sym 122463 basesoc_timer0_reload_storage[4]
.sym 122464 $abc$38833$n3560_1
.sym 122465 $abc$38833$n3558_1
.sym 122466 basesoc_timer0_load_storage[28]
.sym 122467 basesoc_timer0_load_storage[9]
.sym 122468 $abc$38833$n3554_1
.sym 122469 $abc$38833$n3558_1
.sym 122470 basesoc_timer0_load_storage[25]
.sym 122471 basesoc_timer0_value[24]
.sym 122472 basesoc_timer0_value[25]
.sym 122473 basesoc_timer0_value[26]
.sym 122474 basesoc_timer0_value[27]
.sym 122475 basesoc_timer0_load_storage[25]
.sym 122476 $abc$38833$n5156
.sym 122477 basesoc_timer0_en_storage
.sym 122479 basesoc_timer0_load_storage[24]
.sym 122480 $abc$38833$n5154
.sym 122481 basesoc_timer0_en_storage
.sym 122483 basesoc_timer0_value[28]
.sym 122484 basesoc_timer0_value[29]
.sym 122485 basesoc_timer0_value[30]
.sym 122486 basesoc_timer0_value[31]
.sym 122487 basesoc_timer0_value[16]
.sym 122488 basesoc_timer0_value[17]
.sym 122489 basesoc_timer0_value[18]
.sym 122490 basesoc_timer0_value[19]
.sym 122491 basesoc_timer0_load_storage[29]
.sym 122492 $abc$38833$n5164_1
.sym 122493 basesoc_timer0_en_storage
.sym 122495 $abc$38833$n3576_1
.sym 122496 $abc$38833$n3577_1
.sym 122497 $abc$38833$n3578_1
.sym 122498 $abc$38833$n3579_1
.sym 122499 basesoc_timer0_value[20]
.sym 122500 basesoc_timer0_value[21]
.sym 122501 basesoc_timer0_value[22]
.sym 122502 basesoc_timer0_value[23]
.sym 122503 basesoc_timer0_load_storage[27]
.sym 122504 $abc$38833$n3558_1
.sym 122505 $abc$38833$n4979
.sym 122506 $abc$38833$n4978_1
.sym 122507 basesoc_timer0_load_storage[27]
.sym 122508 $abc$38833$n5160
.sym 122509 basesoc_timer0_en_storage
.sym 122511 $abc$38833$n4947
.sym 122512 basesoc_timer0_value_status[3]
.sym 122513 $abc$38833$n3556_1
.sym 122514 basesoc_timer0_load_storage[19]
.sym 122515 $abc$38833$n4947
.sym 122516 basesoc_timer0_value_status[6]
.sym 122517 $abc$38833$n3556_1
.sym 122518 basesoc_timer0_load_storage[22]
.sym 122519 basesoc_timer0_load_storage[31]
.sym 122520 $abc$38833$n5168
.sym 122521 basesoc_timer0_en_storage
.sym 122523 basesoc_timer0_reload_storage[21]
.sym 122524 $abc$38833$n5730
.sym 122525 basesoc_timer0_eventmanager_status_w
.sym 122527 basesoc_timer0_load_storage[21]
.sym 122528 $abc$38833$n5148
.sym 122529 basesoc_timer0_en_storage
.sym 122531 basesoc_timer0_reload_storage[21]
.sym 122532 $abc$38833$n3566_1
.sym 122533 $abc$38833$n3556_1
.sym 122534 basesoc_timer0_load_storage[21]
.sym 122535 basesoc_dat_w[6]
.sym 122539 basesoc_dat_w[1]
.sym 122543 basesoc_dat_w[3]
.sym 122551 basesoc_ctrl_reset_reset_r
.sym 122563 basesoc_dat_w[7]
.sym 122599 spram_dataout10[7]
.sym 122600 spram_dataout00[7]
.sym 122601 $abc$38833$n4883
.sym 122602 slave_sel_r[2]
.sym 122603 spram_dataout10[14]
.sym 122604 spram_dataout00[14]
.sym 122605 $abc$38833$n4883
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout10[11]
.sym 122608 spram_dataout00[11]
.sym 122609 $abc$38833$n4883
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout10[8]
.sym 122612 spram_dataout00[8]
.sym 122613 $abc$38833$n4883
.sym 122614 slave_sel_r[2]
.sym 122615 spram_dataout10[6]
.sym 122616 spram_dataout00[6]
.sym 122617 $abc$38833$n4883
.sym 122618 slave_sel_r[2]
.sym 122619 spram_dataout10[1]
.sym 122620 spram_dataout00[1]
.sym 122621 $abc$38833$n4883
.sym 122622 slave_sel_r[2]
.sym 122623 spram_dataout10[15]
.sym 122624 spram_dataout00[15]
.sym 122625 $abc$38833$n4883
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout10[0]
.sym 122628 spram_dataout00[0]
.sym 122629 $abc$38833$n4883
.sym 122630 slave_sel_r[2]
.sym 122631 $abc$38833$n4883
.sym 122632 array_muxed1[7]
.sym 122635 $abc$38833$n4883
.sym 122636 array_muxed1[5]
.sym 122639 $abc$38833$n4883
.sym 122640 array_muxed1[1]
.sym 122643 $abc$38833$n4883
.sym 122644 array_muxed1[1]
.sym 122647 $abc$38833$n4883
.sym 122648 array_muxed1[0]
.sym 122651 $abc$38833$n4883
.sym 122652 array_muxed1[7]
.sym 122655 $abc$38833$n4883
.sym 122656 array_muxed1[0]
.sym 122659 $abc$38833$n4883
.sym 122660 array_muxed1[5]
.sym 122671 $abc$38833$n4883
.sym 122672 array_muxed1[9]
.sym 122683 $abc$38833$n4883
.sym 122684 array_muxed1[9]
.sym 122728 VexRiscv._zz_319_
.sym 122729 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122733 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 122734 $auto$alumacc.cc:474:replace_alu$3881.C[1]
.sym 122737 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 122738 $auto$alumacc.cc:474:replace_alu$3881.C[2]
.sym 122741 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 122742 $auto$alumacc.cc:474:replace_alu$3881.C[3]
.sym 122745 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 122746 $auto$alumacc.cc:474:replace_alu$3881.C[4]
.sym 122749 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 122750 $auto$alumacc.cc:474:replace_alu$3881.C[5]
.sym 122751 $abc$38833$n149
.sym 122752 $abc$38833$n4300_1
.sym 122753 $abc$38833$n3817
.sym 122755 $abc$38833$n149
.sym 122756 $abc$38833$n4300_1
.sym 122757 $abc$38833$n3819
.sym 122759 $abc$38833$n149
.sym 122760 $abc$38833$n4300_1
.sym 122761 $abc$38833$n3823
.sym 122763 $abc$38833$n149
.sym 122764 $abc$38833$n4300_1
.sym 122765 $abc$38833$n3825
.sym 122767 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 122768 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 122769 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 122771 $abc$38833$n3744
.sym 122772 VexRiscv._zz_319_
.sym 122773 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122775 $abc$38833$n149
.sym 122776 $abc$38833$n4300_1
.sym 122777 $abc$38833$n3821
.sym 122779 $abc$38833$n149
.sym 122780 $abc$38833$n4300_1
.sym 122781 $abc$38833$n3815
.sym 122783 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 122784 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 122785 $abc$38833$n3745_1
.sym 122788 VexRiscv._zz_319_
.sym 122789 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122791 csrbankarray_csrbank2_bitbang0_w[2]
.sym 122792 $abc$38833$n104
.sym 122793 csrbankarray_csrbank2_bitbang_en0_w
.sym 122823 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122824 $abc$38833$n3744
.sym 122825 $abc$38833$n149
.sym 122831 basesoc_ctrl_reset_reset_r
.sym 122835 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122836 VexRiscv._zz_319_
.sym 122837 $abc$38833$n3744
.sym 122855 basesoc_ctrl_bus_errors[1]
.sym 122887 array_muxed1[0]
.sym 122891 spiflash_clk1
.sym 122892 csrbankarray_csrbank2_bitbang0_w[1]
.sym 122893 csrbankarray_csrbank2_bitbang_en0_w
.sym 122899 spiflash_i
.sym 122903 $abc$38833$n3474
.sym 122904 basesoc_ctrl_bus_errors[0]
.sym 122905 sys_rst
.sym 122911 spiflash_i
.sym 122919 basesoc_dat_w[1]
.sym 122923 spiflash_bus_dat_r[7]
.sym 122924 csrbankarray_csrbank2_bitbang0_w[0]
.sym 122925 csrbankarray_csrbank2_bitbang_en0_w
.sym 122927 sys_rst
.sym 122928 basesoc_uart_rx_fifo_wrport_we
.sym 122935 basesoc_ctrl_reset_reset_r
.sym 122939 basesoc_dat_w[2]
.sym 122959 basesoc_dat_w[2]
.sym 122963 basesoc_dat_w[4]
.sym 122991 $abc$38833$n4570_1
.sym 122992 $abc$38833$n4569
.sym 122993 VexRiscv._zz_319_
.sym 122995 VexRiscv._zz_194_[3]
.sym 122996 VexRiscv._zz_194_[4]
.sym 122997 VexRiscv._zz_311_
.sym 122999 VexRiscv._zz_194_[5]
.sym 123000 VexRiscv._zz_194_[6]
.sym 123001 VexRiscv._zz_311_
.sym 123003 $abc$38833$n4576_1
.sym 123004 $abc$38833$n4575
.sym 123005 VexRiscv._zz_319_
.sym 123015 $abc$38833$n3472
.sym 123016 spiflash_miso
.sym 123019 basesoc_we
.sym 123020 $abc$38833$n3597_1
.sym 123021 $abc$38833$n3469
.sym 123022 sys_rst
.sym 123023 $abc$38833$n4564_1
.sym 123024 $abc$38833$n4563
.sym 123025 VexRiscv._zz_319_
.sym 123027 $abc$38833$n5022_1
.sym 123028 csrbankarray_csrbank2_bitbang0_w[1]
.sym 123029 $abc$38833$n3469
.sym 123030 csrbankarray_csrbank2_bitbang_en0_w
.sym 123031 VexRiscv._zz_194_[2]
.sym 123032 VexRiscv._zz_194_[3]
.sym 123033 VexRiscv._zz_311_
.sym 123035 VexRiscv._zz_194_[1]
.sym 123036 VexRiscv._zz_194_[2]
.sym 123037 VexRiscv._zz_311_
.sym 123039 $abc$38833$n4567
.sym 123040 $abc$38833$n4566_1
.sym 123041 VexRiscv._zz_319_
.sym 123043 $abc$38833$n3480
.sym 123044 $abc$38833$n3475
.sym 123045 $abc$38833$n147
.sym 123047 basesoc_ctrl_bus_errors[0]
.sym 123048 basesoc_ctrl_bus_errors[1]
.sym 123049 basesoc_ctrl_bus_errors[8]
.sym 123050 basesoc_ctrl_bus_errors[9]
.sym 123051 basesoc_dat_w[6]
.sym 123055 basesoc_ctrl_bus_errors[10]
.sym 123056 basesoc_ctrl_bus_errors[11]
.sym 123057 basesoc_ctrl_bus_errors[12]
.sym 123058 basesoc_ctrl_bus_errors[13]
.sym 123059 basesoc_dat_w[4]
.sym 123063 basesoc_ctrl_bus_errors[14]
.sym 123064 basesoc_ctrl_bus_errors[15]
.sym 123065 basesoc_ctrl_bus_errors[2]
.sym 123066 basesoc_ctrl_bus_errors[3]
.sym 123067 $abc$38833$n3481
.sym 123068 $abc$38833$n3482
.sym 123069 $abc$38833$n3483
.sym 123070 $abc$38833$n3484
.sym 123071 basesoc_dat_w[3]
.sym 123075 basesoc_ctrl_bus_errors[4]
.sym 123076 basesoc_ctrl_bus_errors[5]
.sym 123077 basesoc_ctrl_bus_errors[6]
.sym 123078 basesoc_ctrl_bus_errors[7]
.sym 123079 $abc$38833$n3564_1
.sym 123080 basesoc_ctrl_bus_errors[18]
.sym 123081 $abc$38833$n3561_1
.sym 123082 basesoc_ctrl_bus_errors[10]
.sym 123083 basesoc_ctrl_bus_errors[16]
.sym 123084 basesoc_ctrl_bus_errors[17]
.sym 123085 basesoc_ctrl_bus_errors[18]
.sym 123086 basesoc_ctrl_bus_errors[19]
.sym 123087 $abc$38833$n3448_1
.sym 123088 csrbankarray_csrbank2_bitbang0_w[0]
.sym 123089 $abc$38833$n5021
.sym 123090 $abc$38833$n3597_1
.sym 123091 $abc$38833$n3474
.sym 123092 sys_rst
.sym 123095 basesoc_ctrl_bus_errors[14]
.sym 123096 $abc$38833$n3561_1
.sym 123097 $abc$38833$n3471
.sym 123098 basesoc_ctrl_storage[30]
.sym 123099 basesoc_ctrl_bus_errors[20]
.sym 123100 basesoc_ctrl_bus_errors[21]
.sym 123101 basesoc_ctrl_bus_errors[22]
.sym 123102 basesoc_ctrl_bus_errors[23]
.sym 123103 $abc$38833$n3476
.sym 123104 $abc$38833$n3477
.sym 123105 $abc$38833$n3478
.sym 123106 $abc$38833$n3479
.sym 123107 basesoc_we
.sym 123108 $abc$38833$n3597_1
.sym 123109 $abc$38833$n3448_1
.sym 123110 sys_rst
.sym 123111 basesoc_ctrl_bus_errors[28]
.sym 123112 basesoc_ctrl_bus_errors[29]
.sym 123113 basesoc_ctrl_bus_errors[30]
.sym 123114 basesoc_ctrl_bus_errors[31]
.sym 123115 basesoc_ctrl_bus_errors[21]
.sym 123116 $abc$38833$n3564_1
.sym 123117 $abc$38833$n3471
.sym 123118 basesoc_ctrl_storage[29]
.sym 123119 $abc$38833$n3567_1
.sym 123120 basesoc_ctrl_bus_errors[30]
.sym 123121 $abc$38833$n3570_1
.sym 123122 basesoc_ctrl_bus_errors[6]
.sym 123123 basesoc_ctrl_bus_errors[25]
.sym 123124 $abc$38833$n3472
.sym 123125 basesoc_ctrl_bus_errors[17]
.sym 123126 $abc$38833$n3469
.sym 123127 basesoc_ctrl_bus_errors[8]
.sym 123128 $abc$38833$n3561_1
.sym 123129 $abc$38833$n3471
.sym 123130 basesoc_ctrl_storage[24]
.sym 123131 basesoc_ctrl_reset_reset_r
.sym 123135 $abc$38833$n3567_1
.sym 123136 basesoc_ctrl_bus_errors[29]
.sym 123137 $abc$38833$n3561_1
.sym 123138 basesoc_ctrl_bus_errors[13]
.sym 123139 basesoc_ctrl_bus_errors[24]
.sym 123140 basesoc_ctrl_bus_errors[25]
.sym 123141 basesoc_ctrl_bus_errors[26]
.sym 123142 basesoc_ctrl_bus_errors[27]
.sym 123143 basesoc_ctrl_bus_errors[19]
.sym 123144 $abc$38833$n3564_1
.sym 123145 $abc$38833$n3465
.sym 123146 basesoc_ctrl_storage[11]
.sym 123147 $abc$38833$n3561_1
.sym 123148 basesoc_ctrl_bus_errors[12]
.sym 123149 $abc$38833$n72
.sym 123150 $abc$38833$n3468
.sym 123151 basesoc_ctrl_bus_errors[27]
.sym 123152 $abc$38833$n3567_1
.sym 123153 $abc$38833$n5047
.sym 123154 $abc$38833$n5049
.sym 123155 basesoc_ctrl_bus_errors[11]
.sym 123156 $abc$38833$n3561_1
.sym 123157 $abc$38833$n5048_1
.sym 123159 $abc$38833$n3567_1
.sym 123160 basesoc_ctrl_bus_errors[28]
.sym 123161 $abc$38833$n78
.sym 123162 $abc$38833$n3471
.sym 123163 basesoc_dat_w[3]
.sym 123167 basesoc_ctrl_bus_errors[26]
.sym 123168 $abc$38833$n3567_1
.sym 123169 $abc$38833$n3471
.sym 123170 basesoc_ctrl_storage[26]
.sym 123171 basesoc_ctrl_bus_errors[20]
.sym 123172 $abc$38833$n3564_1
.sym 123173 $abc$38833$n5053
.sym 123174 $abc$38833$n5056_1
.sym 123175 $abc$38833$n54
.sym 123176 $abc$38833$n3463
.sym 123177 $abc$38833$n5054_1
.sym 123178 $abc$38833$n5055
.sym 123179 $abc$38833$n64
.sym 123180 $abc$38833$n3465
.sym 123181 $abc$38833$n3570_1
.sym 123182 basesoc_ctrl_bus_errors[4]
.sym 123183 $abc$38833$n5052_1
.sym 123184 $abc$38833$n3449_1
.sym 123187 $abc$38833$n3597_1
.sym 123188 $abc$38833$n3448_1
.sym 123189 csrbankarray_csrbank2_bitbang0_w[2]
.sym 123191 $abc$38833$n3597_1
.sym 123192 $abc$38833$n3448_1
.sym 123193 csrbankarray_csrbank2_bitbang0_w[1]
.sym 123195 array_muxed0[0]
.sym 123199 basesoc_ctrl_bus_errors[31]
.sym 123200 $abc$38833$n3567_1
.sym 123201 $abc$38833$n3463
.sym 123202 basesoc_ctrl_storage[7]
.sym 123203 $abc$38833$n3564_1
.sym 123204 basesoc_ctrl_bus_errors[23]
.sym 123211 $abc$38833$n3567_1
.sym 123212 basesoc_ctrl_bus_errors[24]
.sym 123215 basesoc_dat_w[7]
.sym 123235 basesoc_ctrl_bus_errors[9]
.sym 123236 $abc$38833$n3466
.sym 123237 $abc$38833$n6336_1
.sym 123238 basesoc_adr[2]
.sym 123239 basesoc_we
.sym 123240 $abc$38833$n3497
.sym 123241 $abc$38833$n3466
.sym 123242 sys_rst
.sym 123243 basesoc_we
.sym 123244 $abc$38833$n3449_1
.sym 123245 $abc$38833$n3471
.sym 123246 sys_rst
.sym 123247 basesoc_adr[3]
.sym 123248 $abc$38833$n3472
.sym 123249 basesoc_adr[2]
.sym 123251 basesoc_ctrl_reset_reset_r
.sym 123255 basesoc_dat_w[1]
.sym 123259 basesoc_adr[3]
.sym 123260 $abc$38833$n3466
.sym 123261 basesoc_adr[2]
.sym 123271 basesoc_adr[4]
.sym 123272 $abc$38833$n3567_1
.sym 123275 $abc$38833$n3551_1
.sym 123276 basesoc_we
.sym 123279 basesoc_dat_w[7]
.sym 123283 basesoc_dat_w[4]
.sym 123287 basesoc_adr[4]
.sym 123288 $abc$38833$n3564_1
.sym 123291 basesoc_adr[4]
.sym 123292 $abc$38833$n3463
.sym 123293 $abc$38833$n3550_1
.sym 123294 sys_rst
.sym 123295 $abc$38833$n3566_1
.sym 123296 basesoc_timer0_reload_storage[23]
.sym 123297 $abc$38833$n3563_1
.sym 123298 basesoc_timer0_reload_storage[15]
.sym 123303 basesoc_dat_w[2]
.sym 123307 basesoc_timer0_reload_storage[12]
.sym 123308 $abc$38833$n3563_1
.sym 123309 $abc$38833$n3556_1
.sym 123310 basesoc_timer0_load_storage[20]
.sym 123311 basesoc_timer0_load_storage[4]
.sym 123312 $abc$38833$n3465
.sym 123313 basesoc_timer0_reload_storage[28]
.sym 123314 $abc$38833$n3463
.sym 123315 basesoc_uart_rx_fifo_wrport_we
.sym 123316 basesoc_uart_rx_fifo_produce[0]
.sym 123317 sys_rst
.sym 123319 basesoc_timer0_value_status[11]
.sym 123320 $abc$38833$n4941_1
.sym 123321 basesoc_adr[4]
.sym 123322 $abc$38833$n6323_1
.sym 123323 basesoc_dat_w[5]
.sym 123327 $abc$38833$n6326_1
.sym 123328 basesoc_adr[4]
.sym 123329 $abc$38833$n4987
.sym 123330 $abc$38833$n4984_1
.sym 123331 basesoc_timer0_load_storage[12]
.sym 123332 $abc$38833$n3554_1
.sym 123333 $abc$38833$n4990_1
.sym 123334 $abc$38833$n4989
.sym 123335 basesoc_timer0_value[9]
.sym 123339 $abc$38833$n3575_1
.sym 123340 $abc$38833$n3580_1
.sym 123343 basesoc_timer0_value[0]
.sym 123344 basesoc_timer0_value[1]
.sym 123345 basesoc_timer0_value[2]
.sym 123346 basesoc_timer0_value[3]
.sym 123347 $abc$38833$n3581_1
.sym 123348 $abc$38833$n3582_1
.sym 123349 $abc$38833$n3583_1
.sym 123350 $abc$38833$n3584_1
.sym 123351 basesoc_timer0_value[8]
.sym 123352 basesoc_timer0_value[9]
.sym 123353 basesoc_timer0_value[10]
.sym 123354 basesoc_timer0_value[11]
.sym 123355 basesoc_timer0_value[14]
.sym 123359 basesoc_timer0_value[12]
.sym 123360 basesoc_timer0_value[13]
.sym 123361 basesoc_timer0_value[14]
.sym 123362 basesoc_timer0_value[15]
.sym 123363 basesoc_timer0_value[4]
.sym 123364 basesoc_timer0_value[5]
.sym 123365 basesoc_timer0_value[6]
.sym 123366 basesoc_timer0_value[7]
.sym 123367 basesoc_timer0_value_status[14]
.sym 123368 $abc$38833$n4941_1
.sym 123369 $abc$38833$n5006
.sym 123370 $abc$38833$n5003
.sym 123371 basesoc_timer0_reload_storage[9]
.sym 123372 $abc$38833$n5694
.sym 123373 basesoc_timer0_eventmanager_status_w
.sym 123375 $abc$38833$n5002_1
.sym 123376 $abc$38833$n5007_1
.sym 123377 $abc$38833$n5008_1
.sym 123378 $abc$38833$n3551_1
.sym 123379 basesoc_timer0_load_storage[11]
.sym 123380 $abc$38833$n5128_1
.sym 123381 basesoc_timer0_en_storage
.sym 123383 basesoc_timer0_reload_storage[11]
.sym 123384 $abc$38833$n5700
.sym 123385 basesoc_timer0_eventmanager_status_w
.sym 123387 basesoc_timer0_load_storage[9]
.sym 123388 $abc$38833$n5124
.sym 123389 basesoc_timer0_en_storage
.sym 123391 basesoc_timer0_reload_storage[14]
.sym 123392 $abc$38833$n5709
.sym 123393 basesoc_timer0_eventmanager_status_w
.sym 123395 basesoc_timer0_load_storage[14]
.sym 123396 $abc$38833$n5134_1
.sym 123397 basesoc_timer0_en_storage
.sym 123399 basesoc_timer0_load_storage[14]
.sym 123400 $abc$38833$n3554_1
.sym 123401 $abc$38833$n3558_1
.sym 123402 basesoc_timer0_load_storage[30]
.sym 123403 basesoc_dat_w[7]
.sym 123407 $abc$38833$n3463
.sym 123408 basesoc_timer0_reload_storage[27]
.sym 123409 basesoc_timer0_reload_storage[19]
.sym 123410 $abc$38833$n3567_1
.sym 123411 basesoc_timer0_en_storage
.sym 123412 $abc$38833$n3570_1
.sym 123413 basesoc_timer0_reload_storage[16]
.sym 123414 $abc$38833$n3567_1
.sym 123415 basesoc_dat_w[6]
.sym 123419 basesoc_adr[4]
.sym 123420 $abc$38833$n3463
.sym 123421 basesoc_timer0_reload_storage[30]
.sym 123423 basesoc_dat_w[5]
.sym 123427 basesoc_dat_w[3]
.sym 123431 basesoc_timer0_reload_storage[30]
.sym 123432 $abc$38833$n5757
.sym 123433 basesoc_timer0_eventmanager_status_w
.sym 123435 basesoc_uart_rx_fifo_produce[1]
.sym 123439 basesoc_timer0_reload_storage[29]
.sym 123440 $abc$38833$n5754
.sym 123441 basesoc_timer0_eventmanager_status_w
.sym 123443 basesoc_timer0_reload_storage[25]
.sym 123444 $abc$38833$n5742
.sym 123445 basesoc_timer0_eventmanager_status_w
.sym 123447 basesoc_timer0_reload_storage[31]
.sym 123448 $abc$38833$n5760
.sym 123449 basesoc_timer0_eventmanager_status_w
.sym 123451 basesoc_timer0_reload_storage[27]
.sym 123452 $abc$38833$n5748
.sym 123453 basesoc_timer0_eventmanager_status_w
.sym 123455 basesoc_timer0_reload_storage[24]
.sym 123456 $abc$38833$n5739
.sym 123457 basesoc_timer0_eventmanager_status_w
.sym 123459 basesoc_timer0_reload_storage[28]
.sym 123460 $abc$38833$n5751
.sym 123461 basesoc_timer0_eventmanager_status_w
.sym 123463 basesoc_timer0_load_storage[18]
.sym 123464 $abc$38833$n5142
.sym 123465 basesoc_timer0_en_storage
.sym 123467 basesoc_timer0_load_storage[30]
.sym 123468 $abc$38833$n5166
.sym 123469 basesoc_timer0_en_storage
.sym 123471 $abc$38833$n3566_1
.sym 123472 $abc$38833$n3550_1
.sym 123473 sys_rst
.sym 123475 basesoc_timer0_load_storage[19]
.sym 123476 $abc$38833$n5144
.sym 123477 basesoc_timer0_en_storage
.sym 123479 basesoc_timer0_reload_storage[22]
.sym 123480 $abc$38833$n3566_1
.sym 123481 $abc$38833$n5009
.sym 123483 basesoc_timer0_load_storage[22]
.sym 123484 $abc$38833$n5150
.sym 123485 basesoc_timer0_en_storage
.sym 123487 basesoc_timer0_load_storage[16]
.sym 123488 $abc$38833$n5138
.sym 123489 basesoc_timer0_en_storage
.sym 123491 basesoc_timer0_load_storage[20]
.sym 123492 $abc$38833$n5146_1
.sym 123493 basesoc_timer0_en_storage
.sym 123499 basesoc_ctrl_reset_reset_r
.sym 123515 basesoc_dat_w[3]
.sym 123523 basesoc_dat_w[5]
.sym 123559 spram_dataout10[2]
.sym 123560 spram_dataout00[2]
.sym 123561 $abc$38833$n4883
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout10[5]
.sym 123564 spram_dataout00[5]
.sym 123565 $abc$38833$n4883
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout10[12]
.sym 123568 spram_dataout00[12]
.sym 123569 $abc$38833$n4883
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout10[9]
.sym 123572 spram_dataout00[9]
.sym 123573 $abc$38833$n4883
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout10[3]
.sym 123576 spram_dataout00[3]
.sym 123577 $abc$38833$n4883
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout10[13]
.sym 123580 spram_dataout00[13]
.sym 123581 $abc$38833$n4883
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout10[10]
.sym 123584 spram_dataout00[10]
.sym 123585 $abc$38833$n4883
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout10[4]
.sym 123588 spram_dataout00[4]
.sym 123589 $abc$38833$n4883
.sym 123590 slave_sel_r[2]
.sym 123591 $abc$38833$n4883
.sym 123592 array_muxed1[14]
.sym 123595 $abc$38833$n4883
.sym 123596 array_muxed1[2]
.sym 123599 $abc$38833$n4883
.sym 123600 array_muxed1[8]
.sym 123603 $abc$38833$n4883
.sym 123604 array_muxed1[8]
.sym 123607 $abc$38833$n4883
.sym 123608 array_muxed1[15]
.sym 123611 $abc$38833$n4883
.sym 123612 array_muxed1[2]
.sym 123615 $abc$38833$n4883
.sym 123616 array_muxed1[14]
.sym 123619 $abc$38833$n4883
.sym 123620 array_muxed1[15]
.sym 123623 $abc$38833$n4883
.sym 123624 array_muxed1[4]
.sym 123631 $abc$38833$n4883
.sym 123632 array_muxed1[11]
.sym 123635 $abc$38833$n4883
.sym 123636 array_muxed1[12]
.sym 123639 $abc$38833$n4883
.sym 123640 array_muxed1[12]
.sym 123647 $abc$38833$n4883
.sym 123648 array_muxed1[4]
.sym 123651 $abc$38833$n4883
.sym 123652 array_muxed1[11]
.sym 123840 $PACKER_VCC_NET
.sym 123841 basesoc_ctrl_bus_errors[0]
.sym 123848 basesoc_uart_rx_fifo_produce[0]
.sym 123853 basesoc_uart_rx_fifo_produce[1]
.sym 123857 basesoc_uart_rx_fifo_produce[2]
.sym 123858 $auto$alumacc.cc:474:replace_alu$3896.C[2]
.sym 123861 basesoc_uart_rx_fifo_produce[3]
.sym 123862 $auto$alumacc.cc:474:replace_alu$3896.C[3]
.sym 123868 $PACKER_VCC_NET
.sym 123869 basesoc_uart_rx_fifo_produce[0]
.sym 123879 array_muxed1[2]
.sym 123883 array_muxed1[4]
.sym 123903 array_muxed0[11]
.sym 123927 basesoc_dat_w[4]
.sym 123967 basesoc_dat_w[6]
.sym 123976 basesoc_ctrl_bus_errors[0]
.sym 123981 basesoc_ctrl_bus_errors[1]
.sym 123985 basesoc_ctrl_bus_errors[2]
.sym 123986 $auto$alumacc.cc:474:replace_alu$3830.C[2]
.sym 123989 basesoc_ctrl_bus_errors[3]
.sym 123990 $auto$alumacc.cc:474:replace_alu$3830.C[3]
.sym 123993 basesoc_ctrl_bus_errors[4]
.sym 123994 $auto$alumacc.cc:474:replace_alu$3830.C[4]
.sym 123997 basesoc_ctrl_bus_errors[5]
.sym 123998 $auto$alumacc.cc:474:replace_alu$3830.C[5]
.sym 124001 basesoc_ctrl_bus_errors[6]
.sym 124002 $auto$alumacc.cc:474:replace_alu$3830.C[6]
.sym 124005 basesoc_ctrl_bus_errors[7]
.sym 124006 $auto$alumacc.cc:474:replace_alu$3830.C[7]
.sym 124009 basesoc_ctrl_bus_errors[8]
.sym 124010 $auto$alumacc.cc:474:replace_alu$3830.C[8]
.sym 124013 basesoc_ctrl_bus_errors[9]
.sym 124014 $auto$alumacc.cc:474:replace_alu$3830.C[9]
.sym 124017 basesoc_ctrl_bus_errors[10]
.sym 124018 $auto$alumacc.cc:474:replace_alu$3830.C[10]
.sym 124021 basesoc_ctrl_bus_errors[11]
.sym 124022 $auto$alumacc.cc:474:replace_alu$3830.C[11]
.sym 124025 basesoc_ctrl_bus_errors[12]
.sym 124026 $auto$alumacc.cc:474:replace_alu$3830.C[12]
.sym 124029 basesoc_ctrl_bus_errors[13]
.sym 124030 $auto$alumacc.cc:474:replace_alu$3830.C[13]
.sym 124033 basesoc_ctrl_bus_errors[14]
.sym 124034 $auto$alumacc.cc:474:replace_alu$3830.C[14]
.sym 124037 basesoc_ctrl_bus_errors[15]
.sym 124038 $auto$alumacc.cc:474:replace_alu$3830.C[15]
.sym 124041 basesoc_ctrl_bus_errors[16]
.sym 124042 $auto$alumacc.cc:474:replace_alu$3830.C[16]
.sym 124045 basesoc_ctrl_bus_errors[17]
.sym 124046 $auto$alumacc.cc:474:replace_alu$3830.C[17]
.sym 124049 basesoc_ctrl_bus_errors[18]
.sym 124050 $auto$alumacc.cc:474:replace_alu$3830.C[18]
.sym 124053 basesoc_ctrl_bus_errors[19]
.sym 124054 $auto$alumacc.cc:474:replace_alu$3830.C[19]
.sym 124057 basesoc_ctrl_bus_errors[20]
.sym 124058 $auto$alumacc.cc:474:replace_alu$3830.C[20]
.sym 124061 basesoc_ctrl_bus_errors[21]
.sym 124062 $auto$alumacc.cc:474:replace_alu$3830.C[21]
.sym 124065 basesoc_ctrl_bus_errors[22]
.sym 124066 $auto$alumacc.cc:474:replace_alu$3830.C[22]
.sym 124069 basesoc_ctrl_bus_errors[23]
.sym 124070 $auto$alumacc.cc:474:replace_alu$3830.C[23]
.sym 124073 basesoc_ctrl_bus_errors[24]
.sym 124074 $auto$alumacc.cc:474:replace_alu$3830.C[24]
.sym 124077 basesoc_ctrl_bus_errors[25]
.sym 124078 $auto$alumacc.cc:474:replace_alu$3830.C[25]
.sym 124081 basesoc_ctrl_bus_errors[26]
.sym 124082 $auto$alumacc.cc:474:replace_alu$3830.C[26]
.sym 124085 basesoc_ctrl_bus_errors[27]
.sym 124086 $auto$alumacc.cc:474:replace_alu$3830.C[27]
.sym 124089 basesoc_ctrl_bus_errors[28]
.sym 124090 $auto$alumacc.cc:474:replace_alu$3830.C[28]
.sym 124093 basesoc_ctrl_bus_errors[29]
.sym 124094 $auto$alumacc.cc:474:replace_alu$3830.C[29]
.sym 124097 basesoc_ctrl_bus_errors[30]
.sym 124098 $auto$alumacc.cc:474:replace_alu$3830.C[30]
.sym 124101 basesoc_ctrl_bus_errors[31]
.sym 124102 $auto$alumacc.cc:474:replace_alu$3830.C[31]
.sym 124111 basesoc_dat_w[2]
.sym 124139 array_muxed0[12]
.sym 124147 array_muxed0[9]
.sym 124167 basesoc_adr[13]
.sym 124168 basesoc_adr[9]
.sym 124169 basesoc_adr[10]
.sym 124171 basesoc_adr[12]
.sym 124172 basesoc_adr[11]
.sym 124173 $abc$38833$n3450_1
.sym 124175 array_muxed0[10]
.sym 124179 basesoc_adr[9]
.sym 124180 basesoc_adr[10]
.sym 124181 $abc$38833$n3592_1
.sym 124183 basesoc_adr[13]
.sym 124184 basesoc_adr[12]
.sym 124185 basesoc_adr[11]
.sym 124187 basesoc_adr[12]
.sym 124188 basesoc_adr[11]
.sym 124191 array_muxed0[13]
.sym 124195 $abc$38833$n3450_1
.sym 124196 $abc$38833$n3498
.sym 124199 basesoc_timer0_load_storage[12]
.sym 124200 $abc$38833$n5130
.sym 124201 basesoc_timer0_en_storage
.sym 124203 basesoc_adr[10]
.sym 124204 basesoc_adr[0]
.sym 124205 $abc$38833$n3592_1
.sym 124206 basesoc_adr[9]
.sym 124207 basesoc_adr[13]
.sym 124208 basesoc_adr[9]
.sym 124209 basesoc_adr[10]
.sym 124210 $abc$38833$n3498
.sym 124211 basesoc_adr[13]
.sym 124212 $abc$38833$n3498
.sym 124213 basesoc_adr[9]
.sym 124214 basesoc_adr[10]
.sym 124215 basesoc_timer0_load_storage[15]
.sym 124216 $abc$38833$n5136
.sym 124217 basesoc_timer0_en_storage
.sym 124219 basesoc_adr[13]
.sym 124220 basesoc_adr[10]
.sym 124221 basesoc_adr[9]
.sym 124222 $abc$38833$n3498
.sym 124235 basesoc_timer0_reload_storage[12]
.sym 124236 $abc$38833$n5703
.sym 124237 basesoc_timer0_eventmanager_status_w
.sym 124243 basesoc_timer0_reload_storage[15]
.sym 124244 $abc$38833$n5712
.sym 124245 basesoc_timer0_eventmanager_status_w
.sym 124247 basesoc_dat_w[1]
.sym 124251 basesoc_dat_w[4]
.sym 124255 basesoc_dat_w[7]
.sym 124263 basesoc_timer0_reload_storage[23]
.sym 124264 $abc$38833$n5736
.sym 124265 basesoc_timer0_eventmanager_status_w
.sym 124267 basesoc_timer0_value[12]
.sym 124271 basesoc_timer0_value[23]
.sym 124275 basesoc_timer0_value[5]
.sym 124279 basesoc_timer0_value[1]
.sym 124283 $abc$38833$n4941_1
.sym 124284 basesoc_timer0_value_status[12]
.sym 124285 $abc$38833$n3566_1
.sym 124286 basesoc_timer0_reload_storage[20]
.sym 124287 basesoc_timer0_reload_storage[4]
.sym 124288 $abc$38833$n5679
.sym 124289 basesoc_timer0_eventmanager_status_w
.sym 124291 basesoc_timer0_value[11]
.sym 124296 basesoc_timer0_value[0]
.sym 124300 basesoc_timer0_value[1]
.sym 124301 $PACKER_VCC_NET
.sym 124304 basesoc_timer0_value[2]
.sym 124305 $PACKER_VCC_NET
.sym 124306 $auto$alumacc.cc:474:replace_alu$3854.C[2]
.sym 124308 basesoc_timer0_value[3]
.sym 124309 $PACKER_VCC_NET
.sym 124310 $auto$alumacc.cc:474:replace_alu$3854.C[3]
.sym 124312 basesoc_timer0_value[4]
.sym 124313 $PACKER_VCC_NET
.sym 124314 $auto$alumacc.cc:474:replace_alu$3854.C[4]
.sym 124316 basesoc_timer0_value[5]
.sym 124317 $PACKER_VCC_NET
.sym 124318 $auto$alumacc.cc:474:replace_alu$3854.C[5]
.sym 124320 basesoc_timer0_value[6]
.sym 124321 $PACKER_VCC_NET
.sym 124322 $auto$alumacc.cc:474:replace_alu$3854.C[6]
.sym 124324 basesoc_timer0_value[7]
.sym 124325 $PACKER_VCC_NET
.sym 124326 $auto$alumacc.cc:474:replace_alu$3854.C[7]
.sym 124328 basesoc_timer0_value[8]
.sym 124329 $PACKER_VCC_NET
.sym 124330 $auto$alumacc.cc:474:replace_alu$3854.C[8]
.sym 124332 basesoc_timer0_value[9]
.sym 124333 $PACKER_VCC_NET
.sym 124334 $auto$alumacc.cc:474:replace_alu$3854.C[9]
.sym 124336 basesoc_timer0_value[10]
.sym 124337 $PACKER_VCC_NET
.sym 124338 $auto$alumacc.cc:474:replace_alu$3854.C[10]
.sym 124340 basesoc_timer0_value[11]
.sym 124341 $PACKER_VCC_NET
.sym 124342 $auto$alumacc.cc:474:replace_alu$3854.C[11]
.sym 124344 basesoc_timer0_value[12]
.sym 124345 $PACKER_VCC_NET
.sym 124346 $auto$alumacc.cc:474:replace_alu$3854.C[12]
.sym 124348 basesoc_timer0_value[13]
.sym 124349 $PACKER_VCC_NET
.sym 124350 $auto$alumacc.cc:474:replace_alu$3854.C[13]
.sym 124352 basesoc_timer0_value[14]
.sym 124353 $PACKER_VCC_NET
.sym 124354 $auto$alumacc.cc:474:replace_alu$3854.C[14]
.sym 124356 basesoc_timer0_value[15]
.sym 124357 $PACKER_VCC_NET
.sym 124358 $auto$alumacc.cc:474:replace_alu$3854.C[15]
.sym 124360 basesoc_timer0_value[16]
.sym 124361 $PACKER_VCC_NET
.sym 124362 $auto$alumacc.cc:474:replace_alu$3854.C[16]
.sym 124364 basesoc_timer0_value[17]
.sym 124365 $PACKER_VCC_NET
.sym 124366 $auto$alumacc.cc:474:replace_alu$3854.C[17]
.sym 124368 basesoc_timer0_value[18]
.sym 124369 $PACKER_VCC_NET
.sym 124370 $auto$alumacc.cc:474:replace_alu$3854.C[18]
.sym 124372 basesoc_timer0_value[19]
.sym 124373 $PACKER_VCC_NET
.sym 124374 $auto$alumacc.cc:474:replace_alu$3854.C[19]
.sym 124376 basesoc_timer0_value[20]
.sym 124377 $PACKER_VCC_NET
.sym 124378 $auto$alumacc.cc:474:replace_alu$3854.C[20]
.sym 124380 basesoc_timer0_value[21]
.sym 124381 $PACKER_VCC_NET
.sym 124382 $auto$alumacc.cc:474:replace_alu$3854.C[21]
.sym 124384 basesoc_timer0_value[22]
.sym 124385 $PACKER_VCC_NET
.sym 124386 $auto$alumacc.cc:474:replace_alu$3854.C[22]
.sym 124388 basesoc_timer0_value[23]
.sym 124389 $PACKER_VCC_NET
.sym 124390 $auto$alumacc.cc:474:replace_alu$3854.C[23]
.sym 124392 basesoc_timer0_value[24]
.sym 124393 $PACKER_VCC_NET
.sym 124394 $auto$alumacc.cc:474:replace_alu$3854.C[24]
.sym 124396 basesoc_timer0_value[25]
.sym 124397 $PACKER_VCC_NET
.sym 124398 $auto$alumacc.cc:474:replace_alu$3854.C[25]
.sym 124400 basesoc_timer0_value[26]
.sym 124401 $PACKER_VCC_NET
.sym 124402 $auto$alumacc.cc:474:replace_alu$3854.C[26]
.sym 124404 basesoc_timer0_value[27]
.sym 124405 $PACKER_VCC_NET
.sym 124406 $auto$alumacc.cc:474:replace_alu$3854.C[27]
.sym 124408 basesoc_timer0_value[28]
.sym 124409 $PACKER_VCC_NET
.sym 124410 $auto$alumacc.cc:474:replace_alu$3854.C[28]
.sym 124412 basesoc_timer0_value[29]
.sym 124413 $PACKER_VCC_NET
.sym 124414 $auto$alumacc.cc:474:replace_alu$3854.C[29]
.sym 124416 basesoc_timer0_value[30]
.sym 124417 $PACKER_VCC_NET
.sym 124418 $auto$alumacc.cc:474:replace_alu$3854.C[30]
.sym 124420 basesoc_timer0_value[31]
.sym 124421 $PACKER_VCC_NET
.sym 124422 $auto$alumacc.cc:474:replace_alu$3854.C[31]
.sym 124423 basesoc_timer0_reload_storage[19]
.sym 124424 $abc$38833$n5724
.sym 124425 basesoc_timer0_eventmanager_status_w
.sym 124431 basesoc_dat_w[2]
.sym 124435 basesoc_timer0_reload_storage[22]
.sym 124436 $abc$38833$n5733
.sym 124437 basesoc_timer0_eventmanager_status_w
.sym 124439 basesoc_timer0_reload_storage[16]
.sym 124440 $abc$38833$n5715
.sym 124441 basesoc_timer0_eventmanager_status_w
.sym 124443 basesoc_timer0_reload_storage[18]
.sym 124444 $abc$38833$n5721
.sym 124445 basesoc_timer0_eventmanager_status_w
.sym 124447 basesoc_dat_w[6]
.sym 124451 basesoc_timer0_reload_storage[20]
.sym 124452 $abc$38833$n5727
.sym 124453 basesoc_timer0_eventmanager_status_w
