<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">RCWSCLRP, RCWSCLRPA, RCWSCLRPL, RCWSCLRPAL</h2><p class="aml">Read Check Write Software atomic bit Clear on quadword in memory atomically loads a 128-bit quadword from memory, performs a bitwise AND with the complement of the value held in a pair of registers on it, and conditionally stores the result back to memory. Storing of the result back to memory is conditional on RCW Checks and RCWS Checks. The value initially loaded from memory is returned in the same pair of registers. This instruction updates the condition flags based on the result of the update of memory.</p><ul><li><span class="asm-code">RCWSCLRPA</span> and <span class="asm-code">RCWSCLRPAL</span> load from memory with acquire semantics.</li><li><span class="asm-code">RCWSCLRPL</span> and <span class="asm-code">RCWSCLRPAL</span> store to memory with release semantics.</li><li><span class="asm-code">RCWSCLRP</span> has neither acquire nor release semantics.</li></ul><h3 class="classheading"><a id="iclass_general"/>Integer<span style="font-size:smaller;"><br/>(FEAT_D128 &amp;&amp; FEAT_THE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rt2</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td/><td class="droppedname">S</td><td colspan="6"/><td/><td/><td/><td colspan="5"/><td class="droppedname">o3</td><td class="droppedname" colspan="3">opc</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">RCWSCLRP<span class="bitdiff"> (A == 0 &amp;&amp; R == 0)</span></h4><a id="RCWSCLRP_128_memop_128"/><p class="asm-code">RCWSCLRP  <a href="#sa_xt1" title="First 64-bit general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Xt1></a>, <a href="#sa_xt2" title="Second 64-bit general-purpose register to be transferred (field &quot;Rt2&quot;)">&lt;Xt2></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</p></div><div class="encoding"><h4 class="encoding">RCWSCLRPA<span class="bitdiff"> (A == 1 &amp;&amp; R == 0)</span></h4><a id="RCWSCLRPA_128_memop_128"/><p class="asm-code">RCWSCLRPA  <a href="#sa_xt1" title="First 64-bit general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Xt1></a>, <a href="#sa_xt2" title="Second 64-bit general-purpose register to be transferred (field &quot;Rt2&quot;)">&lt;Xt2></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</p></div><div class="encoding"><h4 class="encoding">RCWSCLRPAL<span class="bitdiff"> (A == 1 &amp;&amp; R == 1)</span></h4><a id="RCWSCLRPAL_128_memop_128"/><p class="asm-code">RCWSCLRPAL  <a href="#sa_xt1" title="First 64-bit general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Xt1></a>, <a href="#sa_xt2" title="Second 64-bit general-purpose register to be transferred (field &quot;Rt2&quot;)">&lt;Xt2></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</p></div><div class="encoding"><h4 class="encoding">RCWSCLRPL<span class="bitdiff"> (A == 0 &amp;&amp; R == 1)</span></h4><a id="RCWSCLRPL_128_memop_128"/><p class="asm-code">RCWSCLRPL  <a href="#sa_xt1" title="First 64-bit general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Xt1></a>, <a href="#sa_xt2" title="Second 64-bit general-purpose register to be transferred (field &quot;Rt2&quot;)">&lt;Xt2></a>, [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-shared.Have128BitDescriptorExt.0" title="function: boolean Have128BitDescriptorExt()">Have128BitDescriptorExt</a>() || !<a href="shared_pseudocode.html#impl-shared.HaveTHExt.0" title="function: boolean HaveTHExt()">HaveTHExt</a>() then UNDEFINED;
if Rt == '11111' then UNDEFINED;
if Rt2 == '11111' then UNDEFINED;
integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer t2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt2);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
<del>boolean soft = TRUE;
</del>
boolean acquire = A == '1';
<ins>boolean release = R == '1';
boolean tagchecked = n != 31;</ins><del>boolean release = R == '1';</del><a href="shared_pseudocode.html#MemAtomicOp" title="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS }"><del>MemAtomicOp</del></a><del> op = if opc == '001' then </del><a href="shared_pseudocode.html#MemAtomicOp_BIC" title="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS }"><del>MemAtomicOp_BIC</del></a><del> else </del><a href="shared_pseudocode.html#MemAtomicOp_ORR" title="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS }"><del>MemAtomicOp_ORR</del></a><del>;
boolean tagchecked = n != 31;</del></p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt1></td><td><a id="sa_xt1"/><p class="aml">Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt2></td><td><a id="sa_xt2"/><p class="aml">Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP></td><td><a id="sa_xn_sp"/><p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-aarch64.IsD128Enabled.1" title="function: boolean IsD128Enabled(bits(2) el)">IsD128Enabled</a>(PSTATE.EL) then UNDEFINED;
bits(64) address;
bits(64) value1;
bits(64) value2;
bits(128) newdata;
bits(128) readdata;
bits(4) nzcv;

<a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescRCW.5" title="function: AccessDescriptor CreateAccDescRCW(MemAtomicOp modop, boolean soft, boolean acquire, boolean release, boolean tagchecked)">CreateAccDescRCW</a><ins>(</ins><del>(op, soft, acquire, release, tagchecked);

if n == 31 then</del><a href="shared_pseudocode.html#MemAtomicOp_BIC" title="enumeration MemAtomicOp { MemAtomicOp_GCSSS1, MemAtomicOp_ADD, MemAtomicOp_BIC, MemAtomicOp_EOR, MemAtomicOp_ORR, MemAtomicOp_SMAX, MemAtomicOp_SMIN, MemAtomicOp_UMAX, MemAtomicOp_UMIN, MemAtomicOp_SWP, MemAtomicOp_CAS }"><ins>MemAtomicOp_BIC</ins></a><ins>, TRUE, acquire, release, tagchecked);

if n == 31 then
    </ins><a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

value1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[t, 64];
value2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[t2, 64];

newdata = if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccessType acctype)">BigEndian</a>(accdesc.acctype) then value1:value2 else value2:value1;

bits(128) compdata = bits(128) UNKNOWN;    // Irrelevant when not executing CAS
(nzcv, readdata) = <a href="shared_pseudocode.html#impl-aarch64.MemAtomicRCW.4" title="function: (bits(4), bits(size)) MemAtomicRCW(bits(64) address, bits(size) cmpoperand, bits(size) operand, AccessDescriptor accdesc_in)">MemAtomicRCW</a>(address, compdata, newdata, accdesc);

PSTATE.&lt;N,Z,C,V> = nzcv;
if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccessType acctype)">BigEndian</a>(accdesc.acctype) then
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[t, 64] = readdata&lt;127:64>;
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[t2, 64] = readdata&lt;63:0>;
else
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[t, 64] = readdata&lt;63:0>;
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[t2, 64] = readdata&lt;127:64>;</p></div><h3>Operational information</h3><p class="aml">If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: <ins>2022-12-14T23</ins><del>2022-12-14T22</del>:<ins>21</ins><del>29</del>
    </p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>