============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  08:23:44 pm
  Module:                 mcs4_pad_frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[11][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[11][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8388/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7686/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7672/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[11][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[3][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[3][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8396/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7744/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7643/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[3][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[3][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[3][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8396/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7747/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7641/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[3][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[3][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[3][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8396/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7750/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7640/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[3][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[3][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[3][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8396/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8214/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7408/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[2][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[2][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8317/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7753/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7638/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[2][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[2][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8317/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7756/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7637/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[2][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[2][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8317/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7759/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7635/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[2][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[2][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8317/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8208/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7411/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[1][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[1][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8318/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7762/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7634/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[1][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[1][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8318/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7765/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7632/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[1][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[1][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8318/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7768/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7631/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[1][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[1][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8318/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8202/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7414/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[0][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[0][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8319/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7771/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7629/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[0][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[0][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8319/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7774/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7628/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[0][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[0][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8319/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7777/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7626/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram3_ram_array_reg[0][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram3_ram_array_reg[0][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8319/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8196/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7417/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram3_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram2_ram_array_reg[11][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram2_ram_array_reg[11][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8330/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7852/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7589/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram2_ram_array_reg[11][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram2_ram_array_reg[11][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram2_ram_array_reg[11][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8330/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7855/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7587/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram2_ram_array_reg[11][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[3][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[3][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8355/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8104/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7463/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[3][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[3][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[3][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8355/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8107/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7461/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[3][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[3][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[3][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8355/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8110/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7460/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[3][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[3][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[3][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8355/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7974/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7528/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[2][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[2][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8354/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8113/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7458/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[2][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[2][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8354/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8116/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7457/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[2][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[2][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8354/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8119/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7455/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[2][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[2][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                    (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5068/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8354/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7968/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7531/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[1][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[1][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8353/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8122/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7454/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[1][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[1][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8353/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8125/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7452/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[1][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[1][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8353/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8128/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7451/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[1][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[1][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8353/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7962/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7534/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[0][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[0][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8352/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8131/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7449/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[0][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[0][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8352/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8134/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7448/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[0][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[0][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8352/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8137/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7446/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram1_ram_array_reg[0][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram1_ram_array_reg[0][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5067/z                    (u)     in_1->z R     unmapped_or2           8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8352/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7956/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7537/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram1_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[11][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[11][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8341/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8212/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7409/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[11][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[11][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[11][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8341/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8215/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7407/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[11][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[11][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[11][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8341/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8218/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7406/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[11][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[11][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[11][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8341/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7902/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7564/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[11][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[10][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[10][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8340/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8221/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7404/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[10][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[10][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[10][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8340/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8224/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7403/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[10][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[10][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[10][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8340/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8227/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7401/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[10][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[10][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[10][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                             (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                     (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                     (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                     (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7329/z                     (u)     in_1->z R     unmapped_complex2      2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7320/z                     (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5070/z                     (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8340/z                     (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7896/z                     (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7567/z                     (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[10][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[9][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[9][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8339/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8230/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7400/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[9][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[9][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[9][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8339/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8233/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7398/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[9][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[9][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[9][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8339/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8236/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7397/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[9][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[9][0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[9][0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8339/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g7890/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7570/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[9][0]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[8][3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[8][3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8338/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8239/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7395/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[8][3]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[8][2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[8][2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8338/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8242/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7394/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[8][2]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (41663 ps) Setup Check with Pin mcs4_core/ram_0_ram0_ram_array_reg[8][1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (R) mcs4_core/ram_0_ram0_ram_array_reg[8][1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    4284                  
             Slack:=   41663                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  poc_pad                                    -       -       F     (arrival)              1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                              (u)     PAD->Y  F     PADDI                 31   32.0    96  3250    9684    (-,-) 
  mcs4_core/ram_0_g7351/z                    (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    9770    (-,-) 
  mcs4_core/ram_0_g7339/z                    (u)     in_0->z F     unmapped_or2           1    1.0     0    86    9855    (-,-) 
  mcs4_core/ram_0_g7332/z                    (u)     in_0->z R     unmapped_nand2         4    4.0     0   123    9978    (-,-) 
  mcs4_core/ram_0_g7327/z                    (u)     in_0->z R     unmapped_or2           2    2.0     0   101   10080    (-,-) 
  mcs4_core/ram_0_g7322/z                    (u)     in_0->z R     unmapped_or2           6    6.0     0   143   10222    (-,-) 
  mcs4_core/ram_0_g5069/z                    (u)     in_0->z R     unmapped_complex2      8    8.0     0   162   10384    (-,-) 
  mcs4_core/ram_0_g8338/z                    (u)     in_0->z R     unmapped_or2           8    8.0     0   162   10546    (-,-) 
  mcs4_core/ram_0_g8245/z                    (u)     in_0->z F     unmapped_nand2         1    1.0     0    86   10632    (-,-) 
  mcs4_core/ram_0_g7392/z                    (u)     in_1->z R     unmapped_nand2         1    1.0     0    86   10718    (-,-) 
  mcs4_core/ram_0_ram0_ram_array_reg[8][1]/d -       -       R     unmapped_d_flop        1      -     -     0   10718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


