
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16330696 heartbeat IPC: 0.723089 cumulative IPC: 0.723089 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29164801 heartbeat IPC: 0.779174 cumulative IPC: 0.750084 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40624382 heartbeat IPC: 0.872632 cumulative IPC: 0.786921 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53277555 heartbeat IPC: 0.790316 cumulative IPC: 0.787767 (Simulation time: 0 hr 3 min 56 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64849074 heartbeat IPC: 0.864191 cumulative IPC: 0.801951 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77863204 heartbeat IPC: 0.768396 cumulative IPC: 0.796156 (Simulation time: 0 hr 5 min 30 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88903770 heartbeat IPC: 0.905751 cumulative IPC: 0.81016 (Simulation time: 0 hr 6 min 13 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99802042 heartbeat IPC: 0.917577 cumulative IPC: 0.822192 (Simulation time: 0 hr 6 min 55 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113310748 heartbeat IPC: 0.740263 cumulative IPC: 0.812204 (Simulation time: 0 hr 7 min 45 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126626305 heartbeat IPC: 0.751001 cumulative IPC: 0.805638 (Simulation time: 0 hr 8 min 34 sec) 
Finished CPU 0 instructions: 100000000 cycles: 124125173 cumulative IPC: 0.805638 (Simulation time: 0 hr 8 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.805638 instructions: 100000000 cycles: 124125173
cpu0_DTLB TOTAL     ACCESS:   24834197  HIT:   24177451  MISS:     656746
cpu0_DTLB LOAD      ACCESS:   16163557  HIT:   15592115  MISS:     571442
cpu0_DTLB RFO       ACCESS:    8670640  HIT:    8585336  MISS:      85304
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.30756 cycles
cpu0_ITLB TOTAL     ACCESS:    8520335  HIT:    8442171  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520335  HIT:    8442171  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11647 cycles
cpu0_L1I TOTAL     ACCESS:    9977288  HIT:    9296978  MISS:     680310
cpu0_L1I LOAD      ACCESS:    9977288  HIT:    9296978  MISS:     680310
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1651 cycles
cpu0_STLB TOTAL     ACCESS:     734910  HIT:     726457  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649606  HIT:     642242  MISS:       7364
cpu0_STLB RFO       ACCESS:      85304  HIT:      84215  MISS:       1089
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.4867 cycles
cpu0_L1D TOTAL     ACCESS:   32039058  HIT:   31086269  MISS:     952789
cpu0_L1D LOAD      ACCESS:   16947526  HIT:   16083079  MISS:     864447
cpu0_L1D RFO       ACCESS:   15083116  HIT:   14996336  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8416  HIT:       6854  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.9611 cycles
cpu0_L2C TOTAL     ACCESS:    1889411  HIT:    1714330  MISS:     175081
cpu0_L2C LOAD      ACCESS:    1544743  HIT:    1392618  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64517  MISS:      22256
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256333  HIT:     255863  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.2568 cycles
LLC TOTAL     ACCESS:     226408  HIT:     200015  MISS:      26393
LLC LOAD      ACCESS:     152125  HIT:     131347  MISS:      20778
LLC RFO       ACCESS:      22256  HIT:      17261  MISS:       4995
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51797  HIT:      51186  MISS:        611
LLC TRANSLATION ACCESS:        230  HIT:        221  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.382 cycles
Insertion Distribution: 
	LOAD 0 0 38521 2955 
	RFO 0 0 6363 610 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 611 
	 0 0 33 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5650  ROW_BUFFER_MISS:      20131
 DBUS AVG_CONGESTED_CYCLE:    3.83983
 WQ ROW_BUFFER_HIT:       1124  ROW_BUFFER_MISS:       3302  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.8885
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

