// Copyright (c) 2025, Advanced Micro Devices, Inc. All rights reserved.
//
// See LICENSE for license information.

#include "primus_turbo/quantization.h"
#include "primus_turbo/reduce.h"
#include "primus_turbo/shuffle.h"
#include "pytorch/extensions.h"
#include "pytorch/utils.h"

namespace primus_turbo::pytorch {

using namespace primus_turbo::dtype;

// Ceil-divide helper shared by the quantization ops below.
static inline int64_t cdiv(int64_t a, int64_t b) {
    return (a + b - 1) / b;
}

// TODO: Check correctness
float get_float8_max(const at::ScalarType dtype) {
    switch (dtype) {
    case at::kFloat8_e4m3fn:
        return 448.0f;
    case at::kFloat8_e4m3fnuz:
        return 240.0f;
    case at::kFloat8_e5m2:
        return 57344.0f;
    case at::kFloat8_e5m2fnuz:
        return 57344.0f;
    default:
        PRIMUS_TURBO_CHECK(false, "Unsupported FP8 type");
        return 1.0f;
    }
}

inline bool is_torch_fp8(const at::ScalarType dtype) {
    return dtype == at::kFloat8_e4m3fn || dtype == at::kFloat8_e4m3fnuz ||
           dtype == at::kFloat8_e5m2 || dtype == at::kFloat8_e5m2fnuz;
}

std::vector<at::Tensor> quantize_fp8_tensorwise(const at::Tensor          input,
                                                const at::ScalarType      dest_dtype,
                                                c10::optional<at::Tensor> scale_opt,
                                                const int64_t             padding_align_size) {
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf ||
                       input.scalar_type() == at::kFloat);
    PRIMUS_TURBO_CHECK(is_torch_fp8(dest_dtype));
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "input must be contiguous");
    PRIMUS_TURBO_CHECK(input.dim() >= 1, "input must have at least 1 dim");
    PRIMUS_TURBO_CHECK(padding_align_size >= 1, "padding_align_size must be >= 1");
    auto stream = at::cuda::getCurrentCUDAStream();

    const int64_t K    = input.size(-1);
    const int64_t Kp   = cdiv(K, padding_align_size) * padding_align_size;
    const int64_t rows = input.numel() / std::max<int64_t>(K, 1);

    at::Tensor scale     = torch::empty({}, input.options().dtype(at::kFloat));
    at::Tensor scale_inv = torch::empty({}, input.options().dtype(at::kFloat));

    if (scale_opt.has_value()) {
        scale = scale_opt.value();
        PRIMUS_TURBO_CHECK(scale.numel() == 1, "tensorwise scale must be scalar tensor");
        scale_inv = 1.0f / scale;
    } else {
        // Whole-tensor abs-amax over the real (unpadded) data -> scalar scale.
        auto        amax      = torch::empty({}, input.options().dtype(at::kFloat));
        auto        workspace = torch::empty({tensorwise_amax_workspace_elems()},
                                             input.options().dtype(at::kFloat));
        const float fp8_max   = get_float8_max(dest_dtype);
        TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), InT, {
            quantize_tensorwise_amax_scale_impl<InT>(
                reinterpret_cast<const InT *>(input.data_ptr()), input.numel(), fp8_max,
                amax.data_ptr<float>(), reinterpret_cast<float *>(scale.data_ptr()),
                reinterpret_cast<float *>(scale_inv.data_ptr()),
                workspace.data_ptr<float>(), stream);
        });
    }

    // Output: last dim K -> Kp (Kp == K when padding_align_size divides K).
    std::vector<int64_t> out_shape(input.sizes().begin(), input.sizes().end());
    out_shape.back()  = Kp;
    at::Tensor output = torch::empty(out_shape, torch::dtype(dest_dtype).device(input.device()));

    TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), FType, {
        TORCH_TYPE_SWITCH_FP8(output.scalar_type(), QType, {
            quantize_tensorwise_pad_impl<FType, QType>(
                reinterpret_cast<const FType *>(input.data_ptr()),
                reinterpret_cast<const float *>(scale.data_ptr()),
                reinterpret_cast<QType *>(output.data_ptr()), rows, K, Kp, stream);
        });
    });

    return {output, scale_inv};
}

inline void compute_quantize_fp8_rowwise_bmn(const std::vector<int64_t> &shape, int64_t axis,
                                             int64_t &B, int64_t &M, int64_t &N) {
    const int64_t ndim = static_cast<int64_t>(shape.size());
    if (ndim == 0) {
        B = M = N = 1;
        return;
    }
    PRIMUS_TURBO_CHECK(axis >= 0 && axis < ndim);

    auto prod = [](const std::vector<int64_t> &v, int64_t start, int64_t end) {
        return std::accumulate(v.begin() + start, v.begin() + end, int64_t{1},
                               std::multiplies<int64_t>());
    };
    B = prod(shape, 0, axis);
    M = shape[axis];
    N = prod(shape, axis + 1, ndim);
}

std::vector<at::Tensor> quantize_fp8_rowwise(const at::Tensor     input,
                                             const at::ScalarType dest_dtype, const int64_t axis,
                                             c10::optional<at::Tensor> scale_opt) {
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf ||
                       input.scalar_type() == at::kFloat);
    PRIMUS_TURBO_CHECK(is_torch_fp8(dest_dtype));

    const int64_t valid_axis = (axis >= 0) ? axis : input.dim() + axis;
    PRIMUS_TURBO_CHECK(valid_axis >= 0 && valid_axis < input.dim());
    const bool is_row_major = valid_axis == (input.dim() - 1);

    std::vector<int64_t> input_shape(input.sizes().begin(), input.sizes().end());
    std::vector<int64_t> scale_shape(input.sizes().begin(), input.sizes().end());
    scale_shape[valid_axis] = 1;
    auto scale              = at::empty(scale_shape, input.options().dtype(at::kFloat));
    auto scale_inv          = at::empty(scale_shape, input.options().dtype(at::kFloat));
    auto output             = at::empty_like(input, input.options().dtype(dest_dtype));

    auto        stream  = at::cuda::getCurrentCUDAStream();
    const float fp8_max = get_float8_max(dest_dtype);
    if (scale_opt.has_value()) {
        PRIMUS_TURBO_CHECK(scale_opt.value().sizes() == at::IntArrayRef(scale_shape));

        scale     = scale_opt.value();
        scale_inv = 1.0f / scale;

        if (is_row_major) {
            const int64_t inner_len = input.sizes()[valid_axis];
            const int64_t outer_len = input.numel() / inner_len;
            TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), FType, {
                TORCH_TYPE_SWITCH_FP8(output.scalar_type(), QType, {
                    quantize_rowwise_row_major_impl<FType, QType, float, true>(
                        reinterpret_cast<const FType *>(input.data_ptr()),
                        reinterpret_cast<float *>(scale.data_ptr()),
                        reinterpret_cast<float *>(scale_inv.data_ptr()),
                        reinterpret_cast<QType *>(output.data_ptr()), outer_len, inner_len, stream);
                });
            });
        } else {
            int64_t B, M, N;
            compute_quantize_fp8_rowwise_bmn(input_shape, valid_axis, B, M, N);

            TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), FType, {
                TORCH_TYPE_SWITCH_FP8(output.scalar_type(), QType, {
                    quantize_rowwise_col_major_impl<FType, QType, float>(
                        reinterpret_cast<const FType *>(input.data_ptr()),
                        reinterpret_cast<float *>(scale.data_ptr()),
                        reinterpret_cast<float *>(scale_inv.data_ptr()),
                        reinterpret_cast<QType *>(output.data_ptr()), B, M, N, stream);
                });
            });
        }
    } else {
        if (is_row_major) {
            const int64_t inner_len = input.sizes()[valid_axis];
            const int64_t outer_len = input.numel() / inner_len;
            TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), FType, {
                TORCH_TYPE_SWITCH_FP8(output.scalar_type(), QType, {
                    quantize_rowwise_row_major_impl<FType, QType, float, false>(
                        reinterpret_cast<const FType *>(input.data_ptr()),
                        reinterpret_cast<float *>(scale.data_ptr()),
                        reinterpret_cast<float *>(scale_inv.data_ptr()),
                        reinterpret_cast<QType *>(output.data_ptr()), outer_len, inner_len, stream);
                });
            });
        } else {
            int64_t B, M, N;
            compute_quantize_fp8_rowwise_bmn(input_shape, valid_axis, B, M, N);

            // AMAX Reduce-Col
            auto          amax      = at::empty_like(scale);
            const int64_t ws_size   = get_reduce_col_workspace_sizes<float>(B, M, N);
            auto          workspace = torch::empty({ws_size}, input.options().dtype(at::kByte));
            TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), InT, {
                reduce_col<InT, float, float>(PrimusTurboReduceOp::REDUCE_ABS_MAX,
                                              reinterpret_cast<const InT *>(input.data_ptr()),
                                              amax.data_ptr<float>(), B, M, N, ws_size,
                                              workspace.data_ptr(), stream);
            });

            // Scale
            compute_scale_from_amax<float>(reinterpret_cast<const float *>(amax.data_ptr()),
                                           fp8_max, reinterpret_cast<float *>(scale.data_ptr()),
                                           reinterpret_cast<float *>(scale_inv.data_ptr()),
                                           amax.numel(), stream);
            // Quant
            TORCH_TYPE_SWITCH_FP16_BF16_FP32(input.scalar_type(), FType, {
                TORCH_TYPE_SWITCH_FP8(output.scalar_type(), QType, {
                    quantize_rowwise_col_major_impl<FType, QType, float>(
                        reinterpret_cast<const FType *>(input.data_ptr()),
                        reinterpret_cast<float *>(scale.data_ptr()),
                        reinterpret_cast<float *>(scale_inv.data_ptr()),
                        reinterpret_cast<QType *>(output.data_ptr()), B, M, N, stream);
                });
            });
        }
    }
    return {output, scale_inv};
}

// De-Quantize
at::Tensor dequantize_fp8_tensorwise(const at::Tensor input, const at::Tensor scale_inv,
                                     const at::ScalarType dest_dtype) {
    PRIMUS_TURBO_CHECK(dest_dtype == at::kBFloat16 || dest_dtype == at::kHalf ||
                       dest_dtype == at::kFloat);
    PRIMUS_TURBO_CHECK(is_torch_fp8(input.scalar_type()));
    PRIMUS_TURBO_CHECK(scale_inv.numel() == 1, "tensorwise scale_inv must be scalar tensor");
    auto stream = at::cuda::getCurrentCUDAStream();

    at::Tensor output = torch::empty_like(input, torch::dtype(dest_dtype).device(input.device()));
    TORCH_TYPE_SWITCH_FP16_BF16_FP32(output.scalar_type(), FType, {
        TORCH_TYPE_SWITCH_FP8(input.scalar_type(), QType, {
            dequantize_tensorwise_impl<FType, QType>(
                reinterpret_cast<const QType *>(input.data_ptr()),
                reinterpret_cast<const float *>(scale_inv.data_ptr()),
                reinterpret_cast<FType *>(output.data_ptr()), input.numel(), stream);
        });
    });

    return output;
}

at::Tensor dequantize_fp8_rowwise(const at::Tensor input, const at::Tensor scale_inv,
                                  const int64_t axis, const at::ScalarType dest_dtype) {
    PRIMUS_TURBO_CHECK(dest_dtype == at::kBFloat16 || dest_dtype == at::kHalf ||
                       dest_dtype == at::kFloat);
    PRIMUS_TURBO_CHECK(is_torch_fp8(input.scalar_type()));
    PRIMUS_TURBO_CHECK(scale_inv.scalar_type() == at::kFloat,
                       "rowwise scale_inv must be float32 tensor");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "input must be contiguous");
    PRIMUS_TURBO_CHECK(scale_inv.is_contiguous(), "scale_inv must be contiguous");

    const int64_t valid_axis = (axis >= 0) ? axis : input.dim() + axis;
    PRIMUS_TURBO_CHECK(valid_axis >= 0 && valid_axis < input.dim(),
                       "rowwise dequantize axis out of range");

    std::vector<int64_t> expected_scale_shape(input.sizes().begin(), input.sizes().end());
    expected_scale_shape[valid_axis] = 1;
    PRIMUS_TURBO_CHECK(scale_inv.sizes() == at::IntArrayRef(expected_scale_shape),
                       "scale_inv shape must match input shape with size 1 along axis");

    const bool is_row_major = valid_axis == (input.dim() - 1);

    auto       stream = at::cuda::getCurrentCUDAStream();
    at::Tensor output = torch::empty_like(input, torch::dtype(dest_dtype).device(input.device()));

    if (is_row_major) {
        const int64_t inner_len = input.sizes()[valid_axis];
        const int64_t outer_len = input.numel() / inner_len;
        TORCH_TYPE_SWITCH_FP16_BF16_FP32(output.scalar_type(), FType, {
            TORCH_TYPE_SWITCH_FP8(input.scalar_type(), QType, {
                dequantize_rowwise_row_major_impl<FType, QType, float>(
                    reinterpret_cast<const QType *>(input.data_ptr()),
                    reinterpret_cast<const float *>(scale_inv.data_ptr()),
                    reinterpret_cast<FType *>(output.data_ptr()), outer_len, inner_len, stream);
            });
        });
    } else {
        int64_t              B, M, N;
        std::vector<int64_t> input_shape(input.sizes().begin(), input.sizes().end());
        compute_quantize_fp8_rowwise_bmn(input_shape, valid_axis, B, M, N);
        TORCH_TYPE_SWITCH_FP16_BF16_FP32(output.scalar_type(), FType, {
            TORCH_TYPE_SWITCH_FP8(input.scalar_type(), QType, {
                dequantize_rowwise_col_major_impl<FType, QType, float>(
                    reinterpret_cast<const QType *>(input.data_ptr()),
                    reinterpret_cast<const float *>(scale_inv.data_ptr()),
                    reinterpret_cast<FType *>(output.data_ptr()), B, M, N, stream);
            });
        });
    }

    return output;
}

// De-Quantize MXFP8 (block-scaled, E8M0 scales)
at::Tensor dequantize_mxfp8(const at::Tensor input, const at::Tensor scale_inv, const int64_t axis,
                            const int64_t block_size, const at::ScalarType dest_dtype) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(input.dim() == 2 || input.dim() == 3, "Input must be 2D or 3D");
    PRIMUS_TURBO_CHECK(is_torch_fp8(input.scalar_type()), "Input must be FP8");
    PRIMUS_TURBO_CHECK(scale_inv.is_cuda(), "scale_inv must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(scale_inv.dim() == input.dim(), "scale_inv rank must match input");
    PRIMUS_TURBO_CHECK(scale_inv.is_contiguous(), "scale_inv must be contiguous");
    PRIMUS_TURBO_CHECK(scale_inv.scalar_type() == at::kFloat8_e8m0fnu ||
                           scale_inv.dtype() == at::kByte,
                       "scale_inv must be Float8_e8m0fnu / uint8 tensor");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kBFloat16 || dest_dtype == at::kHalf ||
                           dest_dtype == at::kFloat,
                       "Output dtype must be bf16/fp16/fp32");
    PRIMUS_TURBO_CHECK(block_size == MXFP8_BLOCK_SIZE, "block_size must be ", MXFP8_BLOCK_SIZE);

    const bool is_batched = (input.dim() == 3);

    bool    use_rowwise;
    int64_t num_rows;
    int64_t row_length;
    if (input.dim() == 2) {
        PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1 for 2D input");
        use_rowwise = (axis == 1);
        num_rows    = input.size(0);
        row_length  = input.size(1);
    } else {
        PRIMUS_TURBO_CHECK(axis == 1 || axis == 2, "Axis must be 1 or 2 for 3D input");
        use_rowwise = (axis == 2);
        num_rows    = input.size(0) * input.size(1);
        row_length  = input.size(2);
    }

    PRIMUS_TURBO_CHECK(row_length % block_size == 0,
                       "The last dimension must be divisible by block_size");

    at::Tensor input_2d = input.reshape({num_rows, row_length});
    at::Tensor scale_2d =
        is_batched ? scale_inv.reshape({scale_inv.size(0) * scale_inv.size(1), scale_inv.size(2)})
                   : scale_inv;
    const int64_t scale_m = scale_2d.size(0);
    const int64_t scale_n = scale_2d.size(1);

    auto       stream = at::cuda::getCurrentCUDAStream();
    at::Tensor output_2d =
        use_rowwise ? at::empty({num_rows, row_length}, input.options().dtype(dest_dtype))
                    : at::empty({row_length, num_rows}, input.options().dtype(dest_dtype));

    const uint8_t *scale_ptr = reinterpret_cast<const uint8_t *>(scale_2d.data_ptr());

    TORCH_TYPE_SWITCH_FP16_BF16_FP32(output_2d.scalar_type(), OType, {
        TORCH_TYPE_SWITCH_FP8(input.scalar_type(), QType, {
            dequantize_mxfp8_impl<OType, QType>(
                reinterpret_cast<const QType *>(input_2d.data_ptr()),
                reinterpret_cast<OType *>(output_2d.data_ptr()), input_2d.stride(0),
                input_2d.stride(1), output_2d.stride(0), output_2d.stride(1),
                static_cast<int>(num_rows), static_cast<int>(row_length), scale_ptr,
                scale_2d.stride(0), scale_2d.stride(1), static_cast<int>(scale_m),
                static_cast<int>(scale_n), static_cast<int>(block_size), use_rowwise, stream);
        });
    });

    if (is_batched) {
        if (use_rowwise) {
            return output_2d.reshape({input.size(0), input.size(1), row_length});
        } else {
            return output_2d.reshape({row_length, input.size(0), input.size(1)}).permute({1, 2, 0});
        }
    }

    return output_2d;
}

// De-Quantize grouped MXFP8: fused dequant + compact gather to [total_M, N].
at::Tensor grouped_dequantize_mxfp8(const at::Tensor input, const at::Tensor scale_inv,
                                    const at::Tensor group_offs, const at::Tensor group_offs_padded,
                                    const int64_t axis, const int64_t block_size,
                                    const at::ScalarType   dest_dtype,
                                    c10::optional<int64_t> total_M) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(input.dim() == 2, "Input must be 2D");
    PRIMUS_TURBO_CHECK(is_torch_fp8(input.scalar_type()), "Input must be FP8");
    PRIMUS_TURBO_CHECK(scale_inv.is_cuda(), "scale_inv must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(scale_inv.dim() == 2, "scale_inv must be 2D");
    PRIMUS_TURBO_CHECK(scale_inv.is_contiguous(), "scale_inv must be contiguous");
    PRIMUS_TURBO_CHECK(scale_inv.scalar_type() == at::kFloat8_e8m0fnu ||
                           scale_inv.dtype() == at::kByte,
                       "scale_inv must be Float8_e8m0fnu / uint8 tensor");
    PRIMUS_TURBO_CHECK(group_offs.is_cuda() && group_offs_padded.is_cuda(),
                       "group_offs / group_offs_padded must be CUDA tensors");
    PRIMUS_TURBO_CHECK(group_offs.scalar_type() == at::kLong &&
                           group_offs_padded.scalar_type() == at::kLong,
                       "group tensors must be int64");
    PRIMUS_TURBO_CHECK(group_offs.dim() == 1 && group_offs_padded.dim() == 1,
                       "group tensors must be 1D");
    PRIMUS_TURBO_CHECK(group_offs_padded.size(0) == group_offs.size(0),
                       "group_offs_padded.size(0) must equal group_offs.size(0)");
    PRIMUS_TURBO_CHECK(group_offs.size(0) >= 2,
                       "group_offs must have length G+1 (at least one group)");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kBFloat16 || dest_dtype == at::kHalf ||
                           dest_dtype == at::kFloat,
                       "Output dtype must be bf16/fp16/fp32");
    PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1");
    PRIMUS_TURBO_CHECK(block_size == MXFP8_BLOCK_SIZE, "block_size must be ", MXFP8_BLOCK_SIZE);

    const bool    use_rowwise = (axis == 1);
    const int64_t G           = group_offs.size(0) - 1;
    const int64_t total_M_val =
        total_M.has_value() ? total_M.value() : group_offs.index({G}).item<int64_t>();
    PRIMUS_TURBO_CHECK(total_M_val > 0, "total_M must be positive");

    const int64_t num_rows   = input.size(0);
    const int64_t row_length = input.size(1);
    PRIMUS_TURBO_CHECK(row_length % block_size == 0,
                       "The last dimension must be divisible by block_size");

    const int64_t m_padded = use_rowwise ? num_rows : row_length;
    const int64_t n_cols   = use_rowwise ? row_length : num_rows;

    const int64_t scale_m = scale_inv.size(0);
    const int64_t scale_n = scale_inv.size(1);

    auto       stream = at::cuda::getCurrentCUDAStream();
    at::Tensor output = at::empty({total_M_val, n_cols}, input.options().dtype(dest_dtype));

    const uint8_t *scale_ptr = reinterpret_cast<const uint8_t *>(scale_inv.data_ptr());

    TORCH_TYPE_SWITCH_FP16_BF16_FP32(output.scalar_type(), OType, {
        TORCH_TYPE_SWITCH_FP8(input.scalar_type(), QType, {
            grouped_dequantize_mxfp8_impl<OType, QType>(
                reinterpret_cast<const QType *>(input.data_ptr()),
                reinterpret_cast<OType *>(output.data_ptr()), input.stride(0), output.stride(0),
                static_cast<int>(total_M_val), static_cast<int>(m_padded), static_cast<int>(n_cols),
                scale_ptr, scale_inv.stride(0), scale_inv.stride(1), static_cast<int>(scale_m),
                static_cast<int>(scale_n), group_offs.data_ptr<int64_t>(),
                group_offs_padded.data_ptr<int64_t>(), static_cast<int>(G),
                static_cast<int>(block_size), use_rowwise, stream);
        });
    });

    return output;
}

// De-Quantize MXFP4 (block-scaled, E8M0 scales). ``input`` is packed FP4
// (two E2M1 values per byte) viewed as Float4_e2m1fn_x2.
at::Tensor dequantize_mxfp4(const at::Tensor input, const at::Tensor scale_inv, const int64_t axis,
                            const int64_t block_size, const at::ScalarType dest_dtype) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(input.dim() == 2 || input.dim() == 3, "Input must be 2D or 3D");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kFloat4_e2m1fn_x2,
                       "Input must be Float4_e2m1fn_x2");
    PRIMUS_TURBO_CHECK(scale_inv.is_cuda(), "scale_inv must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(scale_inv.dim() == input.dim(), "scale_inv rank must match input");
    PRIMUS_TURBO_CHECK(scale_inv.is_contiguous(), "scale_inv must be contiguous");
    PRIMUS_TURBO_CHECK(scale_inv.scalar_type() == at::kFloat8_e8m0fnu ||
                           scale_inv.dtype() == at::kByte,
                       "scale_inv must be Float8_e8m0fnu / uint8 tensor");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kBFloat16 || dest_dtype == at::kHalf ||
                           dest_dtype == at::kFloat,
                       "Output dtype must be bf16/fp16/fp32");
    PRIMUS_TURBO_CHECK(block_size == MXFP4_BLOCK_SIZE, "block_size must be ", MXFP4_BLOCK_SIZE);

    const bool is_batched = (input.dim() == 3);

    bool    use_rowwise;
    int64_t num_rows;
    int64_t row_length;
    if (input.dim() == 2) {
        PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1 for 2D input");
        use_rowwise = (axis == 1);
        num_rows    = input.size(0);
        row_length  = input.size(1) * 2;
    } else {
        PRIMUS_TURBO_CHECK(axis == 1 || axis == 2, "Axis must be 1 or 2 for 3D input");
        use_rowwise = (axis == 2);
        num_rows    = input.size(0) * input.size(1);
        row_length  = input.size(2) * 2;
    }

    PRIMUS_TURBO_CHECK(row_length % block_size == 0,
                       "The last dimension must be divisible by block_size");

    at::Tensor input_2d = input.reshape({num_rows, input.size(-1)});
    at::Tensor scale_2d =
        is_batched ? scale_inv.reshape({scale_inv.size(0) * scale_inv.size(1), scale_inv.size(2)})
                   : scale_inv;
    const int64_t scale_m = scale_2d.size(0);
    const int64_t scale_n = scale_2d.size(1);

    auto       stream = at::cuda::getCurrentCUDAStream();
    at::Tensor output_2d =
        use_rowwise ? at::empty({num_rows, row_length}, input.options().dtype(dest_dtype))
                    : at::empty({row_length, num_rows}, input.options().dtype(dest_dtype));

    const uint8_t *x_ptr     = reinterpret_cast<const uint8_t *>(input_2d.data_ptr());
    const uint8_t *scale_ptr = reinterpret_cast<const uint8_t *>(scale_2d.data_ptr());

    TORCH_TYPE_SWITCH_FP16_BF16_FP32(output_2d.scalar_type(), OType, {
        dequantize_mxfp4_impl<OType>(
            x_ptr, reinterpret_cast<OType *>(output_2d.data_ptr()), input_2d.stride(0),
            input_2d.stride(1), output_2d.stride(0), output_2d.stride(1),
            static_cast<int>(num_rows), static_cast<int>(row_length), scale_ptr, scale_2d.stride(0),
            scale_2d.stride(1), static_cast<int>(scale_m), static_cast<int>(scale_n),
            static_cast<int>(block_size), use_rowwise, stream);
    });

    if (is_batched) {
        if (use_rowwise) {
            return output_2d.reshape({input.size(0), input.size(1), row_length});
        }
        return output_2d.reshape({row_length, input.size(0), input.size(1)}).permute({1, 2, 0});
    }

    return output_2d;
}

// Quantize MXFP4 with dual mode
std::vector<at::Tensor> quantize_mxfp4_dual(
    const at::Tensor input, const at::ScalarType dest_dtype, const int64_t padding_align_size,
    const bool rowwise_use_2d_block, const bool rowwise_use_sr, const bool rowwise_use_rht,
    const bool colwise_use_2d_block, const bool colwise_use_sr, const bool colwise_use_rht,
    const bool shuffle_rowwise_scale, const bool shuffle_rowwise, const bool shuffle_colwise_scale,
    const bool shuffle_colwise) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat4_e2m1fn_x2, "Output must be Float4_e2m1fn_x2.");
    // Guard the public op argument against zero/negative values (would otherwise
    // divide-by-zero in cdiv below) and lock it to the expected MXFP4 constant.
    PRIMUS_TURBO_CHECK(padding_align_size == MXFP4_K_DIM_PADDING_ALIGN_SIZE,
                       "padding_align_size must be ", MXFP4_K_DIM_PADDING_ALIGN_SIZE,
                       " for MXFP4. But got padding_align_size=", padding_align_size);

    // 2D keeps ``G == 1`` and the original 2D
    // output layout; 3D (batched, e.g. the MX grouped GEMM weight ``[G, N, K]``)
    // carries a leading group dim on every per-group buffer and returns 3D views.
    int64_t G, M, N;
    if (input.dim() == 2) {
        G = 1;
        M = input.size(0);
        N = input.size(1);
    } else if (input.dim() == 3) {
        G = input.size(0);
        M = input.size(1);
        N = input.size(2);
    } else {
        PRIMUS_TURBO_ERROR("Input must be 2D or 3D");
    }
    const bool    is_batched = (input.dim() == 3);
    const int64_t Gout       = is_batched ? G : 1;

    const int64_t M_pad = cdiv(M, padding_align_size) * padding_align_size;
    const int64_t N_pad = cdiv(N, padding_align_size) * padding_align_size;

    PRIMUS_TURBO_CHECK(N % MXFP4_BLOCK_SIZE == 0, "N must be divisible by ", MXFP4_BLOCK_SIZE);

    if (shuffle_rowwise) {
        PRIMUS_TURBO_CHECK(M % MXFP4_SHUFFLE_BN == 0, "M must be divisible by ", MXFP4_SHUFFLE_BN,
                           " for shuffled rowwise FP4. But got M=", M);
    }
    if (shuffle_colwise) {
        PRIMUS_TURBO_CHECK(N % MXFP4_SHUFFLE_BN == 0, "N must be divisible by ", MXFP4_SHUFFLE_BN,
                           " for shuffled colwise FP4. But got N=", N);
    }

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    int64_t rowwise_scale_M_pad = cdiv(M, 256) * 256;
    int64_t rowwise_scale_N     = cdiv(N_pad, MXFP4_BLOCK_SIZE);
    int64_t rowwise_scale_N_pad = cdiv(rowwise_scale_N, 8) * 8;

    int64_t    rowwise_scale_stride = 1;
    at::Tensor rowwise_scale;
    if (shuffle_rowwise_scale) {
        rowwise_scale = at::full({Gout * rowwise_scale_M_pad, rowwise_scale_N_pad}, /*scale pad=*/0,
                                 at::TensorOptions().dtype(at::kByte).device(device));
        rowwise_scale_stride = rowwise_scale.stride(0);
    } else {
        rowwise_scale        = at::empty({Gout * M, rowwise_scale_N},
                                         at::TensorOptions().dtype(at::kByte).device(device));
        rowwise_scale_stride = rowwise_scale_N;
    }

    // packed 2 fp4 values in N dimension
    at::Tensor rowwise_output =
        at::empty({Gout * M, N_pad / 2}, at::TensorOptions().dtype(at::kByte).device(device));

    int64_t colwise_scale_M_pad = cdiv(N, 256) * 256;
    int64_t colwise_scale_N     = cdiv(M_pad, MXFP4_BLOCK_SIZE);
    int64_t colwise_scale_N_pad = cdiv(colwise_scale_N, 8) * 8;

    at::Tensor colwise_scale;
    int        colwise_scale_stride = 1;
    if (shuffle_colwise_scale) {
        colwise_scale = at::full({Gout * colwise_scale_M_pad, colwise_scale_N_pad}, /*scale pad=*/0,
                                 at::TensorOptions().dtype(at::kByte).device(device));
        colwise_scale_stride = colwise_scale.stride(0);
    } else {
        colwise_scale        = at::empty({Gout * N, colwise_scale_N},
                                         at::TensorOptions().dtype(at::kByte).device(device));
        colwise_scale_stride = colwise_scale_N;
    }

    // packed 2 fp4 values in N dimension
    at::Tensor colwise_output =
        at::empty({Gout * N, M_pad / 2}, at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(input.scalar_type(), DType, {
        quantize_mxfp4_dual_impl<DType>(
            reinterpret_cast<DType *>(input.data_ptr()),
            reinterpret_cast<dtype::float4x2_e2m1 *>(rowwise_output.data_ptr()),
            rowwise_scale.data_ptr<uint8_t>(),
            reinterpret_cast<dtype::float4x2_e2m1 *>(colwise_output.data_ptr()),
            colwise_scale.data_ptr<uint8_t>(), G, M, N, M_pad, N_pad, rowwise_scale_stride,
            colwise_scale_stride, rowwise_scale_N, rowwise_scale_M_pad, rowwise_scale_N_pad, N,
            colwise_scale_N, colwise_scale_M_pad, colwise_scale_N_pad,
            ScalingRecipe(rowwise_use_2d_block, rowwise_use_sr, rowwise_use_rht,
                          shuffle_rowwise_scale, shuffle_rowwise),
            ScalingRecipe(colwise_use_2d_block, colwise_use_sr, colwise_use_rht,
                          shuffle_colwise_scale, shuffle_colwise),
            stream);
    });

    if (is_batched) {
        const int64_t rowwise_scale_rows = shuffle_rowwise_scale ? rowwise_scale_M_pad : M;
        const int64_t colwise_scale_rows = shuffle_colwise_scale ? colwise_scale_M_pad : N;
        return {rowwise_output.view({G, M, N_pad / 2}).view(at::kFloat4_e2m1fn_x2),
                rowwise_scale.view({G, rowwise_scale_rows, -1}).view(at::kFloat8_e8m0fnu),
                colwise_output.view({G, N, M_pad / 2}).view(at::kFloat4_e2m1fn_x2),
                colwise_scale.view({G, colwise_scale_rows, -1}).view(at::kFloat8_e8m0fnu)};
    }

    return {rowwise_output.view(at::kFloat4_e2m1fn_x2), rowwise_scale.view(at::kFloat8_e8m0fnu),
            colwise_output.view(at::kFloat4_e2m1fn_x2), colwise_scale.view(at::kFloat8_e8m0fnu)};
}

// Quantize MXFP4 with single mode (rowwise or colwise)
std::vector<at::Tensor> quantize_mxfp4(const at::Tensor input, const at::ScalarType dest_dtype,
                                       const int64_t axis, const int64_t padding_align_size,
                                       const bool use_2d_block, const bool use_sr,
                                       const bool use_rht, const bool shuffle_scale,
                                       const bool shuffle_out) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.dim() == 2 || input.dim() == 3, "Input must be 2D or 3D");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat4_e2m1fn_x2, "Output must be Float4_e2m1fn_x2.");
    // Guard the public op argument against zero/negative values (would otherwise
    // divide-by-zero in cdiv below) and lock it to the expected MXFP4 constant.
    PRIMUS_TURBO_CHECK(padding_align_size == MXFP4_K_DIM_PADDING_ALIGN_SIZE,
                       "padding_align_size must be ", MXFP4_K_DIM_PADDING_ALIGN_SIZE,
                       " for MXFP4. But got padding_align_size=", padding_align_size);

    int64_t      G, M, N;
    QuantizeMode mode;
    if (input.dim() == 2) {
        PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1 for 2D input");
        mode = (axis == 0) ? QuantizeMode::COLWISE : QuantizeMode::ROWWISE;
        G    = 1;
        M    = input.size(0);
        N    = input.size(1);
    } else {
        PRIMUS_TURBO_CHECK(axis == 1 || axis == 2, "Axis must be 1 or 2 for 3D input");
        mode = (axis == 1) ? QuantizeMode::COLWISE : QuantizeMode::ROWWISE;
        G    = input.size(0);
        M    = input.size(1);
        N    = input.size(2);
    }
    const bool    is_rowwise = (mode == QuantizeMode::ROWWISE);
    const bool    is_batched = (input.dim() == 3);
    const int64_t Gout       = is_batched ? G : 1;

    const int64_t M_pad = cdiv(M, padding_align_size) * padding_align_size;
    const int64_t N_pad = cdiv(N, padding_align_size) * padding_align_size;

    PRIMUS_TURBO_CHECK(N % MXFP4_BLOCK_SIZE == 0, "N must be divisible by ", MXFP4_BLOCK_SIZE);

    if (shuffle_out) {
        if (is_rowwise) {
            PRIMUS_TURBO_CHECK(M % MXFP4_SHUFFLE_BN == 0, "M must be divisible by ",
                               MXFP4_SHUFFLE_BN, " for shuffled rowwise FP4. But got M=", M);
        } else {
            PRIMUS_TURBO_CHECK(N % MXFP4_SHUFFLE_BN == 0, "N must be divisible by ",
                               MXFP4_SHUFFLE_BN, " for shuffled colwise FP4. But got N=", N);
        }
    }

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    // Scale dimensions depend on quantization direction:
    //   Rowwise: scale has shape [M, cdiv(N_pad,32)], shuffle-padded to [scale_M_pad, scale_N_pad]
    //   Colwise: scale has shape [N, cdiv(M_pad,32)], shuffle-padded to [scale_M_pad, scale_N_pad]
    int64_t scale_outer = is_rowwise ? M : N;
    int64_t scale_N = is_rowwise ? cdiv(N_pad, MXFP4_BLOCK_SIZE) : cdiv(M_pad, MXFP4_BLOCK_SIZE);
    int64_t scale_M_pad = cdiv(scale_outer, 256) * 256;
    int64_t scale_N_pad = cdiv(scale_N, 8) * 8;

    int64_t    scale_stride = 1;
    at::Tensor scale_tensor;
    if (shuffle_scale) {
        scale_tensor = at::full({Gout * scale_M_pad, scale_N_pad}, /*scale pad=*/0,
                                at::TensorOptions().dtype(at::kByte).device(device));
        scale_stride = scale_tensor.stride(0);
    } else {
        scale_tensor = at::empty({Gout * scale_outer, scale_N},
                                 at::TensorOptions().dtype(at::kByte).device(device));
        scale_stride = scale_N;
    }

    // Output FP4 tensor (2 FP4 values packed per byte):
    //   Rowwise: [M, N_pad/2]    Colwise: [N, M_pad/2]
    int64_t    output_rows = is_rowwise ? M : N;
    int64_t    output_cols = is_rowwise ? (N_pad / 2) : (M_pad / 2);
    at::Tensor output      = at::empty({Gout * output_rows, output_cols},
                                       at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(input.scalar_type(), DType, {
        quantize_mxfp4_impl<DType>(
            reinterpret_cast<DType *>(input.data_ptr()),
            reinterpret_cast<dtype::float4x2_e2m1 *>(output.data_ptr()),
            scale_tensor.data_ptr<uint8_t>(), mode, G, M, N, M_pad, N_pad, scale_stride, scale_N,
            scale_M_pad, scale_N_pad,
            ScalingRecipe(use_2d_block, use_sr, use_rht, shuffle_scale, shuffle_out), stream);
    });

    if (is_batched) {
        const int64_t scale_rows = shuffle_scale ? scale_M_pad : scale_outer;
        return {output.view({G, output_rows, output_cols}).view(at::kFloat4_e2m1fn_x2),
                scale_tensor.view({G, scale_rows, -1}).view(at::kFloat8_e8m0fnu)};
    }

    return {output.view(at::kFloat4_e2m1fn_x2), scale_tensor.view(at::kFloat8_e8m0fnu)};
}

// Quantize MXFP8 with dual mode
std::vector<at::Tensor>
quantize_mxfp8_dual(const at::Tensor input, const at::ScalarType dest_dtype,
                    const int64_t padding_align_size, const bool rowwise_use_2d_block,
                    const bool colwise_use_2d_block, const bool shuffle_rowwise_scale,
                    const bool shuffle_rowwise, const bool shuffle_colwise_scale,
                    const bool shuffle_colwise) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat8_e4m3fn || dest_dtype == at::kFloat8_e5m2,
                       "Output must be Float8_e4m3fn or Float8_e5m2");
    // Guard the public op argument against zero/negative values (would otherwise
    // divide-by-zero in cdiv below) and lock it to the expected MXFP8 constant.
    PRIMUS_TURBO_CHECK(padding_align_size == MXFP8_K_DIM_PADDING_ALIGN_SIZE,
                       "padding_align_size must be ", MXFP8_K_DIM_PADDING_ALIGN_SIZE,
                       " for MXFP8. But got padding_align_size=", padding_align_size);

    int64_t G, M, N;
    if (input.dim() == 2) {
        G = 1;
        M = input.size(0);
        N = input.size(1);
    } else if (input.dim() == 3) {
        G = input.size(0);
        M = input.size(1);
        N = input.size(2);
    } else {
        PRIMUS_TURBO_ERROR("Input must be 2D or 3D");
    }

    const int64_t M_pad = cdiv(M, padding_align_size) * padding_align_size;
    const int64_t N_pad = cdiv(N, padding_align_size) * padding_align_size;

    PRIMUS_TURBO_CHECK(N % MXFP8_BLOCK_SIZE == 0, "N must be divisible by ", MXFP8_BLOCK_SIZE);

    if (shuffle_rowwise) {
        PRIMUS_TURBO_CHECK(M % MXFP8_SHUFFLE_BN == 0, "M must be divisible by ", MXFP8_SHUFFLE_BN,
                           " for shuffled rowwise FP8. But got M=", M);
    }
    if (shuffle_colwise) {
        PRIMUS_TURBO_CHECK(N % MXFP8_SHUFFLE_BN == 0, "N must be divisible by ", MXFP8_SHUFFLE_BN,
                           " for shuffled colwise FP8. But got N=", N);
    }

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    // For 3D (batched) input every per-group buffer carries a leading ``G`` dim.
    // Buffers stay contiguous so the launcher's per-group stride (rows * cols)
    // lands on each group; ``rowwise_scale_stride`` remains the in-group row
    // stride. 2D input keeps ``G == 1`` and the original 2D output layout.
    const bool    is_batched = (input.dim() == 3);
    const int64_t Gout       = is_batched ? G : 1;

    int64_t rowwise_scale_M_pad = cdiv(M, 256) * 256;
    int64_t rowwise_scale_N     = cdiv(N_pad, MXFP8_BLOCK_SIZE);
    int64_t rowwise_scale_N_pad = cdiv(rowwise_scale_N, 8) * 8;

    int64_t    rowwise_scale_stride = 1;
    at::Tensor rowwise_scale;
    if (shuffle_rowwise_scale) {
        rowwise_scale = at::full({Gout * rowwise_scale_M_pad, rowwise_scale_N_pad}, /*scale pad=*/0,
                                 at::TensorOptions().dtype(at::kByte).device(device));
        rowwise_scale_stride = rowwise_scale.stride(0);
    } else {
        rowwise_scale        = at::empty({Gout * M, rowwise_scale_N},
                                         at::TensorOptions().dtype(at::kByte).device(device));
        rowwise_scale_stride = rowwise_scale_N;
    }

    at::Tensor rowwise_output =
        at::empty({Gout * M, N_pad}, at::TensorOptions().dtype(at::kByte).device(device));

    int64_t colwise_scale_M_pad = cdiv(N, 256) * 256;
    int64_t colwise_scale_N     = cdiv(M_pad, MXFP8_BLOCK_SIZE);
    int64_t colwise_scale_N_pad = cdiv(colwise_scale_N, 8) * 8;

    at::Tensor colwise_scale;
    int        colwise_scale_stride = 1;
    if (shuffle_colwise_scale) {
        colwise_scale = at::full({Gout * colwise_scale_M_pad, colwise_scale_N_pad}, /*scale pad=*/0,
                                 at::TensorOptions().dtype(at::kByte).device(device));
        colwise_scale_stride = colwise_scale.stride(0);
    } else {
        colwise_scale        = at::empty({Gout * N, colwise_scale_N},
                                         at::TensorOptions().dtype(at::kByte).device(device));
        colwise_scale_stride = colwise_scale_N;
    }

    at::Tensor colwise_output =
        at::empty({Gout * N, M_pad}, at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(
        input.scalar_type(), IType, {TORCH_TYPE_SWITCH_FP8(dest_dtype, OType, {
            quantize_mxfp8_dual_impl<IType, OType>(
                reinterpret_cast<IType *>(input.data_ptr()),
                reinterpret_cast<OType *>(rowwise_output.data_ptr()),
                rowwise_scale.data_ptr<uint8_t>(),
                reinterpret_cast<OType *>(colwise_output.data_ptr()),
                colwise_scale.data_ptr<uint8_t>(), G, M, N, M_pad, N_pad, rowwise_scale_stride,
                colwise_scale_stride, rowwise_scale_N, rowwise_scale_M_pad, rowwise_scale_N_pad, N,
                colwise_scale_N, colwise_scale_M_pad, colwise_scale_N_pad,
                ScalingRecipe(rowwise_use_2d_block, false, false, shuffle_rowwise_scale,
                              shuffle_rowwise),
                ScalingRecipe(colwise_use_2d_block, false, false, shuffle_colwise_scale,
                              shuffle_colwise),
                stream);
        })});

    if (is_batched) {
        const int64_t rowwise_scale_rows = shuffle_rowwise_scale ? rowwise_scale_M_pad : M;
        const int64_t colwise_scale_rows = shuffle_colwise_scale ? colwise_scale_M_pad : N;
        return {rowwise_output.view({G, M, N_pad}).view(dest_dtype),
                rowwise_scale.view({G, rowwise_scale_rows, -1}).view(at::kFloat8_e8m0fnu),
                colwise_output.view({G, N, M_pad}).view(dest_dtype),
                colwise_scale.view({G, colwise_scale_rows, -1}).view(at::kFloat8_e8m0fnu)};
    }

    return {rowwise_output.view(dest_dtype), rowwise_scale.view(at::kFloat8_e8m0fnu),
            colwise_output.view(dest_dtype), colwise_scale.view(at::kFloat8_e8m0fnu)};
}

std::vector<at::Tensor> quantize_mxfp8(const at::Tensor input, const at::ScalarType dest_dtype,
                                       const int64_t axis, const int64_t padding_align_size,
                                       const bool use_2d_block, const bool shuffle_scale,
                                       const bool shuffle_out) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat8_e4m3fn || dest_dtype == at::kFloat8_e5m2,
                       "Output must be Float8_e4m3fn or Float8_e5m2");
    // Guard the public op argument against zero/negative values (would otherwise
    // divide-by-zero in cdiv below) and lock it to the expected MXFP8 constant.
    PRIMUS_TURBO_CHECK(padding_align_size == MXFP8_K_DIM_PADDING_ALIGN_SIZE,
                       "padding_align_size must be ", MXFP8_K_DIM_PADDING_ALIGN_SIZE,
                       " for MXFP8. But got padding_align_size=", padding_align_size);

    bool         is_rowwise;
    QuantizeMode mode;
    int64_t      G, M, N;
    if (input.dim() == 2) {
        PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1 for 2D input");
        mode       = (axis == 0) ? QuantizeMode::COLWISE : QuantizeMode::ROWWISE;
        is_rowwise = (mode == QuantizeMode::ROWWISE);
        G          = 1;
        M          = input.size(0);
        N          = input.size(1);
    } else if (input.dim() == 3) {
        PRIMUS_TURBO_CHECK(axis == 1 || axis == 2, "Axis must be 1 or 2 for 3D input");
        mode       = (axis == 1) ? QuantizeMode::COLWISE : QuantizeMode::ROWWISE;
        is_rowwise = (mode == QuantizeMode::ROWWISE);
        G          = input.size(0);
        M          = input.size(1);
        N          = input.size(2);
    } else {
        PRIMUS_TURBO_ERROR("Input must be 2D or 3D");
    }

    const int64_t M_pad = cdiv(M, padding_align_size) * padding_align_size;
    const int64_t N_pad = cdiv(N, padding_align_size) * padding_align_size;

    PRIMUS_TURBO_CHECK(N % MXFP8_BLOCK_SIZE == 0, "N must be divisible by ", MXFP8_BLOCK_SIZE);

    if (shuffle_out) {
        if (is_rowwise) {
            PRIMUS_TURBO_CHECK(M % MXFP8_SHUFFLE_BN == 0, "M must be divisible by ",
                               MXFP8_SHUFFLE_BN, " for shuffled rowwise FP8. But got M=", M);
        } else {
            PRIMUS_TURBO_CHECK(N % MXFP8_SHUFFLE_BN == 0, "N must be divisible by ",
                               MXFP8_SHUFFLE_BN, " for shuffled colwise FP8. But got N=", N);
        }
    }

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    // For 3D (batched) input every per-group buffer carries a leading ``G`` dim.
    // Buffers stay contiguous so the launcher's per-group stride lands on each
    // group; ``scale_stride`` remains the in-group row stride. 2D input keeps
    // ``G == 1`` and the original 2D output layout.
    const bool    is_batched = (input.dim() == 3);
    const int64_t Gout       = is_batched ? G : 1;

    // Scale dimensions depend on quantization direction:
    //   Rowwise: scale has shape [M, cdiv(N_pad,32)], shuffle-padded to [scale_M_pad, scale_N_pad]
    //   Colwise: scale has shape [N, cdiv(M_pad,32)], shuffle-padded to [scale_M_pad, scale_N_pad]
    int64_t scale_outer = is_rowwise ? M : N;
    int64_t scale_N = is_rowwise ? cdiv(N_pad, MXFP8_BLOCK_SIZE) : cdiv(M_pad, MXFP8_BLOCK_SIZE);
    int64_t scale_M_pad = cdiv(scale_outer, 256) * 256;
    int64_t scale_N_pad = cdiv(scale_N, 8) * 8;

    int64_t    scale_stride = 1;
    at::Tensor scale_tensor;
    if (shuffle_scale) {
        scale_tensor = at::full({Gout * scale_M_pad, scale_N_pad}, /*scale pad=*/0,
                                at::TensorOptions().dtype(at::kByte).device(device));
        scale_stride = scale_tensor.stride(0);
    } else {
        scale_tensor = at::empty({Gout * scale_outer, scale_N},
                                 at::TensorOptions().dtype(at::kByte).device(device));
        scale_stride = scale_N;
    }

    // Output FP8 tensor (1 byte per element):
    //   Rowwise: [M, N_pad]    Colwise: [N, M_pad]
    int64_t    output_rows = is_rowwise ? M : N;
    int64_t    output_cols = is_rowwise ? N_pad : M_pad;
    at::Tensor output      = at::empty({Gout * output_rows, output_cols},
                                       at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(
        input.scalar_type(), IType, {TORCH_TYPE_SWITCH_FP8(dest_dtype, OType, {
            quantize_mxfp8_impl<IType, OType>(
                reinterpret_cast<IType *>(input.data_ptr()),
                reinterpret_cast<OType *>(output.data_ptr()), scale_tensor.data_ptr<uint8_t>(),
                mode, G, M, N, M_pad, N_pad, scale_stride, scale_N, scale_M_pad, scale_N_pad,
                ScalingRecipe(use_2d_block, false, false, shuffle_scale, shuffle_out), stream);
        })});

    if (is_batched) {
        const int64_t scale_rows = shuffle_scale ? scale_M_pad : scale_outer;
        return {output.view({G, output_rows, output_cols}).view(dest_dtype),
                scale_tensor.view({G, scale_rows, -1}).view(at::kFloat8_e8m0fnu)};
    }

    return {output.view(dest_dtype), scale_tensor.view(at::kFloat8_e8m0fnu)};
}

std::vector<at::Tensor> grouped_quantize_mxfp8(const at::Tensor input, const at::Tensor group_lens,
                                               const at::Tensor     group_offs,
                                               const at::ScalarType dest_dtype, const int64_t axis,
                                               const int64_t padding_align_size,
                                               const bool use_2d_block, const bool shuffle_scale,
                                               const bool shuffle_out) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.dim() == 2, "Input must be 2D");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(group_lens.is_cuda() && group_offs.is_cuda(),
                       "group_lens / group_offs must be CUDA tensors");
    PRIMUS_TURBO_CHECK(group_lens.scalar_type() == at::kLong &&
                           group_offs.scalar_type() == at::kLong,
                       "group_lens / group_offs must be int64");
    PRIMUS_TURBO_CHECK(group_lens.dim() == 1 && group_offs.dim() == 1,
                       "group_lens / group_offs must be 1D");
    PRIMUS_TURBO_CHECK(group_offs.size(0) == group_lens.size(0) + 1,
                       "group_offs.size(0) must equal group_lens.size(0) + 1");
    PRIMUS_TURBO_CHECK(group_lens.size(0) >= 1, "must have at least one group");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat8_e4m3fn || dest_dtype == at::kFloat8_e5m2,
                       "Output must be Float8_e4m3fn or Float8_e5m2");
    PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1");
    PRIMUS_TURBO_CHECK(padding_align_size == MXFP8_K_DIM_PADDING_ALIGN_SIZE,
                       "padding_align_size must be ", MXFP8_K_DIM_PADDING_ALIGN_SIZE,
                       " for MXFP8. But got padding_align_size=", padding_align_size);

    const QuantizeMode mode       = (axis == 0) ? QuantizeMode::COLWISE : QuantizeMode::ROWWISE;
    const bool         is_rowwise = (mode == QuantizeMode::ROWWISE);

    constexpr int64_t ROW_ALIGN = MXFP8_GROUP_M_PADDING_ALIGN_SIZE; // = 32
    constexpr int64_t COL_ALIGN = MXFP8_K_DIM_PADDING_ALIGN_SIZE;   // = 128

    const int64_t G       = group_lens.size(0);
    const int64_t total_M = input.size(0);
    const int64_t N       = input.size(1);

    const int64_t M_align_out = is_rowwise ? ROW_ALIGN : COL_ALIGN;
    const int64_t M_pad_out   = cdiv(total_M + G * M_align_out, M_align_out) * M_align_out;
    const int64_t N_pad       = cdiv(N, COL_ALIGN) * COL_ALIGN;

    PRIMUS_TURBO_CHECK(N % MXFP8_BLOCK_SIZE == 0, "N must be divisible by ", MXFP8_BLOCK_SIZE);

    if (shuffle_out) {
        if (is_rowwise) {
            PRIMUS_TURBO_CHECK(M_pad_out % MXFP8_SHUFFLE_BN == 0, "M_pad must be divisible by ",
                               MXFP8_SHUFFLE_BN,
                               " for shuffled rowwise FP8. But got M_pad=", M_pad_out);
        } else {
            PRIMUS_TURBO_CHECK(N % MXFP8_SHUFFLE_BN == 0, "N must be divisible by ",
                               MXFP8_SHUFFLE_BN, " for shuffled colwise FP8. But got N=", N);
        }
    }

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    auto group_lens_padded = at::empty_like(group_lens);
    auto group_offs_padded = at::empty({G + 1}, group_offs.options());
    primus_turbo::compute_padded_layout_gpu(
        group_lens.data_ptr<int64_t>(), group_lens_padded.data_ptr<int64_t>(),
        group_offs_padded.data_ptr<int64_t>(), static_cast<int>(G), M_align_out, stream);

    int64_t scale_outer = is_rowwise ? M_pad_out : N;
    int64_t scale_N =
        is_rowwise ? cdiv(N_pad, MXFP8_BLOCK_SIZE) : cdiv(M_pad_out, MXFP8_BLOCK_SIZE);
    int64_t scale_M_pad = cdiv(scale_outer, 256) * 256;
    int64_t scale_N_pad = cdiv(scale_N, 8) * 8;

    int64_t    scale_stride = 1;
    at::Tensor scale_tensor;
    if (shuffle_scale) {
        scale_tensor = at::full({scale_M_pad, scale_N_pad}, /*scale pad=*/0,
                                at::TensorOptions().dtype(at::kByte).device(device));
        scale_stride = scale_tensor.stride(0);
    } else {
        scale_tensor =
            at::empty({scale_outer, scale_N}, at::TensorOptions().dtype(at::kByte).device(device));
        scale_stride = scale_N;
    }

    int64_t    output_rows = is_rowwise ? M_pad_out : N;
    int64_t    output_cols = is_rowwise ? N_pad : M_pad_out;
    at::Tensor output =
        at::empty({output_rows, output_cols}, at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(
        input.scalar_type(), IType, {TORCH_TYPE_SWITCH_FP8(dest_dtype, OType, {
            grouped_quantize_mxfp8_impl<IType, OType>(
                reinterpret_cast<IType *>(input.data_ptr()),
                reinterpret_cast<OType *>(output.data_ptr()), scale_tensor.data_ptr<uint8_t>(),
                group_offs.data_ptr<int64_t>(), group_offs_padded.data_ptr<int64_t>(), mode,
                static_cast<int>(G), static_cast<int>(total_M), static_cast<int>(N),
                static_cast<int>(N_pad), scale_stride, static_cast<int>(scale_N),
                static_cast<int>(scale_M_pad), static_cast<int>(scale_N_pad),
                ScalingRecipe(use_2d_block, false, false, shuffle_scale, shuffle_out), stream);
        })});

    return {output.view(dest_dtype), scale_tensor.view(at::kFloat8_e8m0fnu), group_lens_padded,
            group_offs_padded};
}

std::vector<at::Tensor>
grouped_quantize_mxfp8_dual(const at::Tensor input, const at::Tensor group_lens,
                            const at::Tensor group_offs, const at::ScalarType dest_dtype,
                            const bool rowwise_use_2d_block, const bool colwise_use_2d_block,
                            const bool shuffle_rowwise_scale, const bool shuffle_rowwise,
                            const bool shuffle_colwise_scale, const bool shuffle_colwise) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.dim() == 2, "Input must be 2D");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(group_lens.is_cuda() && group_offs.is_cuda(),
                       "group_lens / group_offs must be CUDA tensors");
    PRIMUS_TURBO_CHECK(group_lens.scalar_type() == at::kLong &&
                           group_offs.scalar_type() == at::kLong,
                       "group_lens / group_offs must be int64");
    PRIMUS_TURBO_CHECK(group_lens.dim() == 1 && group_offs.dim() == 1,
                       "group_lens / group_offs must be 1D");
    PRIMUS_TURBO_CHECK(group_offs.size(0) == group_lens.size(0) + 1,
                       "group_offs.size(0) must equal group_lens.size(0) + 1");
    PRIMUS_TURBO_CHECK(group_lens.size(0) >= 1, "must have at least one group");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat8_e4m3fn || dest_dtype == at::kFloat8_e5m2,
                       "Output must be Float8_e4m3fn or Float8_e5m2");

    constexpr int64_t ROW_ALIGN = MXFP8_GROUP_M_PADDING_ALIGN_SIZE; // = 32
    constexpr int64_t COL_ALIGN = MXFP8_K_DIM_PADDING_ALIGN_SIZE;   // = 128

    const int64_t G         = group_lens.size(0);
    const int64_t total_M   = input.size(0);
    const int64_t N         = input.size(1);
    const int64_t M_pad_col = cdiv(total_M + G * COL_ALIGN, COL_ALIGN) * COL_ALIGN;
    const int64_t M_pad_row = cdiv(total_M + G * ROW_ALIGN, ROW_ALIGN) * ROW_ALIGN;
    const int64_t N_pad     = cdiv(N, COL_ALIGN) * COL_ALIGN;

    PRIMUS_TURBO_CHECK(N % MXFP8_BLOCK_SIZE == 0, "N must be divisible by ", MXFP8_BLOCK_SIZE);

    if (shuffle_rowwise) {
        PRIMUS_TURBO_CHECK(M_pad_col % MXFP8_SHUFFLE_BN == 0, "M_pad_col must be divisible by ",
                           MXFP8_SHUFFLE_BN,
                           " for shuffled rowwise FP8. But got M_pad_col=", M_pad_col);
    }
    if (shuffle_colwise) {
        PRIMUS_TURBO_CHECK(N % MXFP8_SHUFFLE_BN == 0, "N must be divisible by ", MXFP8_SHUFFLE_BN,
                           " for shuffled colwise FP8. But got N=", N);
    }

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    // Fold layout computation into this op (no separate D2H round-trip).
    // rowwise (fwd/dgrad A): 32-padded per-group M layout.
    auto group_lens_padded_rowwise = at::empty_like(group_lens);
    auto group_offs_padded_rowwise = at::empty({G + 1}, group_offs.options());
    primus_turbo::compute_padded_layout_gpu(
        group_lens.data_ptr<int64_t>(), group_lens_padded_rowwise.data_ptr<int64_t>(),
        group_offs_padded_rowwise.data_ptr<int64_t>(), static_cast<int>(G), ROW_ALIGN, stream);
    // colwise (wgrad A): 128-padded per-group M layout; also drives the kernel
    // grid + tile->group mapping (BLOCK_M = 128).
    auto group_lens_padded_colwise = at::empty_like(group_lens);
    auto group_offs_padded_colwise = at::empty({G + 1}, group_offs.options());
    primus_turbo::compute_padded_layout_gpu(
        group_lens.data_ptr<int64_t>(), group_lens_padded_colwise.data_ptr<int64_t>(),
        group_offs_padded_colwise.data_ptr<int64_t>(), static_cast<int>(G), COL_ALIGN, stream);

    // Rowwise (fwd/dgrad A): 32-padded per-group M layout (M_pad_row rows).
    int64_t rowwise_scale_M_pad = cdiv(M_pad_row, 256) * 256;
    int64_t rowwise_scale_N     = cdiv(N_pad, MXFP8_BLOCK_SIZE);
    int64_t rowwise_scale_N_pad = cdiv(rowwise_scale_N, 8) * 8;

    int64_t    rowwise_scale_stride = 1;
    at::Tensor rowwise_scale;
    if (shuffle_rowwise_scale) {
        rowwise_scale        = at::full({rowwise_scale_M_pad, rowwise_scale_N_pad}, /*scale pad=*/0,
                                        at::TensorOptions().dtype(at::kByte).device(device));
        rowwise_scale_stride = rowwise_scale.stride(0);
    } else {
        rowwise_scale        = at::empty({M_pad_row, rowwise_scale_N},
                                         at::TensorOptions().dtype(at::kByte).device(device));
        rowwise_scale_stride = rowwise_scale_N;
    }

    at::Tensor rowwise_output =
        at::empty({M_pad_row, N_pad}, at::TensorOptions().dtype(at::kByte).device(device));

    int64_t colwise_scale_M_pad = cdiv(N, 256) * 256;
    int64_t colwise_scale_N     = cdiv(M_pad_col, MXFP8_BLOCK_SIZE);
    int64_t colwise_scale_N_pad = cdiv(colwise_scale_N, 8) * 8;

    at::Tensor colwise_scale;
    int        colwise_scale_stride = 1;
    if (shuffle_colwise_scale) {
        colwise_scale        = at::full({colwise_scale_M_pad, colwise_scale_N_pad}, /*scale pad=*/0,
                                        at::TensorOptions().dtype(at::kByte).device(device));
        colwise_scale_stride = colwise_scale.stride(0);
    } else {
        colwise_scale =
            at::empty({N, colwise_scale_N}, at::TensorOptions().dtype(at::kByte).device(device));
        colwise_scale_stride = colwise_scale_N;
    }

    at::Tensor colwise_output =
        at::empty({N, M_pad_col}, at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(
        input.scalar_type(), IType, {TORCH_TYPE_SWITCH_FP8(dest_dtype, OType, {
            grouped_quantize_mxfp8_dual_impl<IType, OType>(
                reinterpret_cast<IType *>(input.data_ptr()),
                reinterpret_cast<OType *>(rowwise_output.data_ptr()),
                rowwise_scale.data_ptr<uint8_t>(),
                reinterpret_cast<OType *>(colwise_output.data_ptr()),
                colwise_scale.data_ptr<uint8_t>(), group_offs.data_ptr<int64_t>(),
                group_offs_padded_colwise.data_ptr<int64_t>(),
                group_offs_padded_rowwise.data_ptr<int64_t>(), static_cast<int>(G),
                static_cast<int>(total_M), static_cast<int>(N), static_cast<int>(N_pad),
                rowwise_scale_stride, colwise_scale_stride, rowwise_scale_N, rowwise_scale_M_pad,
                rowwise_scale_N_pad, N, colwise_scale_N, colwise_scale_M_pad, colwise_scale_N_pad,
                ScalingRecipe(rowwise_use_2d_block, false, false, shuffle_rowwise_scale,
                              shuffle_rowwise),
                ScalingRecipe(colwise_use_2d_block, false, false, shuffle_colwise_scale,
                              shuffle_colwise),
                stream);
        })});

    return {rowwise_output.view(dest_dtype), rowwise_scale.view(at::kFloat8_e8m0fnu),
            colwise_output.view(dest_dtype), colwise_scale.view(at::kFloat8_e8m0fnu),
            group_lens_padded_rowwise,       group_offs_padded_rowwise,
            group_lens_padded_colwise,       group_offs_padded_colwise};
}

// Fused single-pass grouped dual (rowwise + colwise) MXFP4 quant for grouped GEMM.
std::vector<at::Tensor>
grouped_quantize_mxfp4_dual(const at::Tensor input, const at::Tensor group_lens,
                            const at::Tensor group_offs, const at::ScalarType dest_dtype,
                            const bool rowwise_use_2d_block, const bool rowwise_use_sr,
                            const bool rowwise_use_rht, const bool colwise_use_2d_block,
                            const bool colwise_use_sr, const bool colwise_use_rht) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.dim() == 2, "Input must be 2D");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(group_lens.is_cuda() && group_offs.is_cuda(),
                       "group_lens / group_offs must be CUDA tensors");
    PRIMUS_TURBO_CHECK(group_lens.scalar_type() == at::kLong &&
                           group_offs.scalar_type() == at::kLong,
                       "group_lens / group_offs must be int64");
    PRIMUS_TURBO_CHECK(group_lens.dim() == 1 && group_offs.dim() == 1,
                       "group_lens / group_offs must be 1D");
    PRIMUS_TURBO_CHECK(group_offs.size(0) == group_lens.size(0) + 1,
                       "group_offs.size(0) must equal group_lens.size(0) + 1");
    PRIMUS_TURBO_CHECK(group_lens.size(0) >= 1, "must have at least one group");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat4_e2m1fn_x2, "Output must be Float4_e2m1fn_x2");

    constexpr int64_t COL_ALIGN = MXFP4_K_DIM_PADDING_ALIGN_SIZE; // = 128

    const int64_t G         = group_lens.size(0);
    const int64_t total_M   = input.size(0);
    const int64_t N         = input.size(1);
    const int64_t M_pad_col = cdiv(total_M + G * COL_ALIGN, COL_ALIGN) * COL_ALIGN;
    const int64_t N_pad     = cdiv(N, COL_ALIGN) * COL_ALIGN;

    PRIMUS_TURBO_CHECK(N % MXFP4_BLOCK_SIZE == 0, "N must be divisible by ", MXFP4_BLOCK_SIZE);

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    // colwise (wgrad A): 128-padded per-group M layout; also drives the kernel
    // grid + tile->group mapping (BLOCK_M = 128).
    auto group_lens_padded_colwise = at::empty_like(group_lens);
    auto group_offs_padded_colwise = at::empty({G + 1}, group_offs.options());
    primus_turbo::compute_padded_layout_gpu(
        group_lens.data_ptr<int64_t>(), group_lens_padded_colwise.data_ptr<int64_t>(),
        group_offs_padded_colwise.data_ptr<int64_t>(), static_cast<int>(G), COL_ALIGN, stream);

    // rowwise (fwd/dgrad A): tight M layout (total_M rows, row i == input row i),
    auto group_lens_padded_rowwise = group_lens.clone();
    auto group_offs_padded_rowwise = group_offs.clone();

    // Rowwise (fwd/dgrad A): tight M layout (total_M rows, row i == input row i).
    int64_t    rowwise_scale_N      = cdiv(N_pad, MXFP4_BLOCK_SIZE);
    int64_t    rowwise_scale_stride = rowwise_scale_N;
    at::Tensor rowwise_scale =
        at::empty({total_M, rowwise_scale_N}, at::TensorOptions().dtype(at::kByte).device(device));
    at::Tensor rowwise_output =
        at::empty({total_M, N_pad / 2}, at::TensorOptions().dtype(at::kByte).device(device));

    // Colwise (wgrad A): 128-padded M layout (M_pad_col upper bound).
    int64_t    colwise_scale_N      = cdiv(M_pad_col, MXFP4_BLOCK_SIZE);
    int64_t    colwise_scale_stride = colwise_scale_N;
    at::Tensor colwise_scale =
        at::empty({N, colwise_scale_N}, at::TensorOptions().dtype(at::kByte).device(device));
    at::Tensor colwise_output =
        at::empty({N, M_pad_col / 2}, at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(input.scalar_type(), IType, {
        grouped_quantize_mxfp4_dual_impl<IType>(
            reinterpret_cast<IType *>(input.data_ptr()),
            reinterpret_cast<dtype::float4x2_e2m1 *>(rowwise_output.data_ptr()),
            rowwise_scale.data_ptr<uint8_t>(),
            reinterpret_cast<dtype::float4x2_e2m1 *>(colwise_output.data_ptr()),
            colwise_scale.data_ptr<uint8_t>(), group_offs.data_ptr<int64_t>(),
            group_offs_padded_colwise.data_ptr<int64_t>(), static_cast<int>(G),
            static_cast<int>(total_M), static_cast<int>(N), static_cast<int>(M_pad_col),
            static_cast<int>(N_pad), static_cast<int>(rowwise_scale_stride),
            static_cast<int>(colwise_scale_stride), static_cast<int>(rowwise_scale_N),
            static_cast<int>(colwise_scale_N),
            ScalingRecipe(rowwise_use_2d_block, rowwise_use_sr, rowwise_use_rht, false, false),
            ScalingRecipe(colwise_use_2d_block, colwise_use_sr, colwise_use_rht, false, false),
            stream);
    });

    return {rowwise_output.view(dest_dtype), rowwise_scale.view(at::kFloat8_e8m0fnu),
            colwise_output.view(dest_dtype), colwise_scale.view(at::kFloat8_e8m0fnu),
            group_lens_padded_rowwise,       group_offs_padded_rowwise,
            group_lens_padded_colwise,       group_offs_padded_colwise};
}

// Single-direction (rowwise OR colwise) grouped MXFP4 quant for grouped GEMM.
std::vector<at::Tensor> grouped_quantize_mxfp4(const at::Tensor input, const at::Tensor group_lens,
                                               const at::Tensor     group_offs,
                                               const at::ScalarType dest_dtype, const int64_t axis,
                                               const bool use_2d_block, const bool use_sr,
                                               const bool use_rht) {
    using namespace primus_turbo::detail;

    PRIMUS_TURBO_CHECK(input.is_cuda(), "Input must be a CUDA tensor");
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf,
                       "Input must be BFloat16 or Half");
    PRIMUS_TURBO_CHECK(input.dim() == 2, "Input must be 2D");
    PRIMUS_TURBO_CHECK(input.is_contiguous(), "Input must be contiguous");
    PRIMUS_TURBO_CHECK(group_lens.is_cuda() && group_offs.is_cuda(),
                       "group_lens / group_offs must be CUDA tensors");
    PRIMUS_TURBO_CHECK(group_lens.scalar_type() == at::kLong &&
                           group_offs.scalar_type() == at::kLong,
                       "group_lens / group_offs must be int64");
    PRIMUS_TURBO_CHECK(group_lens.dim() == 1 && group_offs.dim() == 1,
                       "group_lens / group_offs must be 1D");
    PRIMUS_TURBO_CHECK(group_offs.size(0) == group_lens.size(0) + 1,
                       "group_offs.size(0) must equal group_lens.size(0) + 1");
    PRIMUS_TURBO_CHECK(group_lens.size(0) >= 1, "must have at least one group");
    PRIMUS_TURBO_CHECK(dest_dtype == at::kFloat4_e2m1fn_x2, "Output must be Float4_e2m1fn_x2");
    PRIMUS_TURBO_CHECK(axis == 0 || axis == 1, "Axis must be 0 or 1");

    const QuantizeMode mode       = (axis == 0) ? QuantizeMode::COLWISE : QuantizeMode::ROWWISE;
    const bool         is_rowwise = (mode == QuantizeMode::ROWWISE);

    constexpr int64_t COL_ALIGN = MXFP4_K_DIM_PADDING_ALIGN_SIZE; // = 128

    const int64_t G         = group_lens.size(0);
    const int64_t total_M   = input.size(0);
    const int64_t N         = input.size(1);
    const int64_t M_pad_col = cdiv(total_M + G * COL_ALIGN, COL_ALIGN) * COL_ALIGN;
    const int64_t N_pad     = cdiv(N, COL_ALIGN) * COL_ALIGN;

    PRIMUS_TURBO_CHECK(N % MXFP4_BLOCK_SIZE == 0, "N must be divisible by ", MXFP4_BLOCK_SIZE);

    auto device = input.device();
    auto stream = at::cuda::getCurrentCUDAStream();

    // colwise (wgrad A): 128-padded per-group M layout; also drives the kernel
    // grid + tile->group mapping (BLOCK_M = 128) for both directions.
    auto group_lens_padded_colwise = at::empty_like(group_lens);
    auto group_offs_padded_colwise = at::empty({G + 1}, group_offs.options());
    primus_turbo::compute_padded_layout_gpu(
        group_lens.data_ptr<int64_t>(), group_lens_padded_colwise.data_ptr<int64_t>(),
        group_offs_padded_colwise.data_ptr<int64_t>(), static_cast<int>(G), COL_ALIGN, stream);

    // Rowwise: tight M layout (total_M rows). Colwise: 128-padded M layout.
    const int64_t scale_N =
        is_rowwise ? cdiv(N_pad, MXFP4_BLOCK_SIZE) : cdiv(M_pad_col, MXFP4_BLOCK_SIZE);
    const int64_t scale_stride = scale_N;
    const int64_t scale_rows   = is_rowwise ? total_M : N;
    const int64_t output_rows  = is_rowwise ? total_M : N;
    const int64_t output_cols  = is_rowwise ? (N_pad / 2) : (M_pad_col / 2);

    at::Tensor scale =
        at::empty({scale_rows, scale_N}, at::TensorOptions().dtype(at::kByte).device(device));
    at::Tensor output =
        at::empty({output_rows, output_cols}, at::TensorOptions().dtype(at::kByte).device(device));

    TORCH_TYPE_SWITCH_FP16_BF16(input.scalar_type(), IType, {
        grouped_quantize_mxfp4_impl<IType>(
            reinterpret_cast<IType *>(input.data_ptr()),
            reinterpret_cast<dtype::float4x2_e2m1 *>(output.data_ptr()), scale.data_ptr<uint8_t>(),
            group_offs.data_ptr<int64_t>(), group_offs_padded_colwise.data_ptr<int64_t>(), mode,
            static_cast<int>(G), static_cast<int>(total_M), static_cast<int>(N),
            static_cast<int>(M_pad_col), static_cast<int>(N_pad), static_cast<int>(scale_stride),
            static_cast<int>(scale_N), ScalingRecipe(use_2d_block, use_sr, use_rht, false, false),
            stream);
    });

    // Rowwise FP4 is tight-M, so its "padded" layout is the original; colwise
    // returns the 128-padded per-group layout the wgrad GEMM walks.
    if (is_rowwise) {
        return {output.view(dest_dtype), scale.view(at::kFloat8_e8m0fnu), group_lens, group_offs};
    }
    return {output.view(dest_dtype), scale.view(at::kFloat8_e8m0fnu), group_lens_padded_colwise,
            group_offs_padded_colwise};
}

// Fused single-pass row + segment-padded col blockwise FP8 quant for grouped GEMM.
// One bf16/fp16 read of `input` [M, N] emits the row-wise scaled tensor (fwd/dgrad)
// and the segment-padded col-wise scaled tensor (variable-K wgrad). Row scales are
// pshuffled [N_blocks, M] to match the persistent GEMM's coalesced scale reads.
std::vector<at::Tensor> quantize_fp8_blockwise_segment_m_row_col(const at::Tensor     input,
                                                                 const at::ScalarType dest_dtype,
                                                                 const int64_t        block_size,
                                                                 const at::Tensor     group_lens,
                                                                 const at::Tensor     group_offs) {
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf);
    PRIMUS_TURBO_CHECK(is_torch_fp8(dest_dtype));
    PRIMUS_TURBO_CHECK(input.dim() == 2);
    PRIMUS_TURBO_CHECK(block_size == 128);
    for (const auto &t : {group_lens, group_offs}) {
        PRIMUS_TURBO_CHECK(t.is_cuda(), "group_lens / group_offs must be CUDA tensors");
        PRIMUS_TURBO_CHECK(t.scalar_type() == at::kLong, "group_lens / group_offs must be int64");
        PRIMUS_TURBO_CHECK(t.is_contiguous(), "group_lens / group_offs must be contiguous");
    }

    const int64_t M          = input.size(0);
    const int64_t N          = input.size(1);
    const int     num_groups = static_cast<int>(group_lens.size(0));

    auto stream = at::cuda::getCurrentCUDAStream();

    // Segment-padded group offsets on-device (avoids div + zeros + cumsum host ops).
    auto var_k_group_lens = at::empty({num_groups}, group_lens.options());
    auto var_k_group_offs = at::empty({num_groups + 1}, group_lens.options());
    compute_padded_group_offs<int64_t>(reinterpret_cast<const int64_t *>(group_lens.data_ptr()),
                                       reinterpret_cast<int64_t *>(var_k_group_lens.data_ptr()),
                                       reinterpret_cast<int64_t *>(var_k_group_offs.data_ptr()),
                                       num_groups, block_size, stream);

    const int64_t M_padded_max = M + num_groups * block_size;

    // Kernel mask-writes cover every position read downstream, so skip zero-init.
    // Row scales emitted pshuffled [N_blocks, M] to match the fwd GEMM layout.
    auto x_fp8_row        = at::empty({M, N}, input.options().dtype(dest_dtype));
    auto x_fp8_col_padded = at::empty({M_padded_max, N}, input.options().dtype(dest_dtype));
    auto x_scales_row =
        at::empty({(N + block_size - 1) / block_size, M}, input.options().dtype(at::kFloat));
    auto x_scales_col_padded = at::empty({(M_padded_max + block_size - 1) / block_size, N},
                                         input.options().dtype(at::kFloat));

    const float fp8_max = get_float8_max(dest_dtype);
    TORCH_TYPE_SWITCH_FP16_BF16(input.scalar_type(), FType, {
        TORCH_TYPE_SWITCH_FP8(x_fp8_row.scalar_type(), QType, {
            quantize_blockwise_segment_m_row_col_impl<FType, QType>(
                reinterpret_cast<const FType *>(input.data_ptr()),
                reinterpret_cast<QType *>(x_fp8_row.data_ptr()),
                reinterpret_cast<QType *>(x_fp8_col_padded.data_ptr()),
                reinterpret_cast<float *>(x_scales_row.data_ptr()),
                reinterpret_cast<float *>(x_scales_col_padded.data_ptr()),
                reinterpret_cast<const int64_t *>(group_offs.data_ptr()),
                reinterpret_cast<const int64_t *>(var_k_group_offs.data_ptr()), M, N, M_padded_max,
                num_groups, fp8_max, stream);
        });
    });

    return {x_fp8_row,           x_fp8_col_padded, x_scales_row,
            x_scales_col_padded, var_k_group_lens, var_k_group_offs};
}

// Blockwise FP8 weight quant: 2D [M, N] or 3D [B, M, N], one scalar scale per [128,128] tile.
std::vector<at::Tensor> quantize_fp8_blockwise_for_weight(const at::Tensor     input,
                                                          const at::ScalarType dest_dtype,
                                                          const int64_t        block_size) {
    PRIMUS_TURBO_CHECK(input.scalar_type() == at::kBFloat16 || input.scalar_type() == at::kHalf);
    PRIMUS_TURBO_CHECK(is_torch_fp8(dest_dtype));
    PRIMUS_TURBO_CHECK(input.dim() == 2 || input.dim() == 3,
                       "weight quant requires 2D or 3D input");
    PRIMUS_TURBO_CHECK(block_size == 128, "only block_size=128 currently supported");

    const bool    is_2d    = (input.dim() == 2);
    const int64_t B        = is_2d ? 1 : input.size(0);
    const int64_t M        = is_2d ? input.size(0) : input.size(1);
    const int64_t N        = is_2d ? input.size(1) : input.size(2);
    const int64_t m_blocks = (M + block_size - 1) / block_size;
    const int64_t n_blocks = (N + block_size - 1) / block_size;

    std::vector<int64_t> out_shape =
        is_2d ? std::vector<int64_t>{M, N} : std::vector<int64_t>{B, M, N};
    std::vector<int64_t> scale_shape = is_2d ? std::vector<int64_t>{m_blocks, n_blocks}
                                             : std::vector<int64_t>{B, m_blocks, n_blocks};
    auto                 output      = at::empty(out_shape, input.options().dtype(dest_dtype));
    auto                 scale_inv   = at::empty(scale_shape, input.options().dtype(at::kFloat));

    auto        stream  = at::cuda::getCurrentCUDAStream();
    const float fp8_max = get_float8_max(dest_dtype);
    TORCH_TYPE_SWITCH_FP16_BF16(input.scalar_type(), FType, {
        TORCH_TYPE_SWITCH_FP8(output.scalar_type(), QType, {
            quantize_blockwise_for_weight_impl<FType, QType>(
                reinterpret_cast<const FType *>(input.data_ptr()),
                reinterpret_cast<QType *>(output.data_ptr()),
                reinterpret_cast<float *>(scale_inv.data_ptr()), B, M, N, fp8_max, stream);
        });
    });
    return {output, scale_inv};
}

} // namespace primus_turbo::pytorch
