{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636930469147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930469147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 17:54:29 2021 " "Processing started: Sun Nov 14 17:54:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636930469147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930469147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930469148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636930469302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_master.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474877 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_master.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_ctrl-main " "Found design unit 1: i2c_ctrl-main" {  } { { "i2c_ctrl.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_ctrl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474878 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "i2c_ctrl.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_ctrl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HEX_DISP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HEX_DISP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/HEX_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474878 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/HEX_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIG_OUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIG_OUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474878 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIG_IN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIG_IN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/DIG_IN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474879 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/DIG_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474879 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TIMER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TIMER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474879 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_DECODER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/IO_DECODER.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474880 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/IO_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCOMP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SCOMP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474880 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCOMP_System.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SCOMP_System.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "PLL_main.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/PLL_main.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474881 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/PLL_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HEX_DISP_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file HEX_DISP_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NeoPixelController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NeoPixelController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NeoPixelController-internals " "Found design unit 1: NeoPixelController-internals" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474882 ""} { "Info" "ISGN_ENTITY_NAME" "1 NeoPixelController " "Found entity 1: NeoPixelController" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEY1_IN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KEY1_IN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY1_IN-a " "Found design unit 1: KEY1_IN-a" {  } { { "KEY1_IN.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/KEY1_IN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474882 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY1_IN " "Found entity 1: KEY1_IN" {  } { { "KEY1_IN.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/KEY1_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930474882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930474882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636930474933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NeoPixelController NeoPixelController:inst16 " "Elaborating entity \"NeoPixelController\" for hierarchy \"NeoPixelController:inst16\"" {  } { { "SCOMP_System.bdf" "inst16" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 1080 304 464 1192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930474935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 16 312 576 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930474941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_main:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_main:inst1\|altpll:altpll_component\"" {  } { { "PLL_main.vhd" "altpll_component" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/PLL_main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930474967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_main:inst1\|altpll:altpll_component\"" {  } { { "PLL_main.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/PLL_main.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930474968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL_main:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930474968 ""}  } { { "PLL_main.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/PLL_main.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636930474968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_altpll " "Found entity 1: PLL_main_altpll" {  } { { "db/PLL_main_altpll.v" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/db/PLL_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930475004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_altpll PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated " "Elaborating entity \"PLL_main_altpll\" for hierarchy \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/justin/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_System.bdf" "inst3" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 224 760 1000 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 248 304 496 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NeoPixelController.mif " "Parameter \"init_file\" = \"NeoPixelController.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475083 ""}  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636930475083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ps3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ps3 " "Found entity 1: altsyncram_6ps3" {  } { { "db/altsyncram_6ps3.tdf" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/db/altsyncram_6ps3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930475117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ps3 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_6ps3:auto_generated " "Elaborating entity \"altsyncram_6ps3\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_6ps3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/justin/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475144 ""}  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636930475144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/db/lpm_clshift_fuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930475147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated " "Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/justin/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636930475152 ""}  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636930475152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 512 304 520 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475152 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_COUNT TIMER.vhd(59) " "VHDL Process Statement warning at TIMER.vhd(59): inferring latch(es) for signal or variable \"IO_COUNT\", which holds its previous value in one or more paths through the process" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[0\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[0\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[1\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[1\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[2\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[2\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[3\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[3\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[4\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[4\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[5\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[5\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[6\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[6\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[7\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[7\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[8\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[8\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[9\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[9\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[10\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[10\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[11\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[11\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[12\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[12\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[13\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[13\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[14\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[14\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475153 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[15\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[15\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930475154 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 16 800 1008 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "I2C_INTERFACE.bdf 1 1 " "Using design file I2C_INTERFACE.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_INTERFACE " "Found entity 1: I2C_INTERFACE" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930475157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636930475157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_INTERFACE I2C_INTERFACE:inst14 " "Elaborating entity \"I2C_INTERFACE\" for hierarchy \"I2C_INTERFACE:inst14\"" {  } { { "SCOMP_System.bdf" "inst14" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 840 304 512 1000 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master I2C_INTERFACE:inst14\|i2c_master:inst " "Elaborating entity \"i2c_master\" for hierarchy \"I2C_INTERFACE:inst14\|i2c_master:inst\"" {  } { { "I2C_INTERFACE.bdf" "inst" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 120 552 728 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl I2C_INTERFACE:inst14\|i2c_ctrl:inst14 " "Elaborating entity \"i2c_ctrl\" for hierarchy \"I2C_INTERFACE:inst14\|i2c_ctrl:inst14\"" {  } { { "I2C_INTERFACE.bdf" "inst14" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { -72 536 744 120 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY1_IN KEY1_IN:inst17 " "Elaborating entity \"KEY1_IN\" for hierarchy \"KEY1_IN:inst17\"" {  } { { "SCOMP_System.bdf" "inst17" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 944 1040 1272 1024 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 680 312 512 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst9 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst9\"" {  } { { "SCOMP_System.bdf" "inst9" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 672 776 1016 832 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP HEX_DISP_6:inst9\|HEX_DISP:inst1 " "Elaborating entity \"HEX_DISP\" for hierarchy \"HEX_DISP_6:inst9\|HEX_DISP:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/HEX_DISP_6.bdf" { { 64 536 752 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 520 832 1056 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930475165 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[0\] NeoPixelController:inst16\|led_buffer\[3\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[0\]\" to the node \"NeoPixelController:inst16\|led_buffer\[3\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[1\] NeoPixelController:inst16\|led_buffer\[4\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[1\]\" to the node \"NeoPixelController:inst16\|led_buffer\[4\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[2\] NeoPixelController:inst16\|led_buffer\[5\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[2\]\" to the node \"NeoPixelController:inst16\|led_buffer\[5\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[3\] NeoPixelController:inst16\|led_buffer\[6\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[3\]\" to the node \"NeoPixelController:inst16\|led_buffer\[6\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[4\] NeoPixelController:inst16\|led_buffer\[7\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[4\]\" to the node \"NeoPixelController:inst16\|led_buffer\[7\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[5\] NeoPixelController:inst16\|led_buffer\[18\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[5\]\" to the node \"NeoPixelController:inst16\|led_buffer\[18\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[6\] NeoPixelController:inst16\|led_buffer\[19\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[6\]\" to the node \"NeoPixelController:inst16\|led_buffer\[19\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[7\] NeoPixelController:inst16\|led_buffer\[20\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[7\]\" to the node \"NeoPixelController:inst16\|led_buffer\[20\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[8\] NeoPixelController:inst16\|led_buffer\[21\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[8\]\" to the node \"NeoPixelController:inst16\|led_buffer\[21\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[9\] NeoPixelController:inst16\|led_buffer\[22\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[9\]\" to the node \"NeoPixelController:inst16\|led_buffer\[22\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[10\] NeoPixelController:inst16\|led_buffer\[23\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[10\]\" to the node \"NeoPixelController:inst16\|led_buffer\[23\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[11\] NeoPixelController:inst16\|led_buffer\[11\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[11\]\" to the node \"NeoPixelController:inst16\|led_buffer\[11\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[12\] NeoPixelController:inst16\|led_buffer\[12\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[12\]\" to the node \"NeoPixelController:inst16\|led_buffer\[12\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[13\] NeoPixelController:inst16\|led_buffer\[13\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[13\]\" to the node \"NeoPixelController:inst16\|led_buffer\[13\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[14\] NeoPixelController:inst16\|led_buffer\[14\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[14\]\" to the node \"NeoPixelController:inst16\|led_buffer\[14\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst14\|inst1\[15\] NeoPixelController:inst16\|led_buffer\[15\] " "Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst14\|inst1\[15\]\" to the node \"NeoPixelController:inst16\|led_buffer\[15\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636930475953 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636930475953 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } } { "i2c_master.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_master.vhd" 57 -1 0 } } { "i2c_master.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_master.vhd" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636930475956 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636930475956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2CEN VCC " "Pin \"I2CEN\" is stuck at VCC" {  } { { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 1008 304 480 1024 "I2CEN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636930476220 "|SCOMP_System|I2CEN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636930476220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636930476306 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|reset_count\[9\] High " "Register NeoPixelController:inst16\|reset_count\[9\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|reset_count\[8\] High " "Register NeoPixelController:inst16\|reset_count\[8\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|reset_count\[7\] High " "Register NeoPixelController:inst16\|reset_count\[7\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|reset_count\[6\] High " "Register NeoPixelController:inst16\|reset_count\[6\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|reset_count\[5\] High " "Register NeoPixelController:inst16\|reset_count\[5\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|reset_count\[3\] High " "Register NeoPixelController:inst16\|reset_count\[3\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|bit_count\[4\] High " "Register NeoPixelController:inst16\|bit_count\[4\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|bit_count\[2\] High " "Register NeoPixelController:inst16\|bit_count\[2\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|bit_count\[1\] High " "Register NeoPixelController:inst16\|bit_count\[1\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "NeoPixelController:inst16\|bit_count\[0\] High " "Register NeoPixelController:inst16\|bit_count\[0\] will power up to High" {  } { { "NeoPixelController.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/NeoPixelController.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1636930476442 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1636930476442 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636930477357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636930477489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636930477489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1173 " "Implemented 1173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636930477566 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636930477566 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636930477566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1087 " "Implemented 1087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636930477566 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636930477566 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636930477566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636930477566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636930477579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 17:54:37 2021 " "Processing ended: Sun Nov 14 17:54:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636930477579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636930477579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636930477579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930477579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636930478317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930478318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 17:54:38 2021 " "Processing started: Sun Nov 14 17:54:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636930478318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636930478318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636930478318 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636930478348 ""}
{ "Info" "0" "" "Project  = SCOMP" {  } {  } 0 0 "Project  = SCOMP" 0 0 "Fitter" 0 0 1636930478348 ""}
{ "Info" "0" "" "Revision = SCOMP" {  } {  } 0 0 "Revision = SCOMP" 0 0 "Fitter" 0 0 1636930478348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636930478431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636930478438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636930478477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636930478477 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_main_altpll.v" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/db/PLL_main_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636930478538 ""}  } { { "db/PLL_main_altpll.v" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/db/PLL_main_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636930478538 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636930478716 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636930478720 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636930478783 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636930478783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636930478788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636930478788 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636930478788 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636930478788 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636930478788 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636930478788 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636930478791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636930478898 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1636930479495 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636930479496 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636930479496 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636930479500 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636930479507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636930479507 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1636930479508 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1636930479508 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_div:inst5\|clock_10Hz " "   1.000 clk_div:inst5\|clock_10Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_div:inst5\|clock_100kHz " "   1.000 clk_div:inst5\|clock_100kHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " "   1.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCOMP:inst\|IO_CYCLE " "   1.000 SCOMP:inst\|IO_CYCLE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636930479508 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636930479508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479592 ""}  } { { "db/PLL_main_altpll.v" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/db/PLL_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "Automatically promoted node I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479592 ""}  } { { "i2c_master.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_master.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_100kHz  " "Automatically promoted node clk_div:inst5\|clock_100kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "clk_div.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/clk_div.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_10Hz  " "Automatically promoted node clk_div:inst5\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "clk_div.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/clk_div.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX_DISP_6:inst9\|inst7  " "Automatically promoted node HEX_DISP_6:inst9\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "HEX_DISP_6.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/HEX_DISP_6.bdf" { { 176 232 296 224 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|inst13  " "Automatically promoted node I2C_INTERFACE:inst14\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|NeoPixel  " "Automatically promoted node IO_DECODER:inst3\|NeoPixel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "IO_DECODER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/IO_DECODER.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|TIMER_EN  " "Automatically promoted node IO_DECODER:inst3\|TIMER_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TIMER:inst4\|process_0~2 " "Destination node TIMER:inst4\|process_0~2" {  } { { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "IO_DECODER.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/IO_DECODER.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|inst12  " "Automatically promoted node I2C_INTERFACE:inst14\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[0\]~11 " "Destination node I2C_INTERFACE:inst14\|inst1\[0\]~11" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[1\]~16 " "Destination node I2C_INTERFACE:inst14\|inst1\[1\]~16" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[2\]~19 " "Destination node I2C_INTERFACE:inst14\|inst1\[2\]~19" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[3\]~22 " "Destination node I2C_INTERFACE:inst14\|inst1\[3\]~22" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[4\]~25 " "Destination node I2C_INTERFACE:inst14\|inst1\[4\]~25" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[5\]~28 " "Destination node I2C_INTERFACE:inst14\|inst1\[5\]~28" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[6\]~31 " "Destination node I2C_INTERFACE:inst14\|inst1\[6\]~31" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[7\]~34 " "Destination node I2C_INTERFACE:inst14\|inst1\[7\]~34" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[8\]~37 " "Destination node I2C_INTERFACE:inst14\|inst1\[8\]~37" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst14\|inst1\[9\]~40 " "Destination node I2C_INTERFACE:inst14\|inst1\[9\]~40" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636930479593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 664 232 296 712 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 504 752 816 552 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEX_DISP_6:inst9\|inst8  " "Automatically promoted node HEX_DISP_6:inst9\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "HEX_DISP_6.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/HEX_DISP_6.bdf" { { 264 240 304 312 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst14\|i2c_ctrl:inst14\|data_out\[7\]~0  " "Automatically promoted node I2C_INTERFACE:inst14\|i2c_ctrl:inst14\|data_out\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|IO_CYCLE " "Destination node SCOMP:inst\|IO_CYCLE" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|IO_WRITE_int " "Destination node SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[0\] " "Destination node SCOMP:inst\|AC\[0\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[1\] " "Destination node SCOMP:inst\|AC\[1\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[2\] " "Destination node SCOMP:inst\|AC\[2\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[3\] " "Destination node SCOMP:inst\|AC\[3\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[4\] " "Destination node SCOMP:inst\|AC\[4\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[5\] " "Destination node SCOMP:inst\|AC\[5\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[6\] " "Destination node SCOMP:inst\|AC\[6\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[7\] " "Destination node SCOMP:inst\|AC\[7\]" {  } { { "SCOMP.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636930479593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636930479593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636930479593 ""}  } { { "i2c_ctrl.vhd" "" { Text "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/i2c_ctrl.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636930479593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636930479978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636930479979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636930479980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636930479982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636930479984 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636930479987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636930479987 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636930479988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636930480036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636930480037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636930480037 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[0\] " "Node \"DP\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DP\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[1\] " "Node \"DP\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DP\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[2\] " "Node \"DP\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DP\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[3\] " "Node \"DP\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DP\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[4\] " "Node \"DP\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DP\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DP\[5\] " "Node \"DP\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DP\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYCOL\[1\] " "Node \"KEYCOL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYCOL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYCOL\[2\] " "Node \"KEYCOL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYCOL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYCOL\[3\] " "Node \"KEYCOL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYCOL\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[1\] " "Node \"KEYROW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYROW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[2\] " "Node \"KEYROW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYROW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[3\] " "Node \"KEYROW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYROW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYROW\[4\] " "Node \"KEYROW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYROW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636930480165 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1636930480165 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636930480165 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636930480169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636930481048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636930481255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636930481277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636930481821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636930481821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636930482326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636930483976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636930483976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636930484711 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636930484879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636930484889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636930485409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636930485409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636930486040 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636930486627 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636930486877 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVTTL V11 " "Pin SDA uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDA } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 880 512 688 896 "SDA" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3-V LVTTL AB15 " "Pin SCL uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SCL } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 896 512 688 912 "SCL" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3 V Schmitt Trigger B8 " "Pin KEY0 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY0 } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 96 72 240 112 "KEY0" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL N14 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { clock_50 } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 72 72 240 88 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3 V Schmitt Trigger A7 " "Pin KEY1 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY1 } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 1016 792 960 1032 "KEY1" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/justin/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/justin/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "SCOMP_System.bdf" "" { Schematic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/SCOMP_System.bdf" { { 760 48 216 776 "SW" "" } } } } { "temporary_test_loc" "" { Generic "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636930486883 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636930486883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/output_files/SCOMP.fit.smsg " "Generated suppressed messages file /home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/output_files/SCOMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636930486977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1771 " "Peak virtual memory: 1771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636930487441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 17:54:47 2021 " "Processing ended: Sun Nov 14 17:54:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636930487441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636930487441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636930487441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636930487441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636930487991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930487992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 17:54:47 2021 " "Processing started: Sun Nov 14 17:54:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636930487992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636930487992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636930487992 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636930489257 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636930489303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636930489946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 17:54:49 2021 " "Processing ended: Sun Nov 14 17:54:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636930489946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636930489946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636930489946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636930489946 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636930490043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636930490448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930490448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 17:54:50 2021 " "Processing started: Sun Nov 14 17:54:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636930490448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636930490448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636930490448 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636930490475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636930490570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490607 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1636930490816 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636930490838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490839 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636930490842 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636930490842 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636930490842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490842 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_100kHz clk_div:inst5\|clock_100kHz " "create_clock -period 1.000 -name clk_div:inst5\|clock_100kHz clk_div:inst5\|clock_100kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636930490843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636930490843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636930490843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636930490843 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636930490843 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1636930490848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636930490849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636930490849 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636930490855 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1636930490863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636930490867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.181 " "Worst-case setup slack is -10.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.181            -155.984 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.181            -155.984 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.011            -478.166 SCOMP:inst\|IO_CYCLE  " "   -7.011            -478.166 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.353            -125.567 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -5.353            -125.567 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.954            -160.808 clk_div:inst5\|clock_100kHz  " "   -4.954            -160.808 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655             -17.188 clk_div:inst5\|clock_10Hz  " "   -1.655             -17.188 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "    0.340               0.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_div:inst5\|clock_100kHz  " "    0.340               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.352               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_div:inst5\|clock_10Hz  " "    0.355               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 SCOMP:inst\|IO_CYCLE  " "    1.066               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.653 " "Worst-case recovery slack is -4.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.653             -74.448 clk_div:inst5\|clock_10Hz  " "   -4.653             -74.448 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -0.665 SCOMP:inst\|IO_CYCLE  " "   -0.665              -0.665 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.933 " "Worst-case removal slack is 0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 SCOMP:inst\|IO_CYCLE  " "    0.933               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.455               0.000 clk_div:inst5\|clock_10Hz  " "    3.455               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -124.867 SCOMP:inst\|IO_CYCLE  " "   -1.403            -124.867 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -65.941 clk_div:inst5\|clock_100kHz  " "   -1.403             -65.941 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 clk_div:inst5\|clock_10Hz  " "   -1.403             -22.448 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 clock_50  " "    9.844               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.684               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.684               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930490877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930490877 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636930490893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636930490913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636930491619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636930491724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636930491736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.158 " "Worst-case setup slack is -9.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.158            -138.238 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.158            -138.238 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.596            -449.575 SCOMP:inst\|IO_CYCLE  " "   -6.596            -449.575 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.883            -113.459 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -4.883            -113.459 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.537            -147.426 clk_div:inst5\|clock_100kHz  " "   -4.537            -147.426 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387             -14.076 clk_div:inst5\|clock_10Hz  " "   -1.387             -14.076 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "    0.306               0.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_div:inst5\|clock_100kHz  " "    0.306               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_div:inst5\|clock_10Hz  " "    0.322               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 SCOMP:inst\|IO_CYCLE  " "    0.992               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.549 " "Worst-case recovery slack is -4.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.549             -72.784 clk_div:inst5\|clock_10Hz  " "   -4.549             -72.784 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -0.409 SCOMP:inst\|IO_CYCLE  " "   -0.409              -0.409 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.801 " "Worst-case removal slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 SCOMP:inst\|IO_CYCLE  " "    0.801               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.278               0.000 clk_div:inst5\|clock_10Hz  " "    3.278               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -124.867 SCOMP:inst\|IO_CYCLE  " "   -1.403            -124.867 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -65.941 clk_div:inst5\|clock_100kHz  " "   -1.403             -65.941 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 clk_div:inst5\|clock_10Hz  " "   -1.403             -22.448 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857               0.000 clock_50  " "    9.857               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.700               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.700               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491744 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636930491758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636930491917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636930491923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.263 " "Worst-case setup slack is -4.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263             -67.577 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.263             -67.577 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788            -192.918 SCOMP:inst\|IO_CYCLE  " "   -2.788            -192.918 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.838             -30.924 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.838             -30.924 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563             -41.429 clk_div:inst5\|clock_100kHz  " "   -1.563             -41.429 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.066 clk_div:inst5\|clock_10Hz  " "   -0.056              -0.066 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "    0.147               0.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_div:inst5\|clock_100kHz  " "    0.148               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_div:inst5\|clock_10Hz  " "    0.152               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.172               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 SCOMP:inst\|IO_CYCLE  " "    0.541               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.697 " "Worst-case recovery slack is -1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697             -27.152 clk_div:inst5\|clock_10Hz  " "   -1.697             -27.152 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 SCOMP:inst\|IO_CYCLE  " "   -0.013              -0.013 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 SCOMP:inst\|IO_CYCLE  " "    0.597               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 clk_div:inst5\|clock_10Hz  " "    1.262               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -89.000 SCOMP:inst\|IO_CYCLE  " "   -1.000             -89.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.000             -50.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 clk_div:inst5\|clock_100kHz  " "   -1.000             -47.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 clk_div:inst5\|clock_10Hz  " "   -1.000             -16.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 clock_50  " "    9.532               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.712               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.712               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636930491933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636930491933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636930492644 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636930492644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636930492676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 17:54:52 2021 " "Processing ended: Sun Nov 14 17:54:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636930492676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636930492676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636930492676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636930492676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1636930493187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930493188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 17:54:53 2021 " "Processing started: Sun Nov 14 17:54:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636930493188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636930493188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636930493188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SCOMP.vo /home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/simulation/modelsim/ simulation " "Generated file SCOMP.vo in folder \"/home/justin/Documents/Courses/ece2031/project/ECE2031FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1636930493514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636930493535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 17:54:53 2021 " "Processing ended: Sun Nov 14 17:54:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636930493535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636930493535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636930493535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636930493535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636930493622 ""}
