[{"chunk_id": "info_6c5757", "title": "EC39004: Vlsi Laboratory - Quick Facts", "text": "EC39004\nCourse name | VLSI LABORATORY\nOffered by | Electronics & Electrical Communication Engineering\nCredits | 2\nL-T-P | 0-0-3\nPrevious Year Grade Distribution\n34 39 30 6 6 2 EX A B C D P F | 34 | 34 | 39 | 39 | 30 | 30 | 6 | 6 | 6 | 6 | 2 | 2 | EX | A | B | C | D | P | F\n34 | 34 | 39 | 39 | 30 | 30 | 6 | 6 | 6 | 6 | 2 | 2\n34\n39\n30\n6\n6\n2\nEX | A | B | C | D | P | F\nSemester | {{{semester}}}", "page": "EC39004: Vlsi Laboratory"}, {"chunk_id": "1af78a50", "title": "Syllabus mentioned in ERP", "text": "Transistor-level Circuit Design using Cadence Design Flow1. Circuit design (paper-pencil design w/o cadence)2. Schematic capture and simulation3. Circuit layout and layout vs. schematic check4. Parameter extraction from layout and post-layout simulation\u00c3\u00b4\u00c2\u00c2\u00c2 Design experiments:o Familiarization with Cadence schematic-to-layout flow using inverter designo A cascode amplifier designo A differential amplifier designo A current source designo An operational transconductance amplifier design\u00c3\u00a2\u00c2\u00c2\u00a2 Logic-level Circuit Design using Xilinx FPGA Design Flow1. Architectural level design (paper-pencil design w/o Xilinx)2. HDL coding of the design and logic simulation3. Synthesis and postsynthesis logic simulation4. Implementation (placement and routing)5. Downloading to FPGA and verification of design\u00c3\u00b4\u00c2\u00c2\u00c2 Design experiments:o Familiarization with Xilinx HDL-to-implementation flow using ripple-carry adder designo Carry Look Ahead addero Arithmetic Multipliero Carry Bypass addero Barrel shiftero Logarithmic shiftero Sequence detectoro Left/right shiftero Synchronous up/down countero Linear feedback shift register", "page": "EC39004: Vlsi Laboratory"}]