# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_01.srcs/sources_1/new/alphabet_7seg.vhd" \
"../../../../Test_01.srcs/sources_1/new/clock_enable.vhd" \
"../../../../Test_01.srcs/sources_1/new/cnt_up_down.vhd" \
"../../../../Test_01.srcs/sources_1/new/driver_7seg_8characters.vhd" \
"../../../../Test_01.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
