#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001797d1e72d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001797d259170_0 .net "PC", 31 0, v000001797d2530b0_0;  1 drivers
v000001797d258ef0_0 .var "clk", 0 0;
v000001797d259a30_0 .net "clkout", 0 0, L_000001797d1e0580;  1 drivers
v000001797d259850_0 .net "cycles_consumed", 31 0, v000001797d2573f0_0;  1 drivers
v000001797d2581d0_0 .net "regs0", 31 0, L_000001797d1e0890;  1 drivers
v000001797d2588b0_0 .net "regs1", 31 0, L_000001797d1e03c0;  1 drivers
v000001797d259b70_0 .net "regs2", 31 0, L_000001797d1e0900;  1 drivers
v000001797d259990_0 .net "regs3", 31 0, L_000001797d1e0ba0;  1 drivers
v000001797d2589f0_0 .net "regs4", 31 0, L_000001797d1e0f20;  1 drivers
v000001797d258a90_0 .net "regs5", 31 0, L_000001797d1e0dd0;  1 drivers
v000001797d259c10_0 .var "rst", 0 0;
S_000001797d165c80 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001797d1e72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001797d1e75f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001797d1e7628 .param/l "add" 0 4 5, C4<100000>;
P_000001797d1e7660 .param/l "addi" 0 4 8, C4<001000>;
P_000001797d1e7698 .param/l "addu" 0 4 5, C4<100001>;
P_000001797d1e76d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001797d1e7708 .param/l "andi" 0 4 8, C4<001100>;
P_000001797d1e7740 .param/l "beq" 0 4 10, C4<000100>;
P_000001797d1e7778 .param/l "bne" 0 4 10, C4<000101>;
P_000001797d1e77b0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001797d1e77e8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001797d1e7820 .param/l "j" 0 4 12, C4<000010>;
P_000001797d1e7858 .param/l "jal" 0 4 12, C4<000011>;
P_000001797d1e7890 .param/l "jr" 0 4 6, C4<001000>;
P_000001797d1e78c8 .param/l "lw" 0 4 8, C4<100011>;
P_000001797d1e7900 .param/l "nor_" 0 4 5, C4<100111>;
P_000001797d1e7938 .param/l "or_" 0 4 5, C4<100101>;
P_000001797d1e7970 .param/l "ori" 0 4 8, C4<001101>;
P_000001797d1e79a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001797d1e79e0 .param/l "sll" 0 4 6, C4<000000>;
P_000001797d1e7a18 .param/l "slt" 0 4 5, C4<101010>;
P_000001797d1e7a50 .param/l "slti" 0 4 8, C4<101010>;
P_000001797d1e7a88 .param/l "srl" 0 4 6, C4<000010>;
P_000001797d1e7ac0 .param/l "sub" 0 4 5, C4<100010>;
P_000001797d1e7af8 .param/l "subu" 0 4 5, C4<100011>;
P_000001797d1e7b30 .param/l "sw" 0 4 8, C4<101011>;
P_000001797d1e7b68 .param/l "xor_" 0 4 5, C4<100110>;
P_000001797d1e7ba0 .param/l "xori" 0 4 8, C4<001110>;
L_000001797d1e0970 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e0ac0 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e1000 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e07b0 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e11c0 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e0eb0 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e09e0 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e0c80 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e0580 .functor OR 1, v000001797d258ef0_0, v000001797d1d9a70_0, C4<0>, C4<0>;
L_000001797d1e0d60 .functor OR 1, L_000001797d257ff0, L_000001797d258090, C4<0>, C4<0>;
L_000001797d1e0b30 .functor AND 1, L_000001797d2b27a0, L_000001797d2b3d80, C4<1>, C4<1>;
L_000001797d1e0510 .functor NOT 1, v000001797d259c10_0, C4<0>, C4<0>, C4<0>;
L_000001797d1e0e40 .functor OR 1, L_000001797d2b3740, L_000001797d2b2660, C4<0>, C4<0>;
L_000001797d1e10e0 .functor OR 1, L_000001797d1e0e40, L_000001797d2b25c0, C4<0>, C4<0>;
L_000001797d1e0820 .functor OR 1, L_000001797d2b2020, L_000001797d2b20c0, C4<0>, C4<0>;
L_000001797d1e0430 .functor AND 1, L_000001797d2b1f80, L_000001797d1e0820, C4<1>, C4<1>;
L_000001797d1e1150 .functor OR 1, L_000001797d2b2c00, L_000001797d2b2ca0, C4<0>, C4<0>;
L_000001797d1e04a0 .functor AND 1, L_000001797d2b2b60, L_000001797d1e1150, C4<1>, C4<1>;
L_000001797d19b840 .functor NOT 1, L_000001797d1e0580, C4<0>, C4<0>, C4<0>;
v000001797d2526b0_0 .net "ALUOp", 3 0, v000001797d1d9390_0;  1 drivers
v000001797d2517b0_0 .net "ALUResult", 31 0, v000001797d249a10_0;  1 drivers
v000001797d252070_0 .net "ALUSrc", 0 0, v000001797d1d87b0_0;  1 drivers
v000001797d252a70_0 .net "ALUin2", 31 0, L_000001797d2b2a20;  1 drivers
v000001797d252930_0 .net "MemReadEn", 0 0, v000001797d1da010_0;  1 drivers
v000001797d251710_0 .net "MemWriteEn", 0 0, v000001797d1d88f0_0;  1 drivers
v000001797d252110_0 .net "MemtoReg", 0 0, v000001797d1d9610_0;  1 drivers
v000001797d252d90_0 .net "PC", 31 0, v000001797d2530b0_0;  alias, 1 drivers
v000001797d252ed0_0 .net "PCPlus1", 31 0, L_000001797d259710;  1 drivers
v000001797d2521b0_0 .net "PCsrc", 1 0, v000001797d249bf0_0;  1 drivers
v000001797d252750_0 .net "RegDst", 0 0, v000001797d1d8a30_0;  1 drivers
v000001797d251990_0 .net "RegWriteEn", 0 0, v000001797d1d9750_0;  1 drivers
v000001797d253330_0 .net "WriteRegister", 4 0, L_000001797d2b2160;  1 drivers
v000001797d251a30_0 .net *"_ivl_0", 0 0, L_000001797d1e0970;  1 drivers
L_000001797d259ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001797d2527f0_0 .net/2u *"_ivl_10", 4 0, L_000001797d259ec0;  1 drivers
L_000001797d25a2b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d253510_0 .net *"_ivl_101", 15 0, L_000001797d25a2b0;  1 drivers
v000001797d252b10_0 .net *"_ivl_102", 31 0, L_000001797d2b3380;  1 drivers
L_000001797d25a2f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d2529d0_0 .net *"_ivl_105", 25 0, L_000001797d25a2f8;  1 drivers
L_000001797d25a340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d253470_0 .net/2u *"_ivl_106", 31 0, L_000001797d25a340;  1 drivers
v000001797d251f30_0 .net *"_ivl_108", 0 0, L_000001797d2b27a0;  1 drivers
L_000001797d25a388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001797d251d50_0 .net/2u *"_ivl_110", 5 0, L_000001797d25a388;  1 drivers
v000001797d2522f0_0 .net *"_ivl_112", 0 0, L_000001797d2b3d80;  1 drivers
v000001797d251ad0_0 .net *"_ivl_115", 0 0, L_000001797d1e0b30;  1 drivers
v000001797d252c50_0 .net *"_ivl_116", 47 0, L_000001797d2b1ee0;  1 drivers
L_000001797d25a3d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d253290_0 .net *"_ivl_119", 15 0, L_000001797d25a3d0;  1 drivers
L_000001797d259f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001797d251df0_0 .net/2u *"_ivl_12", 5 0, L_000001797d259f08;  1 drivers
v000001797d2533d0_0 .net *"_ivl_120", 47 0, L_000001797d2b3420;  1 drivers
L_000001797d25a418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d251e90_0 .net *"_ivl_123", 15 0, L_000001797d25a418;  1 drivers
v000001797d252bb0_0 .net *"_ivl_125", 0 0, L_000001797d2b2e80;  1 drivers
v000001797d2531f0_0 .net *"_ivl_126", 31 0, L_000001797d2b37e0;  1 drivers
v000001797d251670_0 .net *"_ivl_128", 47 0, L_000001797d2b2480;  1 drivers
v000001797d252390_0 .net *"_ivl_130", 47 0, L_000001797d2b2840;  1 drivers
v000001797d252cf0_0 .net *"_ivl_132", 47 0, L_000001797d2b3920;  1 drivers
v000001797d251850_0 .net *"_ivl_134", 47 0, L_000001797d2b2fc0;  1 drivers
L_000001797d25a460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001797d2518f0_0 .net/2u *"_ivl_138", 1 0, L_000001797d25a460;  1 drivers
v000001797d252e30_0 .net *"_ivl_14", 0 0, L_000001797d258630;  1 drivers
v000001797d251b70_0 .net *"_ivl_140", 0 0, L_000001797d2b3880;  1 drivers
L_000001797d25a4a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001797d252f70_0 .net/2u *"_ivl_142", 1 0, L_000001797d25a4a8;  1 drivers
v000001797d251c10_0 .net *"_ivl_144", 0 0, L_000001797d2b3600;  1 drivers
L_000001797d25a4f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001797d252250_0 .net/2u *"_ivl_146", 1 0, L_000001797d25a4f0;  1 drivers
v000001797d251cb0_0 .net *"_ivl_148", 0 0, L_000001797d2b36a0;  1 drivers
L_000001797d25a538 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001797d252430_0 .net/2u *"_ivl_150", 31 0, L_000001797d25a538;  1 drivers
L_000001797d25a580 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001797d253b80_0 .net/2u *"_ivl_152", 31 0, L_000001797d25a580;  1 drivers
v000001797d254120_0 .net *"_ivl_154", 31 0, L_000001797d2b2f20;  1 drivers
v000001797d2544e0_0 .net *"_ivl_156", 31 0, L_000001797d2b22a0;  1 drivers
L_000001797d259f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001797d254440_0 .net/2u *"_ivl_16", 4 0, L_000001797d259f50;  1 drivers
v000001797d254b20_0 .net *"_ivl_160", 0 0, L_000001797d1e0510;  1 drivers
L_000001797d25a610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d254c60_0 .net/2u *"_ivl_162", 31 0, L_000001797d25a610;  1 drivers
L_000001797d25a6e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001797d2550c0_0 .net/2u *"_ivl_166", 5 0, L_000001797d25a6e8;  1 drivers
v000001797d254800_0 .net *"_ivl_168", 0 0, L_000001797d2b3740;  1 drivers
L_000001797d25a730 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001797d254580_0 .net/2u *"_ivl_170", 5 0, L_000001797d25a730;  1 drivers
v000001797d2553e0_0 .net *"_ivl_172", 0 0, L_000001797d2b2660;  1 drivers
v000001797d253e00_0 .net *"_ivl_175", 0 0, L_000001797d1e0e40;  1 drivers
L_000001797d25a778 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001797d254620_0 .net/2u *"_ivl_176", 5 0, L_000001797d25a778;  1 drivers
v000001797d253720_0 .net *"_ivl_178", 0 0, L_000001797d2b25c0;  1 drivers
v000001797d2546c0_0 .net *"_ivl_181", 0 0, L_000001797d1e10e0;  1 drivers
L_000001797d25a7c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d255520_0 .net/2u *"_ivl_182", 15 0, L_000001797d25a7c0;  1 drivers
v000001797d253680_0 .net *"_ivl_184", 31 0, L_000001797d2b39c0;  1 drivers
v000001797d253ea0_0 .net *"_ivl_187", 0 0, L_000001797d2b3240;  1 drivers
v000001797d253860_0 .net *"_ivl_188", 15 0, L_000001797d2b32e0;  1 drivers
v000001797d254d00_0 .net *"_ivl_19", 4 0, L_000001797d259530;  1 drivers
v000001797d254da0_0 .net *"_ivl_190", 31 0, L_000001797d2b3a60;  1 drivers
v000001797d255480_0 .net *"_ivl_194", 31 0, L_000001797d2b2340;  1 drivers
L_000001797d25a808 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d254760_0 .net *"_ivl_197", 25 0, L_000001797d25a808;  1 drivers
L_000001797d25a850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d2548a0_0 .net/2u *"_ivl_198", 31 0, L_000001797d25a850;  1 drivers
L_000001797d259e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001797d2541c0_0 .net/2u *"_ivl_2", 5 0, L_000001797d259e78;  1 drivers
v000001797d254e40_0 .net *"_ivl_20", 4 0, L_000001797d258950;  1 drivers
v000001797d254f80_0 .net *"_ivl_200", 0 0, L_000001797d2b1f80;  1 drivers
L_000001797d25a898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001797d254940_0 .net/2u *"_ivl_202", 5 0, L_000001797d25a898;  1 drivers
v000001797d253d60_0 .net *"_ivl_204", 0 0, L_000001797d2b2020;  1 drivers
L_000001797d25a8e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001797d255200_0 .net/2u *"_ivl_206", 5 0, L_000001797d25a8e0;  1 drivers
v000001797d2549e0_0 .net *"_ivl_208", 0 0, L_000001797d2b20c0;  1 drivers
v000001797d253f40_0 .net *"_ivl_211", 0 0, L_000001797d1e0820;  1 drivers
v000001797d2537c0_0 .net *"_ivl_213", 0 0, L_000001797d1e0430;  1 drivers
L_000001797d25a928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001797d253900_0 .net/2u *"_ivl_214", 5 0, L_000001797d25a928;  1 drivers
v000001797d254ee0_0 .net *"_ivl_216", 0 0, L_000001797d2b2200;  1 drivers
L_000001797d25a970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001797d255020_0 .net/2u *"_ivl_218", 31 0, L_000001797d25a970;  1 drivers
v000001797d254a80_0 .net *"_ivl_220", 31 0, L_000001797d2b2700;  1 drivers
v000001797d2552a0_0 .net *"_ivl_224", 31 0, L_000001797d2b2ac0;  1 drivers
L_000001797d25a9b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d2539a0_0 .net *"_ivl_227", 25 0, L_000001797d25a9b8;  1 drivers
L_000001797d25aa00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d253fe0_0 .net/2u *"_ivl_228", 31 0, L_000001797d25aa00;  1 drivers
v000001797d254bc0_0 .net *"_ivl_230", 0 0, L_000001797d2b2b60;  1 drivers
L_000001797d25aa48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001797d255160_0 .net/2u *"_ivl_232", 5 0, L_000001797d25aa48;  1 drivers
v000001797d255340_0 .net *"_ivl_234", 0 0, L_000001797d2b2c00;  1 drivers
L_000001797d25aa90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001797d253a40_0 .net/2u *"_ivl_236", 5 0, L_000001797d25aa90;  1 drivers
v000001797d253ae0_0 .net *"_ivl_238", 0 0, L_000001797d2b2ca0;  1 drivers
v000001797d253c20_0 .net *"_ivl_24", 0 0, L_000001797d1e1000;  1 drivers
v000001797d253cc0_0 .net *"_ivl_241", 0 0, L_000001797d1e1150;  1 drivers
v000001797d254080_0 .net *"_ivl_243", 0 0, L_000001797d1e04a0;  1 drivers
L_000001797d25aad8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001797d254260_0 .net/2u *"_ivl_244", 5 0, L_000001797d25aad8;  1 drivers
v000001797d254300_0 .net *"_ivl_246", 0 0, L_000001797d2b2de0;  1 drivers
v000001797d2543a0_0 .net *"_ivl_248", 31 0, L_000001797d2b5660;  1 drivers
L_000001797d259f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001797d256270_0 .net/2u *"_ivl_26", 4 0, L_000001797d259f98;  1 drivers
v000001797d256db0_0 .net *"_ivl_29", 4 0, L_000001797d2584f0;  1 drivers
v000001797d256ef0_0 .net *"_ivl_32", 0 0, L_000001797d1e07b0;  1 drivers
L_000001797d259fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001797d256630_0 .net/2u *"_ivl_34", 4 0, L_000001797d259fe0;  1 drivers
v000001797d256090_0 .net *"_ivl_37", 4 0, L_000001797d258bd0;  1 drivers
v000001797d2559b0_0 .net *"_ivl_40", 0 0, L_000001797d1e11c0;  1 drivers
L_000001797d25a028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d2563b0_0 .net/2u *"_ivl_42", 15 0, L_000001797d25a028;  1 drivers
v000001797d256bd0_0 .net *"_ivl_45", 15 0, L_000001797d258f90;  1 drivers
v000001797d256770_0 .net *"_ivl_48", 0 0, L_000001797d1e0eb0;  1 drivers
v000001797d255af0_0 .net *"_ivl_5", 5 0, L_000001797d2590d0;  1 drivers
L_000001797d25a070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d256d10_0 .net/2u *"_ivl_50", 36 0, L_000001797d25a070;  1 drivers
L_000001797d25a0b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d256950_0 .net/2u *"_ivl_52", 31 0, L_000001797d25a0b8;  1 drivers
v000001797d257490_0 .net *"_ivl_55", 4 0, L_000001797d258590;  1 drivers
v000001797d255f50_0 .net *"_ivl_56", 36 0, L_000001797d258d10;  1 drivers
v000001797d255d70_0 .net *"_ivl_58", 36 0, L_000001797d259210;  1 drivers
v000001797d2569f0_0 .net *"_ivl_62", 0 0, L_000001797d1e09e0;  1 drivers
L_000001797d25a100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001797d256c70_0 .net/2u *"_ivl_64", 5 0, L_000001797d25a100;  1 drivers
v000001797d2572b0_0 .net *"_ivl_67", 5 0, L_000001797d2592b0;  1 drivers
v000001797d255e10_0 .net *"_ivl_70", 0 0, L_000001797d1e0c80;  1 drivers
L_000001797d25a148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d257350_0 .net/2u *"_ivl_72", 57 0, L_000001797d25a148;  1 drivers
L_000001797d25a190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d255eb0_0 .net/2u *"_ivl_74", 31 0, L_000001797d25a190;  1 drivers
v000001797d2568b0_0 .net *"_ivl_77", 25 0, L_000001797d259490;  1 drivers
v000001797d2570d0_0 .net *"_ivl_78", 57 0, L_000001797d259350;  1 drivers
v000001797d256e50_0 .net *"_ivl_8", 0 0, L_000001797d1e0ac0;  1 drivers
v000001797d257170_0 .net *"_ivl_80", 57 0, L_000001797d259670;  1 drivers
L_000001797d25a1d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001797d255ff0_0 .net/2u *"_ivl_84", 31 0, L_000001797d25a1d8;  1 drivers
L_000001797d25a220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001797d255cd0_0 .net/2u *"_ivl_88", 5 0, L_000001797d25a220;  1 drivers
v000001797d256a90_0 .net *"_ivl_90", 0 0, L_000001797d257ff0;  1 drivers
L_000001797d25a268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001797d256130_0 .net/2u *"_ivl_92", 5 0, L_000001797d25a268;  1 drivers
v000001797d2561d0_0 .net *"_ivl_94", 0 0, L_000001797d258090;  1 drivers
v000001797d255b90_0 .net *"_ivl_97", 0 0, L_000001797d1e0d60;  1 drivers
v000001797d256f90_0 .net *"_ivl_98", 47 0, L_000001797d2b23e0;  1 drivers
v000001797d257210_0 .net "adderResult", 31 0, L_000001797d2b3ce0;  1 drivers
v000001797d256810_0 .net "address", 31 0, L_000001797d257f50;  1 drivers
v000001797d255c30_0 .net "clk", 0 0, L_000001797d1e0580;  alias, 1 drivers
v000001797d2573f0_0 .var "cycles_consumed", 31 0;
o000001797d201888 .functor BUFZ 1, C4<z>; HiZ drive
v000001797d256310_0 .net "excep_flag", 0 0, o000001797d201888;  0 drivers
v000001797d257530_0 .net "extImm", 31 0, L_000001797d2b3c40;  1 drivers
v000001797d2566d0_0 .net "funct", 5 0, L_000001797d259ad0;  1 drivers
v000001797d255690_0 .net "hlt", 0 0, v000001797d1d9a70_0;  1 drivers
v000001797d255730_0 .net "imm", 15 0, L_000001797d258310;  1 drivers
v000001797d257030_0 .net "immediate", 31 0, L_000001797d2b2980;  1 drivers
v000001797d256450_0 .net "input_clk", 0 0, v000001797d258ef0_0;  1 drivers
v000001797d2564f0_0 .net "instruction", 31 0, L_000001797d2b3ba0;  1 drivers
v000001797d2557d0_0 .net "memoryReadData", 31 0, v000001797d252570_0;  1 drivers
v000001797d256590_0 .net "nextPC", 31 0, L_000001797d2b34c0;  1 drivers
v000001797d256b30_0 .net "opcode", 5 0, L_000001797d2583b0;  1 drivers
v000001797d255870_0 .net "rd", 4 0, L_000001797d258270;  1 drivers
v000001797d255910_0 .net "readData1", 31 0, L_000001797d1e0f90;  1 drivers
v000001797d255a50_0 .net "readData1_w", 31 0, L_000001797d2b67e0;  1 drivers
v000001797d258770_0 .net "readData2", 31 0, L_000001797d1e02e0;  1 drivers
v000001797d258130_0 .net "regs0", 31 0, L_000001797d1e0890;  alias, 1 drivers
v000001797d259d50_0 .net "regs1", 31 0, L_000001797d1e03c0;  alias, 1 drivers
v000001797d2598f0_0 .net "regs2", 31 0, L_000001797d1e0900;  alias, 1 drivers
v000001797d258db0_0 .net "regs3", 31 0, L_000001797d1e0ba0;  alias, 1 drivers
v000001797d258810_0 .net "regs4", 31 0, L_000001797d1e0f20;  alias, 1 drivers
v000001797d257eb0_0 .net "regs5", 31 0, L_000001797d1e0dd0;  alias, 1 drivers
v000001797d2593f0_0 .net "rs", 4 0, L_000001797d2586d0;  1 drivers
v000001797d259030_0 .net "rst", 0 0, v000001797d259c10_0;  1 drivers
v000001797d258e50_0 .net "rt", 4 0, L_000001797d258c70;  1 drivers
v000001797d2597b0_0 .net "shamt", 31 0, L_000001797d2595d0;  1 drivers
v000001797d259cb0_0 .net "wire_instruction", 31 0, L_000001797d1e0660;  1 drivers
v000001797d258450_0 .net "writeData", 31 0, L_000001797d2b4300;  1 drivers
v000001797d258b30_0 .net "zero", 0 0, L_000001797d2b5480;  1 drivers
L_000001797d2590d0 .part L_000001797d2b3ba0, 26, 6;
L_000001797d2583b0 .functor MUXZ 6, L_000001797d2590d0, L_000001797d259e78, L_000001797d1e0970, C4<>;
L_000001797d258630 .cmp/eq 6, L_000001797d2583b0, L_000001797d259f08;
L_000001797d259530 .part L_000001797d2b3ba0, 11, 5;
L_000001797d258950 .functor MUXZ 5, L_000001797d259530, L_000001797d259f50, L_000001797d258630, C4<>;
L_000001797d258270 .functor MUXZ 5, L_000001797d258950, L_000001797d259ec0, L_000001797d1e0ac0, C4<>;
L_000001797d2584f0 .part L_000001797d2b3ba0, 21, 5;
L_000001797d2586d0 .functor MUXZ 5, L_000001797d2584f0, L_000001797d259f98, L_000001797d1e1000, C4<>;
L_000001797d258bd0 .part L_000001797d2b3ba0, 16, 5;
L_000001797d258c70 .functor MUXZ 5, L_000001797d258bd0, L_000001797d259fe0, L_000001797d1e07b0, C4<>;
L_000001797d258f90 .part L_000001797d2b3ba0, 0, 16;
L_000001797d258310 .functor MUXZ 16, L_000001797d258f90, L_000001797d25a028, L_000001797d1e11c0, C4<>;
L_000001797d258590 .part L_000001797d2b3ba0, 6, 5;
L_000001797d258d10 .concat [ 5 32 0 0], L_000001797d258590, L_000001797d25a0b8;
L_000001797d259210 .functor MUXZ 37, L_000001797d258d10, L_000001797d25a070, L_000001797d1e0eb0, C4<>;
L_000001797d2595d0 .part L_000001797d259210, 0, 32;
L_000001797d2592b0 .part L_000001797d2b3ba0, 0, 6;
L_000001797d259ad0 .functor MUXZ 6, L_000001797d2592b0, L_000001797d25a100, L_000001797d1e09e0, C4<>;
L_000001797d259490 .part L_000001797d2b3ba0, 0, 26;
L_000001797d259350 .concat [ 26 32 0 0], L_000001797d259490, L_000001797d25a190;
L_000001797d259670 .functor MUXZ 58, L_000001797d259350, L_000001797d25a148, L_000001797d1e0c80, C4<>;
L_000001797d257f50 .part L_000001797d259670, 0, 32;
L_000001797d259710 .arith/sum 32, v000001797d2530b0_0, L_000001797d25a1d8;
L_000001797d257ff0 .cmp/eq 6, L_000001797d2583b0, L_000001797d25a220;
L_000001797d258090 .cmp/eq 6, L_000001797d2583b0, L_000001797d25a268;
L_000001797d2b23e0 .concat [ 32 16 0 0], L_000001797d257f50, L_000001797d25a2b0;
L_000001797d2b3380 .concat [ 6 26 0 0], L_000001797d2583b0, L_000001797d25a2f8;
L_000001797d2b27a0 .cmp/eq 32, L_000001797d2b3380, L_000001797d25a340;
L_000001797d2b3d80 .cmp/eq 6, L_000001797d259ad0, L_000001797d25a388;
L_000001797d2b1ee0 .concat [ 32 16 0 0], L_000001797d1e0f90, L_000001797d25a3d0;
L_000001797d2b3420 .concat [ 32 16 0 0], v000001797d2530b0_0, L_000001797d25a418;
L_000001797d2b2e80 .part L_000001797d258310, 15, 1;
LS_000001797d2b37e0_0_0 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_4 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_8 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_12 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_16 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_20 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_24 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_0_28 .concat [ 1 1 1 1], L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80, L_000001797d2b2e80;
LS_000001797d2b37e0_1_0 .concat [ 4 4 4 4], LS_000001797d2b37e0_0_0, LS_000001797d2b37e0_0_4, LS_000001797d2b37e0_0_8, LS_000001797d2b37e0_0_12;
LS_000001797d2b37e0_1_4 .concat [ 4 4 4 4], LS_000001797d2b37e0_0_16, LS_000001797d2b37e0_0_20, LS_000001797d2b37e0_0_24, LS_000001797d2b37e0_0_28;
L_000001797d2b37e0 .concat [ 16 16 0 0], LS_000001797d2b37e0_1_0, LS_000001797d2b37e0_1_4;
L_000001797d2b2480 .concat [ 16 32 0 0], L_000001797d258310, L_000001797d2b37e0;
L_000001797d2b2840 .arith/sum 48, L_000001797d2b3420, L_000001797d2b2480;
L_000001797d2b3920 .functor MUXZ 48, L_000001797d2b2840, L_000001797d2b1ee0, L_000001797d1e0b30, C4<>;
L_000001797d2b2fc0 .functor MUXZ 48, L_000001797d2b3920, L_000001797d2b23e0, L_000001797d1e0d60, C4<>;
L_000001797d2b3ce0 .part L_000001797d2b2fc0, 0, 32;
L_000001797d2b3880 .cmp/eq 2, v000001797d249bf0_0, L_000001797d25a460;
L_000001797d2b3600 .cmp/eq 2, v000001797d249bf0_0, L_000001797d25a4a8;
L_000001797d2b36a0 .cmp/eq 2, v000001797d249bf0_0, L_000001797d25a4f0;
L_000001797d2b2f20 .functor MUXZ 32, L_000001797d25a580, L_000001797d25a538, L_000001797d2b36a0, C4<>;
L_000001797d2b22a0 .functor MUXZ 32, L_000001797d2b2f20, L_000001797d2b3ce0, L_000001797d2b3600, C4<>;
L_000001797d2b34c0 .functor MUXZ 32, L_000001797d2b22a0, L_000001797d259710, L_000001797d2b3880, C4<>;
L_000001797d2b3ba0 .functor MUXZ 32, L_000001797d1e0660, L_000001797d25a610, L_000001797d1e0510, C4<>;
L_000001797d2b3740 .cmp/eq 6, L_000001797d2583b0, L_000001797d25a6e8;
L_000001797d2b2660 .cmp/eq 6, L_000001797d2583b0, L_000001797d25a730;
L_000001797d2b25c0 .cmp/eq 6, L_000001797d2583b0, L_000001797d25a778;
L_000001797d2b39c0 .concat [ 16 16 0 0], L_000001797d258310, L_000001797d25a7c0;
L_000001797d2b3240 .part L_000001797d258310, 15, 1;
LS_000001797d2b32e0_0_0 .concat [ 1 1 1 1], L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240;
LS_000001797d2b32e0_0_4 .concat [ 1 1 1 1], L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240;
LS_000001797d2b32e0_0_8 .concat [ 1 1 1 1], L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240;
LS_000001797d2b32e0_0_12 .concat [ 1 1 1 1], L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240, L_000001797d2b3240;
L_000001797d2b32e0 .concat [ 4 4 4 4], LS_000001797d2b32e0_0_0, LS_000001797d2b32e0_0_4, LS_000001797d2b32e0_0_8, LS_000001797d2b32e0_0_12;
L_000001797d2b3a60 .concat [ 16 16 0 0], L_000001797d258310, L_000001797d2b32e0;
L_000001797d2b3c40 .functor MUXZ 32, L_000001797d2b3a60, L_000001797d2b39c0, L_000001797d1e10e0, C4<>;
L_000001797d2b2340 .concat [ 6 26 0 0], L_000001797d2583b0, L_000001797d25a808;
L_000001797d2b1f80 .cmp/eq 32, L_000001797d2b2340, L_000001797d25a850;
L_000001797d2b2020 .cmp/eq 6, L_000001797d259ad0, L_000001797d25a898;
L_000001797d2b20c0 .cmp/eq 6, L_000001797d259ad0, L_000001797d25a8e0;
L_000001797d2b2200 .cmp/eq 6, L_000001797d2583b0, L_000001797d25a928;
L_000001797d2b2700 .functor MUXZ 32, L_000001797d2b3c40, L_000001797d25a970, L_000001797d2b2200, C4<>;
L_000001797d2b2980 .functor MUXZ 32, L_000001797d2b2700, L_000001797d2595d0, L_000001797d1e0430, C4<>;
L_000001797d2b2ac0 .concat [ 6 26 0 0], L_000001797d2583b0, L_000001797d25a9b8;
L_000001797d2b2b60 .cmp/eq 32, L_000001797d2b2ac0, L_000001797d25aa00;
L_000001797d2b2c00 .cmp/eq 6, L_000001797d259ad0, L_000001797d25aa48;
L_000001797d2b2ca0 .cmp/eq 6, L_000001797d259ad0, L_000001797d25aa90;
L_000001797d2b2de0 .cmp/eq 6, L_000001797d2583b0, L_000001797d25aad8;
L_000001797d2b5660 .functor MUXZ 32, L_000001797d1e0f90, v000001797d2530b0_0, L_000001797d2b2de0, C4<>;
L_000001797d2b67e0 .functor MUXZ 32, L_000001797d2b5660, L_000001797d1e02e0, L_000001797d1e04a0, C4<>;
S_000001797d165e10 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001797d1c9800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001797d1e1070 .functor NOT 1, v000001797d1d87b0_0, C4<0>, C4<0>, C4<0>;
v000001797d1d99d0_0 .net *"_ivl_0", 0 0, L_000001797d1e1070;  1 drivers
v000001797d1d96b0_0 .net "in1", 31 0, L_000001797d1e02e0;  alias, 1 drivers
v000001797d1d8530_0 .net "in2", 31 0, L_000001797d2b2980;  alias, 1 drivers
v000001797d1d94d0_0 .net "out", 31 0, L_000001797d2b2a20;  alias, 1 drivers
v000001797d1d8f30_0 .net "s", 0 0, v000001797d1d87b0_0;  alias, 1 drivers
L_000001797d2b2a20 .functor MUXZ 32, L_000001797d2b2980, L_000001797d1e02e0, L_000001797d1e1070, C4<>;
S_000001797d165340 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001797d1fe870 .param/l "RType" 0 4 2, C4<000000>;
P_000001797d1fe8a8 .param/l "add" 0 4 5, C4<100000>;
P_000001797d1fe8e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001797d1fe918 .param/l "addu" 0 4 5, C4<100001>;
P_000001797d1fe950 .param/l "and_" 0 4 5, C4<100100>;
P_000001797d1fe988 .param/l "andi" 0 4 8, C4<001100>;
P_000001797d1fe9c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001797d1fe9f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001797d1fea30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001797d1fea68 .param/l "j" 0 4 12, C4<000010>;
P_000001797d1feaa0 .param/l "jal" 0 4 12, C4<000011>;
P_000001797d1fead8 .param/l "jr" 0 4 6, C4<001000>;
P_000001797d1feb10 .param/l "lw" 0 4 8, C4<100011>;
P_000001797d1feb48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001797d1feb80 .param/l "or_" 0 4 5, C4<100101>;
P_000001797d1febb8 .param/l "ori" 0 4 8, C4<001101>;
P_000001797d1febf0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001797d1fec28 .param/l "sll" 0 4 6, C4<000000>;
P_000001797d1fec60 .param/l "slt" 0 4 5, C4<101010>;
P_000001797d1fec98 .param/l "slti" 0 4 8, C4<101010>;
P_000001797d1fecd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001797d1fed08 .param/l "sub" 0 4 5, C4<100010>;
P_000001797d1fed40 .param/l "subu" 0 4 5, C4<100011>;
P_000001797d1fed78 .param/l "sw" 0 4 8, C4<101011>;
P_000001797d1fedb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001797d1fede8 .param/l "xori" 0 4 8, C4<001110>;
v000001797d1d9390_0 .var "ALUOp", 3 0;
v000001797d1d87b0_0 .var "ALUSrc", 0 0;
v000001797d1da010_0 .var "MemReadEn", 0 0;
v000001797d1d88f0_0 .var "MemWriteEn", 0 0;
v000001797d1d9610_0 .var "MemtoReg", 0 0;
v000001797d1d8a30_0 .var "RegDst", 0 0;
v000001797d1d9750_0 .var "RegWriteEn", 0 0;
v000001797d1d8c10_0 .net "funct", 5 0, L_000001797d259ad0;  alias, 1 drivers
v000001797d1d9a70_0 .var "hlt", 0 0;
v000001797d1d9ed0_0 .net "opcode", 5 0, L_000001797d2583b0;  alias, 1 drivers
v000001797d1d9cf0_0 .net "rst", 0 0, v000001797d259c10_0;  alias, 1 drivers
E_000001797d1c8cc0 .event anyedge, v000001797d1d9cf0_0, v000001797d1d9ed0_0, v000001797d1d8c10_0;
S_000001797d1fee30 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001797d1c91c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001797d1e0660 .functor BUFZ 32, L_000001797d2b2520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d1d8d50_0 .net "Data_Out", 31 0, L_000001797d1e0660;  alias, 1 drivers
v000001797d1da0b0 .array "InstMem", 0 1023, 31 0;
v000001797d1d8df0_0 .net *"_ivl_0", 31 0, L_000001797d2b2520;  1 drivers
v000001797d1d8fd0_0 .net *"_ivl_3", 9 0, L_000001797d2b3060;  1 drivers
v000001797d1d9430_0 .net *"_ivl_4", 11 0, L_000001797d2b3100;  1 drivers
L_000001797d25a5c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001797d1d9d90_0 .net *"_ivl_7", 1 0, L_000001797d25a5c8;  1 drivers
v000001797d1da150_0 .net "addr", 31 0, v000001797d2530b0_0;  alias, 1 drivers
v000001797d1adf90_0 .var/i "i", 31 0;
L_000001797d2b2520 .array/port v000001797d1da0b0, L_000001797d2b3100;
L_000001797d2b3060 .part v000001797d2530b0_0, 0, 10;
L_000001797d2b3100 .concat [ 10 2 0 0], L_000001797d2b3060, L_000001797d25a5c8;
S_000001797d1654d0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001797d1e0f90 .functor BUFZ 32, L_000001797d2b31a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001797d1e02e0 .functor BUFZ 32, L_000001797d2b3b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248610_1 .array/port v000001797d248610, 1;
L_000001797d1e0890 .functor BUFZ 32, v000001797d248610_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248610_2 .array/port v000001797d248610, 2;
L_000001797d1e03c0 .functor BUFZ 32, v000001797d248610_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248610_3 .array/port v000001797d248610, 3;
L_000001797d1e0900 .functor BUFZ 32, v000001797d248610_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248610_4 .array/port v000001797d248610, 4;
L_000001797d1e0ba0 .functor BUFZ 32, v000001797d248610_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248610_5 .array/port v000001797d248610, 5;
L_000001797d1e0f20 .functor BUFZ 32, v000001797d248610_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248610_6 .array/port v000001797d248610, 6;
L_000001797d1e0dd0 .functor BUFZ 32, v000001797d248610_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001797d248930_0 .net *"_ivl_0", 31 0, L_000001797d2b31a0;  1 drivers
v000001797d2489d0_0 .net *"_ivl_10", 6 0, L_000001797d2b28e0;  1 drivers
L_000001797d25a6a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001797d249510_0 .net *"_ivl_13", 1 0, L_000001797d25a6a0;  1 drivers
v000001797d249dd0_0 .net *"_ivl_2", 6 0, L_000001797d2b3560;  1 drivers
L_000001797d25a658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001797d249790_0 .net *"_ivl_5", 1 0, L_000001797d25a658;  1 drivers
v000001797d2496f0_0 .net *"_ivl_8", 31 0, L_000001797d2b3b00;  1 drivers
v000001797d249970_0 .net "clk", 0 0, L_000001797d1e0580;  alias, 1 drivers
v000001797d249330_0 .var/i "i", 31 0;
v000001797d2498d0_0 .net "readData1", 31 0, L_000001797d1e0f90;  alias, 1 drivers
v000001797d249b50_0 .net "readData2", 31 0, L_000001797d1e02e0;  alias, 1 drivers
v000001797d248250_0 .net "readRegister1", 4 0, L_000001797d2586d0;  alias, 1 drivers
v000001797d249010_0 .net "readRegister2", 4 0, L_000001797d258c70;  alias, 1 drivers
v000001797d248610 .array "registers", 31 0, 31 0;
v000001797d248070_0 .net "regs0", 31 0, L_000001797d1e0890;  alias, 1 drivers
v000001797d2487f0_0 .net "regs1", 31 0, L_000001797d1e03c0;  alias, 1 drivers
v000001797d2481b0_0 .net "regs2", 31 0, L_000001797d1e0900;  alias, 1 drivers
v000001797d2495b0_0 .net "regs3", 31 0, L_000001797d1e0ba0;  alias, 1 drivers
v000001797d248bb0_0 .net "regs4", 31 0, L_000001797d1e0f20;  alias, 1 drivers
v000001797d2486b0_0 .net "regs5", 31 0, L_000001797d1e0dd0;  alias, 1 drivers
v000001797d249ab0_0 .net "rst", 0 0, v000001797d259c10_0;  alias, 1 drivers
v000001797d248ed0_0 .net "we", 0 0, v000001797d1d9750_0;  alias, 1 drivers
v000001797d2482f0_0 .net "writeData", 31 0, L_000001797d2b4300;  alias, 1 drivers
v000001797d248a70_0 .net "writeRegister", 4 0, L_000001797d2b2160;  alias, 1 drivers
E_000001797d1c8d80/0 .event negedge, v000001797d1d9cf0_0;
E_000001797d1c8d80/1 .event posedge, v000001797d249970_0;
E_000001797d1c8d80 .event/or E_000001797d1c8d80/0, E_000001797d1c8d80/1;
L_000001797d2b31a0 .array/port v000001797d248610, L_000001797d2b3560;
L_000001797d2b3560 .concat [ 5 2 0 0], L_000001797d2586d0, L_000001797d25a658;
L_000001797d2b3b00 .array/port v000001797d248610, L_000001797d2b28e0;
L_000001797d2b28e0 .concat [ 5 2 0 0], L_000001797d258c70, L_000001797d25a6a0;
S_000001797d14f5b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001797d1654d0;
 .timescale 0 0;
v000001797d1ae2b0_0 .var/i "i", 31 0;
S_000001797d14f740 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001797d1c9700 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001797d1e0a50 .functor NOT 1, v000001797d1d8a30_0, C4<0>, C4<0>, C4<0>;
v000001797d2490b0_0 .net *"_ivl_0", 0 0, L_000001797d1e0a50;  1 drivers
v000001797d249150_0 .net "in1", 4 0, L_000001797d258c70;  alias, 1 drivers
v000001797d248390_0 .net "in2", 4 0, L_000001797d258270;  alias, 1 drivers
v000001797d248cf0_0 .net "out", 4 0, L_000001797d2b2160;  alias, 1 drivers
v000001797d2493d0_0 .net "s", 0 0, v000001797d1d8a30_0;  alias, 1 drivers
L_000001797d2b2160 .functor MUXZ 5, L_000001797d258270, L_000001797d258c70, L_000001797d1e0a50, C4<>;
S_000001797d197270 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001797d1c9440 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001797d2b8420 .functor NOT 1, v000001797d1d9610_0, C4<0>, C4<0>, C4<0>;
v000001797d249e70_0 .net *"_ivl_0", 0 0, L_000001797d2b8420;  1 drivers
v000001797d249650_0 .net "in1", 31 0, v000001797d249a10_0;  alias, 1 drivers
v000001797d248750_0 .net "in2", 31 0, v000001797d252570_0;  alias, 1 drivers
v000001797d2484d0_0 .net "out", 31 0, L_000001797d2b4300;  alias, 1 drivers
v000001797d248110_0 .net "s", 0 0, v000001797d1d9610_0;  alias, 1 drivers
L_000001797d2b4300 .functor MUXZ 32, v000001797d252570_0, v000001797d249a10_0, L_000001797d2b8420, C4<>;
S_000001797d197400 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001797d146af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001797d146b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001797d146b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001797d146b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001797d146bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001797d146c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001797d146c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001797d146c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001797d146cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001797d146ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001797d146d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001797d146d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001797d25ab20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001797d249470_0 .net/2u *"_ivl_0", 31 0, L_000001797d25ab20;  1 drivers
v000001797d248890_0 .net "opSel", 3 0, v000001797d1d9390_0;  alias, 1 drivers
v000001797d249830_0 .net "operand1", 31 0, L_000001797d2b67e0;  alias, 1 drivers
v000001797d249f10_0 .net "operand2", 31 0, L_000001797d2b2a20;  alias, 1 drivers
v000001797d249a10_0 .var "result", 31 0;
v000001797d248430_0 .net "zero", 0 0, L_000001797d2b5480;  alias, 1 drivers
E_000001797d1c9140 .event anyedge, v000001797d1d9390_0, v000001797d249830_0, v000001797d1d94d0_0;
L_000001797d2b5480 .cmp/eq 32, v000001797d249a10_0, L_000001797d25ab20;
S_000001797d146da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001797d24c040 .param/l "RType" 0 4 2, C4<000000>;
P_000001797d24c078 .param/l "add" 0 4 5, C4<100000>;
P_000001797d24c0b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001797d24c0e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001797d24c120 .param/l "and_" 0 4 5, C4<100100>;
P_000001797d24c158 .param/l "andi" 0 4 8, C4<001100>;
P_000001797d24c190 .param/l "beq" 0 4 10, C4<000100>;
P_000001797d24c1c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001797d24c200 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001797d24c238 .param/l "j" 0 4 12, C4<000010>;
P_000001797d24c270 .param/l "jal" 0 4 12, C4<000011>;
P_000001797d24c2a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001797d24c2e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001797d24c318 .param/l "nor_" 0 4 5, C4<100111>;
P_000001797d24c350 .param/l "or_" 0 4 5, C4<100101>;
P_000001797d24c388 .param/l "ori" 0 4 8, C4<001101>;
P_000001797d24c3c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001797d24c3f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001797d24c430 .param/l "slt" 0 4 5, C4<101010>;
P_000001797d24c468 .param/l "slti" 0 4 8, C4<101010>;
P_000001797d24c4a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001797d24c4d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001797d24c510 .param/l "subu" 0 4 5, C4<100011>;
P_000001797d24c548 .param/l "sw" 0 4 8, C4<101011>;
P_000001797d24c580 .param/l "xor_" 0 4 5, C4<100110>;
P_000001797d24c5b8 .param/l "xori" 0 4 8, C4<001110>;
v000001797d249bf0_0 .var "PCsrc", 1 0;
v000001797d248570_0 .net "excep_flag", 0 0, o000001797d201888;  alias, 0 drivers
v000001797d249c90_0 .net "funct", 5 0, L_000001797d259ad0;  alias, 1 drivers
v000001797d249d30_0 .net "opcode", 5 0, L_000001797d2583b0;  alias, 1 drivers
v000001797d248b10_0 .net "operand1", 31 0, L_000001797d1e0f90;  alias, 1 drivers
v000001797d248c50_0 .net "operand2", 31 0, L_000001797d2b2a20;  alias, 1 drivers
v000001797d248d90_0 .net "rst", 0 0, v000001797d259c10_0;  alias, 1 drivers
E_000001797d1c8c40/0 .event anyedge, v000001797d1d9cf0_0, v000001797d248570_0, v000001797d1d9ed0_0, v000001797d2498d0_0;
E_000001797d1c8c40/1 .event anyedge, v000001797d1d94d0_0, v000001797d1d8c10_0;
E_000001797d1c8c40 .event/or E_000001797d1c8c40/0, E_000001797d1c8c40/1;
S_000001797d17b6a0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001797d248e30 .array "DataMem", 0 1023, 31 0;
v000001797d248f70_0 .net "address", 31 0, v000001797d249a10_0;  alias, 1 drivers
v000001797d2491f0_0 .net "clock", 0 0, L_000001797d19b840;  1 drivers
v000001797d249290_0 .net "data", 31 0, L_000001797d1e02e0;  alias, 1 drivers
v000001797d2524d0_0 .var/i "i", 31 0;
v000001797d252570_0 .var "q", 31 0;
v000001797d251fd0_0 .net "rden", 0 0, v000001797d1da010_0;  alias, 1 drivers
v000001797d253010_0 .net "wren", 0 0, v000001797d1d88f0_0;  alias, 1 drivers
E_000001797d1c93c0 .event posedge, v000001797d2491f0_0;
S_000001797d17b830 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001797d165c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001797d1c9480 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001797d252610_0 .net "PCin", 31 0, L_000001797d2b34c0;  alias, 1 drivers
v000001797d2530b0_0 .var "PCout", 31 0;
v000001797d252890_0 .net "clk", 0 0, L_000001797d1e0580;  alias, 1 drivers
v000001797d253150_0 .net "rst", 0 0, v000001797d259c10_0;  alias, 1 drivers
    .scope S_000001797d146da0;
T_0 ;
    %wait E_000001797d1c8c40;
    %load/vec4 v000001797d248d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001797d249bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001797d248570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001797d249bf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001797d249d30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001797d248b10_0;
    %load/vec4 v000001797d248c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001797d249d30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001797d248b10_0;
    %load/vec4 v000001797d248c50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001797d249d30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001797d249d30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001797d249d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001797d249c90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001797d249bf0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001797d249bf0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001797d17b830;
T_1 ;
    %wait E_000001797d1c8d80;
    %load/vec4 v000001797d253150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001797d2530b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001797d252610_0;
    %assign/vec4 v000001797d2530b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001797d1fee30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001797d1adf90_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001797d1adf90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001797d1adf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %load/vec4 v000001797d1adf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001797d1adf90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d1da0b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001797d165340;
T_3 ;
    %wait E_000001797d1c8cc0;
    %load/vec4 v000001797d1d9cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001797d1d9a70_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001797d1d88f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001797d1d9610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001797d1da010_0, 0;
    %assign/vec4 v000001797d1d8a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001797d1d9a70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001797d1d9390_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001797d1d87b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001797d1d9750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001797d1d88f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001797d1d9610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001797d1da010_0, 0, 1;
    %store/vec4 v000001797d1d8a30_0, 0, 1;
    %load/vec4 v000001797d1d9ed0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9a70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d8a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %load/vec4 v000001797d1d8c10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d8a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001797d1d8a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1da010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d9610_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d88f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001797d1d87b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001797d1d9390_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001797d1654d0;
T_4 ;
    %wait E_000001797d1c8d80;
    %fork t_1, S_000001797d14f5b0;
    %jmp t_0;
    .scope S_000001797d14f5b0;
t_1 ;
    %load/vec4 v000001797d249ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001797d1ae2b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001797d1ae2b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001797d1ae2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d248610, 0, 4;
    %load/vec4 v000001797d1ae2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001797d1ae2b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001797d248ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001797d2482f0_0;
    %load/vec4 v000001797d248a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d248610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d248610, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001797d1654d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001797d1654d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001797d249330_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001797d249330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001797d249330_0;
    %ix/getv/s 4, v000001797d249330_0;
    %load/vec4a v000001797d248610, 4;
    %ix/getv/s 4, v000001797d249330_0;
    %load/vec4a v000001797d248610, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001797d249330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001797d249330_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001797d197400;
T_6 ;
    %wait E_000001797d1c9140;
    %load/vec4 v000001797d248890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %add;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %sub;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %and;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %or;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %xor;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %or;
    %inv;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001797d249830_0;
    %load/vec4 v000001797d249f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001797d249f10_0;
    %load/vec4 v000001797d249830_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001797d249830_0;
    %ix/getv 4, v000001797d249f10_0;
    %shiftl 4;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001797d249830_0;
    %ix/getv 4, v000001797d249f10_0;
    %shiftr 4;
    %assign/vec4 v000001797d249a10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001797d17b6a0;
T_7 ;
    %wait E_000001797d1c93c0;
    %load/vec4 v000001797d251fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001797d248f70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001797d248e30, 4;
    %assign/vec4 v000001797d252570_0, 0;
T_7.0 ;
    %load/vec4 v000001797d253010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001797d249290_0;
    %ix/getv 3, v000001797d248f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001797d248e30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001797d17b6a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001797d17b6a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001797d2524d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001797d2524d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001797d2524d0_0;
    %load/vec4a v000001797d248e30, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001797d2524d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001797d2524d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001797d2524d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001797d165c80;
T_10 ;
    %wait E_000001797d1c8d80;
    %load/vec4 v000001797d259030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001797d2573f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001797d2573f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001797d2573f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001797d1e72d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001797d258ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001797d259c10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001797d1e72d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001797d258ef0_0;
    %inv;
    %assign/vec4 v000001797d258ef0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001797d1e72d0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001797d259c10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001797d259c10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001797d259850_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
