Analysis & Synthesis report for R32V2020
Mon May 20 13:08:27 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txState
 12. State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxState
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1
 20. Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated
 21. Source assignments for BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated
 22. Source assignments for PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: VideoClk_SVGA_800x600:clockGen|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: BlockRam_Data:Data_RAM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_mult:Mult0
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard"
 36. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM"
 37. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32"
 38. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA"
 39. Port Connectivity Checks: "PeripheralInterface:Peripherals|bufferedUART:UART"
 40. Port Connectivity Checks: "PeripheralInterface:Peripherals"
 41. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r7"
 42. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r6"
 43. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r5"
 44. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r4"
 45. Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r2"
 46. Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r1"
 47. Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r0"
 48. Port Connectivity Checks: "RegisterFile:RegisterFile"
 49. Port Connectivity Checks: "REG_32:InstructionROMDataOutputLatch"
 50. Port Connectivity Checks: "OpCodeDecoder:opcodeDecoder"
 51. Port Connectivity Checks: "OneHotStateMachine:StateMachine"
 52. Port Connectivity Checks: "VideoClk_SVGA_800x600:clockGen"
 53. Signal Tap Logic Analyzer Settings
 54. In-System Memory Content Editor Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 57. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 58. Elapsed Time Per Partition
 59. Connections to In-System Debugging Instance "auto_signaltap_0"
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 20 13:08:27 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; R32V2020                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,609                                       ;
;     Total combinational functions  ; 2,626                                       ;
;     Dedicated logic registers      ; 1,597                                       ;
; Total registers                    ; 1597                                        ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 47,616                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; R32V2020           ; R32V2020           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                 ;
; Auto Shift Register Replacement                                  ; Always             ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                               ; Library     ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd                       ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd                                                      ;             ;
; ../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd      ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd                                     ;             ;
; ../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd                 ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd                                                ;             ;
; ../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd                      ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd                                                     ;             ;
; ../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd                       ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd                                                      ;             ;
; ../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd                          ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd                                                         ;             ;
; ../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD                               ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD                                                              ;             ;
; ../../Components/COUNTER/COUNTER_32.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd                                                                       ;             ;
; ../../Components/Multiplexers/MUX_16x32.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd                                                                   ;             ;
; ../../Components/Registers/REG_32_CONSTANT.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd                                                                ;             ;
; ../../Components/Registers/REG_32.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd                                                                         ;             ;
; ../../Components/RegisterFile/RegisterFile.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd                                                                ;             ;
; ../../Components/OpCodeDecoder/OpCodeDecoder.vhd                               ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd                                                              ;             ;
; ../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd                          ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd                                                         ;             ;
; ../../Components/ALU/ALU.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd                                                                                  ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd                 ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd                                                ;             ;
; ../../Components/BlockRam_Stack/BlockRam_Stack.vhd                             ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd                                                            ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data.vhd                               ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd                                                              ;             ;
; ../../Components/UART/bufferedUART.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd                                                                        ;             ;
; ../../Components/PS2KB/ps2_intf.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd                                                                           ;             ;
; R32V2020.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd                                                       ;             ;
; ../../Components/PeripheralInterface/PeripheralInterface.vhd                   ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd                                                  ;             ;
; ../../Components/Registers/REG_16.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd                                                                         ;             ;
; altpll.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                          ;             ;
; aglobal181.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                      ;             ;
; stratix_pll.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                     ;             ;
; stratixii_pll.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                   ;             ;
; cycloneii_pll.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                   ;             ;
; db/videoclk_svga_800x600_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v                                  ;             ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;             ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;             ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;             ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;             ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;             ;
; altrom.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                          ;             ;
; altram.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                          ;             ;
; altdpram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;             ;
; db/altsyncram_ff44.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_ff44.tdf                                             ;             ;
; db/altsyncram_hu43.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_hu43.tdf                                             ;             ;
; ../../../../Assembler/Programs/C001-JMP_Instruction/C001-Implied_NOP_JMP_0.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/Assembler/Programs/C001-JMP_Instruction/C001-Implied_NOP_JMP_0.hex                                           ;             ;
; sld_mod_ram_rom.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                   ;             ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                      ;             ;
; db/altsyncram_d7p3.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf                                             ;             ;
; db/altsyncram_dvn3.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf                                             ;             ;
; db/altsyncram_b0q3.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_b0q3.tdf                                             ;             ;
; sld_signaltap.vhd                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                   ;             ;
; sld_signaltap_impl.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                              ;             ;
; sld_ela_control.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                 ;             ;
; lpm_shiftreg.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                    ;             ;
; lpm_constant.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                    ;             ;
; dffeea.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                          ;             ;
; sld_mbpmg.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                        ;             ;
; sld_buffer_manager.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                              ;             ;
; db/altsyncram_4524.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_4524.tdf                                             ;             ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                        ;             ;
; memmodes.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                      ;             ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                         ;             ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                 ;             ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                      ;             ;
; lpm_mux.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                         ;             ;
; muxlut.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                          ;             ;
; bypassff.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                        ;             ;
; altshift.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                        ;             ;
; db/mux_ssc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                      ;             ;
; declut.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                          ;             ;
; lpm_compare.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                     ;             ;
; db/decode_dvf.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                     ;             ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                     ;             ;
; cmpconst.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                        ;             ;
; lpm_counter.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                     ;             ;
; alt_counter_stratix.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                             ;             ;
; db/cntr_hgi.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                         ; altera_sld  ;
; db/ip/sld4e341988/alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                    ;             ;
; lpm_mult.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                        ;             ;
; multcore.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                        ;             ;
; db/mult_7dt.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/mult_7dt.tdf                                                    ;             ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,609          ;
;                                             ;                ;
; Total combinational functions               ; 2626           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1816           ;
;     -- 3 input functions                    ; 506            ;
;     -- <=2 input functions                  ; 304            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2381           ;
;     -- arithmetic mode                      ; 245            ;
;                                             ;                ;
; Total registers                             ; 1597           ;
;     -- Dedicated logic registers            ; 1597           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 36             ;
; Total memory bits                           ; 47616          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1167           ;
; Total fan-out                               ; 17235          ;
; Average fan-out                             ; 3.86           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |R32V2020                                                                                                                               ; 2626 (69)           ; 1597 (0)                  ; 47616       ; 6            ; 0       ; 3         ; 36   ; 0            ; |R32V2020                                                                                                                                                                                                                                                                                                                                            ; R32V2020                          ; work         ;
;    |ALU:ALU|                                                                                                                            ; 296 (268)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |R32V2020|ALU:ALU                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |R32V2020|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |mult_7dt:auto_generated|                                                                                                      ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |R32V2020|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                             ; mult_7dt                          ; work         ;
;    |BlockRam_Data:Data_RAM|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRam_Data:Data_RAM                                                                                                                                                                                                                                                                                                                     ; BlockRam_Data                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_dvn3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_dvn3                   ; work         ;
;    |BlockRam_Stack:Stack_RAM|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                                                   ; BlockRam_Stack                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_d7p3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_d7p3                   ; work         ;
;    |BlockRom_Instruction:Instr_ROM|                                                                                                     ; 87 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRom_Instruction:Instr_ROM                                                                                                                                                                                                                                                                                                             ; BlockRom_Instruction              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 87 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_ff44:auto_generated|                                                                                               ; 87 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated                                                                                                                                                                                                                                              ; altsyncram_ff44                   ; work         ;
;             |altsyncram_hu43:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1                                                                                                                                                                                                                  ; altsyncram_hu43                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 87 (71)             ; 63 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |Loadable_7S4D_LED:SevenSegDisplay|                                                                                                  ; 39 (39)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|Loadable_7S4D_LED:SevenSegDisplay                                                                                                                                                                                                                                                                                                          ; Loadable_7S4D_LED                 ; work         ;
;    |OneHotStateMachine:StateMachine|                                                                                                    ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                                                                            ; OneHotStateMachine                ; work         ;
;    |OpCodeDecoder:opcodeDecoder|                                                                                                        ; 9 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                                                                ; OpCodeDecoder                     ; work         ;
;       |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                                                                             ; OpCode_Cat_Decoder                ; work         ;
;    |PeripheralInterface:Peripherals|                                                                                                    ; 906 (17)            ; 80 (16)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals                                                                                                                                                                                                                                                                                                            ; PeripheralInterface               ; work         ;
;       |Mem_Mapped_SVGA:SVGA|                                                                                                            ; 818 (0)             ; 23 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA                                                                                                                                                                                                                                                                                       ; Mem_Mapped_SVGA                   ; work         ;
;          |DisplayRam2k:DisplayRAM|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM                                                                                                                                                                                                                                                               ; DisplayRam2k                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_b0q3:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated                                                                                                                                                                                                ; altsyncram_b0q3                   ; work         ;
;          |Video_SVGA_64x32:Video_SVGA_64x32|                                                                                            ; 818 (818)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32                                                                                                                                                                                                                                                     ; Video_SVGA_64x32                  ; work         ;
;       |bufferedUART:UART|                                                                                                               ; 71 (71)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                                                                                                                                                                                                                          ; bufferedUART                      ; work         ;
;    |REG_16:SevenSegmentDisplayLatch|                                                                                                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|REG_16:SevenSegmentDisplayLatch                                                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;    |REG_32:InstructionROMDataOutputLatch|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|REG_32:InstructionROMDataOutputLatch                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;    |RegisterFile:RegisterFile|                                                                                                          ; 560 (14)            ; 384 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                                                                  ; RegisterFile                      ; work         ;
;       |COUNT_32:r4|                                                                                                                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|COUNT_32:r4                                                                                                                                                                                                                                                                                                      ; COUNT_32                          ; work         ;
;       |COUNT_32:r5|                                                                                                                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|COUNT_32:r5                                                                                                                                                                                                                                                                                                      ; COUNT_32                          ; work         ;
;       |COUNT_32:r6|                                                                                                                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|COUNT_32:r6                                                                                                                                                                                                                                                                                                      ; COUNT_32                          ; work         ;
;       |COUNT_32:r7|                                                                                                                     ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|COUNT_32:r7                                                                                                                                                                                                                                                                                                      ; COUNT_32                          ; work         ;
;       |MUX_16x32:muxA|                                                                                                                  ; 257 (257)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                                                                   ; MUX_16x32                         ; work         ;
;       |MUX_16x32:muxB|                                                                                                                  ; 257 (257)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                                                                   ; MUX_16x32                         ; work         ;
;       |REG_32:r10|                                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r10                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;       |REG_32:r11|                                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r11                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;       |REG_32:r12|                                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r12                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;       |REG_32:r13|                                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r13                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;       |REG_32:r14|                                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r14                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;       |REG_32:r15|                                                                                                                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r15                                                                                                                                                                                                                                                                                                       ; REG_32                            ; work         ;
;       |REG_32:r8|                                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r8                                                                                                                                                                                                                                                                                                        ; REG_32                            ; work         ;
;       |REG_32:r9|                                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|RegisterFile:RegisterFile|REG_32:r9                                                                                                                                                                                                                                                                                                        ; REG_32                            ; work         ;
;    |VideoClk_SVGA_800x600:clockGen|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|VideoClk_SVGA_800x600:clockGen                                                                                                                                                                                                                                                                                                             ; VideoClk_SVGA_800x600             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component                                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;          |VideoClk_SVGA_800x600_altpll:auto_generated|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated                                                                                                                                                                                                                                         ; VideoClk_SVGA_800x600_altpll      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 181 (1)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 180 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 180 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 180 (1)             ; 120 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 179 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 179 (140)           ; 114 (86)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 467 (2)             ; 897 (104)                 ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 465 (0)             ; 793 (0)                   ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 465 (89)            ; 793 (282)                 ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated                                                                                                                                                 ; altsyncram_4524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 124 (1)             ; 276 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 104 (0)             ; 260 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 104 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 115 (9)             ; 100 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 52 (52)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                                                           ;
; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                                                           ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; ../../../../Assembler/Programs/C001-JMP_Instruction/C001-Implied_NOP_JMP_0.hex ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 52           ; 128          ; 52           ; 6656  ; None                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txState ;
+-----------------+-----------------+-----------------+-------------------------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle                  ;
+-----------------+-----------------+-----------------+-------------------------------+
; txState.idle    ; 0               ; 0               ; 0                             ;
; txState.dataBit ; 0               ; 1               ; 1                             ;
; txState.stopBit ; 1               ; 0               ; 1                             ;
+-----------------+-----------------+-----------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxState ;
+-----------------+-----------------+-----------------+-------------------------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle                  ;
+-----------------+-----------------+-----------------+-------------------------------+
; rxState.idle    ; 0               ; 0               ; 0                             ;
; rxState.dataBit ; 0               ; 1               ; 1                             ;
; rxState.stopBit ; 1               ; 0               ; 1                             ;
+-----------------+-----------------+-----------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; ALU:ALU|w_ALUResult[4]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[0]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[5]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[1]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[6]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[2]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[7]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[3]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[8]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[9]                              ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[10]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[31]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[11]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[30]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[29]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[28]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[27]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[26]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[25]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[24]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[23]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[22]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[21]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[20]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[19]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[18]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[17]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[16]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[15]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[14]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[13]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; ALU:ALU|w_ALUResult[12]                             ; ALU:ALU|w_ALUResult[31] ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RegisterFile:RegisterFile|REG_32_CONSTANT:r2|q[0..31]                                                                                                                                  ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                        ;
; RegisterFile:RegisterFile|REG_32_CONSTANT:r1|q[0]                                                                                                                                      ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                        ;
; RegisterFile:RegisterFile|REG_32_CONSTANT:r1|q[1..31]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; RegisterFile:RegisterFile|REG_32_CONSTANT:r0|q[0..31]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[0..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[0..5]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteWritten                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0..7]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 121                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                 ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[5],                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[4],                                                                                           ;
;                                                                                                                                                              ;                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[3],                                                                                           ;
;                                                                                                                                                              ;                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[2],                                                                                           ;
;                                                                                                                                                              ;                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[1],                                                                                           ;
;                                                                                                                                                              ;                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[0],                                                                                           ;
;                                                                                                                                                              ;                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                                  ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[0]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[1]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[1]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[2]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[3]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[3]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[4]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[4]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[5]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[6]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[7]                                                                                             ; Stuck at GND              ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1597  ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 818   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 927   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync                                                                                                                                                                                                                                  ; 1       ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync                                                                                                                                                                                                                                  ; 1       ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[4]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                                                                                                                                                                                                                                                                                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |R32V2020|Loadable_7S4D_LED:SevenSegDisplay|Mux14                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |R32V2020|dataIntoRegisterFile[7]                                                                                                                                                                                                                                                                                                                                  ;
; 15:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |R32V2020|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux26                                                                                                                                                                                                                                                                                                           ;
; 15:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |R32V2020|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux13                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |R32V2020|ALU:ALU|w_ALUResult[24]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |R32V2020|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |R32V2020|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoClk_SVGA_800x600:clockGen|altpll:altpll_component ;
+-------------------------------+-----------------------------------------+---------------------------+
; Parameter Name                ; Value                                   ; Type                      ;
+-------------------------------+-----------------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                                  ; Untyped                   ;
; PLL_TYPE                      ; AUTO                                    ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VideoClk_SVGA_800x600 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                                     ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                                    ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                                    ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                                  ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                   ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                                       ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                                      ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                                       ; Untyped                   ;
; LOCK_HIGH                     ; 1                                       ; Untyped                   ;
; LOCK_LOW                      ; 1                                       ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                                       ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                                       ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                     ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                     ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                     ; Untyped                   ;
; SKIP_VCO                      ; OFF                                     ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                                       ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                                    ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                                 ; Untyped                   ;
; BANDWIDTH                     ; 0                                       ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                                    ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                                       ; Untyped                   ;
; DOWN_SPREAD                   ; 0                                       ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                     ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                     ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                                       ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                                       ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 576                                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                                       ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                                       ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 64                                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                                       ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                                       ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 15625                                   ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                                       ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 50                                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 125                                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                                   ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                  ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                                       ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                                       ; Untyped                   ;
; DPA_DIVIDER                   ; 0                                       ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                                       ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                                       ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                       ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                       ; Untyped                   ;
; VCO_MIN                       ; 0                                       ; Untyped                   ;
; VCO_MAX                       ; 0                                       ; Untyped                   ;
; VCO_CENTER                    ; 0                                       ; Untyped                   ;
; PFD_MIN                       ; 0                                       ; Untyped                   ;
; PFD_MAX                       ; 0                                       ; Untyped                   ;
; M_INITIAL                     ; 0                                       ; Untyped                   ;
; M                             ; 0                                       ; Untyped                   ;
; N                             ; 1                                       ; Untyped                   ;
; M2                            ; 1                                       ; Untyped                   ;
; N2                            ; 1                                       ; Untyped                   ;
; SS                            ; 1                                       ; Untyped                   ;
; C0_HIGH                       ; 0                                       ; Untyped                   ;
; C1_HIGH                       ; 0                                       ; Untyped                   ;
; C2_HIGH                       ; 0                                       ; Untyped                   ;
; C3_HIGH                       ; 0                                       ; Untyped                   ;
; C4_HIGH                       ; 0                                       ; Untyped                   ;
; C5_HIGH                       ; 0                                       ; Untyped                   ;
; C6_HIGH                       ; 0                                       ; Untyped                   ;
; C7_HIGH                       ; 0                                       ; Untyped                   ;
; C8_HIGH                       ; 0                                       ; Untyped                   ;
; C9_HIGH                       ; 0                                       ; Untyped                   ;
; C0_LOW                        ; 0                                       ; Untyped                   ;
; C1_LOW                        ; 0                                       ; Untyped                   ;
; C2_LOW                        ; 0                                       ; Untyped                   ;
; C3_LOW                        ; 0                                       ; Untyped                   ;
; C4_LOW                        ; 0                                       ; Untyped                   ;
; C5_LOW                        ; 0                                       ; Untyped                   ;
; C6_LOW                        ; 0                                       ; Untyped                   ;
; C7_LOW                        ; 0                                       ; Untyped                   ;
; C8_LOW                        ; 0                                       ; Untyped                   ;
; C9_LOW                        ; 0                                       ; Untyped                   ;
; C0_INITIAL                    ; 0                                       ; Untyped                   ;
; C1_INITIAL                    ; 0                                       ; Untyped                   ;
; C2_INITIAL                    ; 0                                       ; Untyped                   ;
; C3_INITIAL                    ; 0                                       ; Untyped                   ;
; C4_INITIAL                    ; 0                                       ; Untyped                   ;
; C5_INITIAL                    ; 0                                       ; Untyped                   ;
; C6_INITIAL                    ; 0                                       ; Untyped                   ;
; C7_INITIAL                    ; 0                                       ; Untyped                   ;
; C8_INITIAL                    ; 0                                       ; Untyped                   ;
; C9_INITIAL                    ; 0                                       ; Untyped                   ;
; C0_MODE                       ; BYPASS                                  ; Untyped                   ;
; C1_MODE                       ; BYPASS                                  ; Untyped                   ;
; C2_MODE                       ; BYPASS                                  ; Untyped                   ;
; C3_MODE                       ; BYPASS                                  ; Untyped                   ;
; C4_MODE                       ; BYPASS                                  ; Untyped                   ;
; C5_MODE                       ; BYPASS                                  ; Untyped                   ;
; C6_MODE                       ; BYPASS                                  ; Untyped                   ;
; C7_MODE                       ; BYPASS                                  ; Untyped                   ;
; C8_MODE                       ; BYPASS                                  ; Untyped                   ;
; C9_MODE                       ; BYPASS                                  ; Untyped                   ;
; C0_PH                         ; 0                                       ; Untyped                   ;
; C1_PH                         ; 0                                       ; Untyped                   ;
; C2_PH                         ; 0                                       ; Untyped                   ;
; C3_PH                         ; 0                                       ; Untyped                   ;
; C4_PH                         ; 0                                       ; Untyped                   ;
; C5_PH                         ; 0                                       ; Untyped                   ;
; C6_PH                         ; 0                                       ; Untyped                   ;
; C7_PH                         ; 0                                       ; Untyped                   ;
; C8_PH                         ; 0                                       ; Untyped                   ;
; C9_PH                         ; 0                                       ; Untyped                   ;
; L0_HIGH                       ; 1                                       ; Untyped                   ;
; L1_HIGH                       ; 1                                       ; Untyped                   ;
; G0_HIGH                       ; 1                                       ; Untyped                   ;
; G1_HIGH                       ; 1                                       ; Untyped                   ;
; G2_HIGH                       ; 1                                       ; Untyped                   ;
; G3_HIGH                       ; 1                                       ; Untyped                   ;
; E0_HIGH                       ; 1                                       ; Untyped                   ;
; E1_HIGH                       ; 1                                       ; Untyped                   ;
; E2_HIGH                       ; 1                                       ; Untyped                   ;
; E3_HIGH                       ; 1                                       ; Untyped                   ;
; L0_LOW                        ; 1                                       ; Untyped                   ;
; L1_LOW                        ; 1                                       ; Untyped                   ;
; G0_LOW                        ; 1                                       ; Untyped                   ;
; G1_LOW                        ; 1                                       ; Untyped                   ;
; G2_LOW                        ; 1                                       ; Untyped                   ;
; G3_LOW                        ; 1                                       ; Untyped                   ;
; E0_LOW                        ; 1                                       ; Untyped                   ;
; E1_LOW                        ; 1                                       ; Untyped                   ;
; E2_LOW                        ; 1                                       ; Untyped                   ;
; E3_LOW                        ; 1                                       ; Untyped                   ;
; L0_INITIAL                    ; 1                                       ; Untyped                   ;
; L1_INITIAL                    ; 1                                       ; Untyped                   ;
; G0_INITIAL                    ; 1                                       ; Untyped                   ;
; G1_INITIAL                    ; 1                                       ; Untyped                   ;
; G2_INITIAL                    ; 1                                       ; Untyped                   ;
; G3_INITIAL                    ; 1                                       ; Untyped                   ;
; E0_INITIAL                    ; 1                                       ; Untyped                   ;
; E1_INITIAL                    ; 1                                       ; Untyped                   ;
; E2_INITIAL                    ; 1                                       ; Untyped                   ;
; E3_INITIAL                    ; 1                                       ; Untyped                   ;
; L0_MODE                       ; BYPASS                                  ; Untyped                   ;
; L1_MODE                       ; BYPASS                                  ; Untyped                   ;
; G0_MODE                       ; BYPASS                                  ; Untyped                   ;
; G1_MODE                       ; BYPASS                                  ; Untyped                   ;
; G2_MODE                       ; BYPASS                                  ; Untyped                   ;
; G3_MODE                       ; BYPASS                                  ; Untyped                   ;
; E0_MODE                       ; BYPASS                                  ; Untyped                   ;
; E1_MODE                       ; BYPASS                                  ; Untyped                   ;
; E2_MODE                       ; BYPASS                                  ; Untyped                   ;
; E3_MODE                       ; BYPASS                                  ; Untyped                   ;
; L0_PH                         ; 0                                       ; Untyped                   ;
; L1_PH                         ; 0                                       ; Untyped                   ;
; G0_PH                         ; 0                                       ; Untyped                   ;
; G1_PH                         ; 0                                       ; Untyped                   ;
; G2_PH                         ; 0                                       ; Untyped                   ;
; G3_PH                         ; 0                                       ; Untyped                   ;
; E0_PH                         ; 0                                       ; Untyped                   ;
; E1_PH                         ; 0                                       ; Untyped                   ;
; E2_PH                         ; 0                                       ; Untyped                   ;
; E3_PH                         ; 0                                       ; Untyped                   ;
; M_PH                          ; 0                                       ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; CLK0_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK1_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK2_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK3_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK4_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK5_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK6_COUNTER                  ; E0                                      ; Untyped                   ;
; CLK7_COUNTER                  ; E1                                      ; Untyped                   ;
; CLK8_COUNTER                  ; E2                                      ; Untyped                   ;
; CLK9_COUNTER                  ; E3                                      ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; M_TIME_DELAY                  ; 0                                       ; Untyped                   ;
; N_TIME_DELAY                  ; 0                                       ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                                      ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                                      ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                                      ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                                      ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                                      ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                                       ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                               ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                    ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                                    ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                                    ; Untyped                   ;
; VCO_POST_SCALE                ; 0                                       ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                       ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                       ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                       ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                               ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                               ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                             ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                             ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                       ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                                       ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; CBXI_PARAMETER                ; VideoClk_SVGA_800x600_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                    ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                                       ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                                       ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                       ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                     ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                  ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                     ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                                      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                                     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                                      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                     ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                          ;
+------------------------------------+--------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                          ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                            ; Untyped        ;
; WIDTH_A                            ; 32                                                                             ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                              ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                            ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                           ; Untyped        ;
; WIDTH_B                            ; 1                                                                              ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                              ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                              ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                              ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                              ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                           ; Untyped        ;
; INIT_FILE                          ; ../../../../Assembler/Programs/C001-JMP_Instruction/C001-Implied_NOP_JMP_0.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                              ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                              ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ff44                                                                ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_d7p3      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Data:Data_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_dvn3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                     ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                     ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_b0q3        ; Untyped                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; filter_length  ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 52                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 52                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 177                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 52                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; VideoClk_SVGA_800x600:clockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                            ;
; Entity Instance                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                     ;
;     -- LPM_WIDTHB                     ; 32                     ;
;     -- LPM_WIDTHP                     ; 64                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard"                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM" ;
+--------+-------+----------+------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                 ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32" ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; hact ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA"                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|bufferedUART:UART"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_int   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts   ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd   ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals"                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; peripheraldataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r7" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r6" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r5" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r4" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r2" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; ld       ; Input ; Info     ; Stuck at GND                               ;
; constval ; Input ; Info     ; Stuck at VCC                               ;
+----------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r1" ;
+-----------------+-------+----------+-------------------------------------+
; Port            ; Type  ; Severity ; Details                             ;
+-----------------+-------+----------+-------------------------------------+
; ld              ; Input ; Info     ; Stuck at GND                        ;
; constval[31..1] ; Input ; Info     ; Stuck at GND                        ;
; constval[0]     ; Input ; Info     ; Stuck at VCC                        ;
+-----------------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r0" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; ld       ; Input ; Info     ; Stuck at GND                               ;
; constval ; Input ; Info     ; Stuck at GND                               ;
+----------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile"                                                                                    ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_stackramaddress[31..8]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_dataramaddress[31..8]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_instructionromaddress[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ccr                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REG_32:InstructionROMDataOutputLatch"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clr      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OpCodeDecoder:opcodeDecoder"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; op_nop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_res ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_ens ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lil ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_liu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sdb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_ldl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sdl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lpb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_spb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lps ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sps ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_spl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_pss ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_jsr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bcs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bcc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bov ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_beq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OneHotStateMachine:StateMachine"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; state[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoClk_SVGA_800x600:clockGen"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 52                  ; 52               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 256   ; Read/Write ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 580                         ;
;     CLR               ; 37                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 375                         ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 28                          ;
;     SCLR              ; 10                          ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 1986                        ;
;     arith             ; 170                         ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 63                          ;
;     normal            ; 1816                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 239                         ;
;         4 data inputs ; 1509                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 7.49                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 344                                                    ;
; cycloneiii_ff         ; 897                                                    ;
;     CLR               ; 86                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 213                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 10                                                     ;
;     plain             ; 441                                                    ;
; cycloneiii_lcell_comb ; 467                                                    ;
;     arith             ; 67                                                     ;
;         2 data inputs ; 66                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 400                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 22                                                     ;
;         3 data inputs ; 131                                                    ;
;         4 data inputs ; 236                                                    ;
; cycloneiii_ram_block  ; 52                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.64                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 120                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 17                                       ;
;     ENA CLR           ; 53                                       ;
;     ENA CLR SLD       ; 9                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 8                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 181                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 173                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 72                                       ;
;         4 data inputs ; 71                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.84                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:09     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                 ; Details ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; N/A     ;
; CLOCK_50                                                                                                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                          ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 20 13:07:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_4_digit/loadable_7s4d_led.vhd
    Info (12022): Found design unit 1: Loadable_7S4D_LED-Behavioral File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd Line: 18
    Info (12023): Found entity 1: Loadable_7S4D_LED File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd
    Info (12022): Found design unit 1: OneHotStateMachine-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd Line: 21
    Info (12023): Found entity 1: OneHotStateMachine File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd
    Info (12022): Found design unit 1: VideoClk_SVGA_800x600-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 55
    Info (12023): Found entity 1: VideoClk_SVGA_800x600 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd
    Info (12022): Found design unit 1: Video_SVGA_64x32-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd Line: 34
    Info (12023): Found entity 1: Video_SVGA_64x32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd
    Info (12022): Found design unit 1: Mem_Mapped_SVGA-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 20
    Info (12023): Found entity 1: Mem_Mapped_SVGA File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd
    Info (12022): Found design unit 1: Element_Test_Bed-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd Line: 17
    Info (12023): Found entity 1: Element_Test_Bed File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2k File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD Line: 14
    Info (12023): Found entity 1: CharRom File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd
    Info (12022): Found design unit 1: counterLoadable-behv File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 25
    Info (12023): Found entity 1: counterLoadable File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd
    Info (12022): Found design unit 1: COUNT_32-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 17
    Info (12023): Found entity 1: COUNT_32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd
    Info (12022): Found design unit 1: MUX_16x32-sim File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 27
    Info (12023): Found entity 1: MUX_16x32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd
    Info (12022): Found design unit 1: REG_32_LD_At_Reset-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 15
    Info (12023): Found entity 1: REG_32_LD_At_Reset File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd
    Info (12022): Found design unit 1: REG_32_CONSTANT-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 16
    Info (12023): Found entity 1: REG_32_CONSTANT File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd
    Info (12022): Found design unit 1: REG_32-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 15
    Info (12023): Found entity 1: REG_32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd
    Info (12022): Found design unit 1: REG_1-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 13
    Info (12023): Found entity 1: REG_1 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 41
    Info (12023): Found entity 1: RegisterFile File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd
    Info (12022): Found design unit 1: OpCodeDecoder-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 58
    Info (12023): Found entity 1: OpCodeDecoder File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd
    Info (12022): Found design unit 1: OpCode_Cat_Decoder-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd Line: 23
    Info (12023): Found entity 1: OpCode_Cat_Decoder File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 31
    Info (12023): Found entity 1: ALU File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd
    Info (12022): Found design unit 1: blockrom_instruction-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd
    Info (12022): Found design unit 1: blockram_stack-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 54
    Info (12023): Found entity 1: BlockRam_Stack File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd
    Info (12022): Found design unit 1: blockram_data-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 55
    Info (12023): Found entity 1: BlockRam_Data File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file r32v2020.vhd
    Info (12022): Found design unit 1: R32V2020-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 38
    Info (12023): Found entity 1: R32V2020 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd
    Info (12022): Found design unit 1: PeripheralInterface-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 28
    Info (12023): Found entity 1: PeripheralInterface File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd
    Info (12022): Found design unit 1: REG_16-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 15
    Info (12023): Found entity 1: REG_16 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 6
Info (12127): Elaborating entity "R32V2020" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(41): object "Op_NOP" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(42): object "Op_RES" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(44): used implicit default value for signal "Op_CMP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(55): object "Op_ENS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(56): object "Op_LIL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(57): object "Op_LIU" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(59): object "Op_SDB" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(61): object "Op_SDS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(63): object "Op_SDL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 63
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(65): object "Op_SPB" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(67): object "Op_SPS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 67
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(69): object "Op_SPL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(70): object "Op_PSS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(72): object "Op_JSR" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(73): object "Op_RTS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(74): object "Op_BRA" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(75): object "Op_BCS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(76): object "Op_BCC" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(77): object "Op_BOV" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(78): object "Op_BEQ" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(86): object "CCR" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 86
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(97): used implicit default value for signal "dataToStackRam" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 97
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(98): used implicit default value for signal "writeStackRamEn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(102): used implicit default value for signal "dataToDataRam" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 102
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(104): used implicit default value for signal "writeToDataRamEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(110): used implicit default value for signal "peripheralDataIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(111): object "peripheralDataOut" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(112): used implicit default value for signal "peripheralRdStrobe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(113): used implicit default value for signal "peripheralWrStrobe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 113
Info (12128): Elaborating entity "VideoClk_SVGA_800x600" for hierarchy "VideoClk_SVGA_800x600:clockGen" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 159
Info (12130): Elaborated megafunction instantiation "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 159
Info (12133): Instantiated megafunction "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 159
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "64"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "15625"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "576"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VideoClk_SVGA_800x600"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/videoclk_svga_800x600_altpll.v
    Info (12023): Found entity 1: VideoClk_SVGA_800x600_altpll File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 29
Info (12128): Elaborating entity "VideoClk_SVGA_800x600_altpll" for hierarchy "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "OneHotStateMachine" for hierarchy "OneHotStateMachine:StateMachine" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 126
Info (12128): Elaborating entity "Loadable_7S4D_LED" for hierarchy "Loadable_7S4D_LED:SevenSegDisplay" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 134
Warning (10492): VHDL Process Statement warning at Loadable_7S4D_LED.vhd(69): signal "displayed_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd Line: 69
Warning (10492): VHDL Process Statement warning at Loadable_7S4D_LED.vhd(74): signal "displayed_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd Line: 74
Warning (10492): VHDL Process Statement warning at Loadable_7S4D_LED.vhd(79): signal "displayed_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd Line: 79
Warning (10492): VHDL Process Statement warning at Loadable_7S4D_LED.vhd(84): signal "displayed_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd Line: 84
Info (12128): Elaborating entity "REG_16" for hierarchy "REG_16:SevenSegmentDisplayLatch" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 143
Info (12128): Elaborating entity "OpCodeDecoder" for hierarchy "OpCodeDecoder:opcodeDecoder" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 152
Warning (10620): VHDL warning at OpCodeDecoder.vhd(89): comparison between unequal length operands always returns FALSE File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 89
Info (12128): Elaborating entity "OpCode_Cat_Decoder" for hierarchy "OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 119
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 200
Info (10041): Inferred latch for "w_ALUResult[0]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[1]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[2]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[3]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[4]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[5]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[6]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[7]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[8]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[9]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[10]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[11]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[12]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[13]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[14]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[15]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[16]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[17]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[18]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[19]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[20]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[21]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[22]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[23]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[24]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[25]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[26]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[27]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[28]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[29]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[30]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (10041): Inferred latch for "w_ALUResult[31]" at ALU.vhd(48) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
Info (12128): Elaborating entity "BlockRom_Instruction" for hierarchy "BlockRom_Instruction:Instr_ROM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 219
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../Assembler/Programs/C001-JMP_Instruction/C001-Implied_NOP_JMP_0.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff44.tdf
    Info (12023): Found entity 1: altsyncram_ff44 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_ff44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ff44" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hu43.tdf
    Info (12023): Found entity 1: altsyncram_hu43 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_hu43.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hu43" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_ff44.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_ff44.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_ff44.tdf Line: 36
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_ff44.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "REG_32" for hierarchy "REG_32:InstructionROMDataOutputLatch" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 227
Info (12128): Elaborating entity "BlockRam_Stack" for hierarchy "BlockRam_Stack:Stack_RAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 236
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12133): Instantiated megafunction "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7p3.tdf
    Info (12023): Found entity 1: altsyncram_d7p3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d7p3" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BlockRam_Data" for hierarchy "BlockRam_Data:Data_RAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 245
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12133): Instantiated megafunction "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvn3.tdf
    Info (12023): Found entity 1: altsyncram_dvn3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dvn3" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegisterFile" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 261
Warning (10541): VHDL Signal Declaration warning at RegisterFile.vhd(46): used implicit default value for signal "CCR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 46
Info (12128): Elaborating entity "REG_32_CONSTANT" for hierarchy "RegisterFile:RegisterFile|REG_32_CONSTANT:r0" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 91
Info (12128): Elaborating entity "COUNT_32" for hierarchy "RegisterFile:RegisterFile|COUNT_32:r4" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 130
Info (12128): Elaborating entity "MUX_16x32" for hierarchy "RegisterFile:RegisterFile|MUX_16x32:muxA" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 238
Info (12128): Elaborating entity "PeripheralInterface" for hierarchy "PeripheralInterface:Peripherals" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 280
Warning (10541): VHDL Signal Declaration warning at PeripheralInterface.vhd(16): used implicit default value for signal "peripheralDataOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at PeripheralInterface.vhd(34): object "dataFromPeripheral" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at PeripheralInterface.vhd(41): object "kbReadData" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 41
Info (12128): Elaborating entity "bufferedUART" for hierarchy "PeripheralInterface:Peripherals|bufferedUART:UART" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 59
Info (12128): Elaborating entity "Mem_Mapped_SVGA" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 76
Info (12128): Elaborating entity "Video_SVGA_64x32" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 37
Info (12128): Elaborating entity "DisplayRam2k" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 67
Info (12133): Instantiated megafunction "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b0q3.tdf
    Info (12023): Found entity 1: altsyncram_b0q3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_b0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b0q3" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CharRom" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|CharRom:CharROM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 63
Info (12128): Elaborating entity "ps2_intf" for hierarchy "PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 89
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4524.tdf
    Info (12023): Found entity 1: altsyncram_4524 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_4524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.20.13:08:02 Progress: Loading sld4e341988/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11172): Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:ALU|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "ALU:ALU|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "ALU:ALU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/mult_7dt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/mult_7dt.tdf Line: 90
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch ALU:ALU|w_ALUResult[4] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[0] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[26] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[5] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[1] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[6] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[2] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[7] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[3] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[8] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[9] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[10] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[31] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[26] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[11] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[30] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[29] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[28] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[27] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[26] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[25] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[24] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[23] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[22] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[21] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[20] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[19] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[18] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[17] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[16] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[15] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[14] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[13] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13012): Latch ALU:ALU|w_ALUResult[12] has unsafe behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch|q[28] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 20
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VideoVect[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 46
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ps2Clk" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 33
    Warning (15610): No output dependent on input pin "ps2Data" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 34
Info (21057): Implemented 3859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3655 logic cells
    Info (21064): Implemented 156 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Mon May 20 13:08:27 2019
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:08


