
---------- Begin Simulation Statistics ----------
final_tick                               1980044326960                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 559549                       # Simulator instruction rate (inst/s)
host_mem_usage                               17383456                       # Number of bytes of host memory used
host_op_rate                                   653784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2401.98                       # Real time elapsed on the host
host_tick_rate                              824336859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1344027129                       # Number of instructions simulated
sim_ops                                    1570379713                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.980044                       # Number of seconds simulated
sim_ticks                                1980044326960                       # Number of ticks simulated
system.cpu0.Branches                        118865666                       # Number of branches fetched
system.cpu0.committedInsts                  508027264                       # Number of instructions committed
system.cpu0.committedOps                    583048345                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                    181958987                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                    5063                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                        181895017                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                          63970                       # DTB misses
system.cpu0.dtb.perms_faults                     1514                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                 16809                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                86909860                       # DTB read accesses
system.cpu0.dtb.read_hits                    86855023                       # DTB read hits
system.cpu0.dtb.read_misses                     54837                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K        59127     97.11%     97.11% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M         1228      2.02%     99.13% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1G          531      0.87%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total        60886                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        63970                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        63970                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        60886                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        60886                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total       124856                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples        63970                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0          63970    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total        63970                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                    63970                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                63970                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples     13866080                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0       13866080    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total     13866080                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses               95049127                       # DTB write accesses
system.cpu0.dtb.write_hits                   95039994                       # DTB write hits
system.cpu0.dtb.write_misses                     9133                       # DTB write misses
system.cpu0.idle_fraction                    0.534741                       # Percentage of idle cycles
system.cpu0.itb.accesses                    507970908                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                    2324                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                        507769619                       # DTB hits
system.cpu0.itb.inst_accesses               507970908                       # ITB inst accesses
system.cpu0.itb.inst_hits                   507769619                       # ITB inst hits
system.cpu0.itb.inst_misses                    201289                       # ITB inst misses
system.cpu0.itb.misses                         201289                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K       198840     99.26%     99.26% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M         1476      0.74%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total       200316                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       201289                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total       201289                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst       200316                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total       200316                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total       401605                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples       201289                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0         201289    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total       201289                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                   201289                       # Table walker walks requested
system.cpu0.itb.walker.walksLong               201289                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples     13858180                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0       13858180    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total     13858180                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4251                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                0.465259                       # Percentage of non-idle cycles
system.cpu0.numCycles                      1253196864                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              583061711.731716                       # Number of busy cycles
system.cpu0.num_cc_register_reads           144237910                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          143387157                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     73380526                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                   26723456                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              670135152.268284                       # Number of idle cycles
system.cpu0.num_int_alu_accesses            517688961                       # Number of integer alu accesses
system.cpu0.num_int_insts                   517688961                       # number of integer instructions
system.cpu0.num_int_register_reads          709999097                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         390641763                       # number of times the integer registers were written
system.cpu0.num_load_insts                   86841238                       # Number of load instructions
system.cpu0.num_mem_refs                    181902554                       # number of memory refs
system.cpu0.num_store_insts                  95061316                       # Number of store instructions
system.cpu0.num_vec_alu_accesses               156530                       # Number of vector alu accesses
system.cpu0.num_vec_insts                      156530                       # number of vector instructions
system.cpu0.num_vec_register_reads             124219                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes             36543                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                44255      0.01%      0.01% # Class of executed instruction
system.cpu0.op_class::IntAlu                396454704     68.00%     68.00% # Class of executed instruction
system.cpu0.op_class::IntMult                 4612259      0.79%     68.79% # Class of executed instruction
system.cpu0.op_class::IntDiv                    28591      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatMisc                 18306      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       5      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       4      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       4      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.80% # Class of executed instruction
system.cpu0.op_class::MemRead                86841238     14.89%     83.70% # Class of executed instruction
system.cpu0.op_class::MemWrite               95061316     16.30%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 583060686                       # Class of executed instruction
system.cpu1.Branches                         30718431                       # Number of branches fetched
system.cpu1.committedInsts                  138311199                       # Number of instructions committed
system.cpu1.committedOps                    163080644                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                     54569522                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                    6625                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                         54499321                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                          70201                       # DTB misses
system.cpu1.dtb.perms_faults                     2929                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                 18058                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                30859816                       # DTB read accesses
system.cpu1.dtb.read_hits                    30800627                       # DTB read hits
system.cpu1.dtb.read_misses                     59189                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkPageSizes::4K        64930     97.78%     97.78% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M         1019      1.53%     99.31% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1G          457      0.69%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total        66406                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        70201                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        70201                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        66406                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        66406                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total       136607                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples        70201                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0          70201    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total        70201                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                    70201                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                70201                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksPending::samples  -1006436900                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0    -1006436900    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total  -1006436900                       # Table walker pending requests distribution
system.cpu1.dtb.write_accesses               23709706                       # DTB write accesses
system.cpu1.dtb.write_hits                   23698694                       # DTB write hits
system.cpu1.dtb.write_misses                    11012                       # DTB write misses
system.cpu1.idle_fraction                    0.869856                       # Percentage of idle cycles
system.cpu1.itb.accesses                    138326887                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                    3267                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                        138080032                       # DTB hits
system.cpu1.itb.inst_accesses               138326887                       # ITB inst accesses
system.cpu1.itb.inst_hits                   138080032                       # ITB inst hits
system.cpu1.itb.inst_misses                    246855                       # ITB inst misses
system.cpu1.itb.misses                         246855                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K       243520     99.13%     99.13% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M         2136      0.87%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total       245656                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst       246855                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total       246855                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst       245656                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total       245656                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total       492511                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples       246855                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0         246855    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total       246855                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                   246855                       # Table walker walks requested
system.cpu1.itb.walker.walksLong               246855                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1006444800                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1006444800    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1006444800                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2022                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                0.130144                       # Percentage of non-idle cycles
system.cpu1.numCycles                      1253194635                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              163095989.962609                       # Number of busy cycles
system.cpu1.num_cc_register_reads            34638991                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           32641797                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     20570829                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                    8357900                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              1090098645.037391                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            151118059                       # Number of integer alu accesses
system.cpu1.num_int_insts                   151118059                       # number of integer instructions
system.cpu1.num_int_register_reads          201870993                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         119143430                       # number of times the integer registers were written
system.cpu1.num_load_insts                   30813095                       # Number of load instructions
system.cpu1.num_mem_refs                     54518358                       # number of memory refs
system.cpu1.num_store_insts                  23705263                       # Number of store instructions
system.cpu1.num_vec_alu_accesses               365315                       # Number of vector alu accesses
system.cpu1.num_vec_insts                      365315                       # number of vector instructions
system.cpu1.num_vec_register_reads             262693                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes            123752                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                44742      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                108141775     66.31%     66.33% # Class of executed instruction
system.cpu1.op_class::IntMult                  257210      0.16%     66.49% # Class of executed instruction
system.cpu1.op_class::IntDiv                    43404      0.03%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      0.00%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      1      0.00%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      1      0.00%     66.52% # Class of executed instruction
system.cpu1.op_class::FloatMisc                 89773      0.06%     66.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                      12      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                      20      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       8      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      9      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     66.57% # Class of executed instruction
system.cpu1.op_class::MemRead                30813095     18.89%     85.47% # Class of executed instruction
system.cpu1.op_class::MemWrite               23705263     14.53%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 163095315                       # Class of executed instruction
system.cpu2.Branches                         21035488                       # Number of branches fetched
system.cpu2.committedInsts                   94349842                       # Number of instructions committed
system.cpu2.committedOps                    110925136                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                     36962383                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                    3326                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                         36915084                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                          47299                       # DTB misses
system.cpu2.dtb.perms_faults                      911                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                 10978                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                21277840                       # DTB read accesses
system.cpu2.dtb.read_hits                    21236333                       # DTB read hits
system.cpu2.dtb.read_misses                     41507                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkPageSizes::4K        44566     97.68%     97.68% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M          600      1.32%     99.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::1G          458      1.00%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total        45624                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        47299                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        47299                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data        45624                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total        45624                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total        92923                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples        47299                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0          47299    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total        47299                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                    47299                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                47299                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksPending::samples   1000210308                       # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0     1000210308    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total   1000210308                       # Table walker pending requests distribution
system.cpu2.dtb.write_accesses               15684543                       # DTB write accesses
system.cpu2.dtb.write_hits                   15678751                       # DTB write hits
system.cpu2.dtb.write_misses                     5792                       # DTB write misses
system.cpu2.idle_fraction                    0.911479                       # Percentage of idle cycles
system.cpu2.itb.accesses                     94358741                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                    2045                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                         94189573                       # DTB hits
system.cpu2.itb.inst_accesses                94358741                       # ITB inst accesses
system.cpu2.itb.inst_hits                    94189573                       # ITB inst hits
system.cpu2.itb.inst_misses                    169168                       # ITB inst misses
system.cpu2.itb.misses                         169168                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K       167481     99.33%     99.33% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M         1132      0.67%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total       168613                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst       169168                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total       169168                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst       168613                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total       168613                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total       337781                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples       169168                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0         169168    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total       169168                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                   169168                       # Table walker walks requested
system.cpu2.itb.walker.walksLong               169168                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples   1000202408                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0     1000202408    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total   1000202408                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1716                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                0.088521                       # Percentage of non-idle cycles
system.cpu2.numCycles                      1252885682                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              110906409.491131                       # Number of busy cycles
system.cpu2.num_cc_register_reads            24612832                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           22802265                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts     14292103                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                    5697469                       # number of times a function call or return occured
system.cpu2.num_idle_cycles              1141979272.508869                       # Number of idle cycles
system.cpu2.num_int_alu_accesses            102553594                       # Number of integer alu accesses
system.cpu2.num_int_insts                   102553594                       # number of integer instructions
system.cpu2.num_int_register_reads          136721501                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          81058341                       # number of times the integer registers were written
system.cpu2.num_load_insts                   21231558                       # Number of load instructions
system.cpu2.num_mem_refs                     36913556                       # number of memory refs
system.cpu2.num_store_insts                  15681998                       # Number of store instructions
system.cpu2.num_vec_alu_accesses               123111                       # Number of vector alu accesses
system.cpu2.num_vec_insts                      123111                       # number of vector instructions
system.cpu2.num_vec_register_reads             104874                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes             20008                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                30471      0.03%      0.03% # Class of executed instruction
system.cpu2.op_class::IntAlu                 73730937     66.46%     66.49% # Class of executed instruction
system.cpu2.op_class::IntMult                  218220      0.20%     66.69% # Class of executed instruction
system.cpu2.op_class::IntDiv                    31922      0.03%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     15      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      6      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatMisc                  8541      0.01%     66.72% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu2.op_class::MemRead                21231558     19.14%     85.86% # Class of executed instruction
system.cpu2.op_class::MemWrite               15681998     14.14%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 110933672                       # Class of executed instruction
system.cpu3.Branches                         19757725                       # Number of branches fetched
system.cpu3.committedInsts                   89263606                       # Number of instructions committed
system.cpu3.committedOps                    105307933                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                     35226029                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                    3612                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                         35176168                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                          49861                       # DTB misses
system.cpu3.dtb.perms_faults                     1105                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                 11903                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                20231543                       # DTB read accesses
system.cpu3.dtb.read_hits                    20188208                       # DTB read hits
system.cpu3.dtb.read_misses                     43335                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkPageSizes::4K        46340     97.66%     97.66% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M          714      1.50%     99.16% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::1G          397      0.84%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total        47451                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data        49861                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total        49861                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data        47451                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total        47451                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total        97312                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples        49861                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0          49861    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total        49861                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                    49861                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                49861                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksPending::samples  -1288191940                       # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::0    -1288191940    100.00%    100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::total  -1288191940                       # Table walker pending requests distribution
system.cpu3.dtb.write_accesses               14994486                       # DTB write accesses
system.cpu3.dtb.write_hits                   14987960                       # DTB write hits
system.cpu3.dtb.write_misses                     6526                       # DTB write misses
system.cpu3.idle_fraction                    0.915961                       # Percentage of idle cycles
system.cpu3.itb.accesses                     89273527                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                    2129                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                         89088191                       # DTB hits
system.cpu3.itb.inst_accesses                89273527                       # ITB inst accesses
system.cpu3.itb.inst_hits                    89088191                       # ITB inst hits
system.cpu3.itb.inst_misses                    185336                       # ITB inst misses
system.cpu3.itb.misses                         185336                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkPageSizes::4K       183291     99.28%     99.28% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M         1322      0.72%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total       184613                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst       185336                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total       185336                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst       184613                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total       184613                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total       369949                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples       185336                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0         185336    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total       185336                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                   185336                       # Table walker walks requested
system.cpu3.itb.walker.walksLong               185336                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksPending::samples  -1288199840                       # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::0    -1288199840    100.00%    100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::total  -1288199840                       # Table walker pending requests distribution
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2146                       # number of quiesce instructions executed
system.cpu3.not_idle_fraction                0.084039                       # Percentage of non-idle cycles
system.cpu3.numCycles                      1252732207                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles              105278521.394032                       # Number of busy cycles
system.cpu3.num_cc_register_reads            23009528                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           21370995                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts     13210692                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                    5521563                       # number of times a function call or return occured
system.cpu3.num_idle_cycles              1147453685.605968                       # Number of idle cycles
system.cpu3.num_int_alu_accesses             97359848                       # Number of integer alu accesses
system.cpu3.num_int_insts                    97359848                       # number of integer instructions
system.cpu3.num_int_register_reads          129467055                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          77188596                       # number of times the integer registers were written
system.cpu3.num_load_insts                   20191623                       # Number of load instructions
system.cpu3.num_mem_refs                     35183069                       # number of memory refs
system.cpu3.num_store_insts                  14991446                       # Number of store instructions
system.cpu3.num_vec_alu_accesses               117917                       # Number of vector alu accesses
system.cpu3.num_vec_insts                      117917                       # number of vector instructions
system.cpu3.num_vec_register_reads              98194                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes             21622                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                27195      0.03%      0.03% # Class of executed instruction
system.cpu3.op_class::IntAlu                 69851618     66.32%     66.35% # Class of executed instruction
system.cpu3.op_class::IntMult                  214042      0.20%     66.55% # Class of executed instruction
system.cpu3.op_class::IntDiv                    34487      0.03%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     16      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatCmp                    111      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatCvt                     13      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatMult                    41      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatMisc                  6738      0.01%     66.59% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     66.59% # Class of executed instruction
system.cpu3.op_class::MemRead                20191623     19.17%     85.77% # Class of executed instruction
system.cpu3.op_class::MemWrite               14991446     14.23%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 105317333                       # Class of executed instruction
system.cpu4.Branches                         22702743                       # Number of branches fetched
system.cpu4.committedInsts                  104000412                       # Number of instructions committed
system.cpu4.committedOps                    122980479                       # Number of ops (including micro ops) committed
system.cpu4.dtb.accesses                     40980820                       # DTB accesses
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.flush_entries                    4253                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.hits                         40924784                       # DTB hits
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.misses                          56036                       # DTB misses
system.cpu4.dtb.perms_faults                     1905                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.prefetch_faults                 16473                       # Number of TLB faults due to prefetch
system.cpu4.dtb.read_accesses                23023258                       # DTB read accesses
system.cpu4.dtb.read_hits                    22975539                       # DTB read hits
system.cpu4.dtb.read_misses                     47719                       # DTB read misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dtb.walker.walkPageSizes::4K        51147     98.00%     98.00% # Table walker page sizes translated
system.cpu4.dtb.walker.walkPageSizes::2M          672      1.29%     99.29% # Table walker page sizes translated
system.cpu4.dtb.walker.walkPageSizes::1G          371      0.71%    100.00% # Table walker page sizes translated
system.cpu4.dtb.walker.walkPageSizes::total        52190                       # Table walker page sizes translated
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data        56036                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total        56036                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data        52190                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total        52190                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total       108226                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkWaitTime::samples        56036                       # Table walker wait (enqueue to first request) latency
system.cpu4.dtb.walker.walkWaitTime::0          56036    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu4.dtb.walker.walkWaitTime::total        56036                       # Table walker wait (enqueue to first request) latency
system.cpu4.dtb.walker.walks                    56036                       # Table walker walks requested
system.cpu4.dtb.walker.walksLong                56036                       # Table walker walks initiated with long descriptors
system.cpu4.dtb.walker.walksPending::samples    718264088                       # Table walker pending requests distribution
system.cpu4.dtb.walker.walksPending::0      718264088    100.00%    100.00% # Table walker pending requests distribution
system.cpu4.dtb.walker.walksPending::total    718264088                       # Table walker pending requests distribution
system.cpu4.dtb.write_accesses               17957562                       # DTB write accesses
system.cpu4.dtb.write_hits                   17949245                       # DTB write hits
system.cpu4.dtb.write_misses                     8317                       # DTB write misses
system.cpu4.idle_fraction                    0.901855                       # Percentage of idle cycles
system.cpu4.itb.accesses                    104014716                       # DTB accesses
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.flush_entries                    1796                       # Number of entries that have been flushed from TLB
system.cpu4.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.hits                        103823331                       # DTB hits
system.cpu4.itb.inst_accesses               104014716                       # ITB inst accesses
system.cpu4.itb.inst_hits                   103823331                       # ITB inst hits
system.cpu4.itb.inst_misses                    191385                       # ITB inst misses
system.cpu4.itb.misses                         191385                       # DTB misses
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.itb.walker.walkPageSizes::4K       188933     99.34%     99.34% # Table walker page sizes translated
system.cpu4.itb.walker.walkPageSizes::2M         1248      0.66%    100.00% # Table walker page sizes translated
system.cpu4.itb.walker.walkPageSizes::total       190181                       # Table walker page sizes translated
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst       191385                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total       191385                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst       190181                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total       190181                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total       381566                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkWaitTime::samples       191385                       # Table walker wait (enqueue to first request) latency
system.cpu4.itb.walker.walkWaitTime::0         191385    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu4.itb.walker.walkWaitTime::total       191385                       # Table walker wait (enqueue to first request) latency
system.cpu4.itb.walker.walks                   191385                       # Table walker walks requested
system.cpu4.itb.walker.walksLong               191385                       # Table walker walks initiated with long descriptors
system.cpu4.itb.walker.walksPending::samples    718256188                       # Table walker pending requests distribution
system.cpu4.itb.walker.walksPending::0      718256188    100.00%    100.00% # Table walker pending requests distribution
system.cpu4.itb.walker.walksPending::total    718256188                       # Table walker pending requests distribution
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    2239                       # number of quiesce instructions executed
system.cpu4.not_idle_fraction                0.098145                       # Percentage of non-idle cycles
system.cpu4.numCycles                      1252727190                       # number of cpu cycles simulated
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.num_busy_cycles              122948413.651039                       # Number of busy cycles
system.cpu4.num_cc_register_reads            26704190                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           25038989                       # number of times the CC registers were written
system.cpu4.num_conditional_control_insts     15185456                       # number of instructions that are conditional controls
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_func_calls                    6319087                       # number of times a function call or return occured
system.cpu4.num_idle_cycles              1129778776.348961                       # Number of idle cycles
system.cpu4.num_int_alu_accesses            113742568                       # Number of integer alu accesses
system.cpu4.num_int_insts                   113742568                       # number of integer instructions
system.cpu4.num_int_register_reads          152610362                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          90233972                       # number of times the integer registers were written
system.cpu4.num_load_insts                   22980914                       # Number of load instructions
system.cpu4.num_mem_refs                     40934676                       # number of memory refs
system.cpu4.num_store_insts                  17953762                       # Number of store instructions
system.cpu4.num_vec_alu_accesses               128621                       # Number of vector alu accesses
system.cpu4.num_vec_insts                      128621                       # number of vector instructions
system.cpu4.num_vec_register_reads             104377                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes             26934                       # number of times the vector registers were written
system.cpu4.op_class::No_OpClass                28255      0.02%      0.02% # Class of executed instruction
system.cpu4.op_class::IntAlu                 81770006     66.48%     66.51% # Class of executed instruction
system.cpu4.op_class::IntMult                  214777      0.17%     66.68% # Class of executed instruction
system.cpu4.op_class::IntDiv                    36042      0.03%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      2      0.00%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      4      0.00%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0      0.00%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      2      0.00%     66.71% # Class of executed instruction
system.cpu4.op_class::FloatMisc                 10027      0.01%     66.72% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdReduceAdd                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdReduceAlu                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdReduceCmp                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatReduceAdd            0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatReduceCmp            0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdAes                       0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdAesMix                    0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash                  0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash2                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash                0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash2               0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma2                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma3                 0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::SimdPredAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu4.op_class::MemRead                22980914     18.68%     85.40% # Class of executed instruction
system.cpu4.op_class::MemWrite               17953762     14.60%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 122993791                       # Class of executed instruction
system.cpu5.Branches                         15042657                       # Number of branches fetched
system.cpu5.committedInsts                   67638088                       # Number of instructions committed
system.cpu5.committedOps                     79659054                       # Number of ops (including micro ops) committed
system.cpu5.dtb.accesses                     26563398                       # DTB accesses
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.flush_entries                    2655                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.hits                         26524301                       # DTB hits
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.misses                          39097                       # DTB misses
system.cpu5.dtb.perms_faults                      636                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.prefetch_faults                  8358                       # Number of TLB faults due to prefetch
system.cpu5.dtb.read_accesses                15194496                       # DTB read accesses
system.cpu5.dtb.read_hits                    15160921                       # DTB read hits
system.cpu5.dtb.read_misses                     33575                       # DTB read misses
system.cpu5.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu5.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dtb.walker.walkPageSizes::4K        36612     97.39%     97.39% # Table walker page sizes translated
system.cpu5.dtb.walker.walkPageSizes::2M          637      1.69%     99.08% # Table walker page sizes translated
system.cpu5.dtb.walker.walkPageSizes::1G          345      0.92%    100.00% # Table walker page sizes translated
system.cpu5.dtb.walker.walkPageSizes::total        37594                       # Table walker page sizes translated
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data        39097                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total        39097                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data        37594                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total        37594                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total        76691                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkWaitTime::samples        39097                       # Table walker wait (enqueue to first request) latency
system.cpu5.dtb.walker.walkWaitTime::0          39097    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu5.dtb.walker.walkWaitTime::total        39097                       # Table walker wait (enqueue to first request) latency
system.cpu5.dtb.walker.walks                    39097                       # Table walker walks requested
system.cpu5.dtb.walker.walksLong                39097                       # Table walker walks initiated with long descriptors
system.cpu5.dtb.walker.walksPending::samples  -1570133420                       # Table walker pending requests distribution
system.cpu5.dtb.walker.walksPending::0    -1570133420    100.00%    100.00% # Table walker pending requests distribution
system.cpu5.dtb.walker.walksPending::total  -1570133420                       # Table walker pending requests distribution
system.cpu5.dtb.write_accesses               11368902                       # DTB write accesses
system.cpu5.dtb.write_hits                   11363380                       # DTB write hits
system.cpu5.dtb.write_misses                     5522                       # DTB write misses
system.cpu5.idle_fraction                    0.936430                       # Percentage of idle cycles
system.cpu5.itb.accesses                     67644723                       # DTB accesses
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.flush_entries                    1704                       # Number of entries that have been flushed from TLB
system.cpu5.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.hits                         67513976                       # DTB hits
system.cpu5.itb.inst_accesses                67644723                       # ITB inst accesses
system.cpu5.itb.inst_hits                    67513976                       # ITB inst hits
system.cpu5.itb.inst_misses                    130747                       # ITB inst misses
system.cpu5.itb.misses                         130747                       # DTB misses
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu5.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.itb.walker.walkPageSizes::4K       129021     99.05%     99.05% # Table walker page sizes translated
system.cpu5.itb.walker.walkPageSizes::2M         1243      0.95%    100.00% # Table walker page sizes translated
system.cpu5.itb.walker.walkPageSizes::total       130264                       # Table walker page sizes translated
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst       130747                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total       130747                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst       130264                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total       130264                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total       261011                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkWaitTime::samples       130747                       # Table walker wait (enqueue to first request) latency
system.cpu5.itb.walker.walkWaitTime::0         130747    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu5.itb.walker.walkWaitTime::total       130747                       # Table walker wait (enqueue to first request) latency
system.cpu5.itb.walker.walks                   130747                       # Table walker walks requested
system.cpu5.itb.walker.walksLong               130747                       # Table walker walks initiated with long descriptors
system.cpu5.itb.walker.walksPending::samples  -1570141320                       # Table walker pending requests distribution
system.cpu5.itb.walker.walksPending::0    -1570141320    100.00%    100.00% # Table walker pending requests distribution
system.cpu5.itb.walker.walksPending::total  -1570141320                       # Table walker pending requests distribution
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    1730                       # number of quiesce instructions executed
system.cpu5.not_idle_fraction                0.063570                       # Percentage of non-idle cycles
system.cpu5.numCycles                      1252738707                       # number of cpu cycles simulated
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.num_busy_cycles              79636353.652023                       # Number of busy cycles
system.cpu5.num_cc_register_reads            17707856                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           16051293                       # number of times the CC registers were written
system.cpu5.num_conditional_control_insts     10191935                       # number of instructions that are conditional controls
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_func_calls                    4023909                       # number of times a function call or return occured
system.cpu5.num_idle_cycles              1173102353.347977                       # Number of idle cycles
system.cpu5.num_int_alu_accesses             73551479                       # Number of integer alu accesses
system.cpu5.num_int_insts                    73551479                       # number of integer instructions
system.cpu5.num_int_register_reads           98005600                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          58129611                       # number of times the integer registers were written
system.cpu5.num_load_insts                   15163782                       # Number of load instructions
system.cpu5.num_mem_refs                     26530686                       # number of memory refs
system.cpu5.num_store_insts                  11366904                       # Number of store instructions
system.cpu5.num_vec_alu_accesses               186368                       # Number of vector alu accesses
system.cpu5.num_vec_insts                      186368                       # number of vector instructions
system.cpu5.num_vec_register_reads             137782                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes             56846                       # number of times the vector registers were written
system.cpu5.op_class::No_OpClass                23069      0.03%      0.03% # Class of executed instruction
system.cpu5.op_class::IntAlu                 52883204     66.38%     66.41% # Class of executed instruction
system.cpu5.op_class::IntMult                  167336      0.21%     66.62% # Class of executed instruction
system.cpu5.op_class::IntDiv                    22825      0.03%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0      0.00%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     66.65% # Class of executed instruction
system.cpu5.op_class::FloatMisc                 38291      0.05%     66.70% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       5      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       4      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       4      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      4      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdDiv                       0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdReduceAdd                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdReduceAlu                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdReduceCmp                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatReduceAdd            0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatReduceCmp            0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdAes                       0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdAesMix                    0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash                  0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash2                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash                0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash2               0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma2                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma3                 0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::SimdPredAlu                   0      0.00%     66.70% # Class of executed instruction
system.cpu5.op_class::MemRead                15163782     19.03%     85.73% # Class of executed instruction
system.cpu5.op_class::MemWrite               11366904     14.27%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  79665428                       # Class of executed instruction
system.cpu6.Branches                         24618449                       # Number of branches fetched
system.cpu6.committedInsts                  107830537                       # Number of instructions committed
system.cpu6.committedOps                    128147271                       # Number of ops (including micro ops) committed
system.cpu6.dtb.accesses                     44124107                       # DTB accesses
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.flush_entries                    1496                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.hits                         44085490                       # DTB hits
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.misses                          38617                       # DTB misses
system.cpu6.dtb.perms_faults                      489                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.prefetch_faults                 10857                       # Number of TLB faults due to prefetch
system.cpu6.dtb.read_accesses                24692923                       # DTB read accesses
system.cpu6.dtb.read_hits                    24659611                       # DTB read hits
system.cpu6.dtb.read_misses                     33312                       # DTB read misses
system.cpu6.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu6.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dtb.walker.walkPageSizes::4K        36585     97.90%     97.90% # Table walker page sizes translated
system.cpu6.dtb.walker.walkPageSizes::2M          658      1.76%     99.66% # Table walker page sizes translated
system.cpu6.dtb.walker.walkPageSizes::1G          128      0.34%    100.00% # Table walker page sizes translated
system.cpu6.dtb.walker.walkPageSizes::total        37371                       # Table walker page sizes translated
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data        38617                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total        38617                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data        37371                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total        37371                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total        75988                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkWaitTime::samples        38617                       # Table walker wait (enqueue to first request) latency
system.cpu6.dtb.walker.walkWaitTime::0          38617    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu6.dtb.walker.walkWaitTime::total        38617                       # Table walker wait (enqueue to first request) latency
system.cpu6.dtb.walker.walks                    38617                       # Table walker walks requested
system.cpu6.dtb.walker.walksLong                38617                       # Table walker walks initiated with long descriptors
system.cpu6.dtb.walker.walksPending::samples    438751068                       # Table walker pending requests distribution
system.cpu6.dtb.walker.walksPending::0      438751068    100.00%    100.00% # Table walker pending requests distribution
system.cpu6.dtb.walker.walksPending::total    438751068                       # Table walker pending requests distribution
system.cpu6.dtb.write_accesses               19431184                       # DTB write accesses
system.cpu6.dtb.write_hits                   19425879                       # DTB write hits
system.cpu6.dtb.write_misses                     5305                       # DTB write misses
system.cpu6.idle_fraction                    0.897736                       # Percentage of idle cycles
system.cpu6.itb.accesses                    107840182                       # DTB accesses
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.flush_entries                     827                       # Number of entries that have been flushed from TLB
system.cpu6.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.hits                        107649892                       # DTB hits
system.cpu6.itb.inst_accesses               107840182                       # ITB inst accesses
system.cpu6.itb.inst_hits                   107649892                       # ITB inst hits
system.cpu6.itb.inst_misses                    190290                       # ITB inst misses
system.cpu6.itb.misses                         190290                       # DTB misses
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu6.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.itb.walker.walkPageSizes::4K       188154     99.10%     99.10% # Table walker page sizes translated
system.cpu6.itb.walker.walkPageSizes::2M         1713      0.90%    100.00% # Table walker page sizes translated
system.cpu6.itb.walker.walkPageSizes::total       189867                       # Table walker page sizes translated
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst       190290                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total       190290                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst       189867                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total       189867                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total       380157                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkWaitTime::samples       190290                       # Table walker wait (enqueue to first request) latency
system.cpu6.itb.walker.walkWaitTime::0         190290    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu6.itb.walker.walkWaitTime::total       190290                       # Table walker wait (enqueue to first request) latency
system.cpu6.itb.walker.walks                   190290                       # Table walker walks requested
system.cpu6.itb.walker.walksLong               190290                       # Table walker walks initiated with long descriptors
system.cpu6.itb.walker.walksPending::samples    438743168                       # Table walker pending requests distribution
system.cpu6.itb.walker.walksPending::0      438743168    100.00%    100.00% # Table walker pending requests distribution
system.cpu6.itb.walker.walksPending::total    438743168                       # Table walker pending requests distribution
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1796                       # number of quiesce instructions executed
system.cpu6.not_idle_fraction                0.102264                       # Percentage of non-idle cycles
system.cpu6.numCycles                      1253194409                       # number of cpu cycles simulated
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.num_busy_cycles              128156651.553756                       # Number of busy cycles
system.cpu6.num_cc_register_reads            27275418                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           25349727                       # number of times the CC registers were written
system.cpu6.num_conditional_control_insts     15528747                       # number of instructions that are conditional controls
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_func_calls                    7333206                       # number of times a function call or return occured
system.cpu6.num_idle_cycles              1125037757.446244                       # Number of idle cycles
system.cpu6.num_int_alu_accesses            118785311                       # Number of integer alu accesses
system.cpu6.num_int_insts                   118785311                       # number of integer instructions
system.cpu6.num_int_register_reads          155628421                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          93142310                       # number of times the integer registers were written
system.cpu6.num_load_insts                   24662642                       # Number of load instructions
system.cpu6.num_mem_refs                     44088240                       # number of memory refs
system.cpu6.num_store_insts                  19425598                       # Number of store instructions
system.cpu6.num_vec_alu_accesses               261632                       # Number of vector alu accesses
system.cpu6.num_vec_insts                      261632                       # number of vector instructions
system.cpu6.num_vec_register_reads             179877                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes            105475                       # number of times the vector registers were written
system.cpu6.op_class::No_OpClass                40889      0.03%      0.03% # Class of executed instruction
system.cpu6.op_class::IntAlu                 83802104     65.39%     65.42% # Class of executed instruction
system.cpu6.op_class::IntMult                  135780      0.11%     65.53% # Class of executed instruction
system.cpu6.op_class::IntDiv                    22500      0.02%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0      0.00%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     65.55% # Class of executed instruction
system.cpu6.op_class::FloatMisc                 67212      0.05%     65.60% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdDiv                       0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdReduceAdd                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdReduceAlu                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdReduceCmp                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatReduceAdd            0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatReduceCmp            0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdAes                       0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdAesMix                    0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdSha1Hash                  0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdSha1Hash2                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdSha256Hash                0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdSha256Hash2               0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdShaSigma2                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdShaSigma3                 0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::SimdPredAlu                   0      0.00%     65.60% # Class of executed instruction
system.cpu6.op_class::MemRead                24662642     19.24%     84.84% # Class of executed instruction
system.cpu6.op_class::MemWrite               19425598     15.16%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 128156725                       # Class of executed instruction
system.cpu7.Branches                         15954399                       # Number of branches fetched
system.cpu7.committedInsts                   72087005                       # Number of instructions committed
system.cpu7.committedOps                     84452189                       # Number of ops (including micro ops) committed
system.cpu7.dtb.accesses                     27842580                       # DTB accesses
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.flush_entries                    3698                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.hits                         27796784                       # DTB hits
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.misses                          45796                       # DTB misses
system.cpu7.dtb.perms_faults                      998                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.prefetch_faults                  8533                       # Number of TLB faults due to prefetch
system.cpu7.dtb.read_accesses                16097856                       # DTB read accesses
system.cpu7.dtb.read_hits                    16057923                       # DTB read hits
system.cpu7.dtb.read_misses                     39933                       # DTB read misses
system.cpu7.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu7.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dtb.walker.walkPageSizes::4K        43682     98.25%     98.25% # Table walker page sizes translated
system.cpu7.dtb.walker.walkPageSizes::2M          532      1.20%     99.45% # Table walker page sizes translated
system.cpu7.dtb.walker.walkPageSizes::1G          244      0.55%    100.00% # Table walker page sizes translated
system.cpu7.dtb.walker.walkPageSizes::total        44458                       # Table walker page sizes translated
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data        45796                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total        45796                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data        44458                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total        44458                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total        90254                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkWaitTime::samples        45796                       # Table walker wait (enqueue to first request) latency
system.cpu7.dtb.walker.walkWaitTime::0          45796    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu7.dtb.walker.walkWaitTime::total        45796                       # Table walker wait (enqueue to first request) latency
system.cpu7.dtb.walker.walks                    45796                       # Table walker walks requested
system.cpu7.dtb.walker.walksLong                45796                       # Table walker walks initiated with long descriptors
system.cpu7.dtb.walker.walksPending::samples  -1848323980                       # Table walker pending requests distribution
system.cpu7.dtb.walker.walksPending::0    -1848323980    100.00%    100.00% # Table walker pending requests distribution
system.cpu7.dtb.walker.walksPending::total  -1848323980                       # Table walker pending requests distribution
system.cpu7.dtb.write_accesses               11744724                       # DTB write accesses
system.cpu7.dtb.write_hits                   11738861                       # DTB write hits
system.cpu7.dtb.write_misses                     5863                       # DTB write misses
system.cpu7.idle_fraction                    0.932605                       # Percentage of idle cycles
system.cpu7.itb.accesses                     72094120                       # DTB accesses
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.flush_entries                    2246                       # Number of entries that have been flushed from TLB
system.cpu7.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.hits                         71957503                       # DTB hits
system.cpu7.itb.inst_accesses                72094120                       # ITB inst accesses
system.cpu7.itb.inst_hits                    71957503                       # ITB inst hits
system.cpu7.itb.inst_misses                    136617                       # ITB inst misses
system.cpu7.itb.misses                         136617                       # DTB misses
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu7.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.itb.walker.walkPageSizes::4K       135271     99.29%     99.29% # Table walker page sizes translated
system.cpu7.itb.walker.walkPageSizes::2M          965      0.71%    100.00% # Table walker page sizes translated
system.cpu7.itb.walker.walkPageSizes::total       136236                       # Table walker page sizes translated
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst       136617                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total       136617                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst       136236                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total       136236                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total       272853                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkWaitTime::samples       136617                       # Table walker wait (enqueue to first request) latency
system.cpu7.itb.walker.walkWaitTime::0         136617    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu7.itb.walker.walkWaitTime::total       136617                       # Table walker wait (enqueue to first request) latency
system.cpu7.itb.walker.walks                   136617                       # Table walker walks requested
system.cpu7.itb.walker.walksLong               136617                       # Table walker walks initiated with long descriptors
system.cpu7.itb.walker.walksPending::samples  -1848331880                       # Table walker pending requests distribution
system.cpu7.itb.walker.walksPending::0    -1848331880    100.00%    100.00% # Table walker pending requests distribution
system.cpu7.itb.walker.walksPending::total  -1848331880                       # Table walker pending requests distribution
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1392                       # number of quiesce instructions executed
system.cpu7.not_idle_fraction                0.067395                       # Percentage of non-idle cycles
system.cpu7.numCycles                      1252726237                       # number of cpu cycles simulated
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.num_busy_cycles              84427546.688201                       # Number of busy cycles
system.cpu7.num_cc_register_reads            19620481                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           18013327                       # number of times the CC registers were written
system.cpu7.num_conditional_control_insts     11007477                       # number of instructions that are conditional controls
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_func_calls                    4065083                       # number of times a function call or return occured
system.cpu7.num_idle_cycles              1168298690.311799                       # Number of idle cycles
system.cpu7.num_int_alu_accesses             77797906                       # Number of integer alu accesses
system.cpu7.num_int_insts                    77797906                       # number of integer instructions
system.cpu7.num_int_register_reads          104177453                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          61717076                       # number of times the integer registers were written
system.cpu7.num_load_insts                   16063427                       # Number of load instructions
system.cpu7.num_mem_refs                     27805475                       # number of memory refs
system.cpu7.num_store_insts                  11742048                       # Number of store instructions
system.cpu7.num_vec_alu_accesses               119886                       # Number of vector alu accesses
system.cpu7.num_vec_insts                      119886                       # number of vector instructions
system.cpu7.num_vec_register_reads             102242                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes             21442                       # number of times the vector registers were written
system.cpu7.op_class::No_OpClass                20328      0.02%      0.02% # Class of executed instruction
system.cpu7.op_class::IntAlu                 56436989     66.82%     66.85% # Class of executed instruction
system.cpu7.op_class::IntMult                  161413      0.19%     67.04% # Class of executed instruction
system.cpu7.op_class::IntDiv                    22281      0.03%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatAdd                     10      0.00%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatCmp                    112      0.00%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      9      0.00%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatMult                    41      0.00%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0      0.00%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      1      0.00%     67.06% # Class of executed instruction
system.cpu7.op_class::FloatMisc                 12506      0.01%     67.08% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdDiv                       0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdReduceAdd                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdReduceAlu                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdReduceCmp                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatReduceAdd            0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdFloatReduceCmp            0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdAes                       0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdAesMix                    0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdSha1Hash                  0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdSha1Hash2                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdSha256Hash                0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdSha256Hash2               0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdShaSigma2                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdShaSigma3                 0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::SimdPredAlu                   0      0.00%     67.08% # Class of executed instruction
system.cpu7.op_class::MemRead                16063427     19.02%     86.10% # Class of executed instruction
system.cpu7.op_class::MemWrite               11742048     13.90%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  84459165                       # Class of executed instruction
system.cpu8.Branches                         36963720                       # Number of branches fetched
system.cpu8.committedInsts                  162519176                       # Number of instructions committed
system.cpu8.committedOps                    192778662                       # Number of ops (including micro ops) committed
system.cpu8.dtb.accesses                     68032967                       # DTB accesses
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.flush_entries                    8148                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.hits                         67908319                       # DTB hits
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.misses                         124648                       # DTB misses
system.cpu8.dtb.perms_faults                     4264                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.prefetch_faults                 16570                       # Number of TLB faults due to prefetch
system.cpu8.dtb.read_accesses                37967636                       # DTB read accesses
system.cpu8.dtb.read_hits                    37860989                       # DTB read hits
system.cpu8.dtb.read_misses                    106647                       # DTB read misses
system.cpu8.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu8.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dtb.walker.walkPageSizes::4K       121778     98.45%     98.45% # Table walker page sizes translated
system.cpu8.dtb.walker.walkPageSizes::2M         1381      1.12%     99.56% # Table walker page sizes translated
system.cpu8.dtb.walker.walkPageSizes::1G          540      0.44%    100.00% # Table walker page sizes translated
system.cpu8.dtb.walker.walkPageSizes::total       123699                       # Table walker page sizes translated
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data       124648                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total       124648                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data       123699                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total       123699                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total       248347                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkWaitTime::samples       124648                       # Table walker wait (enqueue to first request) latency
system.cpu8.dtb.walker.walkWaitTime::0         124648    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu8.dtb.walker.walkWaitTime::total       124648                       # Table walker wait (enqueue to first request) latency
system.cpu8.dtb.walker.walks                   124648                       # Table walker walks requested
system.cpu8.dtb.walker.walksLong               124648                       # Table walker walks initiated with long descriptors
system.cpu8.dtb.walker.walksPending::samples    158863588                       # Table walker pending requests distribution
system.cpu8.dtb.walker.walksPending::0      158863588    100.00%    100.00% # Table walker pending requests distribution
system.cpu8.dtb.walker.walksPending::total    158863588                       # Table walker pending requests distribution
system.cpu8.dtb.write_accesses               30065331                       # DTB write accesses
system.cpu8.dtb.write_hits                   30047330                       # DTB write hits
system.cpu8.dtb.write_misses                    18001                       # DTB write misses
system.cpu8.idle_fraction                    0.846159                       # Percentage of idle cycles
system.cpu8.itb.accesses                    162533544                       # DTB accesses
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.flush_entries                    3846                       # Number of entries that have been flushed from TLB
system.cpu8.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_asid                    524                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid              61940                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.hits                        162269133                       # DTB hits
system.cpu8.itb.inst_accesses               162533544                       # ITB inst accesses
system.cpu8.itb.inst_hits                   162269133                       # ITB inst hits
system.cpu8.itb.inst_misses                    264411                       # ITB inst misses
system.cpu8.itb.misses                         264411                       # DTB misses
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu8.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.itb.walker.walkPageSizes::4K       261969     99.18%     99.18% # Table walker page sizes translated
system.cpu8.itb.walker.walkPageSizes::2M         2168      0.82%    100.00% # Table walker page sizes translated
system.cpu8.itb.walker.walkPageSizes::total       264137                       # Table walker page sizes translated
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst       264411                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total       264411                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst       264137                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total       264137                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total       528548                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkWaitTime::samples       264411                       # Table walker wait (enqueue to first request) latency
system.cpu8.itb.walker.walkWaitTime::0         264411    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu8.itb.walker.walkWaitTime::total       264411                       # Table walker wait (enqueue to first request) latency
system.cpu8.itb.walker.walks                   264411                       # Table walker walks requested
system.cpu8.itb.walker.walksLong               264411                       # Table walker walks initiated with long descriptors
system.cpu8.itb.walker.walksPending::samples    158855688                       # Table walker pending requests distribution
system.cpu8.itb.walker.walksPending::0      158855688    100.00%    100.00% # Table walker pending requests distribution
system.cpu8.itb.walker.walksPending::total    158855688                       # Table walker pending requests distribution
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu8.kern.inst.quiesce                    1001                       # number of quiesce instructions executed
system.cpu8.not_idle_fraction                0.153841                       # Percentage of non-idle cycles
system.cpu8.numCycles                      1253193614                       # number of cpu cycles simulated
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.num_busy_cycles              192793061.503417                       # Number of busy cycles
system.cpu8.num_cc_register_reads            38287782                       # number of times the CC registers were read
system.cpu8.num_cc_register_writes           36193413                       # number of times the CC registers were written
system.cpu8.num_conditional_control_insts     22578287                       # number of instructions that are conditional controls
system.cpu8.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu8.num_fp_insts                            0                       # number of float instructions
system.cpu8.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu8.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu8.num_func_calls                   11199568                       # number of times a function call or return occured
system.cpu8.num_idle_cycles              1060400552.496583                       # Number of idle cycles
system.cpu8.num_int_alu_accesses            179275805                       # Number of integer alu accesses
system.cpu8.num_int_insts                   179275805                       # number of integer instructions
system.cpu8.num_int_register_reads          233101693                       # number of times the integer registers were read
system.cpu8.num_int_register_writes         139635970                       # number of times the integer registers were written
system.cpu8.num_load_insts                   37934264                       # Number of load instructions
system.cpu8.num_mem_refs                     67989070                       # number of memory refs
system.cpu8.num_store_insts                  30054806                       # Number of store instructions
system.cpu8.num_vec_alu_accesses               163563                       # Number of vector alu accesses
system.cpu8.num_vec_insts                      163563                       # number of vector instructions
system.cpu8.num_vec_register_reads             125305                       # number of times the vector registers were read
system.cpu8.num_vec_register_writes             47994                       # number of times the vector registers were written
system.cpu8.op_class::No_OpClass                45000      0.02%      0.02% # Class of executed instruction
system.cpu8.op_class::IntAlu                124610046     64.63%     64.66% # Class of executed instruction
system.cpu8.op_class::IntMult                  104679      0.05%     64.71% # Class of executed instruction
system.cpu8.op_class::IntDiv                    16127      0.01%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatAdd                      0      0.00%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatCmp                      0      0.00%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatCvt                      0      0.00%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatMult                     0      0.00%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatMultAcc                  0      0.00%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatDiv                      0      0.00%     64.72% # Class of executed instruction
system.cpu8.op_class::FloatMisc                 28086      0.01%     64.73% # Class of executed instruction
system.cpu8.op_class::FloatSqrt                     0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdAdd                       0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdAddAcc                    0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdAlu                       0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdCmp                       0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdCvt                       0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdMisc                      0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdMult                      0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdMultAcc                   0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdShift                     0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdShiftAcc                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdDiv                       0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdSqrt                      0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatAdd                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatAlu                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatCmp                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatCvt                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatDiv                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatMisc                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatMult                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatMultAcc              0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatSqrt                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdReduceAdd                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdReduceAlu                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdReduceCmp                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatReduceAdd            0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdFloatReduceCmp            0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdAes                       0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdAesMix                    0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdSha1Hash                  0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdSha1Hash2                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdSha256Hash                0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdSha256Hash2               0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdShaSigma2                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdShaSigma3                 0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::SimdPredAlu                   0      0.00%     64.73% # Class of executed instruction
system.cpu8.op_class::MemRead                37934264     19.68%     84.41% # Class of executed instruction
system.cpu8.op_class::MemWrite               30054806     15.59%    100.00% # Class of executed instruction
system.cpu8.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu8.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu8.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu8.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu8.op_class::total                 192793008                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests        27355                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15186930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29744167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes        15821312                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages         3862                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs              3865                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          709120                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          173                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               174                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests     15932775                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62527                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35420994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       466913                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     80008615                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         529440                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              141763                       # Transaction distribution
system.membus.trans_dist::ReadResp            2523516                       # Transaction distribution
system.membus.trans_dist::WriteReq              64975                       # Transaction distribution
system.membus.trans_dist::WriteResp             64975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12645907                       # Transaction distribution
system.membus.trans_dist::WriteClean             8414                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1894313                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           447372                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4958                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          164202                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9600524                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9593181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2381753                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq         6656                       # Transaction distribution
system.membus.trans_dist::CleanSharedResp         6656                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11602                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        11602                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2709077                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      2707301                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       783039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       783039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       144486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port          446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        99580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43961196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     44205708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44988747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16704192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16704192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       110500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port         1008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       199160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1559959096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1560269764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1576973956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15368680                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042153                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15341323     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                   27357      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15368680                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         261019                       # number of demand (read+write) misses
system.iocache.demand_misses::total            261019                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        261019                       # number of overall misses
system.iocache.overall_misses::total           261019                       # number of overall misses
system.iocache.demand_accesses::.pci_ide       261019                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          261019                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       261019                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         261019                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         258272                       # number of writebacks
system.iocache.writebacks::total               258272                       # number of writebacks
system.iocache.replacements                    261001                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide          2731                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             2731                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pci_ide         2731                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           2731                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pci_ide       258288                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       258288                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pci_ide       258288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       258288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                4.805733                       # Cycle average of tags in use
system.iocache.tags.total_refs                 261019                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               261019                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1385320304741                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide     4.805733                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.300358                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.300358                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2349171                       # Number of tag accesses
system.iocache.tags.data_accesses             2349171                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          2000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu0.inst          100                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu0.data           44                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu1.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu1.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu2.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu2.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu3.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu3.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu4.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu4.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu5.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu5.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu6.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu6.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu7.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu7.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu8.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu8.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         1008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu0.inst          100                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu1.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu2.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu3.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu4.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu5.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu6.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu7.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu8.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total          772                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu0.inst           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu1.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu2.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu3.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu4.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu4.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu5.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu5.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu6.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu6.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu7.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu7.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu8.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu8.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          223                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu0.inst           51                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu0.data           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu1.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu1.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu2.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu2.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu3.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu3.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu4.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu4.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu5.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu5.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu6.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu6.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu7.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu7.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu8.inst           42                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu8.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total            509                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu0.inst           51                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu1.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu2.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu3.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu4.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu5.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu6.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu7.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu8.inst           42                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total          390                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu0.inst           51                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu0.data           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu1.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu1.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu2.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu2.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu3.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu3.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu4.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu4.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu5.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu5.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu6.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu6.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu7.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu7.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu8.inst           42                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu8.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total           509                       # Total bandwidth to/from this memory (bytes/s)
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions               2002                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples         1000                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    1675431533.341000                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   21990637613.469097                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10          997     99.70%     99.70% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::5e+10-1e+11            1      0.10%     99.80% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::2e+11-2.5e+11            1      0.10%     99.90% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::6e+11-6.5e+11            1      0.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total           1000                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   304612793619                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED 1675431533341                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu8.inst    160011197                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       160011197                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu8.inst    160011197                       # number of overall hits
system.cpu8.icache.overall_hits::total      160011197                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu8.inst      2522073                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total       2522073                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu8.inst      2522073                       # number of overall misses
system.cpu8.icache.overall_misses::total      2522073                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu8.inst    162533270                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    162533270                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu8.inst    162533270                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    162533270                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu8.inst     0.015517                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.015517                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu8.inst     0.015517                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.015517                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.writebacks::.writebacks      2521550                       # number of writebacks
system.cpu8.icache.writebacks::total          2521550                       # number of writebacks
system.cpu8.icache.replacements               2521550                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu8.inst    160011197                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      160011197                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu8.inst      2522073                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total      2522073                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu8.inst    162533270                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    162533270                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu8.inst     0.015517                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.015517                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          264.316680                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          162533270                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs          2522073                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs            64.444316                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     953641595400                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu8.inst   264.316680                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu8.inst     0.516244                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.516244                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses        327588613                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses       327588613                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu8.data     65546516                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total        65546516                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu8.data     65795979                       # number of overall hits
system.cpu8.dcache.overall_hits::total       65795979                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu8.data      1021377                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       1021377                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu8.data      1065487                       # number of overall misses
system.cpu8.dcache.overall_misses::total      1065487                       # number of overall misses
system.cpu8.dcache.demand_accesses::.cpu8.data     66567893                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total     66567893                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu8.data     66861466                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total     66861466                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu8.data     0.015343                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.015343                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu8.data     0.015936                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.015936                       # miss rate for overall accesses
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks       545478                       # number of writebacks
system.cpu8.dcache.writebacks::total           545478                       # number of writebacks
system.cpu8.dcache.replacements                979832                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu8.data     36401432                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       36401432                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu8.data       719502                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       719502                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_accesses::.cpu8.data     37120934                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     37120934                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu8.data     0.019383                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.019383                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_hits::.cpu8.data     29134293                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      29134293                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu8.data       200251                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       200251                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_accesses::.cpu8.data     29334544                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     29334544                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu8.data     0.006826                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.006826                       # miss rate for WriteReq accesses
system.cpu8.dcache.SoftPFReq_hits::.cpu8.data         3882                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_hits::total         3882                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_misses::.cpu8.data        11655                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_misses::total        11655                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_accesses::.cpu8.data        15537                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_accesses::total        15537                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_miss_rate::.cpu8.data     0.750145                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFReq_miss_rate::total     0.750145                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFExReq_hits::.cpu8.data       245581                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_hits::total       245581                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_misses::.cpu8.data        32455                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_misses::total        32455                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_accesses::.cpu8.data       278036                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_accesses::total       278036                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_miss_rate::.cpu8.data     0.116729                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.SoftPFExReq_miss_rate::total     0.116729                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.WriteLineReq_hits::.cpu8.data        10791                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_hits::total        10791                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_misses::.cpu8.data       101624                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_misses::total       101624                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_accesses::.cpu8.data       112415                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_accesses::total       112415                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_miss_rate::.cpu8.data     0.904007                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.WriteLineReq_miss_rate::total     0.904007                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.LoadLockedReq_hits::.cpu8.data       545252                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       545252                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu8.data         4908                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         4908                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_accesses::.cpu8.data       550160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       550160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu8.data     0.008921                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.008921                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_hits::.cpu8.data       548782                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       548782                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu8.data          661                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total          661                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_accesses::.cpu8.data       549443                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       549443                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu8.data     0.001203                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.001203                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse          464.265185                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs           68015223                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          1032344                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            65.884262                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     953641603300                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu8.data   464.265185                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu8.data     0.453384                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.453384                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          892                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        137076982                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       137076982                       # Number of data accesses
system.cpu6.numPwrStateTransitions               3586                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples         1789                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    993603749.502515                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   16203498808.711811                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::underflows            1      0.06%      0.06% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10         1785     99.78%     99.83% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::6e+11-6.5e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value          520                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total           1789                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   202487219100                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED 1777557107860                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu6.inst    105923138                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       105923138                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu6.inst    105923138                       # number of overall hits
system.cpu6.icache.overall_hits::total      105923138                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu6.inst      1916621                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1916621                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu6.inst      1916621                       # number of overall misses
system.cpu6.icache.overall_misses::total      1916621                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu6.inst    107839759                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    107839759                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu6.inst    107839759                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    107839759                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu6.inst     0.017773                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.017773                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu6.inst     0.017773                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.017773                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::.writebacks      1916097                       # number of writebacks
system.cpu6.icache.writebacks::total          1916097                       # number of writebacks
system.cpu6.icache.replacements               1916097                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu6.inst    105923138                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      105923138                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu6.inst      1916621                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1916621                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu6.inst    107839759                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    107839759                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu6.inst     0.017773                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.017773                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          280.411835                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          107839759                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1916621                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            56.265563                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     889496973440                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu6.inst   280.411835                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu6.inst     0.547679                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.547679                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        217596139                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       217596139                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu6.data     42390334                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        42390334                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu6.data     42574499                       # number of overall hits
system.cpu6.dcache.overall_hits::total       42574499                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu6.data       582155                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        582155                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu6.data       610899                       # number of overall misses
system.cpu6.dcache.overall_misses::total       610899                       # number of overall misses
system.cpu6.dcache.demand_accesses::.cpu6.data     42972489                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     42972489                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu6.data     43185398                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     43185398                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu6.data     0.013547                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.013547                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu6.data     0.014146                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.014146                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks       287771                       # number of writebacks
system.cpu6.dcache.writebacks::total           287771                       # number of writebacks
system.cpu6.dcache.replacements                529652                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu6.data     23671037                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       23671037                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu6.data       374358                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       374358                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_accesses::.cpu6.data     24045395                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     24045395                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu6.data     0.015569                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015569                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_hits::.cpu6.data     18639509                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      18639509                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu6.data       151114                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       151114                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_accesses::.cpu6.data     18790623                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     18790623                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu6.data     0.008042                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008042                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_hits::.cpu6.data         1503                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         1503                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_misses::.cpu6.data         3316                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total         3316                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_accesses::.cpu6.data         4819                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         4819                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_miss_rate::.cpu6.data     0.688110                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.688110                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFExReq_hits::.cpu6.data       182662                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_hits::total       182662                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_misses::.cpu6.data        25428                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_misses::total        25428                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_accesses::.cpu6.data       208090                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_accesses::total       208090                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_miss_rate::.cpu6.data     0.122197                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.SoftPFExReq_miss_rate::total     0.122197                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.WriteLineReq_hits::.cpu6.data        79788                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_hits::total        79788                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_misses::.cpu6.data        56683                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_misses::total        56683                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_accesses::.cpu6.data       136471                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_accesses::total       136471                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_miss_rate::.cpu6.data     0.415348                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.WriteLineReq_miss_rate::total     0.415348                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.LoadLockedReq_hits::.cpu6.data       428397                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       428397                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu6.data         2406                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         2406                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_accesses::.cpu6.data       430803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       430803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu6.data     0.005585                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.005585                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_hits::.cpu6.data       429385                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       429385                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu6.data          396                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          396                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_accesses::.cpu6.data       429781                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       429781                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu6.data     0.000921                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.000921                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse          464.458183                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           44104617                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           566501                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            77.854438                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     889496981340                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu6.data   464.458183                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu6.data     0.453572                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.453572                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          939                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          698                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.916992                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         88801073                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        88801073                       # Number of data accesses
system.cpu7.numPwrStateTransitions               2776                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples         1384                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    1334247934.706647                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   18515500400.460884                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10         1381     99.78%     99.78% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::6e+11-6.5e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total           1384                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   133445185326                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED 1846599141634                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu7.inst     70573348                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        70573348                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu7.inst     70573348                       # number of overall hits
system.cpu7.icache.overall_hits::total       70573348                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu7.inst      1520391                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1520391                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu7.inst      1520391                       # number of overall misses
system.cpu7.icache.overall_misses::total      1520391                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu7.inst     72093739                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     72093739                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu7.inst     72093739                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     72093739                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu7.inst     0.021089                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.021089                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu7.inst     0.021089                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.021089                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::.writebacks      1519868                       # number of writebacks
system.cpu7.icache.writebacks::total          1519868                       # number of writebacks
system.cpu7.icache.replacements               1519868                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu7.inst     70573348                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       70573348                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu7.inst      1520391                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1520391                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu7.inst     72093739                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     72093739                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu7.inst     0.021089                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.021089                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          272.393965                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           72093739                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1520391                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            47.417894                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     921569636760                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu7.inst   272.393965                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu7.inst     0.532019                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.532019                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        145707869                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       145707869                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu7.data     25858537                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        25858537                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu7.data     26106217                       # number of overall hits
system.cpu7.dcache.overall_hits::total       26106217                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu7.data       872120                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        872120                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu7.data       907533                       # number of overall misses
system.cpu7.dcache.overall_misses::total       907533                       # number of overall misses
system.cpu7.dcache.demand_accesses::.cpu7.data     26730657                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     26730657                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu7.data     27013750                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     27013750                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu7.data     0.032626                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032626                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu7.data     0.033595                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033595                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks       422673                       # number of writebacks
system.cpu7.dcache.writebacks::total           422673                       # number of writebacks
system.cpu7.dcache.replacements                808729                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu7.data     14905916                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       14905916                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu7.data       558984                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       558984                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_accesses::.cpu7.data     15464900                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     15464900                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu7.data     0.036145                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036145                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_hits::.cpu7.data     10929931                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      10929931                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu7.data       205056                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       205056                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_accesses::.cpu7.data     11134987                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     11134987                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu7.data     0.018415                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018415                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_hits::.cpu7.data         5295                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         5295                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_misses::.cpu7.data         7681                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         7681                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_accesses::.cpu7.data        12976                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total        12976                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_miss_rate::.cpu7.data     0.591939                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.591939                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFExReq_hits::.cpu7.data       242385                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_hits::total       242385                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_misses::.cpu7.data        27732                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_misses::total        27732                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_accesses::.cpu7.data       270117                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_accesses::total       270117                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_miss_rate::.cpu7.data     0.102667                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.SoftPFExReq_miss_rate::total     0.102667                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.WriteLineReq_hits::.cpu7.data        22690                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_hits::total        22690                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_misses::.cpu7.data       108080                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_misses::total       108080                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_accesses::.cpu7.data       130770                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_accesses::total       130770                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_miss_rate::.cpu7.data     0.826489                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.WriteLineReq_miss_rate::total     0.826489                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.LoadLockedReq_hits::.cpu7.data       342792                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       342792                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu7.data         2819                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         2819                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_accesses::.cpu7.data       345611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       345611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu7.data     0.008157                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.008157                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_hits::.cpu7.data       343832                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       343832                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu7.data          624                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          624                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_accesses::.cpu7.data       344456                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       344456                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu7.data     0.001812                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.001812                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse          450.086881                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           27813967                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           850734                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            32.694082                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     921569644660                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu7.data   450.086881                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu7.data     0.439538                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.439538                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          764                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          756                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         56516548                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        56516548                       # Number of data accesses
system.cpu4.numPwrStateTransitions               4462                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples         2223                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    803289996.001799                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   14401855730.611677                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10         2218     99.78%     99.78% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            3      0.13%     99.91% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::6e+11-6.5e+11            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total           2223                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   194330665848                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 1785713661112                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu4.inst    101904390                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       101904390                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu4.inst    101904390                       # number of overall hits
system.cpu4.icache.overall_hits::total      101904390                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu4.inst      2109122                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       2109122                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu4.inst      2109122                       # number of overall misses
system.cpu4.icache.overall_misses::total      2109122                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu4.inst    104013512                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    104013512                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu4.inst    104013512                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    104013512                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu4.inst     0.020277                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.020277                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu4.inst     0.020277                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.020277                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks      2108599                       # number of writebacks
system.cpu4.icache.writebacks::total          2108599                       # number of writebacks
system.cpu4.icache.replacements               2108599                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu4.inst    101904390                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      101904390                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu4.inst      2109122                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      2109122                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu4.inst    104013512                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    104013512                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu4.inst     0.020277                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.020277                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          297.071448                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          104013512                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          2109122                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            49.316024                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     825351977020                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu4.inst   297.071448                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu4.inst     0.580218                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.580218                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        210136146                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       210136146                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu4.data     38029096                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        38029096                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu4.data     38409690                       # number of overall hits
system.cpu4.dcache.overall_hits::total       38409690                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu4.data      1310634                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1310634                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu4.data      1366762                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1366762                       # number of overall misses
system.cpu4.dcache.demand_accesses::.cpu4.data     39339730                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     39339730                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu4.data     39776452                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     39776452                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu4.data     0.033316                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.033316                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu4.data     0.034361                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.034361                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks       628578                       # number of writebacks
system.cpu4.dcache.writebacks::total           628578                       # number of writebacks
system.cpu4.dcache.replacements               1171148                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu4.data     21329297                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       21329297                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu4.data       745582                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       745582                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_accesses::.cpu4.data     22074879                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     22074879                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu4.data     0.033775                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.033775                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_hits::.cpu4.data     16668644                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16668644                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu4.data       325779                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       325779                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_accesses::.cpu4.data     16994423                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16994423                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu4.data     0.019170                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.019170                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_hits::.cpu4.data         3864                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         3864                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_misses::.cpu4.data        10973                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        10973                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_accesses::.cpu4.data        14837                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total        14837                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_miss_rate::.cpu4.data     0.739570                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.739570                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFExReq_hits::.cpu4.data       376730                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_hits::total       376730                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_misses::.cpu4.data        45155                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_misses::total        45155                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_accesses::.cpu4.data       421885                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_accesses::total       421885                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_miss_rate::.cpu4.data     0.107032                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.SoftPFExReq_miss_rate::total     0.107032                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.WriteLineReq_hits::.cpu4.data        31155                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_hits::total        31155                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_misses::.cpu4.data       239273                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_misses::total       239273                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_accesses::.cpu4.data       270428                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_accesses::total       270428                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_miss_rate::.cpu4.data     0.884794                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.WriteLineReq_miss_rate::total     0.884794                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.LoadLockedReq_hits::.cpu4.data       499590                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       499590                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu4.data         4665                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4665                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_accesses::.cpu4.data       504255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       504255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu4.data     0.009251                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.009251                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_hits::.cpu4.data       501715                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       501715                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu4.data          820                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          820                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_accesses::.cpu4.data       502535                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       502535                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu4.data     0.001632                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.001632                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          477.857800                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           40939092                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1281325                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            31.950592                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     825351984920                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu4.data   477.857800                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu4.data     0.466658                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.466658                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          794                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         83212741                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        83212741                       # Number of data accesses
system.cpu5.numPwrStateTransitions               3445                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples         1715                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    1081150610.985423                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   16271821365.337164                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10         1709     99.65%     99.65% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::5e+10-1e+11            5      0.29%     99.94% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::6e+11-6.5e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total           1715                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   125871029120                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED 1854173297840                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu5.inst     66269623                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        66269623                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu5.inst     66269623                       # number of overall hits
system.cpu5.icache.overall_hits::total       66269623                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu5.inst      1374617                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       1374617                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu5.inst      1374617                       # number of overall misses
system.cpu5.icache.overall_misses::total      1374617                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu5.inst     67644240                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     67644240                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu5.inst     67644240                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     67644240                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu5.inst     0.020321                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.020321                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu5.inst     0.020321                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.020321                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks      1374094                       # number of writebacks
system.cpu5.icache.writebacks::total          1374094                       # number of writebacks
system.cpu5.icache.replacements               1374094                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu5.inst     66269623                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       66269623                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu5.inst      1374617                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      1374617                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu5.inst     67644240                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     67644240                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu5.inst     0.020321                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.020321                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          289.035007                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           67644240                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          1374617                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            49.209518                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     857423317880                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu5.inst   289.035007                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu5.inst     0.564521                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.564521                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        136663097                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       136663097                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu5.data     24757997                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        24757997                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu5.data     24991142                       # number of overall hits
system.cpu5.dcache.overall_hits::total       24991142                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu5.data       755804                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        755804                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu5.data       793276                       # number of overall misses
system.cpu5.dcache.overall_misses::total       793276                       # number of overall misses
system.cpu5.dcache.demand_accesses::.cpu5.data     25513801                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     25513801                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu5.data     25784418                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     25784418                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu5.data     0.029623                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.029623                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu5.data     0.030766                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.030766                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks       356079                       # number of writebacks
system.cpu5.dcache.writebacks::total           356079                       # number of writebacks
system.cpu5.dcache.replacements                684324                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu5.data     14108340                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14108340                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu5.data       470331                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       470331                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_accesses::.cpu5.data     14578671                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14578671                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu5.data     0.032262                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032262                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_hits::.cpu5.data     10630528                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      10630528                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu5.data       179969                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       179969                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_accesses::.cpu5.data     10810497                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     10810497                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu5.data     0.016648                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016648                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_hits::.cpu5.data         2707                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2707                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_misses::.cpu5.data         6267                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         6267                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_accesses::.cpu5.data         8974                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         8974                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu5.data     0.698351                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.698351                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFExReq_hits::.cpu5.data       230438                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_hits::total       230438                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_misses::.cpu5.data        31205                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_misses::total        31205                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_accesses::.cpu5.data       261643                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_accesses::total       261643                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_miss_rate::.cpu5.data     0.119266                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.SoftPFExReq_miss_rate::total     0.119266                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.WriteLineReq_hits::.cpu5.data        19129                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_hits::total        19129                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_misses::.cpu5.data       105504                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_misses::total       105504                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_accesses::.cpu5.data       124633                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_accesses::total       124633                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_miss_rate::.cpu5.data     0.846517                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.WriteLineReq_miss_rate::total     0.846517                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.LoadLockedReq_hits::.cpu5.data       337437                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       337437                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu5.data         3325                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         3325                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_accesses::.cpu5.data       340762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       340762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu5.data     0.009758                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.009758                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_hits::.cpu5.data       338488                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       338488                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu5.data          699                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          699                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_accesses::.cpu5.data       339187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       339187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu5.data     0.002061                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.002061                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          468.909610                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           26543529                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           738152                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            35.959435                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     857423325780                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu5.data   468.909610                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu5.data     0.457920                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.457920                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          930                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         53848138                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        53848138                       # Number of data accesses
system.cpu2.numPwrStateTransitions               3415                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1699                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1062253838.650971                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   16778771766.258350                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1695     99.76%     99.76% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6e+11-6.5e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1699                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   175275055092                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1804769271868                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92379039                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92379039                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92379039                       # number of overall hits
system.cpu2.icache.overall_hits::total       92379039                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst      1979147                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1979147                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst      1979147                       # number of overall misses
system.cpu2.icache.overall_misses::total      1979147                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu2.inst     94358186                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     94358186                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     94358186                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     94358186                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.020975                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.020975                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.020975                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.020975                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      1978624                       # number of writebacks
system.cpu2.icache.writebacks::total          1978624                       # number of writebacks
system.cpu2.icache.replacements               1978624                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92379039                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92379039                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst      1979147                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1979147                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     94358186                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     94358186                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.020975                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.020975                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          312.980393                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           94358186                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1979147                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            47.676189                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     761209413800                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   312.980393                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.611290                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.611290                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        190695519                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       190695519                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     34497767                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        34497767                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     34854728                       # number of overall hits
system.cpu2.dcache.overall_hits::total       34854728                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1021568                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1021568                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1070307                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1070307                       # number of overall misses
system.cpu2.dcache.demand_accesses::.cpu2.data     35519335                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35519335                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     35925035                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35925035                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.028761                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028761                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.029793                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029793                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       508737                       # number of writebacks
system.cpu2.dcache.writebacks::total           508737                       # number of writebacks
system.cpu2.dcache.replacements                945942                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19761933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19761933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       644846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       644846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20406779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20406779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.031600                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031600                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_hits::.cpu2.data     14695370                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14695370                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       219065                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       219065                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     14914435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14914435                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.014688                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014688                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data         6002                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         6002                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data        10743                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        10743                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data        16745                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        16745                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.641565                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.641565                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data       350959                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total       350959                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data        37996                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total        37996                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data       388955                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total       388955                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.097687                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.097687                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data        40464                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total        40464                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data       157657                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total       157657                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data       198121                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total       198121                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.795761                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.795761                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       456110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       456110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3838                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3838                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       459948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       459948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.008344                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008344                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       458026                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       458026                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          624                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          624                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       458650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       458650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001361                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001361                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          490.638332                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           36941358                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1008160                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.642356                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     761209421700                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   490.638332                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.479139                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.479139                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          783                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          781                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.764648                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         74909574                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        74909574                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4277                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    851076081.531206                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   14543623339.670002                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows            1      0.05%      0.05% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2126     99.77%     99.81% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::6e+11-6.5e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          520                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   166401197217                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1813643129743                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     87304904                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        87304904                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     87304904                       # number of overall hits
system.cpu3.icache.overall_hits::total       87304904                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst      1967900                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1967900                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst      1967900                       # number of overall misses
system.cpu3.icache.overall_misses::total      1967900                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu3.inst     89272804                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     89272804                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     89272804                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     89272804                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.022044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.022044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022044                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks      1967377                       # number of writebacks
system.cpu3.icache.writebacks::total          1967377                       # number of writebacks
system.cpu3.icache.replacements               1967377                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     87304904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       87304904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst      1967900                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1967900                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     89272804                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     89272804                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.022044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022044                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          305.024592                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           89272804                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1967900                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            45.364502                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     793280749920                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   305.024592                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.595751                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.595751                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        180513508                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       180513508                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     32887011                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        32887011                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     33203063                       # number of overall hits
system.cpu3.dcache.overall_hits::total       33203063                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       970248                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        970248                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1022251                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1022251                       # number of overall misses
system.cpu3.dcache.demand_accesses::.cpu3.data     33857259                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     33857259                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     34225314                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     34225314                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.028657                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028657                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.029868                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029868                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       451441                       # number of writebacks
system.cpu3.dcache.writebacks::total           451441                       # number of writebacks
system.cpu3.dcache.replacements                881814                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     18796648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18796648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       627829                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       627829                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     19424477                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19424477                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.032322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.032322                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_hits::.cpu3.data     14054520                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14054520                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       235912                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       235912                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     14290432                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14290432                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.016508                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016508                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_hits::.cpu3.data         3892                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3892                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data         8348                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         8348                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data        12240                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        12240                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data     0.682026                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.682026                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data       312160                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total       312160                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data        43655                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total        43655                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data       355815                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total       355815                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.122690                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.122690                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.WriteLineReq_hits::.cpu3.data        35843                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total        35843                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu3.data       106507                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total       106507                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_accesses::.cpu3.data       142350                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total       142350                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu3.data     0.748205                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.748205                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       429184                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       429184                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         4182                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4182                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       433366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       433366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.009650                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.009650                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       430666                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       430666                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          698                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          698                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       431364                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       431364                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001618                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001618                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          519.635441                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           35201478                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           945778                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            37.219599                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     793280757820                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   519.635441                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.507456                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.507456                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          802                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          521                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         71375214                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        71375214                       # Number of data accesses
system.cpu0.numPwrStateTransitions               8487                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         4235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    250014155.398347                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3372208588.204272                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         4234     99.98%     99.98% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.02%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 212929078140                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           4235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   921234378848                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 1058809948112                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    505324898                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       505324898                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    505324898                       # number of overall hits
system.cpu0.icache.overall_hits::total      505324898                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      2645037                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2645037                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      2645037                       # number of overall misses
system.cpu0.icache.overall_misses::total      2645037                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst    507969935                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    507969935                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    507969935                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    507969935                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005207                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005207                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005207                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005207                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2644496                       # number of writebacks
system.cpu0.icache.writebacks::total          2644496                       # number of writebacks
system.cpu0.icache.replacements               2644495                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    505324898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      505324898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      2645037                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2645037                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    507969935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    507969935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005207                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          502.154465                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          507969935                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2645037                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           192.046438                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         13858180                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   502.154465                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.980770                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.980770                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1018584907                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1018584907                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    167455608                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       167455608                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    168073199                       # number of overall hits
system.cpu0.dcache.overall_hits::total      168073199                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7949793                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7949793                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12128036                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12128036                       # number of overall misses
system.cpu0.dcache.demand_accesses::.cpu0.data    175405401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    175405401                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    180201235                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    180201235                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.045322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.045322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.067303                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.067303                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11007699                       # number of writebacks
system.cpu0.dcache.writebacks::total         11007699                       # number of writebacks
system.cpu0.dcache.replacements              11932229                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     80039404                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       80039404                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1271414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1271414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     81310818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     81310818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015636                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015636                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_hits::.cpu0.data     87347403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      87347403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4972302                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4972302                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     92319705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     92319705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053860                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053860                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        13273                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        13273                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        12202                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        12202                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data        25475                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        25475                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.478979                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.478979                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data       604318                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total       604318                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data      4166041                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total      4166041                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data      4770359                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total      4770359                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.873318                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.873318                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data        68801                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total        68801                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data      1706077                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      1706077                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data      1774878                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      1774878                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.961236                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.961236                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       766416                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       766416                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4848                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4848                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       771264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       771264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       767946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       767946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          970                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          970                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       768916                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       768916                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001262                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001262                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.486270                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          181882211                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12032222                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.116261                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         13866080                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1002.486270                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.978990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        375845594                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       375845594                       # Number of data accesses
system.cpu1.numPwrStateTransitions               4037                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2014                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    855190207.946872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   15281870683.737137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2011     99.85%     99.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 649963930080                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2014                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   257691248155                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1722353078805                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    135552304                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       135552304                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    135552304                       # number of overall hits
system.cpu1.icache.overall_hits::total      135552304                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2773384                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2773384                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2773384                       # number of overall misses
system.cpu1.icache.overall_misses::total      2773384                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst    138325688                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    138325688                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    138325688                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    138325688                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020050                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020050                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020050                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020050                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2772861                       # number of writebacks
system.cpu1.icache.writebacks::total          2772861                       # number of writebacks
system.cpu1.icache.replacements               2772861                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    135552304                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      135552304                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2773384                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2773384                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    138325688                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    138325688                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020050                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020050                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          320.937585                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          138325688                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2773384                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.876140                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     729137995520                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   320.937585                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.626831                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.626831                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        279424760                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       279424760                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     51083027                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        51083027                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     51521883                       # number of overall hits
system.cpu1.dcache.overall_hits::total       51521883                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1445115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1445115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1509258                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1509258                       # number of overall misses
system.cpu1.dcache.demand_accesses::.cpu1.data     52528142                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     52528142                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     53031141                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     53031141                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.027511                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027511                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.028460                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028460                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       714795                       # number of writebacks
system.cpu1.dcache.writebacks::total           714795                       # number of writebacks
system.cpu1.dcache.replacements               1317589                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     28796021                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       28796021                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       889062                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       889062                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29685083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29685083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029950                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_hits::.cpu1.data     22256571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22256571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       339399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       339399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     22595970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22595970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.015020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015020                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         5202                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         5202                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data        12649                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        12649                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        17851                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        17851                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.708588                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.708588                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data       433654                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total       433654                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data        51494                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total        51494                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data       485148                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total       485148                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.106141                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.106141                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data        30435                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total        30435                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data       216654                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total       216654                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data       247089                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total       247089                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.876826                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.876826                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       656713                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       656713                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         5393                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5393                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       662106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       662106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.008145                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.008145                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       659875                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       659875                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          793                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          793                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       660668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       660668                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001200                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001200                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          521.018698                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           54507755                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1418636                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.422650                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     729138003420                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   521.018698                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.508807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.508807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          483                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        110514566                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       110514566                       # Number of data accesses
system.cpu_clk_domain.clock                      1580                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            6867262                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          32097680                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             64975                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            64975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14923251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18803566                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          990181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4328010                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          586612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         592897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10703396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10703396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      18808292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6422126                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq      1113416                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp      1113416                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        11602                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        11602                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2798846                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2798846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8073910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36842434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side      1204750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       378828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      8319993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4919643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side      1476766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       416936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5937302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3425340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side      1012736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       280366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      5903581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3312138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side      1109342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       295808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      6327267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      4454737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side      1145732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       333072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side      4123772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      2551679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side       781986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       231576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      5749803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1968231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side      1138306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       229648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side      4561134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      3013426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       817772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       272428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side      7566200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side      3309044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.itb.walker.dma::system.l2.cpu_side      1582108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dtb.walker.dma::system.l2.cpu_side       742838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133810632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    338808792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1376859653                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side      4819000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1515312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    354960408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133065137                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side      5907064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1667744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    253298112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     93669459                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side      4050944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1121464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    251858536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     90149685                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side      4437368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1183232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    269934992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    117339744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side      4582928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1332288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    175918392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     68676137                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side      3127944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       926304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    245294880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     54996274                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side      4553224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       918592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side    194577544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     82070962                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side      3271088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side      1089712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side    322792880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side     98082017                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.itb.walker.dma::system.l2.cpu_side      6328432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dtb.walker.dma::system.l2.cpu_side      2971352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4576157596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14567420                       # Total snoops (count)
system.tol2bus.snoopTraffic                 793012928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61948562                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.483512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.305694                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49303867     79.59%     79.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6622058     10.69%     90.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2126622      3.43%     93.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1173133      1.89%     95.60% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 751787      1.21%     96.82% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 581490      0.94%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 502528      0.81%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 468635      0.76%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 418068      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    362      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61948562                       # Request fanout histogram
system.l2.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             2544024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              910780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker        156288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker        576819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2674259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              752109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker        165410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker        706313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst             1918445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              537489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker        116299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker        487934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst             1902474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              501234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker        118631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker        530640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.inst             2029181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.data              626292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.dtb.walker        127396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.itb.walker        544059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.inst             1320369                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.data              390745                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.dtb.walker         98335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.itb.walker        375839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu6.inst             1855591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu6.data              331732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu6.dtb.walker        100020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu6.itb.walker        556466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu7.inst             1469981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu7.data              442369                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu7.dtb.walker        119715                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu7.itb.walker        397458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu8.inst             2416442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu8.data              582432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu8.dtb.walker        342465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu8.itb.walker        781732                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29507767                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            2544024                       # number of overall hits
system.l2.overall_hits::.cpu0.data             910780                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker       156288                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker       576819                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2674259                       # number of overall hits
system.l2.overall_hits::.cpu1.data             752109                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker       165410                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker       706313                       # number of overall hits
system.l2.overall_hits::.cpu2.inst            1918445                       # number of overall hits
system.l2.overall_hits::.cpu2.data             537489                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker       116299                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker       487934                       # number of overall hits
system.l2.overall_hits::.cpu3.inst            1902474                       # number of overall hits
system.l2.overall_hits::.cpu3.data             501234                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker       118631                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker       530640                       # number of overall hits
system.l2.overall_hits::.cpu4.inst            2029181                       # number of overall hits
system.l2.overall_hits::.cpu4.data             626292                       # number of overall hits
system.l2.overall_hits::.cpu4.dtb.walker       127396                       # number of overall hits
system.l2.overall_hits::.cpu4.itb.walker       544059                       # number of overall hits
system.l2.overall_hits::.cpu5.inst            1320369                       # number of overall hits
system.l2.overall_hits::.cpu5.data             390745                       # number of overall hits
system.l2.overall_hits::.cpu5.dtb.walker        98335                       # number of overall hits
system.l2.overall_hits::.cpu5.itb.walker       375839                       # number of overall hits
system.l2.overall_hits::.cpu6.inst            1855591                       # number of overall hits
system.l2.overall_hits::.cpu6.data             331732                       # number of overall hits
system.l2.overall_hits::.cpu6.dtb.walker       100020                       # number of overall hits
system.l2.overall_hits::.cpu6.itb.walker       556466                       # number of overall hits
system.l2.overall_hits::.cpu7.inst            1469981                       # number of overall hits
system.l2.overall_hits::.cpu7.data             442369                       # number of overall hits
system.l2.overall_hits::.cpu7.dtb.walker       119715                       # number of overall hits
system.l2.overall_hits::.cpu7.itb.walker       397458                       # number of overall hits
system.l2.overall_hits::.cpu8.inst            2416442                       # number of overall hits
system.l2.overall_hits::.cpu8.data             582432                       # number of overall hits
system.l2.overall_hits::.cpu8.dtb.walker       342465                       # number of overall hits
system.l2.overall_hits::.cpu8.itb.walker       781732                       # number of overall hits
system.l2.overall_hits::total                29507767                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            101002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9302843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker         3599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker         2874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             99122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            354226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker         1892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker         1688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             60699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            249002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker         2330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker         2076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             65420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            241847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker         2139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.itb.walker         1788                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.inst             79936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.data            323651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.dtb.walker         2241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.itb.walker         1899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.inst             54238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.data            182785                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.dtb.walker         2421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.itb.walker         2438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu6.inst             61028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu6.data            123629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu6.dtb.walker          955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu6.itb.walker          794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu7.inst             50400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu7.data            250973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu7.dtb.walker         1372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu7.itb.walker         1000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu8.inst            105625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu8.data            298278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu8.dtb.walker         1742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu8.itb.walker         1532                       # number of demand (read+write) misses
system.l2.demand_misses::total               12039484                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           101002                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9302843                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker         3599                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker         2874                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            99122                       # number of overall misses
system.l2.overall_misses::.cpu1.data           354226                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker         1892                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker         1688                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            60699                       # number of overall misses
system.l2.overall_misses::.cpu2.data           249002                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker         2330                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker         2076                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            65420                       # number of overall misses
system.l2.overall_misses::.cpu3.data           241847                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker         2139                       # number of overall misses
system.l2.overall_misses::.cpu3.itb.walker         1788                       # number of overall misses
system.l2.overall_misses::.cpu4.inst            79936                       # number of overall misses
system.l2.overall_misses::.cpu4.data           323651                       # number of overall misses
system.l2.overall_misses::.cpu4.dtb.walker         2241                       # number of overall misses
system.l2.overall_misses::.cpu4.itb.walker         1899                       # number of overall misses
system.l2.overall_misses::.cpu5.inst            54238                       # number of overall misses
system.l2.overall_misses::.cpu5.data           182785                       # number of overall misses
system.l2.overall_misses::.cpu5.dtb.walker         2421                       # number of overall misses
system.l2.overall_misses::.cpu5.itb.walker         2438                       # number of overall misses
system.l2.overall_misses::.cpu6.inst            61028                       # number of overall misses
system.l2.overall_misses::.cpu6.data           123629                       # number of overall misses
system.l2.overall_misses::.cpu6.dtb.walker          955                       # number of overall misses
system.l2.overall_misses::.cpu6.itb.walker          794                       # number of overall misses
system.l2.overall_misses::.cpu7.inst            50400                       # number of overall misses
system.l2.overall_misses::.cpu7.data           250973                       # number of overall misses
system.l2.overall_misses::.cpu7.dtb.walker         1372                       # number of overall misses
system.l2.overall_misses::.cpu7.itb.walker         1000                       # number of overall misses
system.l2.overall_misses::.cpu8.inst           105625                       # number of overall misses
system.l2.overall_misses::.cpu8.data           298278                       # number of overall misses
system.l2.overall_misses::.cpu8.dtb.walker         1742                       # number of overall misses
system.l2.overall_misses::.cpu8.itb.walker         1532                       # number of overall misses
system.l2.overall_misses::total              12039484                       # number of overall misses
system.l2.demand_accesses::.cpu0.inst         2645026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        10213623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker       159887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker       579693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2773381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1106335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker       167302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker       708001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst         1979144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          786491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker       118629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker       490010                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst         1967894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          743081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker       120770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker       532428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.inst         2109117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.data          949943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.dtb.walker       129637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.itb.walker       545958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.inst         1374607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.data          573530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.dtb.walker       100756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.itb.walker       378277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu6.inst         1916619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu6.data          455361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu6.dtb.walker       100975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu6.itb.walker       557260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu7.inst         1520381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu7.data          693342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu7.dtb.walker       121087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu7.itb.walker       398458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu8.inst         2522067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu8.data          880710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu8.dtb.walker       344207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu8.itb.walker       783264                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             41547251                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2645026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       10213623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker       159887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker       579693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2773381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1106335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker       167302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker       708001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst        1979144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         786491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker       118629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker       490010                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst        1967894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         743081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker       120770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker       532428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.inst        2109117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.data         949943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.dtb.walker       129637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.itb.walker       545958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.inst        1374607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.data         573530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.dtb.walker       100756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.itb.walker       378277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu6.inst        1916619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu6.data         455361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu6.dtb.walker       100975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu6.itb.walker       557260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu7.inst        1520381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu7.data         693342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu7.dtb.walker       121087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu7.itb.walker       398458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu8.inst        2522067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu8.data         880710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu8.dtb.walker       344207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu8.itb.walker       783264                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            41547251                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.038186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.910827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.022510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.004958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.035740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.320180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.011309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.002384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.030669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.316599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.019641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.004237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.033244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.325465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.017711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.itb.walker     0.003358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.inst       0.037900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.data       0.340706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.dtb.walker     0.017287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.itb.walker     0.003478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.inst       0.039457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.data       0.318702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.dtb.walker     0.024028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.itb.walker     0.006445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu6.inst       0.031841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu6.data       0.271497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu6.dtb.walker     0.009458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu6.itb.walker     0.001425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu7.inst       0.033150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu7.data       0.361976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu7.dtb.walker     0.011331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu7.itb.walker     0.002510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu8.inst       0.041880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu8.data       0.338679                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu8.dtb.walker     0.005061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu8.itb.walker     0.001956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.038186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.910827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.022510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.004958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.035740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.320180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.011309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.002384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.030669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.316599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.019641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.004237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.033244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.325465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.017711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.itb.walker     0.003358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.inst      0.037900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.data      0.340706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.dtb.walker     0.017287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.itb.walker     0.003478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.inst      0.039457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.data      0.318702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.dtb.walker     0.024028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.itb.walker     0.006445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu6.inst      0.031841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu6.data      0.271497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu6.dtb.walker     0.009458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu6.itb.walker     0.001425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu7.inst      0.033150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu7.data      0.361976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu7.dtb.walker     0.011331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu7.itb.walker     0.002510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu8.inst      0.041880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu8.data      0.338679                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu8.dtb.walker     0.005061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu8.itb.walker     0.001956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289778                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            12387635                       # number of writebacks
system.l2.writebacks::total                  12387635                       # number of writebacks
system.l2.replacements                       14559567                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker       156288                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker       576819                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu1.dtb.walker       165410                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu1.itb.walker       706313                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.dtb.walker       116299                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker       487934                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu3.dtb.walker       118631                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu3.itb.walker       530640                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu4.dtb.walker       127396                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu4.itb.walker       544059                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu5.dtb.walker        98335                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu5.itb.walker       375839                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu6.dtb.walker       100020                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu6.itb.walker       556466                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu7.dtb.walker       119715                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu7.itb.walker       397458                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu8.dtb.walker       342465                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu8.itb.walker       781732                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6301819                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker         3599                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker         2874                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.dtb.walker         1892                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker         1688                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu2.dtb.walker         2330                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu2.itb.walker         2076                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu3.dtb.walker         2139                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu3.itb.walker         1788                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu4.dtb.walker         2241                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu4.itb.walker         1899                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu5.dtb.walker         2421                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu5.itb.walker         2438                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu6.dtb.walker          955                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu6.itb.walker          794                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu7.dtb.walker         1372                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu7.itb.walker         1000                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu8.dtb.walker         1742                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu8.itb.walker         1532                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34780                       # number of ReadReq misses
system.l2.ReadReq_accesses::.cpu0.dtb.walker       159887                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker       579693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.dtb.walker       167302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker       708001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.dtb.walker       118629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker       490010                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu3.dtb.walker       120770                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu3.itb.walker       532428                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu4.dtb.walker       129637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu4.itb.walker       545958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu5.dtb.walker       100756                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu5.itb.walker       378277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu6.dtb.walker       100975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu6.itb.walker       557260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu7.dtb.walker       121087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu7.itb.walker       398458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu8.dtb.walker       344207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu8.itb.walker       783264                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6336599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.022510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.004958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.dtb.walker     0.011309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker     0.002384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu2.dtb.walker     0.019641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu2.itb.walker     0.004237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu3.dtb.walker     0.017711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu3.itb.walker     0.003358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu4.dtb.walker     0.017287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu4.itb.walker     0.003478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu5.dtb.walker     0.024028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu5.itb.walker     0.006445                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu6.dtb.walker     0.009458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu6.itb.walker     0.001425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu7.dtb.walker     0.011331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu7.itb.walker     0.002510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu8.dtb.walker     0.005061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu8.itb.walker     0.001956                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005489                       # miss rate for ReadReq accesses
system.l2.WritebackDirty_hits::.writebacks     14923251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14923251                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14923251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14923251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10494294                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10494294                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10494294                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10494294                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks         989157                       # number of WriteClean hits
system.l2.WriteClean_hits::total               989157                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks       989157                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           989157                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           31894                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           32656                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data           21557                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data           24360                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu4.data           29715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu5.data           19615                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu6.data           13953                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu7.data           19360                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu8.data           13411                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               206521                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          8864                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14528                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data         10508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data         12775                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu4.data         15284                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu5.data          8668                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu6.data          8342                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu7.data         12651                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu8.data          4764                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              96384                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu0.data        40758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        47184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        32065                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        37135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu4.data        44999                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu5.data        28283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu6.data        22295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu7.data        32011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu8.data        18175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           302905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.217479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.307901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.327709                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.344015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu4.data     0.339652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu5.data     0.306474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu6.data     0.374165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu7.data     0.395208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu8.data     0.262118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.318199                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_hits::.cpu0.data           189                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           133                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu4.data           206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu5.data            97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu6.data            58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu7.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu8.data           208                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1327                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           67                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu4.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu5.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu6.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu7.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu8.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              537                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          249                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu4.data          272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu5.data          165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu6.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu7.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu8.data          237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1864                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.240964                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.261146                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.372781                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.335000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu4.data     0.242647                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu5.data     0.412121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu6.data     0.402062                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu7.data     0.391304                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu8.data     0.122363                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.288090                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_hits::.cpu0.data           194521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           123969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            83273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            80474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu4.data           102959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu5.data            63715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu6.data            68530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu7.data            64481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu8.data            90537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                872459                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        8827659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         156397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          98850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          91617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu4.data         162376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu5.data          77184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu6.data          49810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu7.data         101465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu8.data          95104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9660462                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu0.data      9022180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       280366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       182123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       172091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu4.data       265335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu5.data       140899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu6.data       118340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu7.data       165946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu8.data       185641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10532921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.978440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.557832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.542765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.532375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu4.data     0.611966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu5.data     0.547797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu6.data     0.420906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu7.data     0.611434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu8.data     0.512301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917168                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu0.inst       2544024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2674259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst       1918445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst       1902474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu4.inst       2029181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu5.inst       1320369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu6.inst       1855591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu7.inst       1469981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu8.inst       2416442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           18130766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       101002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        99122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        60699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        65420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu4.inst        79936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu5.inst        54238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu6.inst        61028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu7.inst        50400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu8.inst       105625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           677470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu0.inst      2645026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2773381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst      1979144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst      1967894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu4.inst      2109117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu5.inst      1374607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu6.inst      1916619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu7.inst      1520381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu8.inst      2522067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       18808236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.038186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.035740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.030669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.033244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu4.inst     0.037900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu5.inst     0.039457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu6.inst     0.031841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu7.inst     0.033150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu8.inst     0.041880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036020                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu0.data       716259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       628140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       454216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       420760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu4.data       523333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu5.data       327030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu6.data       263202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu7.data       377888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu8.data       491895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4202723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       475184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       197829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       150152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       150230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu4.data       161275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu5.data       105601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu6.data        73819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu7.data       149508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu8.data       203174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1666772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu0.data      1191443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       825969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       604368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       570990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu4.data       684608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu5.data       432631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu6.data       337021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu7.data       527396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu8.data       695069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5869495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.398831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.239511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.248445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.263104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu4.data     0.235573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu5.data     0.244090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu6.data     0.219034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu7.data     0.283483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu8.data     0.292308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.283972                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.cpu0.data        66325                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data        49328                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data        48854                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data        28522                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu4.data        52835                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu5.data        30646                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu6.data        22139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu7.data        23867                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu8.data        12146                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            334662                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data      1637160                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data       164777                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data       105967                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data        77106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu4.data       183488                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu5.data        73208                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu6.data        33903                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu7.data        83552                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu8.data        89065                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2448226                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data      1703485                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data       214105                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data       154821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data       105628                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu4.data       236323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu5.data       103854                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu6.data        56042                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu7.data       107419                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu8.data       101211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2782888                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.961065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.769608                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.684448                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.729977                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu4.data     0.776429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu5.data     0.704913                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu6.data     0.604957                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu7.data     0.777814                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu8.data     0.879993                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879743                       # miss rate for InvalidateReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32699.461569                       # Cycle average of tags in use
system.l2.tags.total_refs                    71834656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15000751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.788737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  13858180                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8187.179865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1396.842284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    15345.134997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker    31.793013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker    31.345859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      576.457143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1266.809762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker     6.281323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     6.975750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst      201.047967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      497.516221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker     3.543489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker     2.149198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst      235.825216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      632.216396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker     3.847112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker     3.374737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.inst      312.304030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.data      789.111900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.dtb.walker     3.766094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.itb.walker     3.750393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.inst      180.828111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.data      450.993126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.dtb.walker     3.225439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.itb.walker     2.570201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu6.inst      291.915844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu6.data      412.692992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu6.dtb.walker     3.351364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu6.itb.walker     6.826597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu7.inst      152.277548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu7.data      572.752870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu7.dtb.walker     3.013996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu7.itb.walker     1.558464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu8.inst      343.195979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu8.data      722.298704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu8.dtb.walker     7.071737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu8.itb.walker     7.615847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.249853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.468296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.017592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.006135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.007197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.019294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.inst       0.009531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.data       0.024082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.dtb.walker     0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.itb.walker     0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.inst       0.005518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.data       0.013763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.dtb.walker     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.itb.walker     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu6.inst       0.008909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu6.data       0.012594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu6.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu6.itb.walker     0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu7.inst       0.004647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu7.data       0.017479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu7.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu7.itb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu8.inst       0.010474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu8.data       0.022043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu8.dtb.walker     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu8.itb.walker     0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997908                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           222                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.006775                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982178                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 609886903                       # Number of tag accesses
system.l2.tags.data_accesses                609886903                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6742708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     592810848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker       230336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker       183936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       6344452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22069360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker       121088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker       108032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       3885420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      15435072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker       149120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker       132864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       4187604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      15025936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker       136896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.itb.walker       114432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.inst       5116668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.data      20209440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.dtb.walker       143424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.itb.walker       121536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.inst       3472036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.data      11313456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.dtb.walker       154944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.itb.walker       156032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu6.inst       3906636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu6.data       7628928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu6.dtb.walker        61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu6.itb.walker        50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu7.inst       3226484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu7.data      15723280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu7.dtb.walker        87808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu7.itb.walker        64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu8.inst       6760924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu8.data      18899872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu8.dtb.walker       111488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu8.itb.walker        98048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          764985044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6742708                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      6344452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      3885420                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      4187604                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu4.inst      5116668                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu5.inst      3472036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu6.inst      3906636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu7.inst      3226484                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu8.inst      6760924                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43642932                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    809876544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu0.data        50884                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu1.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu2.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu3.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu4.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu5.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu6.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu7.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu8.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       809927524                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         170647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9268497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker         3599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker         2874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          99283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         344853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker         1892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker         1688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          60870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         241194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker         2330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker         2076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          65601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         234803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker         2139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.itb.walker         1788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.inst          80127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.data         315797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.dtb.walker         2241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.itb.walker         1899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.inst          54439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.data         176799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.dtb.walker         2421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.itb.walker         2438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu6.inst          61239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu6.data         119230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu6.dtb.walker          955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu6.itb.walker          794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu7.inst          50621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu7.data         245706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu7.dtb.walker         1372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu7.itb.walker         1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu8.inst         105856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu8.data         295342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu8.dtb.walker         1742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu8.itb.walker         1532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12025684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12654321                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.data          6361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu1.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu2.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu3.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu4.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu5.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu6.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu7.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu8.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12660698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3405332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        299392716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker       116329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker        92895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3204197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         11145892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker        61154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker        54560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1962289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          7795316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker        75311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker        67102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2114904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          7588687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker        69138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.itb.walker        57793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.inst          2584118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.data         10206559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.dtb.walker        72435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.itb.walker        61380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.inst          1753514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.data          5713739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.dtb.walker        78253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.itb.walker        78802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu6.inst          1973004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu6.data          3852908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu6.dtb.walker        30868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu6.itb.walker        25664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu7.inst          1629501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu7.data          7940873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu7.dtb.walker        44346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu7.itb.walker        32323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu8.inst          3414532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu8.data          9545176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu8.dtb.walker        56306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu8.itb.walker        49518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             386347434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3405332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3204197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1962289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2114904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu4.inst      2584118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu5.inst      1753514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu6.inst      1973004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu7.inst      1629501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu8.inst      3414532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22041391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      409019401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.data           25698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu1.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu2.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu3.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu4.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu5.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu6.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu7.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu8.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            409045148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      409019401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3405332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       299418414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker       116329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker        92895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3204197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        11145898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker        61154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker        54560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1962289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         7795322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker        75311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker        67102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2114904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         7588693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker        69138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.itb.walker        57793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.inst         2584118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.data        10206565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.dtb.walker        72435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.itb.walker        61380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.inst         1753514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.data         5713745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.dtb.walker        78253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.itb.walker        78802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu6.inst         1973004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu6.data         3852914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu6.dtb.walker        30868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu6.itb.walker        25664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu7.inst         1629501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu7.data         7940879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu7.dtb.walker        44346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu7.itb.walker        32323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu8.inst         3414532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu8.data         9545182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu8.dtb.walker        56306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu8.itb.walker        49518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            795392581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     760337021760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       760337021760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1980044326960                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     760337021760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       760337021760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1980044326960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 1980044326960                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                39309                       # Transaction distribution
system.iobus.trans_dist::ReadResp               39309                       # Transaction distribution
system.iobus.trans_dist::WriteReq              293953                       # Transaction distribution
system.iobus.trans_dist::WriteResp             293953                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        61620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        82404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       144486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       522038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       522038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  666524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        61640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          411                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        48129                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       110500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     16555864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     16555864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 16666364                       # Cumulative packet size per connected master and slave (bytes)

---------- End Simulation Statistics   ----------
