INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/project_lab6/project_lab6.srcs/sources_1/ip/imem_fpga/sim/imem_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/alupart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-311] analyzing module adder16
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/bcd2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD2binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary2BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg_x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/dmem_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/riscvparts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-311] analyzing module signext12
INFO: [VRFC 10-311] analyzing module signext20
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/singleriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleriscv
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yan Lijun/Desktop/lab6/singleriscv_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleriscv_fpga
INFO: [VRFC 10-2458] undeclared symbol mclk, assumed default net type wire [C:/Users/Yan Lijun/Desktop/lab6/singleriscv_fpga.v:44]
INFO: [VRFC 10-2458] undeclared symbol reset_global, assumed default net type wire [C:/Users/Yan Lijun/Desktop/lab6/singleriscv_fpga.v:54]
