{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683628826267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683628826267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 04:40:26 2023 " "Processing started: Tue May 09 04:40:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683628826267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628826267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628826267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683628826609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683628826609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pintarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file pintarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PintarPantalla " "Found entity 1: PintarPantalla" {  } { { "PintarPantalla.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SyncXY.sv(4) " "Verilog HDL information at SyncXY.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "SyncXY.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/SyncXY.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683628833327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file syncxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyncXY " "Found entity 1: SyncXY" {  } { { "SyncXY.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/SyncXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_space.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_space.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_space " "Found entity 1: mux_space" {  } { { "mux_space.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_space.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dibujar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_dibujar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dibujar " "Found entity 1: mux_dibujar" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorgrafico.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorgrafico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorGrafico " "Found entity 1: ControladorGrafico" {  } { { "ControladorGrafico.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/ControladorGrafico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckPos " "Found entity 1: CheckPos" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module_tb " "Found entity 1: logic_Module_tb" {  } { { "logic_Module_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_2048_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_2048_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_2048_top_module " "Found entity 1: game_2048_top_module" {  } { { "game_2048_top_module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados " "Found entity 1: maquina_Estados" {  } { { "maquina_Estados.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/maquina_Estados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module " "Found entity 1: logic_Module" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide " "Found entity 1: up_slide" {  } { { "up_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/up_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide_tb " "Found entity 1: up_slide_tb" {  } { { "up_slide_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/up_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file down_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_slide " "Found entity 1: down_slide" {  } { { "down_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/down_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados_tb " "Found entity 1: maquina_Estados_tb" {  } { { "maquina_Estados_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/maquina_Estados_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_tb " "Found entity 1: reset_tb" {  } { { "reset_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/reset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide " "Found entity 1: right_slide" {  } { { "right_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/right_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide_tb " "Found entity 1: right_slide_tb" {  } { { "right_slide_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/right_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_slide " "Found entity 1: left_slide" {  } { { "left_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/left_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full " "Found entity 1: check_matrix_full" {  } { { "check_matrix_full.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/check_matrix_full.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full_tb " "Found entity 1: check_matrix_full_tb" {  } { { "check_matrix_full_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/check_matrix_full_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move " "Found entity 1: have_move" {  } { { "have_move.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/have_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move_tb " "Found entity 1: have_move_tb" {  } { { "have_move_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/have_move_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_tb " "Found entity 1: win_tb" {  } { { "win_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_or_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_or_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_or_lose " "Found entity 1: win_or_lose" {  } { { "win_or_lose.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628833354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833354 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines PintarPantalla.sv(13) " "Verilog HDL Implicit Net warning at PintarPantalla.sv(13): created implicit net for \"lines\"" {  } { { "PintarPantalla.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_2048_top_module " "Elaborating entity \"game_2048_top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683628833384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_Estados maquina_Estados:ME " "Elaborating entity \"maquina_Estados\" for hierarchy \"maquina_Estados:ME\"" {  } { { "game_2048_top_module.sv" "ME" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_Module logic_Module:LM " "Elaborating entity \"logic_Module\" for hierarchy \"logic_Module:LM\"" {  } { { "game_2048_top_module.sv" "LM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833393 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833395 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628833397 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_slide logic_Module:LM\|up_slide:UM " "Elaborating entity \"up_slide\" for hierarchy \"logic_Module:LM\|up_slide:UM\"" {  } { { "logic_Module.sv" "UM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_slide logic_Module:LM\|down_slide:DM " "Elaborating entity \"down_slide\" for hierarchy \"logic_Module:LM\|down_slide:DM\"" {  } { { "logic_Module.sv" "DM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_slide logic_Module:LM\|right_slide:RM " "Elaborating entity \"right_slide\" for hierarchy \"logic_Module:LM\|right_slide:RM\"" {  } { { "logic_Module.sv" "RM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_slide logic_Module:LM\|left_slide:LM " "Elaborating entity \"left_slide\" for hierarchy \"logic_Module:LM\|left_slide:LM\"" {  } { { "logic_Module.sv" "LM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset logic_Module:LM\|reset:ResM " "Elaborating entity \"reset\" for hierarchy \"logic_Module:LM\|reset:ResM\"" {  } { { "logic_Module.sv" "ResM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_random logic_Module:LM\|reset:ResM\|add_random:random_inst_1 " "Elaborating entity \"add_random\" for hierarchy \"logic_Module:LM\|reset:ResM\|add_random:random_inst_1\"" {  } { { "reset.sv" "random_inst_1" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/reset.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_or_lose logic_Module:LM\|win_or_lose:WoLM " "Elaborating entity \"win_or_lose\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\"" {  } { { "logic_Module.sv" "WoLM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "have_move logic_Module:LM\|win_or_lose:WoLM\|have_move:h_move " "Elaborating entity \"have_move\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\|have_move:h_move\"" {  } { { "win_or_lose.sv" "h_move" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_matrix_full logic_Module:LM\|win_or_lose:WoLM\|check_matrix_full:matrix_complete " "Elaborating entity \"check_matrix_full\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\|check_matrix_full:matrix_complete\"" {  } { { "win_or_lose.sv" "matrix_complete" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win logic_Module:LM\|win_or_lose:WoLM\|win:win_ver " "Elaborating entity \"win\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\|win:win_ver\"" {  } { { "win_or_lose.sv" "win_ver" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Main_Module VGA_Main_Module:VGA " "Elaborating entity \"VGA_Main_Module\" for hierarchy \"VGA_Main_Module:VGA\"" {  } { { "game_2048_top_module.sv" "VGA" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv VGA_Main_Module:VGA\|clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"VGA_Main_Module:VGA\|clkdiv:div\"" {  } { { "VGA_Main_Module.sv" "div" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorGrafico VGA_Main_Module:VGA\|ControladorGrafico:cgr " "Elaborating entity \"ControladorGrafico\" for hierarchy \"VGA_Main_Module:VGA\|ControladorGrafico:cgr\"" {  } { { "VGA_Main_Module.sv" "cgr" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PintarPantalla VGA_Main_Module:VGA\|PintarPantalla:pintor " "Elaborating entity \"PintarPantalla\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\"" {  } { { "VGA_Main_Module.sv" "pintor" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PintarPantalla.sv(13) " "Verilog HDL assignment warning at PintarPantalla.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "PintarPantalla.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833435 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckPos VGA_Main_Module:VGA\|PintarPantalla:pintor\|CheckPos:check " "Elaborating entity \"CheckPos\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\|CheckPos:check\"" {  } { { "PintarPantalla.sv" "check" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(5) " "Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833437 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(6) " "Verilog HDL assignment warning at CheckPos.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833437 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(7) " "Verilog HDL assignment warning at CheckPos.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833437 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(8) " "Verilog HDL assignment warning at CheckPos.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833437 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(9) " "Verilog HDL assignment warning at CheckPos.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833437 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(10) " "Verilog HDL assignment warning at CheckPos.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833437 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(11) " "Verilog HDL assignment warning at CheckPos.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(12) " "Verilog HDL assignment warning at CheckPos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(13) " "Verilog HDL assignment warning at CheckPos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(14) " "Verilog HDL assignment warning at CheckPos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(15) " "Verilog HDL assignment warning at CheckPos.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(16) " "Verilog HDL assignment warning at CheckPos.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(17) " "Verilog HDL assignment warning at CheckPos.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(18) " "Verilog HDL assignment warning at CheckPos.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(19) " "Verilog HDL assignment warning at CheckPos.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(20) " "Verilog HDL assignment warning at CheckPos.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628833438 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_space VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_space:space0 " "Elaborating entity \"mux_space\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_space:space0\"" {  } { { "PintarPantalla.sv" "space0" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dibujar VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_dibujar:mux_dib " "Elaborating entity \"mux_dibujar\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_dibujar:mux_dib\"" {  } { { "PintarPantalla.sv" "mux_dib" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628833442 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_dibujar.sv(21) " "Verilog HDL Always Construct warning at mux_dibujar.sv(21): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_dibujar.sv(22) " "Verilog HDL Always Construct warning at mux_dibujar.sv(22): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_dibujar.sv(23) " "Verilog HDL Always Construct warning at mux_dibujar.sv(23): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_dibujar.sv(24) " "Verilog HDL Always Construct warning at mux_dibujar.sv(24): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_dibujar.sv(25) " "Verilog HDL Always Construct warning at mux_dibujar.sv(25): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_dibujar.sv(26) " "Verilog HDL Always Construct warning at mux_dibujar.sv(26): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_dibujar.sv(27) " "Verilog HDL Always Construct warning at mux_dibujar.sv(27): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_dibujar.sv(28) " "Verilog HDL Always Construct warning at mux_dibujar.sv(28): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_dibujar.sv(29) " "Verilog HDL Always Construct warning at mux_dibujar.sv(29): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 mux_dibujar.sv(30) " "Verilog HDL Always Construct warning at mux_dibujar.sv(30): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 mux_dibujar.sv(31) " "Verilog HDL Always Construct warning at mux_dibujar.sv(31): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 mux_dibujar.sv(32) " "Verilog HDL Always Construct warning at mux_dibujar.sv(32): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 mux_dibujar.sv(33) " "Verilog HDL Always Construct warning at mux_dibujar.sv(33): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 mux_dibujar.sv(34) " "Verilog HDL Always Construct warning at mux_dibujar.sv(34): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 mux_dibujar.sv(35) " "Verilog HDL Always Construct warning at mux_dibujar.sv(35): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 mux_dibujar.sv(36) " "Verilog HDL Always Construct warning at mux_dibujar.sv(36): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628833444 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683628838426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683628864870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.map.smsg " "Generated suppressed messages file D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628864951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683628865206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628865206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4372 " "Implemented 4372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683628865393 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683628865393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4332 " "Implemented 4332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683628865393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683628865393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683628865416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 04:41:05 2023 " "Processing ended: Tue May 09 04:41:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683628865416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683628865416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683628865416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628865416 ""}
