Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading technology LEF file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef'…
[INFO ODB-0227] LEF file: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 13 layers, 25 vias
Reading cell LEF file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef'…
[WARNING ODB-0220] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.

[INFO ODB-0227] LEF file: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4 library cells
Reading cell LEF file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef'…
[WARNING ODB-0220] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.

[INFO ODB-0227] LEF file: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells
Reading top-level netlist at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/06-yosys-synthesis/systolic_top_uart_4parallel_q8_24.nl.v'…
Linking design 'systolic_top_uart_4parallel_q8_24' from netlist…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Using site height: 2.72 and site width: 0.46…
[INFO] Using absolute sizing for the floorplan.
[INFO IFP-0001] Added 359 rows of 2161 site unithd.
[INFO IFP-0030] Inserted 1 tiecells using sky130_fd_sc_hd__conb_1/LO.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 1000.0 1000.0 (µm).
[INFO] Floorplanned on a core area of 2.76 10.88 996.82 987.36 (µm).
Writing metric design__die__bbox: 0.0 0.0 1000.0 1000.0
Writing metric design__core__bbox: 2.76 10.88 996.82 987.36
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/systolic_top_uart_4parallel_q8_24.odb'…
Writing netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/systolic_top_uart_4parallel_q8_24.nl.v'…
Writing powered netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/systolic_top_uart_4parallel_q8_24.pnl.v'…
Writing layout to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/systolic_top_uart_4parallel_q8_24.def'…
Writing timing constraints to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/12-openroad-floorplan/systolic_top_uart_4parallel_q8_24.sdc'…
