{
  "module_name": "pinctrl-imx8dxl.c",
  "hash_id": "475d7153f795aaf44c2e6f1400366ad032470f082e88767c2cc933cc829024b9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx8dxl.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/pinctrl/pads-imx8dxl.h>\n#include <linux/err.h>\n#include <linux/firmware/imx/sci.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-imx.h\"\n\nstatic const struct pinctrl_pin_desc imx8dxl_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(IMX8DXL_PCIE_CTRL0_PERST_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_PCIE_CTRL0_CLKREQ_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_PCIE_CTRL0_WAKE_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP),\n\tIMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC0),\n\tIMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC1),\n\tIMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC2),\n\tIMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC3),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_CLK),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_CMD),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA0),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA1),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA2),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA3),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA4),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA5),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA6),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA7),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_STROBE),\n\tIMX_PINCTRL_PIN(IMX8DXL_EMMC0_RESET_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0),\n\tIMX_PINCTRL_PIN(IMX8DXL_USDHC1_RESET_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_USDHC1_VSELECT),\n\tIMX_PINCTRL_PIN(IMX8DXL_CTL_NAND_RE_P_N),\n\tIMX_PINCTRL_PIN(IMX8DXL_USDHC1_WP),\n\tIMX_PINCTRL_PIN(IMX8DXL_USDHC1_CD_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_CTL_NAND_DQS_P_N),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXC),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TX_CTL),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD0),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD1),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD2),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD3),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXC),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RX_CTL),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD0),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD1),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD2),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD3),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_REFCLK_125M_25M),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_MDIO),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET0_MDC),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXC),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD2),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TX_CTL),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD3),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXC),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD3),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD2),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD1),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD0),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD1),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD0),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RX_CTL),\n\tIMX_PINCTRL_PIN(IMX8DXL_ENET1_REFCLK_125M_25M),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI3_SCK),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI3_SDO),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI3_SDI),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI3_CS0),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI3_CS1),\n\tIMX_PINCTRL_PIN(IMX8DXL_MCLK_IN1),\n\tIMX_PINCTRL_PIN(IMX8DXL_MCLK_IN0),\n\tIMX_PINCTRL_PIN(IMX8DXL_MCLK_OUT0),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART1_TX),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART1_RX),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART1_RTS_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART1_CTS_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI0_SCK),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI0_SDI),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI0_SDO),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI0_CS1),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI0_CS0),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT),\n\tIMX_PINCTRL_PIN(IMX8DXL_ADC_IN1),\n\tIMX_PINCTRL_PIN(IMX8DXL_ADC_IN0),\n\tIMX_PINCTRL_PIN(IMX8DXL_ADC_IN3),\n\tIMX_PINCTRL_PIN(IMX8DXL_ADC_IN2),\n\tIMX_PINCTRL_PIN(IMX8DXL_ADC_IN5),\n\tIMX_PINCTRL_PIN(IMX8DXL_ADC_IN4),\n\tIMX_PINCTRL_PIN(IMX8DXL_FLEXCAN0_RX),\n\tIMX_PINCTRL_PIN(IMX8DXL_FLEXCAN0_TX),\n\tIMX_PINCTRL_PIN(IMX8DXL_FLEXCAN1_RX),\n\tIMX_PINCTRL_PIN(IMX8DXL_FLEXCAN1_TX),\n\tIMX_PINCTRL_PIN(IMX8DXL_FLEXCAN2_RX),\n\tIMX_PINCTRL_PIN(IMX8DXL_FLEXCAN2_TX),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART0_RX),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART0_TX),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART2_TX),\n\tIMX_PINCTRL_PIN(IMX8DXL_UART2_RX),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH),\n\tIMX_PINCTRL_PIN(IMX8DXL_JTAG_TRST_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_PMIC_I2C_SCL),\n\tIMX_PINCTRL_PIN(IMX8DXL_PMIC_I2C_SDA),\n\tIMX_PINCTRL_PIN(IMX8DXL_PMIC_INT_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_SCU_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8DXL_SCU_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8DXL_SCU_PMIC_STANDBY),\n\tIMX_PINCTRL_PIN(IMX8DXL_SCU_BOOT_MODE1),\n\tIMX_PINCTRL_PIN(IMX8DXL_SCU_BOOT_MODE0),\n\tIMX_PINCTRL_PIN(IMX8DXL_SCU_BOOT_MODE2),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT1),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT2),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT3),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT4),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN0),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN1),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN2),\n\tIMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN3),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI1_SCK),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI1_SDO),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI1_SDI),\n\tIMX_PINCTRL_PIN(IMX8DXL_SPI1_CS0),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA1),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA0),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA3),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA2),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_SS0_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DQS),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0A_SCLK),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_SCLK),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DQS),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA1),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA0),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA3),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA2),\n\tIMX_PINCTRL_PIN(IMX8DXL_QSPI0B_SS0_B),\n\tIMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B)\n};\n\n\nstatic const struct imx_pinctrl_soc_info imx8dxl_pinctrl_info = {\n\t.pins = imx8dxl_pinctrl_pads,\n\t.npins = ARRAY_SIZE(imx8dxl_pinctrl_pads),\n\t.flags = IMX_USE_SCU,\n\t.imx_pinconf_get = imx_pinconf_get_scu,\n\t.imx_pinconf_set = imx_pinconf_set_scu,\n\t.imx_pinctrl_parse_pin = imx_pinctrl_parse_pin_scu,\n};\n\nstatic const struct of_device_id imx8dxl_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx8dxl-iomuxc\", },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, imx8dxl_pinctrl_of_match);\n\nstatic int imx8dxl_pinctrl_probe(struct platform_device *pdev)\n{\n\tint ret;\n\n\tret = imx_pinctrl_sc_ipc_init(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\treturn imx_pinctrl_probe(pdev, &imx8dxl_pinctrl_info);\n}\n\nstatic struct platform_driver imx8dxl_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"fsl,imx8dxl-iomuxc\",\n\t\t.of_match_table = imx8dxl_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx8dxl_pinctrl_probe,\n};\n\nstatic int __init imx8dxl_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx8dxl_pinctrl_driver);\n}\narch_initcall(imx8dxl_pinctrl_init);\n\nMODULE_AUTHOR(\"Anson Huang <Anson.Huang@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP i.MX8DXL pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}