0.6
2016.4
Dec 14 2016
22:58:16
D:/Project/VHDL/EX6_1/EX6_1.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
D:/Project/VHDL/EX6_1/EX6_1.srcs/sim_1/new/ander_tb.v,1513224949,verilog,,,,ander_tb,,,,,,,,
D:/Project/VHDL/EX6_1/EX6_1.srcs/sources_1/new/adder.v,1513224934,verilog,,,,adder,,,,,,,,
