Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4da20e3c81824f519157aadad2c4f05e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot seg_assembly_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.seg_assembly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "seg_assembly_tb_time_synth.sdf", for root module "seg_assembly_tb/seg7".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "seg_assembly_tb_time_synth.sdf", for root module "seg_assembly_tb/seg7".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.seg_assembly
Compiling module xil_defaultlib.seg_assembly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg_assembly_tb_time_synth
