// Seed: 3345741454
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wire id_8,
    output uwire id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply0 id_12
    , id_16,
    input supply0 id_13,
    input supply0 id_14
);
  assign id_9 = 1;
  assign id_2 = (1);
  wire id_17;
  wire id_18, id_19;
  wire id_20;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    inout tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    inout supply0 id_12,
    input wand id_13
    , id_16,
    input tri0 id_14
);
  wire id_17;
  and (id_0, id_16, id_4, id_12, id_17, id_5, id_11, id_2, id_13, id_9);
  module_0(
      id_4, id_11, id_3, id_5, id_3, id_5, id_8, id_12, id_2, id_10, id_0, id_9, id_10, id_12, id_1
  );
endmodule
