
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.39

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr_ctrl.stage_vxsat.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input260/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input260/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net260 (net)
                  0.17    0.00    4.19 v _11796_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   190    2.62    0.99    0.62    4.80 ^ _11796_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.99    0.00    4.80 ^ v_csr_ctrl.stage_vxsat.internal_data[1]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.80   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_csr_ctrl.stage_vxsat.internal_data[1]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.37    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                  4.43   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.37    0.37 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net451 (net)
                  0.07    0.00    0.37 v _13334_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.44 ^ _13334_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01991_ (net)
                  0.08    0.00    0.44 ^ _13356_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.05    0.05    0.49 v _13356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _00239_ (net)
                  0.05    0.00    0.49 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input260/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input260/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net260 (net)
                  0.17    0.00    4.19 v _11796_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   190    2.62    0.99    0.62    4.80 ^ _11796_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.99    0.00    4.80 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.80   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.31   19.69   library recovery time
                                 19.69   data required time
-----------------------------------------------------------------------------
                                 19.69   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                 14.89   slack (MET)


Startpoint: syn_addr[0] (input port clocked by clk)
Endpoint: syn_data[99] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ syn_addr[0] (in)
                                         syn_addr[0] (net)
                  0.00    0.00    4.00 ^ input261/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    80    1.77    0.66    0.45    4.45 ^ input261/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net261 (net)
                  0.66    0.00    4.45 ^ load_slew1379/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   215    4.55    1.65    1.08    5.53 ^ load_slew1379/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1379 (net)
                  1.65    0.00    5.53 ^ max_cap1376/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   248    5.13    1.86    1.18    6.71 ^ max_cap1376/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1376 (net)
                  1.86    0.00    6.71 ^ _19624_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.14    0.39    7.10 v _19624_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07649_ (net)
                  0.14    0.00    7.10 v _19626_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.15    0.32    7.42 v _19626_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07651_ (net)
                  0.15    0.00    7.42 v _19632_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.08    0.20    0.37    7.79 v _19632_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net1096 (net)
                  0.20    0.00    7.79 v output1096/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.82    8.61 v output1096/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         syn_data[99] (net)
                  0.23    0.00    8.61 v syn_data[99] (out)
                                  8.61   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v input260/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.14    0.17    0.19    4.19 v input260/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net260 (net)
                  0.17    0.00    4.19 v _11796_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   190    2.62    0.99    0.62    4.80 ^ _11796_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.99    0.00    4.80 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.80   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[38]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.31   19.69   library recovery time
                                 19.69   data required time
-----------------------------------------------------------------------------
                                 19.69   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                 14.89   slack (MET)


Startpoint: syn_addr[0] (input port clocked by clk)
Endpoint: syn_data[99] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ syn_addr[0] (in)
                                         syn_addr[0] (net)
                  0.00    0.00    4.00 ^ input261/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    80    1.77    0.66    0.45    4.45 ^ input261/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net261 (net)
                  0.66    0.00    4.45 ^ load_slew1379/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   215    4.55    1.65    1.08    5.53 ^ load_slew1379/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1379 (net)
                  1.65    0.00    5.53 ^ max_cap1376/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   248    5.13    1.86    1.18    6.71 ^ max_cap1376/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1376 (net)
                  1.86    0.00    6.71 ^ _19624_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.14    0.39    7.10 v _19624_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07649_ (net)
                  0.14    0.00    7.10 v _19626_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.15    0.32    7.42 v _19626_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07651_ (net)
                  0.15    0.00    7.42 v _19632_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.08    0.20    0.37    7.79 v _19632_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net1096 (net)
                  0.20    0.00    7.79 v output1096/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.82    8.61 v output1096/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         syn_data[99] (net)
                  0.23    0.00    8.61 v syn_data[99] (out)
                                  8.61   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.36827653646469116

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1315

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2008322775363922

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9002

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[1234]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   1.62    1.62 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[18]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.52    2.14 v _12153_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   1.37    3.51 ^ _12154_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.27    3.78 ^ max_cap1271/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.27    4.06 ^ load_slew1270/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.10    4.16 v _22579_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.42    4.58 v _22585_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.83    5.41 ^ _22587_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.17    5.57 ^ _23141_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.57 ^ v_rf.regs[1234]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           5.57   data arrival time

  20.00   20.00   clock clk (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ v_rf.regs[1234]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13   19.87   library setup time
          19.87   data required time
---------------------------------------------------------
          19.87   data required time
          -5.57   data arrival time
---------------------------------------------------------
          14.30   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.37 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.06    0.44 ^ _13334_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _13356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.49 v v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.49   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ v_rf_ctrl.stage_rf_rd_data_srca.internal_data[149]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
8.6088

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.3912

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
85.856333

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.95e-01   1.08e-01   2.88e-06   5.03e-01  37.5%
Combinational          6.43e-01   1.95e-01   5.77e-06   8.38e-01  62.5%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.04e+00   3.02e-01   8.78e-06   1.34e+00 100.0%
                          77.4%      22.6%       0.0%
